|top
n_reset => debouncer:DebounceResetSwitch.i_PinIn
i_CLOCK_50 => r32v2020:RISC_CPU.i_CLOCK_50
i_CLOCK_50 => blockrom_instruction:Instr_ROM.clock
i_CLOCK_50 => blockram_stack:Stack_RAM.clock
i_CLOCK_50 => blockram_data:Data_RAM.clock
i_CLOCK_50 => peripheralinterface:Peripherals.i_CLOCK_50
i_CLOCK_50 => debouncer:DebounceSwitch1.i_CLOCK_50
i_CLOCK_50 => debouncer:DebounceSwitch2.i_CLOCK_50
i_CLOCK_50 => debouncer:DebounceSwitch3.i_CLOCK_50
i_CLOCK_50 => debouncer:DebounceResetSwitch.i_CLOCK_50
i_switch[0] => debouncer:DebounceSwitch1.i_PinIn
i_switch[1] => debouncer:DebounceSwitch2.i_PinIn
i_switch[2] => debouncer:DebounceSwitch3.i_PinIn
i_dipSwitch[0] => peripheralinterface:Peripherals.i_DIP_switch[0]
i_dipSwitch[1] => peripheralinterface:Peripherals.i_DIP_switch[1]
i_dipSwitch[2] => peripheralinterface:Peripherals.i_DIP_switch[2]
i_dipSwitch[3] => peripheralinterface:Peripherals.i_DIP_switch[3]
i_dipSwitch[4] => peripheralinterface:Peripherals.i_DIP_switch[4]
i_dipSwitch[5] => peripheralinterface:Peripherals.i_DIP_switch[5]
i_dipSwitch[6] => peripheralinterface:Peripherals.i_DIP_switch[6]
i_dipSwitch[7] => peripheralinterface:Peripherals.i_DIP_switch[7]
o_BUZZER <= peripheralinterface:Peripherals.o_BUZZER
i_SerRxd => peripheralinterface:Peripherals.i_rxd
o_SerTxd <= peripheralinterface:Peripherals.o_txd
o_VideoVect[0] <= peripheralinterface:Peripherals.o_VideoOut[0]
o_VideoVect[1] <= peripheralinterface:Peripherals.o_VideoOut[1]
o_VideoVect[2] <= peripheralinterface:Peripherals.o_VideoOut[2]
o_hSync <= peripheralinterface:Peripherals.o_hSync
o_vSync <= peripheralinterface:Peripherals.o_vSync
o_Anode_Activate[0] <= peripheralinterface:Peripherals.o_Anode_Activate[0]
o_Anode_Activate[1] <= peripheralinterface:Peripherals.o_Anode_Activate[1]
o_Anode_Activate[2] <= peripheralinterface:Peripherals.o_Anode_Activate[2]
o_Anode_Activate[3] <= peripheralinterface:Peripherals.o_Anode_Activate[3]
o_Anode_Activate[4] <= peripheralinterface:Peripherals.o_Anode_Activate[4]
o_Anode_Activate[5] <= peripheralinterface:Peripherals.o_Anode_Activate[5]
o_Anode_Activate[6] <= peripheralinterface:Peripherals.o_Anode_Activate[6]
o_Anode_Activate[7] <= peripheralinterface:Peripherals.o_Anode_Activate[7]
o_LED7Seg_out[0] <= peripheralinterface:Peripherals.o_LED7Seg_out[0]
o_LED7Seg_out[1] <= peripheralinterface:Peripherals.o_LED7Seg_out[1]
o_LED7Seg_out[2] <= peripheralinterface:Peripherals.o_LED7Seg_out[2]
o_LED7Seg_out[3] <= peripheralinterface:Peripherals.o_LED7Seg_out[3]
o_LED7Seg_out[4] <= peripheralinterface:Peripherals.o_LED7Seg_out[4]
o_LED7Seg_out[5] <= peripheralinterface:Peripherals.o_LED7Seg_out[5]
o_LED7Seg_out[6] <= peripheralinterface:Peripherals.o_LED7Seg_out[6]
o_LED7Seg_out[7] <= peripheralinterface:Peripherals.o_LED7Seg_out[7]
o_LEDRing_out[0] <= peripheralinterface:Peripherals.o_LEDRing_out[0]
o_LEDRing_out[1] <= peripheralinterface:Peripherals.o_LEDRing_out[1]
o_LEDRing_out[2] <= peripheralinterface:Peripherals.o_LEDRing_out[2]
o_LEDRing_out[3] <= peripheralinterface:Peripherals.o_LEDRing_out[3]
o_LEDRing_out[4] <= peripheralinterface:Peripherals.o_LEDRing_out[4]
o_LEDRing_out[5] <= peripheralinterface:Peripherals.o_LEDRing_out[5]
o_LEDRing_out[6] <= peripheralinterface:Peripherals.o_LEDRing_out[6]
o_LEDRing_out[7] <= peripheralinterface:Peripherals.o_LEDRing_out[7]
o_LEDRing_out[8] <= peripheralinterface:Peripherals.o_LEDRing_out[8]
o_LEDRing_out[9] <= peripheralinterface:Peripherals.o_LEDRing_out[9]
o_LEDRing_out[10] <= peripheralinterface:Peripherals.o_LEDRing_out[10]
o_LEDRing_out[11] <= peripheralinterface:Peripherals.o_LEDRing_out[11]
o_LatchIO[0] <= peripheralinterface:Peripherals.o_LatchIO[0]
o_LatchIO[1] <= peripheralinterface:Peripherals.o_LatchIO[1]
o_LatchIO[2] <= peripheralinterface:Peripherals.o_LatchIO[2]
o_LatchIO[3] <= peripheralinterface:Peripherals.o_LatchIO[3]
o_LatchIO[4] <= peripheralinterface:Peripherals.o_LatchIO[4]
o_LatchIO[5] <= peripheralinterface:Peripherals.o_LatchIO[5]
o_LatchIO[6] <= peripheralinterface:Peripherals.o_LatchIO[6]
o_LatchIO[7] <= peripheralinterface:Peripherals.o_LatchIO[7]
io_I2C_SCK <> peripheralinterface:Peripherals.io_I2C_SCK
io_I2C_SDA <> peripheralinterface:Peripherals.io_I2C_SDA
i_I2C_INT => peripheralinterface:Peripherals.io_I2C_INT
i_ps2Clk => peripheralinterface:Peripherals.i_PS2_CLK
i_ps2Data => peripheralinterface:Peripherals.i_PS2_DATA


|top|R32V2020:RISC_CPU
n_reset => w_holdHaltCatchFire.IN1
n_reset => o_writeStackRamEn.IN1
n_reset => o_writeToDataRamEnable.IN1
n_reset => o_clkInstrRomAddr.IN1
n_reset => o_clkInstrRomData.IN1
n_reset => onehotstatemachine:StateMachine.clr
n_reset => registerfile:RegisterFile.i_clear
i_CLOCK_50 => onehotstatemachine:StateMachine.clk
i_CLOCK_50 => registerfile:RegisterFile.i_clk
o_OneHotState[0] <= onehotstatemachine:StateMachine.state[0]
o_OneHotState[1] <= onehotstatemachine:StateMachine.state[1]
o_OneHotState[2] <= onehotstatemachine:StateMachine.state[2]
o_OneHotState[3] <= onehotstatemachine:StateMachine.state[3]
o_OneHotState[4] <= onehotstatemachine:StateMachine.state[4]
o_OneHotState[5] <= onehotstatemachine:StateMachine.state[5]
i_InstructionRomData[0] => Add0.IN32
i_InstructionRomData[0] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[0] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[0] => w_dataIntoRegisterFile[16].DATAB
i_InstructionRomData[1] => Add0.IN31
i_InstructionRomData[1] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[1] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[1] => w_dataIntoRegisterFile[17].DATAB
i_InstructionRomData[2] => Add0.IN30
i_InstructionRomData[2] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[2] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[2] => w_dataIntoRegisterFile[18].DATAB
i_InstructionRomData[3] => Add0.IN29
i_InstructionRomData[3] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[3] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[3] => w_dataIntoRegisterFile[19].DATAB
i_InstructionRomData[4] => Add0.IN28
i_InstructionRomData[4] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[4] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[4] => w_dataIntoRegisterFile[20].DATAB
i_InstructionRomData[5] => Add0.IN27
i_InstructionRomData[5] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[5] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[5] => w_dataIntoRegisterFile[21].DATAB
i_InstructionRomData[6] => Add0.IN26
i_InstructionRomData[6] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[6] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[6] => w_dataIntoRegisterFile[22].DATAB
i_InstructionRomData[7] => Add0.IN25
i_InstructionRomData[7] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[7] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[7] => w_dataIntoRegisterFile[23].DATAB
i_InstructionRomData[8] => Add0.IN24
i_InstructionRomData[8] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[8] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[8] => w_dataIntoRegisterFile[24].DATAB
i_InstructionRomData[9] => Add0.IN23
i_InstructionRomData[9] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[9] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[9] => w_dataIntoRegisterFile[25].DATAB
i_InstructionRomData[10] => Add0.IN22
i_InstructionRomData[10] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[10] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[10] => w_dataIntoRegisterFile[26].DATAB
i_InstructionRomData[11] => Add0.IN21
i_InstructionRomData[11] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[11] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[11] => w_dataIntoRegisterFile[27].DATAB
i_InstructionRomData[12] => Add0.IN20
i_InstructionRomData[12] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[12] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[12] => w_dataIntoRegisterFile[28].DATAB
i_InstructionRomData[12] => registerfile:RegisterFile.i_rdRegSelA[0]
i_InstructionRomData[13] => Add0.IN19
i_InstructionRomData[13] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[13] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[13] => w_dataIntoRegisterFile[29].DATAB
i_InstructionRomData[13] => registerfile:RegisterFile.i_rdRegSelA[1]
i_InstructionRomData[14] => Add0.IN18
i_InstructionRomData[14] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[14] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[14] => w_dataIntoRegisterFile[30].DATAB
i_InstructionRomData[14] => registerfile:RegisterFile.i_rdRegSelA[2]
i_InstructionRomData[15] => Add0.IN17
i_InstructionRomData[15] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[15] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[15] => w_dataIntoRegisterFile[31].DATAB
i_InstructionRomData[15] => registerfile:RegisterFile.i_rdRegSelA[3]
i_InstructionRomData[16] => Add0.IN16
i_InstructionRomData[16] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[16] => registerfile:RegisterFile.i_rdRegSelB[0]
i_InstructionRomData[17] => Add0.IN15
i_InstructionRomData[17] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[17] => registerfile:RegisterFile.i_rdRegSelB[1]
i_InstructionRomData[18] => Add0.IN14
i_InstructionRomData[18] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[18] => registerfile:RegisterFile.i_rdRegSelB[2]
i_InstructionRomData[19] => Add0.IN1
i_InstructionRomData[19] => Add0.IN2
i_InstructionRomData[19] => Add0.IN3
i_InstructionRomData[19] => Add0.IN4
i_InstructionRomData[19] => Add0.IN5
i_InstructionRomData[19] => Add0.IN6
i_InstructionRomData[19] => Add0.IN7
i_InstructionRomData[19] => Add0.IN8
i_InstructionRomData[19] => Add0.IN9
i_InstructionRomData[19] => Add0.IN10
i_InstructionRomData[19] => Add0.IN11
i_InstructionRomData[19] => Add0.IN12
i_InstructionRomData[19] => Add0.IN13
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => w_dataIntoRegisterFile.DATAB
i_InstructionRomData[19] => registerfile:RegisterFile.i_rdRegSelB[3]
i_InstructionRomData[20] => registerfile:RegisterFile.i_wrRegSel[0]
i_InstructionRomData[21] => registerfile:RegisterFile.i_wrRegSel[1]
i_InstructionRomData[22] => registerfile:RegisterFile.i_wrRegSel[2]
i_InstructionRomData[23] => registerfile:RegisterFile.i_wrRegSel[3]
i_InstructionRomData[24] => opcodedecoder:opcodeDecoder.InstrOpCode[0]
i_InstructionRomData[25] => opcodedecoder:opcodeDecoder.InstrOpCode[1]
i_InstructionRomData[26] => opcodedecoder:opcodeDecoder.InstrOpCode[2]
i_InstructionRomData[27] => opcodedecoder:opcodeDecoder.InstrOpCode[3]
i_InstructionRomData[28] => opcodedecoder:opcodeDecoder.InstrOpCode[4]
i_InstructionRomData[29] => opcodedecoder:opcodeDecoder.InstrOpCode[5]
i_InstructionRomData[30] => opcodedecoder:opcodeDecoder.InstrOpCode[6]
i_InstructionRomData[31] => opcodedecoder:opcodeDecoder.InstrOpCode[7]
o_InstructionRomAddress[0] <= registerfile:RegisterFile.o_InstructionRomAddress[0]
o_InstructionRomAddress[1] <= registerfile:RegisterFile.o_InstructionRomAddress[1]
o_InstructionRomAddress[2] <= registerfile:RegisterFile.o_InstructionRomAddress[2]
o_InstructionRomAddress[3] <= registerfile:RegisterFile.o_InstructionRomAddress[3]
o_InstructionRomAddress[4] <= registerfile:RegisterFile.o_InstructionRomAddress[4]
o_InstructionRomAddress[5] <= registerfile:RegisterFile.o_InstructionRomAddress[5]
o_InstructionRomAddress[6] <= registerfile:RegisterFile.o_InstructionRomAddress[6]
o_InstructionRomAddress[7] <= registerfile:RegisterFile.o_InstructionRomAddress[7]
o_InstructionRomAddress[8] <= registerfile:RegisterFile.o_InstructionRomAddress[8]
o_InstructionRomAddress[9] <= registerfile:RegisterFile.o_InstructionRomAddress[9]
o_InstructionRomAddress[10] <= registerfile:RegisterFile.o_InstructionRomAddress[10]
o_InstructionRomAddress[11] <= registerfile:RegisterFile.o_InstructionRomAddress[11]
o_InstructionRomAddress[12] <= registerfile:RegisterFile.o_InstructionRomAddress[12]
o_InstructionRomAddress[13] <= registerfile:RegisterFile.o_InstructionRomAddress[13]
o_InstructionRomAddress[14] <= registerfile:RegisterFile.o_InstructionRomAddress[14]
o_InstructionRomAddress[15] <= registerfile:RegisterFile.o_InstructionRomAddress[15]
o_InstructionRomAddress[16] <= registerfile:RegisterFile.o_InstructionRomAddress[16]
o_InstructionRomAddress[17] <= registerfile:RegisterFile.o_InstructionRomAddress[17]
o_InstructionRomAddress[18] <= registerfile:RegisterFile.o_InstructionRomAddress[18]
o_InstructionRomAddress[19] <= registerfile:RegisterFile.o_InstructionRomAddress[19]
o_InstructionRomAddress[20] <= registerfile:RegisterFile.o_InstructionRomAddress[20]
o_InstructionRomAddress[21] <= registerfile:RegisterFile.o_InstructionRomAddress[21]
o_InstructionRomAddress[22] <= registerfile:RegisterFile.o_InstructionRomAddress[22]
o_InstructionRomAddress[23] <= registerfile:RegisterFile.o_InstructionRomAddress[23]
o_InstructionRomAddress[24] <= registerfile:RegisterFile.o_InstructionRomAddress[24]
o_InstructionRomAddress[25] <= registerfile:RegisterFile.o_InstructionRomAddress[25]
o_InstructionRomAddress[26] <= registerfile:RegisterFile.o_InstructionRomAddress[26]
o_InstructionRomAddress[27] <= registerfile:RegisterFile.o_InstructionRomAddress[27]
o_InstructionRomAddress[28] <= registerfile:RegisterFile.o_InstructionRomAddress[28]
o_InstructionRomAddress[29] <= registerfile:RegisterFile.o_InstructionRomAddress[29]
o_InstructionRomAddress[30] <= registerfile:RegisterFile.o_InstructionRomAddress[30]
o_InstructionRomAddress[31] <= registerfile:RegisterFile.o_InstructionRomAddress[31]
o_clkInstrRomAddr <= o_clkInstrRomAddr.DB_MAX_OUTPUT_PORT_TYPE
o_clkInstrRomData <= o_clkInstrRomData.DB_MAX_OUTPUT_PORT_TYPE
o_StackRamAddress[0] <= registerfile:RegisterFile.o_StackRamAddress[0]
o_StackRamAddress[1] <= registerfile:RegisterFile.o_StackRamAddress[1]
o_StackRamAddress[2] <= registerfile:RegisterFile.o_StackRamAddress[2]
o_StackRamAddress[3] <= registerfile:RegisterFile.o_StackRamAddress[3]
o_StackRamAddress[4] <= registerfile:RegisterFile.o_StackRamAddress[4]
o_StackRamAddress[5] <= registerfile:RegisterFile.o_StackRamAddress[5]
o_StackRamAddress[6] <= registerfile:RegisterFile.o_StackRamAddress[6]
o_StackRamAddress[7] <= registerfile:RegisterFile.o_StackRamAddress[7]
o_StackRamAddress[8] <= registerfile:RegisterFile.o_StackRamAddress[8]
o_StackRamAddress[9] <= registerfile:RegisterFile.o_StackRamAddress[9]
o_StackRamAddress[10] <= registerfile:RegisterFile.o_StackRamAddress[10]
o_StackRamAddress[11] <= registerfile:RegisterFile.o_StackRamAddress[11]
o_StackRamAddress[12] <= registerfile:RegisterFile.o_StackRamAddress[12]
o_StackRamAddress[13] <= registerfile:RegisterFile.o_StackRamAddress[13]
o_StackRamAddress[14] <= registerfile:RegisterFile.o_StackRamAddress[14]
o_StackRamAddress[15] <= registerfile:RegisterFile.o_StackRamAddress[15]
o_StackRamAddress[16] <= registerfile:RegisterFile.o_StackRamAddress[16]
o_StackRamAddress[17] <= registerfile:RegisterFile.o_StackRamAddress[17]
o_StackRamAddress[18] <= registerfile:RegisterFile.o_StackRamAddress[18]
o_StackRamAddress[19] <= registerfile:RegisterFile.o_StackRamAddress[19]
o_StackRamAddress[20] <= registerfile:RegisterFile.o_StackRamAddress[20]
o_StackRamAddress[21] <= registerfile:RegisterFile.o_StackRamAddress[21]
o_StackRamAddress[22] <= registerfile:RegisterFile.o_StackRamAddress[22]
o_StackRamAddress[23] <= registerfile:RegisterFile.o_StackRamAddress[23]
o_StackRamAddress[24] <= registerfile:RegisterFile.o_StackRamAddress[24]
o_StackRamAddress[25] <= registerfile:RegisterFile.o_StackRamAddress[25]
o_StackRamAddress[26] <= registerfile:RegisterFile.o_StackRamAddress[26]
o_StackRamAddress[27] <= registerfile:RegisterFile.o_StackRamAddress[27]
o_StackRamAddress[28] <= registerfile:RegisterFile.o_StackRamAddress[28]
o_StackRamAddress[29] <= registerfile:RegisterFile.o_StackRamAddress[29]
o_StackRamAddress[30] <= registerfile:RegisterFile.o_StackRamAddress[30]
o_StackRamAddress[31] <= registerfile:RegisterFile.o_StackRamAddress[31]
o_dataToStackRam[0] <= o_dataToStackRam[0].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[1] <= o_dataToStackRam[1].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[2] <= o_dataToStackRam[2].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[3] <= o_dataToStackRam[3].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[4] <= o_dataToStackRam[4].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[5] <= o_dataToStackRam[5].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[6] <= o_dataToStackRam[6].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[7] <= o_dataToStackRam[7].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[8] <= o_dataToStackRam[8].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[9] <= o_dataToStackRam[9].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[10] <= o_dataToStackRam[10].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[11] <= o_dataToStackRam[11].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[12] <= o_dataToStackRam[12].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[13] <= o_dataToStackRam[13].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[14] <= o_dataToStackRam[14].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[15] <= o_dataToStackRam[15].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[16] <= o_dataToStackRam[16].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[17] <= o_dataToStackRam[17].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[18] <= o_dataToStackRam[18].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[19] <= o_dataToStackRam[19].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[20] <= o_dataToStackRam[20].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[21] <= o_dataToStackRam[21].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[22] <= o_dataToStackRam[22].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[23] <= o_dataToStackRam[23].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[24] <= o_dataToStackRam[24].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[25] <= o_dataToStackRam[25].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[26] <= o_dataToStackRam[26].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[27] <= o_dataToStackRam[27].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[28] <= o_dataToStackRam[28].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[29] <= o_dataToStackRam[29].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[30] <= o_dataToStackRam[30].DB_MAX_OUTPUT_PORT_TYPE
o_dataToStackRam[31] <= o_dataToStackRam[31].DB_MAX_OUTPUT_PORT_TYPE
i_dataFromStackRam[0] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[1] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[2] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[3] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[4] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[5] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[6] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[7] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[8] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[9] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[10] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[11] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[12] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[13] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[14] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[15] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[16] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[17] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[18] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[19] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[20] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[21] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[22] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[23] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[24] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[25] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[26] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[27] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[28] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[29] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[30] => w_dataIntoRegisterFile.DATAB
i_dataFromStackRam[31] => w_dataIntoRegisterFile.DATAB
o_writeStackRamEn <= o_writeStackRamEn.DB_MAX_OUTPUT_PORT_TYPE
o_DataRamAddress[0] <= registerfile:RegisterFile.o_DataRamAddress[0]
o_DataRamAddress[1] <= registerfile:RegisterFile.o_DataRamAddress[1]
o_DataRamAddress[2] <= registerfile:RegisterFile.o_DataRamAddress[2]
o_DataRamAddress[3] <= registerfile:RegisterFile.o_DataRamAddress[3]
o_DataRamAddress[4] <= registerfile:RegisterFile.o_DataRamAddress[4]
o_DataRamAddress[5] <= registerfile:RegisterFile.o_DataRamAddress[5]
o_DataRamAddress[6] <= registerfile:RegisterFile.o_DataRamAddress[6]
o_DataRamAddress[7] <= registerfile:RegisterFile.o_DataRamAddress[7]
o_DataRamAddress[8] <= registerfile:RegisterFile.o_DataRamAddress[8]
o_DataRamAddress[9] <= registerfile:RegisterFile.o_DataRamAddress[9]
o_DataRamAddress[10] <= registerfile:RegisterFile.o_DataRamAddress[10]
o_DataRamAddress[11] <= registerfile:RegisterFile.o_DataRamAddress[11]
o_DataRamAddress[12] <= registerfile:RegisterFile.o_DataRamAddress[12]
o_DataRamAddress[13] <= registerfile:RegisterFile.o_DataRamAddress[13]
o_DataRamAddress[14] <= registerfile:RegisterFile.o_DataRamAddress[14]
o_DataRamAddress[15] <= registerfile:RegisterFile.o_DataRamAddress[15]
o_DataRamAddress[16] <= registerfile:RegisterFile.o_DataRamAddress[16]
o_DataRamAddress[17] <= registerfile:RegisterFile.o_DataRamAddress[17]
o_DataRamAddress[18] <= registerfile:RegisterFile.o_DataRamAddress[18]
o_DataRamAddress[19] <= registerfile:RegisterFile.o_DataRamAddress[19]
o_DataRamAddress[20] <= registerfile:RegisterFile.o_DataRamAddress[20]
o_DataRamAddress[21] <= registerfile:RegisterFile.o_DataRamAddress[21]
o_DataRamAddress[22] <= registerfile:RegisterFile.o_DataRamAddress[22]
o_DataRamAddress[23] <= registerfile:RegisterFile.o_DataRamAddress[23]
o_DataRamAddress[24] <= registerfile:RegisterFile.o_DataRamAddress[24]
o_DataRamAddress[25] <= registerfile:RegisterFile.o_DataRamAddress[25]
o_DataRamAddress[26] <= registerfile:RegisterFile.o_DataRamAddress[26]
o_DataRamAddress[27] <= registerfile:RegisterFile.o_DataRamAddress[27]
o_DataRamAddress[28] <= registerfile:RegisterFile.o_DataRamAddress[28]
o_DataRamAddress[29] <= registerfile:RegisterFile.o_DataRamAddress[29]
o_DataRamAddress[30] <= registerfile:RegisterFile.o_DataRamAddress[30]
o_DataRamAddress[31] <= registerfile:RegisterFile.o_DataRamAddress[31]
o_DataOutFromRegA[0] <= registerfile:RegisterFile.o_regDataOutA[0]
o_DataOutFromRegA[1] <= registerfile:RegisterFile.o_regDataOutA[1]
o_DataOutFromRegA[2] <= registerfile:RegisterFile.o_regDataOutA[2]
o_DataOutFromRegA[3] <= registerfile:RegisterFile.o_regDataOutA[3]
o_DataOutFromRegA[4] <= registerfile:RegisterFile.o_regDataOutA[4]
o_DataOutFromRegA[5] <= registerfile:RegisterFile.o_regDataOutA[5]
o_DataOutFromRegA[6] <= registerfile:RegisterFile.o_regDataOutA[6]
o_DataOutFromRegA[7] <= registerfile:RegisterFile.o_regDataOutA[7]
o_DataOutFromRegA[8] <= registerfile:RegisterFile.o_regDataOutA[8]
o_DataOutFromRegA[9] <= registerfile:RegisterFile.o_regDataOutA[9]
o_DataOutFromRegA[10] <= registerfile:RegisterFile.o_regDataOutA[10]
o_DataOutFromRegA[11] <= registerfile:RegisterFile.o_regDataOutA[11]
o_DataOutFromRegA[12] <= registerfile:RegisterFile.o_regDataOutA[12]
o_DataOutFromRegA[13] <= registerfile:RegisterFile.o_regDataOutA[13]
o_DataOutFromRegA[14] <= registerfile:RegisterFile.o_regDataOutA[14]
o_DataOutFromRegA[15] <= registerfile:RegisterFile.o_regDataOutA[15]
o_DataOutFromRegA[16] <= registerfile:RegisterFile.o_regDataOutA[16]
o_DataOutFromRegA[17] <= registerfile:RegisterFile.o_regDataOutA[17]
o_DataOutFromRegA[18] <= registerfile:RegisterFile.o_regDataOutA[18]
o_DataOutFromRegA[19] <= registerfile:RegisterFile.o_regDataOutA[19]
o_DataOutFromRegA[20] <= registerfile:RegisterFile.o_regDataOutA[20]
o_DataOutFromRegA[21] <= registerfile:RegisterFile.o_regDataOutA[21]
o_DataOutFromRegA[22] <= registerfile:RegisterFile.o_regDataOutA[22]
o_DataOutFromRegA[23] <= registerfile:RegisterFile.o_regDataOutA[23]
o_DataOutFromRegA[24] <= registerfile:RegisterFile.o_regDataOutA[24]
o_DataOutFromRegA[25] <= registerfile:RegisterFile.o_regDataOutA[25]
o_DataOutFromRegA[26] <= registerfile:RegisterFile.o_regDataOutA[26]
o_DataOutFromRegA[27] <= registerfile:RegisterFile.o_regDataOutA[27]
o_DataOutFromRegA[28] <= registerfile:RegisterFile.o_regDataOutA[28]
o_DataOutFromRegA[29] <= registerfile:RegisterFile.o_regDataOutA[29]
o_DataOutFromRegA[30] <= registerfile:RegisterFile.o_regDataOutA[30]
o_DataOutFromRegA[31] <= registerfile:RegisterFile.o_regDataOutA[31]
i_dataFromDataRam[0] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[1] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[2] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[3] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[4] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[5] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[6] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[7] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[8] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[9] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[10] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[11] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[12] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[13] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[14] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[15] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[16] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[17] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[18] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[19] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[20] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[21] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[22] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[23] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[24] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[25] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[26] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[27] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[28] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[29] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[30] => w_dataIntoRegisterFile.DATAB
i_dataFromDataRam[31] => w_dataIntoRegisterFile.DATAB
o_writeToDataRamEnable <= o_writeToDataRamEnable.DB_MAX_OUTPUT_PORT_TYPE
o_peripheralAddress[0] <= registerfile:RegisterFile.o_PeripheralAddress[0]
o_peripheralAddress[1] <= registerfile:RegisterFile.o_PeripheralAddress[1]
o_peripheralAddress[2] <= registerfile:RegisterFile.o_PeripheralAddress[2]
o_peripheralAddress[3] <= registerfile:RegisterFile.o_PeripheralAddress[3]
o_peripheralAddress[4] <= registerfile:RegisterFile.o_PeripheralAddress[4]
o_peripheralAddress[5] <= registerfile:RegisterFile.o_PeripheralAddress[5]
o_peripheralAddress[6] <= registerfile:RegisterFile.o_PeripheralAddress[6]
o_peripheralAddress[7] <= registerfile:RegisterFile.o_PeripheralAddress[7]
o_peripheralAddress[8] <= registerfile:RegisterFile.o_PeripheralAddress[8]
o_peripheralAddress[9] <= registerfile:RegisterFile.o_PeripheralAddress[9]
o_peripheralAddress[10] <= registerfile:RegisterFile.o_PeripheralAddress[10]
o_peripheralAddress[11] <= registerfile:RegisterFile.o_PeripheralAddress[11]
o_peripheralAddress[12] <= registerfile:RegisterFile.o_PeripheralAddress[12]
o_peripheralAddress[13] <= registerfile:RegisterFile.o_PeripheralAddress[13]
o_peripheralAddress[14] <= registerfile:RegisterFile.o_PeripheralAddress[14]
o_peripheralAddress[15] <= registerfile:RegisterFile.o_PeripheralAddress[15]
o_peripheralAddress[16] <= registerfile:RegisterFile.o_PeripheralAddress[16]
o_peripheralAddress[17] <= registerfile:RegisterFile.o_PeripheralAddress[17]
o_peripheralAddress[18] <= registerfile:RegisterFile.o_PeripheralAddress[18]
o_peripheralAddress[19] <= registerfile:RegisterFile.o_PeripheralAddress[19]
o_peripheralAddress[20] <= registerfile:RegisterFile.o_PeripheralAddress[20]
o_peripheralAddress[21] <= registerfile:RegisterFile.o_PeripheralAddress[21]
o_peripheralAddress[22] <= registerfile:RegisterFile.o_PeripheralAddress[22]
o_peripheralAddress[23] <= registerfile:RegisterFile.o_PeripheralAddress[23]
o_peripheralAddress[24] <= registerfile:RegisterFile.o_PeripheralAddress[24]
o_peripheralAddress[25] <= registerfile:RegisterFile.o_PeripheralAddress[25]
o_peripheralAddress[26] <= registerfile:RegisterFile.o_PeripheralAddress[26]
o_peripheralAddress[27] <= registerfile:RegisterFile.o_PeripheralAddress[27]
o_peripheralAddress[28] <= registerfile:RegisterFile.o_PeripheralAddress[28]
o_peripheralAddress[29] <= registerfile:RegisterFile.o_PeripheralAddress[29]
o_peripheralAddress[30] <= registerfile:RegisterFile.o_PeripheralAddress[30]
o_peripheralAddress[31] <= registerfile:RegisterFile.o_PeripheralAddress[31]
i_dataFromPeripherals[0] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[1] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[2] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[3] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[4] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[5] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[6] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[7] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[8] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[9] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[10] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[11] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[12] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[13] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[14] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[15] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[16] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[17] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[18] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[19] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[20] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[21] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[22] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[23] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[24] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[25] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[26] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[27] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[28] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[29] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[30] => w_dataIntoRegisterFile.DATAB
i_dataFromPeripherals[31] => w_dataIntoRegisterFile.DATAB
o_peripheralRdStrobe <= o_peripheralRdStrobe.DB_MAX_OUTPUT_PORT_TYPE
o_peripheralWrStrobe <= o_peripheralWrStrobe.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|OneHotStateMachine:StateMachine
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => state[4]~reg0.CLK
clk => state[5]~reg0.CLK
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clr => state[0]~reg0.ACLR
clr => state[1]~reg0.ACLR
clr => state[2]~reg0.ACLR
clr => state[3]~reg0.ACLR
clr => state[4]~reg0.ACLR
clr => state[5]~reg0.ACLR
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
hold => state[0]~reg0.ENA
hold => state[1]~reg0.ENA
hold => state[2]~reg0.ENA
hold => state[3]~reg0.ENA
hold => state[4]~reg0.ENA
hold => state[5]~reg0.ENA
hold => Pre_Q[0].ENA
hold => Pre_Q[1].ENA
hold => Pre_Q[2].ENA
hold => Pre_Q[3].ENA
hold => Pre_Q[4].ENA
hold => Pre_Q[5].ENA
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder
InstrOpCode[0] => Equal0.IN4
InstrOpCode[0] => Equal1.IN4
InstrOpCode[0] => Equal2.IN3
InstrOpCode[0] => Equal3.IN3
InstrOpCode[0] => Equal4.IN4
InstrOpCode[0] => Equal5.IN3
InstrOpCode[0] => Equal6.IN4
InstrOpCode[0] => Equal7.IN2
InstrOpCode[0] => Equal8.IN4
InstrOpCode[0] => Equal9.IN3
InstrOpCode[0] => Equal10.IN4
InstrOpCode[0] => Equal11.IN2
InstrOpCode[0] => Equal12.IN4
InstrOpCode[0] => Equal13.IN4
InstrOpCode[0] => Equal14.IN4
InstrOpCode[0] => Equal15.IN2
InstrOpCode[0] => Equal16.IN2
InstrOpCode[0] => Equal17.IN2
InstrOpCode[1] => Equal0.IN3
InstrOpCode[1] => Equal1.IN3
InstrOpCode[1] => Equal2.IN2
InstrOpCode[1] => Equal3.IN4
InstrOpCode[1] => Equal4.IN3
InstrOpCode[1] => Equal5.IN2
InstrOpCode[1] => Equal6.IN2
InstrOpCode[1] => Equal7.IN4
InstrOpCode[1] => Equal8.IN3
InstrOpCode[1] => Equal9.IN2
InstrOpCode[1] => Equal10.IN2
InstrOpCode[1] => Equal11.IN4
InstrOpCode[1] => Equal12.IN3
InstrOpCode[1] => Equal13.IN2
InstrOpCode[1] => Equal14.IN3
InstrOpCode[1] => Equal15.IN1
InstrOpCode[1] => Equal16.IN4
InstrOpCode[1] => Equal17.IN1
InstrOpCode[2] => Equal0.IN2
InstrOpCode[2] => Equal1.IN2
InstrOpCode[2] => Equal2.IN1
InstrOpCode[2] => Equal3.IN2
InstrOpCode[2] => Equal4.IN2
InstrOpCode[2] => Equal5.IN4
InstrOpCode[2] => Equal6.IN3
InstrOpCode[2] => Equal7.IN3
InstrOpCode[2] => Equal8.IN2
InstrOpCode[2] => Equal9.IN1
InstrOpCode[2] => Equal10.IN1
InstrOpCode[2] => Equal11.IN1
InstrOpCode[2] => Equal12.IN1
InstrOpCode[2] => Equal13.IN1
InstrOpCode[2] => Equal14.IN2
InstrOpCode[2] => Equal15.IN4
InstrOpCode[2] => Equal16.IN1
InstrOpCode[2] => Equal17.IN4
InstrOpCode[3] => Equal0.IN1
InstrOpCode[3] => Equal1.IN1
InstrOpCode[3] => Equal2.IN0
InstrOpCode[3] => Equal3.IN1
InstrOpCode[3] => Equal4.IN1
InstrOpCode[3] => Equal5.IN1
InstrOpCode[3] => Equal6.IN1
InstrOpCode[3] => Equal7.IN1
InstrOpCode[3] => Equal8.IN1
InstrOpCode[3] => Equal9.IN4
InstrOpCode[3] => Equal10.IN3
InstrOpCode[3] => Equal11.IN3
InstrOpCode[3] => Equal12.IN2
InstrOpCode[3] => Equal13.IN0
InstrOpCode[3] => Equal14.IN1
InstrOpCode[3] => Equal15.IN3
InstrOpCode[3] => Equal16.IN0
InstrOpCode[3] => Equal17.IN0
InstrOpCode[4] => Equal0.IN0
InstrOpCode[4] => Equal1.IN0
InstrOpCode[4] => Equal2.IN4
InstrOpCode[4] => Equal3.IN0
InstrOpCode[4] => Equal4.IN0
InstrOpCode[4] => Equal5.IN0
InstrOpCode[4] => Equal6.IN0
InstrOpCode[4] => Equal7.IN0
InstrOpCode[4] => Equal8.IN0
InstrOpCode[4] => Equal9.IN0
InstrOpCode[4] => Equal10.IN0
InstrOpCode[4] => Equal11.IN0
InstrOpCode[4] => Equal12.IN0
InstrOpCode[4] => Equal13.IN3
InstrOpCode[4] => Equal14.IN0
InstrOpCode[4] => Equal15.IN0
InstrOpCode[4] => Equal16.IN3
InstrOpCode[4] => Equal17.IN3
InstrOpCode[5] => opcode_cat_decoder:opc_Cat_Decoder.InstrOpCodeCat[0]
InstrOpCode[6] => opcode_cat_decoder:opc_Cat_Decoder.InstrOpCodeCat[1]
InstrOpCode[7] => opcode_cat_decoder:opc_Cat_Decoder.InstrOpCodeCat[2]
CCR[0] => ~NO_FANOUT~
CCR[1] => ~NO_FANOUT~
CCR[2] => ~NO_FANOUT~
CCR[3] => ~NO_FANOUT~
CCR[4] => ~NO_FANOUT~
CCR[5] => ~NO_FANOUT~
CCR[6] => ~NO_FANOUT~
CCR[7] => ~NO_FANOUT~
CCR[8] => ~NO_FANOUT~
CCR[9] => ~NO_FANOUT~
CCR[10] => ~NO_FANOUT~
CCR[11] => ~NO_FANOUT~
CCR[12] => ~NO_FANOUT~
CCR[13] => ~NO_FANOUT~
CCR[14] => ~NO_FANOUT~
CCR[15] => ~NO_FANOUT~
CCR[16] => ~NO_FANOUT~
CCR[17] => ~NO_FANOUT~
CCR[18] => ~NO_FANOUT~
CCR[19] => ~NO_FANOUT~
CCR[20] => ~NO_FANOUT~
CCR[21] => ~NO_FANOUT~
CCR[22] => ~NO_FANOUT~
CCR[23] => ~NO_FANOUT~
CCR[24] => ~NO_FANOUT~
CCR[25] => ~NO_FANOUT~
CCR[26] => ~NO_FANOUT~
CCR[27] => ~NO_FANOUT~
CCR[28] => ~NO_FANOUT~
CCR[29] => ~NO_FANOUT~
CCR[30] => ~NO_FANOUT~
CCR[31] => ~NO_FANOUT~
Op_NOP <= Op_NOP.DB_MAX_OUTPUT_PORT_TYPE
Op_HCF <= Op_HCF.DB_MAX_OUTPUT_PORT_TYPE
Op_ADS <= Op_ADS.DB_MAX_OUTPUT_PORT_TYPE
Op_MUL <= Op_MUL.DB_MAX_OUTPUT_PORT_TYPE
Op_CMP <= Op_CMP.DB_MAX_OUTPUT_PORT_TYPE
Op_ORS <= Op_ORS.DB_MAX_OUTPUT_PORT_TYPE
Op_ARS <= Op_ARS.DB_MAX_OUTPUT_PORT_TYPE
Op_XRS <= Op_XRS.DB_MAX_OUTPUT_PORT_TYPE
Op_LS1 <= Op_LS1.DB_MAX_OUTPUT_PORT_TYPE
Op_LS8 <= Op_LS8.DB_MAX_OUTPUT_PORT_TYPE
Op_RS1 <= Op_RS1.DB_MAX_OUTPUT_PORT_TYPE
Op_RS8 <= Op_RS8.DB_MAX_OUTPUT_PORT_TYPE
Op_LR1 <= Op_LR1.DB_MAX_OUTPUT_PORT_TYPE
Op_RR1 <= Op_RR1.DB_MAX_OUTPUT_PORT_TYPE
Op_RA1 <= Op_RA1.DB_MAX_OUTPUT_PORT_TYPE
Op_ENS <= Op_ENS.DB_MAX_OUTPUT_PORT_TYPE
Op_LIL <= Op_LIL.DB_MAX_OUTPUT_PORT_TYPE
Op_LIU <= Op_LIU.DB_MAX_OUTPUT_PORT_TYPE
Op_LIX <= Op_LIX.DB_MAX_OUTPUT_PORT_TYPE
Op_LDB <= Op_LDB.DB_MAX_OUTPUT_PORT_TYPE
Op_SDB <= Op_SDB.DB_MAX_OUTPUT_PORT_TYPE
Op_LDS <= Op_LDS.DB_MAX_OUTPUT_PORT_TYPE
Op_SDS <= Op_SDS.DB_MAX_OUTPUT_PORT_TYPE
Op_LDL <= Op_LDL.DB_MAX_OUTPUT_PORT_TYPE
Op_SDL <= Op_SDL.DB_MAX_OUTPUT_PORT_TYPE
Op_LPB <= Op_LPB.DB_MAX_OUTPUT_PORT_TYPE
Op_SPB <= Op_SPB.DB_MAX_OUTPUT_PORT_TYPE
Op_LPS <= Op_LPS.DB_MAX_OUTPUT_PORT_TYPE
Op_SPS <= Op_SPS.DB_MAX_OUTPUT_PORT_TYPE
Op_LPL <= Op_LPL.DB_MAX_OUTPUT_PORT_TYPE
Op_SPL <= Op_SPL.DB_MAX_OUTPUT_PORT_TYPE
Op_PSS <= Op_PSS.DB_MAX_OUTPUT_PORT_TYPE
Op_PUS <= Op_PUS.DB_MAX_OUTPUT_PORT_TYPE
Op_SSS <= Op_SSS.DB_MAX_OUTPUT_PORT_TYPE
Op_LSS <= Op_LSS.DB_MAX_OUTPUT_PORT_TYPE
Op_BRA <= Op_BRA.DB_MAX_OUTPUT_PORT_TYPE
Op_BCS <= Op_BCS.DB_MAX_OUTPUT_PORT_TYPE
Op_BCC <= Op_BCC.DB_MAX_OUTPUT_PORT_TYPE
Op_BEZ <= Op_BEZ.DB_MAX_OUTPUT_PORT_TYPE
Op_BE1 <= Op_BE1.DB_MAX_OUTPUT_PORT_TYPE
Op_BGT <= Op_BGT.DB_MAX_OUTPUT_PORT_TYPE
Op_BLT <= Op_BLT.DB_MAX_OUTPUT_PORT_TYPE
Op_BEQ <= Op_BEQ.DB_MAX_OUTPUT_PORT_TYPE
Op_BNE <= Op_BNE.DB_MAX_OUTPUT_PORT_TYPE
Op_BNZ <= Op_BNZ.DB_MAX_OUTPUT_PORT_TYPE
Op_BSR <= Op_BSR.DB_MAX_OUTPUT_PORT_TYPE
o_WrRegFile <= o_WrRegFile.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder
InstrOpCodeCat[0] => Equal0.IN5
InstrOpCodeCat[0] => Equal1.IN5
InstrOpCodeCat[0] => Equal2.IN5
InstrOpCodeCat[0] => Equal3.IN5
InstrOpCodeCat[0] => Equal4.IN5
InstrOpCodeCat[0] => Equal5.IN5
InstrOpCodeCat[0] => Equal6.IN5
InstrOpCodeCat[1] => Equal0.IN4
InstrOpCodeCat[1] => Equal1.IN4
InstrOpCodeCat[1] => Equal2.IN4
InstrOpCodeCat[1] => Equal3.IN4
InstrOpCodeCat[1] => Equal4.IN4
InstrOpCodeCat[1] => Equal5.IN4
InstrOpCodeCat[1] => Equal6.IN4
InstrOpCodeCat[2] => Equal0.IN3
InstrOpCodeCat[2] => Equal1.IN3
InstrOpCodeCat[2] => Equal2.IN3
InstrOpCodeCat[2] => Equal3.IN3
InstrOpCodeCat[2] => Equal4.IN3
InstrOpCodeCat[2] => Equal5.IN3
InstrOpCodeCat[2] => Equal6.IN3
System_OpCode <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALU_OpCode <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Immed_OpCode <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
LdSt_OpCode <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Perip_OpCode <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Stack_OpCode <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
FlowCtl_OpCode <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|FlowControl:FlowControl
CCR[0] => o_TakeBranch.IN0
CCR[1] => o_TakeBranch.IN0
CCR[2] => o_TakeBranch.IN0
CCR[3] => o_TakeBranch.IN0
CCR[4] => o_TakeBranch.IN0
CCR[5] => o_TakeBranch.IN0
CCR[6] => o_TakeBranch.IN0
CCR[7] => o_TakeBranch.IN0
CCR[8] => o_TakeBranch.IN0
CCR[9] => ~NO_FANOUT~
CCR[10] => ~NO_FANOUT~
CCR[11] => ~NO_FANOUT~
CCR[12] => ~NO_FANOUT~
CCR[13] => ~NO_FANOUT~
CCR[14] => ~NO_FANOUT~
CCR[15] => ~NO_FANOUT~
CCR[16] => ~NO_FANOUT~
CCR[17] => ~NO_FANOUT~
CCR[18] => ~NO_FANOUT~
CCR[19] => ~NO_FANOUT~
CCR[20] => ~NO_FANOUT~
CCR[21] => ~NO_FANOUT~
CCR[22] => ~NO_FANOUT~
CCR[23] => ~NO_FANOUT~
CCR[24] => ~NO_FANOUT~
CCR[25] => ~NO_FANOUT~
CCR[26] => ~NO_FANOUT~
CCR[27] => ~NO_FANOUT~
CCR[28] => ~NO_FANOUT~
CCR[29] => ~NO_FANOUT~
CCR[30] => ~NO_FANOUT~
CCR[31] => ~NO_FANOUT~
Op_BRA => o_TakeBranch.IN0
Op_BEZ => o_TakeBranch.IN1
Op_BE1 => o_TakeBranch.IN1
Op_BNZ => o_TakeBranch.IN1
Op_BCC => o_TakeBranch.IN1
Op_BCS => o_TakeBranch.IN1
Op_BLT => o_TakeBranch.IN1
Op_BGT => o_TakeBranch.IN1
Op_BEQ => o_TakeBranch.IN1
Op_BNE => o_TakeBranch.IN1
Op_BSR => o_TakeBranch.IN1
o_TakeBranch <= o_TakeBranch.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|CCRControl:CCR_Store
Op_ADS => o_save_CCR_bits.IN0
Op_MUL => o_save_CCR_bits.IN1
Op_ORS => o_save_CCR_bits.IN1
Op_ARS => o_save_CCR_bits.IN1
Op_XRS => o_save_CCR_bits.IN1
Op_LS1 => o_save_CCR_bits.IN1
Op_LS8 => o_save_CCR_bits.IN1
Op_RS1 => o_save_CCR_bits.IN1
Op_RS8 => o_save_CCR_bits.IN1
Op_LR1 => o_save_CCR_bits.IN1
Op_RR1 => o_save_CCR_bits.IN1
Op_RA1 => o_save_CCR_bits.IN1
Op_CMP => o_save_CCR_bits.IN1
o_save_CCR_bits <= o_save_CCR_bits.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|ALU:ALU
i_regDataA[0] => Mult0.IN31
i_regDataA[0] => w_ALUResult.DATAB
i_regDataA[0] => w_ALUResult.DATAB
i_regDataA[0] => w_ALUResult.DATAB
i_regDataA[0] => w_ALUResult.DATAB
i_regDataA[0] => w_ALUResult.DATAB
i_regDataA[0] => w_ALUResult.IN0
i_regDataA[0] => w_ALUResult.IN0
i_regDataA[0] => w_ALUResult.IN0
i_regDataA[0] => Add0.IN33
i_regDataA[0] => LessThan0.IN32
i_regDataA[0] => LessThan1.IN32
i_regDataA[0] => Equal3.IN31
i_regDataA[1] => Mult0.IN30
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.DATAB
i_regDataA[1] => w_ALUResult.IN0
i_regDataA[1] => w_ALUResult.IN0
i_regDataA[1] => w_ALUResult.IN0
i_regDataA[1] => Add0.IN32
i_regDataA[1] => LessThan0.IN31
i_regDataA[1] => LessThan1.IN31
i_regDataA[1] => Equal3.IN30
i_regDataA[2] => Mult0.IN29
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.DATAB
i_regDataA[2] => w_ALUResult.IN0
i_regDataA[2] => w_ALUResult.IN0
i_regDataA[2] => w_ALUResult.IN0
i_regDataA[2] => Add0.IN31
i_regDataA[2] => LessThan0.IN30
i_regDataA[2] => LessThan1.IN30
i_regDataA[2] => Equal3.IN29
i_regDataA[3] => Mult0.IN28
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.DATAB
i_regDataA[3] => w_ALUResult.IN0
i_regDataA[3] => w_ALUResult.IN0
i_regDataA[3] => w_ALUResult.IN0
i_regDataA[3] => Add0.IN30
i_regDataA[3] => LessThan0.IN29
i_regDataA[3] => LessThan1.IN29
i_regDataA[3] => Equal3.IN28
i_regDataA[4] => Mult0.IN27
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.DATAB
i_regDataA[4] => w_ALUResult.IN0
i_regDataA[4] => w_ALUResult.IN0
i_regDataA[4] => w_ALUResult.IN0
i_regDataA[4] => Add0.IN29
i_regDataA[4] => LessThan0.IN28
i_regDataA[4] => LessThan1.IN28
i_regDataA[4] => Equal3.IN27
i_regDataA[5] => Mult0.IN26
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.DATAB
i_regDataA[5] => w_ALUResult.IN0
i_regDataA[5] => w_ALUResult.IN0
i_regDataA[5] => w_ALUResult.IN0
i_regDataA[5] => Add0.IN28
i_regDataA[5] => LessThan0.IN27
i_regDataA[5] => LessThan1.IN27
i_regDataA[5] => Equal3.IN26
i_regDataA[6] => Mult0.IN25
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.DATAB
i_regDataA[6] => w_ALUResult.IN0
i_regDataA[6] => w_ALUResult.IN0
i_regDataA[6] => w_ALUResult.IN0
i_regDataA[6] => Add0.IN27
i_regDataA[6] => LessThan0.IN26
i_regDataA[6] => LessThan1.IN26
i_regDataA[6] => Equal3.IN25
i_regDataA[7] => Mult0.IN24
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.DATAB
i_regDataA[7] => w_ALUResult.IN0
i_regDataA[7] => w_ALUResult.IN0
i_regDataA[7] => w_ALUResult.IN0
i_regDataA[7] => Add0.IN26
i_regDataA[7] => LessThan0.IN25
i_regDataA[7] => LessThan1.IN25
i_regDataA[7] => Equal3.IN24
i_regDataA[8] => Mult0.IN23
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.DATAB
i_regDataA[8] => w_ALUResult.IN0
i_regDataA[8] => w_ALUResult.IN0
i_regDataA[8] => w_ALUResult.IN0
i_regDataA[8] => Add0.IN25
i_regDataA[8] => LessThan0.IN24
i_regDataA[8] => LessThan1.IN24
i_regDataA[8] => Equal3.IN23
i_regDataA[9] => Mult0.IN22
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.DATAB
i_regDataA[9] => w_ALUResult.IN0
i_regDataA[9] => w_ALUResult.IN0
i_regDataA[9] => w_ALUResult.IN0
i_regDataA[9] => Add0.IN24
i_regDataA[9] => LessThan0.IN23
i_regDataA[9] => LessThan1.IN23
i_regDataA[9] => Equal3.IN22
i_regDataA[10] => Mult0.IN21
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.DATAB
i_regDataA[10] => w_ALUResult.IN0
i_regDataA[10] => w_ALUResult.IN0
i_regDataA[10] => w_ALUResult.IN0
i_regDataA[10] => Add0.IN23
i_regDataA[10] => LessThan0.IN22
i_regDataA[10] => LessThan1.IN22
i_regDataA[10] => Equal3.IN21
i_regDataA[11] => Mult0.IN20
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.DATAB
i_regDataA[11] => w_ALUResult.IN0
i_regDataA[11] => w_ALUResult.IN0
i_regDataA[11] => w_ALUResult.IN0
i_regDataA[11] => Add0.IN22
i_regDataA[11] => LessThan0.IN21
i_regDataA[11] => LessThan1.IN21
i_regDataA[11] => Equal3.IN20
i_regDataA[12] => Mult0.IN19
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.DATAB
i_regDataA[12] => w_ALUResult.IN0
i_regDataA[12] => w_ALUResult.IN0
i_regDataA[12] => w_ALUResult.IN0
i_regDataA[12] => Add0.IN21
i_regDataA[12] => LessThan0.IN20
i_regDataA[12] => LessThan1.IN20
i_regDataA[12] => Equal3.IN19
i_regDataA[13] => Mult0.IN18
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.DATAB
i_regDataA[13] => w_ALUResult.IN0
i_regDataA[13] => w_ALUResult.IN0
i_regDataA[13] => w_ALUResult.IN0
i_regDataA[13] => Add0.IN20
i_regDataA[13] => LessThan0.IN19
i_regDataA[13] => LessThan1.IN19
i_regDataA[13] => Equal3.IN18
i_regDataA[14] => Mult0.IN17
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.DATAB
i_regDataA[14] => w_ALUResult.IN0
i_regDataA[14] => w_ALUResult.IN0
i_regDataA[14] => w_ALUResult.IN0
i_regDataA[14] => Add0.IN19
i_regDataA[14] => LessThan0.IN18
i_regDataA[14] => LessThan1.IN18
i_regDataA[14] => Equal3.IN17
i_regDataA[15] => Mult0.IN16
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.DATAB
i_regDataA[15] => w_ALUResult.IN0
i_regDataA[15] => w_ALUResult.IN0
i_regDataA[15] => w_ALUResult.IN0
i_regDataA[15] => Add0.IN18
i_regDataA[15] => LessThan0.IN17
i_regDataA[15] => LessThan1.IN17
i_regDataA[15] => Equal3.IN16
i_regDataA[16] => Mult0.IN15
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.DATAB
i_regDataA[16] => w_ALUResult.IN0
i_regDataA[16] => w_ALUResult.IN0
i_regDataA[16] => w_ALUResult.IN0
i_regDataA[16] => Add0.IN17
i_regDataA[16] => LessThan0.IN16
i_regDataA[16] => LessThan1.IN16
i_regDataA[16] => Equal3.IN15
i_regDataA[17] => Mult0.IN14
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.DATAB
i_regDataA[17] => w_ALUResult.IN0
i_regDataA[17] => w_ALUResult.IN0
i_regDataA[17] => w_ALUResult.IN0
i_regDataA[17] => Add0.IN16
i_regDataA[17] => LessThan0.IN15
i_regDataA[17] => LessThan1.IN15
i_regDataA[17] => Equal3.IN14
i_regDataA[18] => Mult0.IN13
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.DATAB
i_regDataA[18] => w_ALUResult.IN0
i_regDataA[18] => w_ALUResult.IN0
i_regDataA[18] => w_ALUResult.IN0
i_regDataA[18] => Add0.IN15
i_regDataA[18] => LessThan0.IN14
i_regDataA[18] => LessThan1.IN14
i_regDataA[18] => Equal3.IN13
i_regDataA[19] => Mult0.IN12
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.DATAB
i_regDataA[19] => w_ALUResult.IN0
i_regDataA[19] => w_ALUResult.IN0
i_regDataA[19] => w_ALUResult.IN0
i_regDataA[19] => Add0.IN14
i_regDataA[19] => LessThan0.IN13
i_regDataA[19] => LessThan1.IN13
i_regDataA[19] => Equal3.IN12
i_regDataA[20] => Mult0.IN11
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.DATAB
i_regDataA[20] => w_ALUResult.IN0
i_regDataA[20] => w_ALUResult.IN0
i_regDataA[20] => w_ALUResult.IN0
i_regDataA[20] => Add0.IN13
i_regDataA[20] => LessThan0.IN12
i_regDataA[20] => LessThan1.IN12
i_regDataA[20] => Equal3.IN11
i_regDataA[21] => Mult0.IN10
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.DATAB
i_regDataA[21] => w_ALUResult.IN0
i_regDataA[21] => w_ALUResult.IN0
i_regDataA[21] => w_ALUResult.IN0
i_regDataA[21] => Add0.IN12
i_regDataA[21] => LessThan0.IN11
i_regDataA[21] => LessThan1.IN11
i_regDataA[21] => Equal3.IN10
i_regDataA[22] => Mult0.IN9
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.DATAB
i_regDataA[22] => w_ALUResult.IN0
i_regDataA[22] => w_ALUResult.IN0
i_regDataA[22] => w_ALUResult.IN0
i_regDataA[22] => Add0.IN11
i_regDataA[22] => LessThan0.IN10
i_regDataA[22] => LessThan1.IN10
i_regDataA[22] => Equal3.IN9
i_regDataA[23] => Mult0.IN8
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.DATAB
i_regDataA[23] => w_ALUResult.IN0
i_regDataA[23] => w_ALUResult.IN0
i_regDataA[23] => w_ALUResult.IN0
i_regDataA[23] => Add0.IN10
i_regDataA[23] => LessThan0.IN9
i_regDataA[23] => LessThan1.IN9
i_regDataA[23] => Equal3.IN8
i_regDataA[24] => Mult0.IN7
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.DATAB
i_regDataA[24] => w_ALUResult.IN0
i_regDataA[24] => w_ALUResult.IN0
i_regDataA[24] => w_ALUResult.IN0
i_regDataA[24] => Add0.IN9
i_regDataA[24] => LessThan0.IN8
i_regDataA[24] => LessThan1.IN8
i_regDataA[24] => Equal3.IN7
i_regDataA[25] => Mult0.IN6
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.DATAB
i_regDataA[25] => w_ALUResult.IN0
i_regDataA[25] => w_ALUResult.IN0
i_regDataA[25] => w_ALUResult.IN0
i_regDataA[25] => Add0.IN8
i_regDataA[25] => LessThan0.IN7
i_regDataA[25] => LessThan1.IN7
i_regDataA[25] => Equal3.IN6
i_regDataA[26] => Mult0.IN5
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.DATAB
i_regDataA[26] => w_ALUResult.IN0
i_regDataA[26] => w_ALUResult.IN0
i_regDataA[26] => w_ALUResult.IN0
i_regDataA[26] => Add0.IN7
i_regDataA[26] => LessThan0.IN6
i_regDataA[26] => LessThan1.IN6
i_regDataA[26] => Equal3.IN5
i_regDataA[27] => Mult0.IN4
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.DATAB
i_regDataA[27] => w_ALUResult.IN0
i_regDataA[27] => w_ALUResult.IN0
i_regDataA[27] => w_ALUResult.IN0
i_regDataA[27] => Add0.IN6
i_regDataA[27] => LessThan0.IN5
i_regDataA[27] => LessThan1.IN5
i_regDataA[27] => Equal3.IN4
i_regDataA[28] => Mult0.IN3
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.DATAB
i_regDataA[28] => w_ALUResult.IN0
i_regDataA[28] => w_ALUResult.IN0
i_regDataA[28] => w_ALUResult.IN0
i_regDataA[28] => Add0.IN5
i_regDataA[28] => LessThan0.IN4
i_regDataA[28] => LessThan1.IN4
i_regDataA[28] => Equal3.IN3
i_regDataA[29] => Mult0.IN2
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.DATAB
i_regDataA[29] => w_ALUResult.IN0
i_regDataA[29] => w_ALUResult.IN0
i_regDataA[29] => w_ALUResult.IN0
i_regDataA[29] => Add0.IN4
i_regDataA[29] => LessThan0.IN3
i_regDataA[29] => LessThan1.IN3
i_regDataA[29] => Equal3.IN2
i_regDataA[30] => Mult0.IN1
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.DATAB
i_regDataA[30] => w_ALUResult.IN0
i_regDataA[30] => w_ALUResult.IN0
i_regDataA[30] => w_ALUResult.IN0
i_regDataA[30] => Add0.IN3
i_regDataA[30] => LessThan0.IN2
i_regDataA[30] => LessThan1.IN2
i_regDataA[30] => Equal3.IN1
i_regDataA[31] => Mult0.IN0
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.DATAB
i_regDataA[31] => w_ALUResult.IN0
i_regDataA[31] => w_ALUResult.IN0
i_regDataA[31] => w_ALUResult.IN0
i_regDataA[31] => Add0.IN1
i_regDataA[31] => Add0.IN2
i_regDataA[31] => LessThan0.IN1
i_regDataA[31] => LessThan1.IN1
i_regDataA[31] => Equal3.IN0
i_regDataB[0] => Mult0.IN63
i_regDataB[0] => w_ALUResult.IN1
i_regDataB[0] => w_ALUResult.IN1
i_regDataB[0] => w_ALUResult.IN1
i_regDataB[0] => Add0.IN66
i_regDataB[0] => LessThan0.IN64
i_regDataB[0] => LessThan1.IN64
i_regDataB[0] => Equal3.IN63
i_regDataB[1] => Mult0.IN62
i_regDataB[1] => w_ALUResult.IN1
i_regDataB[1] => w_ALUResult.IN1
i_regDataB[1] => w_ALUResult.IN1
i_regDataB[1] => Add0.IN65
i_regDataB[1] => LessThan0.IN63
i_regDataB[1] => LessThan1.IN63
i_regDataB[1] => Equal3.IN62
i_regDataB[2] => Mult0.IN61
i_regDataB[2] => w_ALUResult.IN1
i_regDataB[2] => w_ALUResult.IN1
i_regDataB[2] => w_ALUResult.IN1
i_regDataB[2] => Add0.IN64
i_regDataB[2] => LessThan0.IN62
i_regDataB[2] => LessThan1.IN62
i_regDataB[2] => Equal3.IN61
i_regDataB[3] => Mult0.IN60
i_regDataB[3] => w_ALUResult.IN1
i_regDataB[3] => w_ALUResult.IN1
i_regDataB[3] => w_ALUResult.IN1
i_regDataB[3] => Add0.IN63
i_regDataB[3] => LessThan0.IN61
i_regDataB[3] => LessThan1.IN61
i_regDataB[3] => Equal3.IN60
i_regDataB[4] => Mult0.IN59
i_regDataB[4] => w_ALUResult.IN1
i_regDataB[4] => w_ALUResult.IN1
i_regDataB[4] => w_ALUResult.IN1
i_regDataB[4] => Add0.IN62
i_regDataB[4] => LessThan0.IN60
i_regDataB[4] => LessThan1.IN60
i_regDataB[4] => Equal3.IN59
i_regDataB[5] => Mult0.IN58
i_regDataB[5] => w_ALUResult.IN1
i_regDataB[5] => w_ALUResult.IN1
i_regDataB[5] => w_ALUResult.IN1
i_regDataB[5] => Add0.IN61
i_regDataB[5] => LessThan0.IN59
i_regDataB[5] => LessThan1.IN59
i_regDataB[5] => Equal3.IN58
i_regDataB[6] => Mult0.IN57
i_regDataB[6] => w_ALUResult.IN1
i_regDataB[6] => w_ALUResult.IN1
i_regDataB[6] => w_ALUResult.IN1
i_regDataB[6] => Add0.IN60
i_regDataB[6] => LessThan0.IN58
i_regDataB[6] => LessThan1.IN58
i_regDataB[6] => Equal3.IN57
i_regDataB[7] => Mult0.IN56
i_regDataB[7] => w_ALUResult.IN1
i_regDataB[7] => w_ALUResult.IN1
i_regDataB[7] => w_ALUResult.IN1
i_regDataB[7] => Add0.IN59
i_regDataB[7] => LessThan0.IN57
i_regDataB[7] => LessThan1.IN57
i_regDataB[7] => Equal3.IN56
i_regDataB[8] => Mult0.IN55
i_regDataB[8] => w_ALUResult.IN1
i_regDataB[8] => w_ALUResult.IN1
i_regDataB[8] => w_ALUResult.IN1
i_regDataB[8] => Add0.IN58
i_regDataB[8] => LessThan0.IN56
i_regDataB[8] => LessThan1.IN56
i_regDataB[8] => Equal3.IN55
i_regDataB[9] => Mult0.IN54
i_regDataB[9] => w_ALUResult.IN1
i_regDataB[9] => w_ALUResult.IN1
i_regDataB[9] => w_ALUResult.IN1
i_regDataB[9] => Add0.IN57
i_regDataB[9] => LessThan0.IN55
i_regDataB[9] => LessThan1.IN55
i_regDataB[9] => Equal3.IN54
i_regDataB[10] => Mult0.IN53
i_regDataB[10] => w_ALUResult.IN1
i_regDataB[10] => w_ALUResult.IN1
i_regDataB[10] => w_ALUResult.IN1
i_regDataB[10] => Add0.IN56
i_regDataB[10] => LessThan0.IN54
i_regDataB[10] => LessThan1.IN54
i_regDataB[10] => Equal3.IN53
i_regDataB[11] => Mult0.IN52
i_regDataB[11] => w_ALUResult.IN1
i_regDataB[11] => w_ALUResult.IN1
i_regDataB[11] => w_ALUResult.IN1
i_regDataB[11] => Add0.IN55
i_regDataB[11] => LessThan0.IN53
i_regDataB[11] => LessThan1.IN53
i_regDataB[11] => Equal3.IN52
i_regDataB[12] => Mult0.IN51
i_regDataB[12] => w_ALUResult.IN1
i_regDataB[12] => w_ALUResult.IN1
i_regDataB[12] => w_ALUResult.IN1
i_regDataB[12] => Add0.IN54
i_regDataB[12] => LessThan0.IN52
i_regDataB[12] => LessThan1.IN52
i_regDataB[12] => Equal3.IN51
i_regDataB[13] => Mult0.IN50
i_regDataB[13] => w_ALUResult.IN1
i_regDataB[13] => w_ALUResult.IN1
i_regDataB[13] => w_ALUResult.IN1
i_regDataB[13] => Add0.IN53
i_regDataB[13] => LessThan0.IN51
i_regDataB[13] => LessThan1.IN51
i_regDataB[13] => Equal3.IN50
i_regDataB[14] => Mult0.IN49
i_regDataB[14] => w_ALUResult.IN1
i_regDataB[14] => w_ALUResult.IN1
i_regDataB[14] => w_ALUResult.IN1
i_regDataB[14] => Add0.IN52
i_regDataB[14] => LessThan0.IN50
i_regDataB[14] => LessThan1.IN50
i_regDataB[14] => Equal3.IN49
i_regDataB[15] => Mult0.IN48
i_regDataB[15] => w_ALUResult.IN1
i_regDataB[15] => w_ALUResult.IN1
i_regDataB[15] => w_ALUResult.IN1
i_regDataB[15] => Add0.IN51
i_regDataB[15] => LessThan0.IN49
i_regDataB[15] => LessThan1.IN49
i_regDataB[15] => Equal3.IN48
i_regDataB[16] => Mult0.IN47
i_regDataB[16] => w_ALUResult.IN1
i_regDataB[16] => w_ALUResult.IN1
i_regDataB[16] => w_ALUResult.IN1
i_regDataB[16] => Add0.IN50
i_regDataB[16] => LessThan0.IN48
i_regDataB[16] => LessThan1.IN48
i_regDataB[16] => Equal3.IN47
i_regDataB[17] => Mult0.IN46
i_regDataB[17] => w_ALUResult.IN1
i_regDataB[17] => w_ALUResult.IN1
i_regDataB[17] => w_ALUResult.IN1
i_regDataB[17] => Add0.IN49
i_regDataB[17] => LessThan0.IN47
i_regDataB[17] => LessThan1.IN47
i_regDataB[17] => Equal3.IN46
i_regDataB[18] => Mult0.IN45
i_regDataB[18] => w_ALUResult.IN1
i_regDataB[18] => w_ALUResult.IN1
i_regDataB[18] => w_ALUResult.IN1
i_regDataB[18] => Add0.IN48
i_regDataB[18] => LessThan0.IN46
i_regDataB[18] => LessThan1.IN46
i_regDataB[18] => Equal3.IN45
i_regDataB[19] => Mult0.IN44
i_regDataB[19] => w_ALUResult.IN1
i_regDataB[19] => w_ALUResult.IN1
i_regDataB[19] => w_ALUResult.IN1
i_regDataB[19] => Add0.IN47
i_regDataB[19] => LessThan0.IN45
i_regDataB[19] => LessThan1.IN45
i_regDataB[19] => Equal3.IN44
i_regDataB[20] => Mult0.IN43
i_regDataB[20] => w_ALUResult.IN1
i_regDataB[20] => w_ALUResult.IN1
i_regDataB[20] => w_ALUResult.IN1
i_regDataB[20] => Add0.IN46
i_regDataB[20] => LessThan0.IN44
i_regDataB[20] => LessThan1.IN44
i_regDataB[20] => Equal3.IN43
i_regDataB[21] => Mult0.IN42
i_regDataB[21] => w_ALUResult.IN1
i_regDataB[21] => w_ALUResult.IN1
i_regDataB[21] => w_ALUResult.IN1
i_regDataB[21] => Add0.IN45
i_regDataB[21] => LessThan0.IN43
i_regDataB[21] => LessThan1.IN43
i_regDataB[21] => Equal3.IN42
i_regDataB[22] => Mult0.IN41
i_regDataB[22] => w_ALUResult.IN1
i_regDataB[22] => w_ALUResult.IN1
i_regDataB[22] => w_ALUResult.IN1
i_regDataB[22] => Add0.IN44
i_regDataB[22] => LessThan0.IN42
i_regDataB[22] => LessThan1.IN42
i_regDataB[22] => Equal3.IN41
i_regDataB[23] => Mult0.IN40
i_regDataB[23] => w_ALUResult.IN1
i_regDataB[23] => w_ALUResult.IN1
i_regDataB[23] => w_ALUResult.IN1
i_regDataB[23] => Add0.IN43
i_regDataB[23] => LessThan0.IN41
i_regDataB[23] => LessThan1.IN41
i_regDataB[23] => Equal3.IN40
i_regDataB[24] => Mult0.IN39
i_regDataB[24] => w_ALUResult.IN1
i_regDataB[24] => w_ALUResult.IN1
i_regDataB[24] => w_ALUResult.IN1
i_regDataB[24] => Add0.IN42
i_regDataB[24] => LessThan0.IN40
i_regDataB[24] => LessThan1.IN40
i_regDataB[24] => Equal3.IN39
i_regDataB[25] => Mult0.IN38
i_regDataB[25] => w_ALUResult.IN1
i_regDataB[25] => w_ALUResult.IN1
i_regDataB[25] => w_ALUResult.IN1
i_regDataB[25] => Add0.IN41
i_regDataB[25] => LessThan0.IN39
i_regDataB[25] => LessThan1.IN39
i_regDataB[25] => Equal3.IN38
i_regDataB[26] => Mult0.IN37
i_regDataB[26] => w_ALUResult.IN1
i_regDataB[26] => w_ALUResult.IN1
i_regDataB[26] => w_ALUResult.IN1
i_regDataB[26] => Add0.IN40
i_regDataB[26] => LessThan0.IN38
i_regDataB[26] => LessThan1.IN38
i_regDataB[26] => Equal3.IN37
i_regDataB[27] => Mult0.IN36
i_regDataB[27] => w_ALUResult.IN1
i_regDataB[27] => w_ALUResult.IN1
i_regDataB[27] => w_ALUResult.IN1
i_regDataB[27] => Add0.IN39
i_regDataB[27] => LessThan0.IN37
i_regDataB[27] => LessThan1.IN37
i_regDataB[27] => Equal3.IN36
i_regDataB[28] => Mult0.IN35
i_regDataB[28] => w_ALUResult.IN1
i_regDataB[28] => w_ALUResult.IN1
i_regDataB[28] => w_ALUResult.IN1
i_regDataB[28] => Add0.IN38
i_regDataB[28] => LessThan0.IN36
i_regDataB[28] => LessThan1.IN36
i_regDataB[28] => Equal3.IN35
i_regDataB[29] => Mult0.IN34
i_regDataB[29] => w_ALUResult.IN1
i_regDataB[29] => w_ALUResult.IN1
i_regDataB[29] => w_ALUResult.IN1
i_regDataB[29] => Add0.IN37
i_regDataB[29] => LessThan0.IN35
i_regDataB[29] => LessThan1.IN35
i_regDataB[29] => Equal3.IN34
i_regDataB[30] => Mult0.IN33
i_regDataB[30] => w_ALUResult.IN1
i_regDataB[30] => w_ALUResult.IN1
i_regDataB[30] => w_ALUResult.IN1
i_regDataB[30] => Add0.IN36
i_regDataB[30] => LessThan0.IN34
i_regDataB[30] => LessThan1.IN34
i_regDataB[30] => Equal3.IN33
i_regDataB[31] => Mult0.IN32
i_regDataB[31] => w_ALUResult.IN1
i_regDataB[31] => w_ALUResult.IN1
i_regDataB[31] => w_ALUResult.IN1
i_regDataB[31] => Add0.IN34
i_regDataB[31] => Add0.IN35
i_regDataB[31] => LessThan0.IN33
i_regDataB[31] => LessThan1.IN33
i_regDataB[31] => Equal3.IN32
i_Op_ADS => w_ALUResult[32].OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_ALUResult.OUTPUTSELECT
i_Op_ADS => w_CarrySet.IN1
i_Op_ADS => w_CarryClear.IN1
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_ALUResult.OUTPUTSELECT
i_Op_MUL => w_CarrySet.IN1
i_Op_MUL => w_CarryClear.IN1
i_Op_CMP => ~NO_FANOUT~
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_ARS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_XRS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_ORS => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS1 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_LS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS1 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_RS8 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_LR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RR1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_RA1 => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
i_Op_ENS => w_ALUResult.OUTPUTSELECT
o_ALUDataOut[0] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[1] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[2] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[3] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[4] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[5] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[6] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[7] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[8] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[9] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[10] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[11] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[12] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[13] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[14] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[15] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[16] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[17] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[18] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[19] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[20] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[21] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[22] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[23] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[24] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[25] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[26] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[27] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[28] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[29] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[30] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_ALUDataOut[31] <= w_ALUResult.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[3] <= w_CarryClear.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[4] <= w_CarrySet.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[5] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[6] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[7] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[8] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
o_CondCodeBits[9] <= <GND>
o_CondCodeBits[10] <= <GND>
o_CondCodeBits[11] <= <GND>
o_CondCodeBits[12] <= <GND>
o_CondCodeBits[13] <= <GND>
o_CondCodeBits[14] <= <GND>
o_CondCodeBits[15] <= <GND>
o_CondCodeBits[16] <= <GND>
o_CondCodeBits[17] <= <GND>
o_CondCodeBits[18] <= <GND>
o_CondCodeBits[19] <= <GND>
o_CondCodeBits[20] <= <GND>
o_CondCodeBits[21] <= <GND>
o_CondCodeBits[22] <= <GND>
o_CondCodeBits[23] <= <GND>
o_CondCodeBits[24] <= <GND>
o_CondCodeBits[25] <= <GND>
o_CondCodeBits[26] <= <GND>
o_CondCodeBits[27] <= <GND>
o_CondCodeBits[28] <= <GND>
o_CondCodeBits[29] <= <GND>
o_CondCodeBits[30] <= <GND>
o_CondCodeBits[31] <= <GND>


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile
i_clk => reg_32:conditionCodeRegister.clk
i_clk => count_32:stackAddress.clk
i_clk => count_32:peripheralAddress.clk
i_clk => count_32:dataRamAddress.clk
i_clk => count_32:programCounter.clk
i_clk => reg_16:r8Upper.clk
i_clk => reg_16:r8Lower.clk
i_clk => reg_16:r9Upper.clk
i_clk => reg_16:r9Lower.clk
i_clk => reg_16:r10Upper.clk
i_clk => reg_16:r10Lower.clk
i_clk => reg_16:r11Upper.clk
i_clk => reg_16:r11Lower.clk
i_clk => reg_16:r12Upper.clk
i_clk => reg_16:r12Lower.clk
i_clk => reg_16:r13Upper.clk
i_clk => reg_16:r13Lower.clk
i_clk => reg_16:r14Upper.clk
i_clk => reg_16:r14Lower.clk
i_clk => reg_16:r15Upper.clk
i_clk => reg_16:r15Lower.clk
i_clear => reg_32:conditionCodeRegister.clr
i_clear => count_32:stackAddress.clr
i_clear => count_32:peripheralAddress.clr
i_clear => count_32:dataRamAddress.clr
i_clear => count_32:programCounter.clr
i_clear => reg_16:r8Upper.clr
i_clear => reg_16:r8Lower.clr
i_clear => reg_16:r9Upper.clr
i_clear => reg_16:r9Lower.clr
i_clear => reg_16:r10Upper.clr
i_clear => reg_16:r10Lower.clr
i_clear => reg_16:r11Upper.clr
i_clear => reg_16:r11Lower.clr
i_clear => reg_16:r12Upper.clr
i_clear => reg_16:r12Lower.clr
i_clear => reg_16:r13Upper.clr
i_clear => reg_16:r13Lower.clr
i_clear => reg_16:r14Upper.clr
i_clear => reg_16:r14Lower.clr
i_clear => reg_16:r15Upper.clr
i_clear => reg_16:r15Lower.clr
i_OneHotState[0] => ~NO_FANOUT~
i_OneHotState[1] => ~NO_FANOUT~
i_OneHotState[2] => comb.IN0
i_OneHotState[3] => ~NO_FANOUT~
i_OneHotState[4] => comb.IN0
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN0
i_OneHotState[4] => comb.IN0
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => comb.IN1
i_OneHotState[4] => count_32:programCounter.enable
i_OneHotState[5] => ~NO_FANOUT~
i_TakeBranch => w_nextPC[31].OUTPUTSELECT
i_TakeBranch => w_nextPC[30].OUTPUTSELECT
i_TakeBranch => w_nextPC[29].OUTPUTSELECT
i_TakeBranch => w_nextPC[28].OUTPUTSELECT
i_TakeBranch => w_nextPC[27].OUTPUTSELECT
i_TakeBranch => w_nextPC[26].OUTPUTSELECT
i_TakeBranch => w_nextPC[25].OUTPUTSELECT
i_TakeBranch => w_nextPC[24].OUTPUTSELECT
i_TakeBranch => w_nextPC[23].OUTPUTSELECT
i_TakeBranch => w_nextPC[22].OUTPUTSELECT
i_TakeBranch => w_nextPC[21].OUTPUTSELECT
i_TakeBranch => w_nextPC[20].OUTPUTSELECT
i_TakeBranch => w_nextPC[19].OUTPUTSELECT
i_TakeBranch => w_nextPC[18].OUTPUTSELECT
i_TakeBranch => w_nextPC[17].OUTPUTSELECT
i_TakeBranch => w_nextPC[16].OUTPUTSELECT
i_TakeBranch => w_nextPC[15].OUTPUTSELECT
i_TakeBranch => w_nextPC[14].OUTPUTSELECT
i_TakeBranch => w_nextPC[13].OUTPUTSELECT
i_TakeBranch => w_nextPC[12].OUTPUTSELECT
i_TakeBranch => w_nextPC[11].OUTPUTSELECT
i_TakeBranch => w_nextPC[10].OUTPUTSELECT
i_TakeBranch => w_nextPC[9].OUTPUTSELECT
i_TakeBranch => w_nextPC[8].OUTPUTSELECT
i_TakeBranch => w_nextPC[7].OUTPUTSELECT
i_TakeBranch => w_nextPC[6].OUTPUTSELECT
i_TakeBranch => w_nextPC[5].OUTPUTSELECT
i_TakeBranch => w_nextPC[4].OUTPUTSELECT
i_TakeBranch => w_nextPC[3].OUTPUTSELECT
i_TakeBranch => w_nextPC[2].OUTPUTSELECT
i_TakeBranch => w_nextPC[1].OUTPUTSELECT
i_TakeBranch => w_nextPC[0].OUTPUTSELECT
i_TakeBranch => comb.IN1
i_wrRegSel[0] => Equal0.IN7
i_wrRegSel[0] => Equal1.IN7
i_wrRegSel[0] => Equal2.IN7
i_wrRegSel[0] => Equal3.IN7
i_wrRegSel[0] => Equal4.IN7
i_wrRegSel[0] => Equal5.IN7
i_wrRegSel[0] => Equal6.IN7
i_wrRegSel[0] => Equal7.IN7
i_wrRegSel[0] => Equal8.IN7
i_wrRegSel[0] => Equal9.IN7
i_wrRegSel[0] => Equal10.IN7
i_wrRegSel[0] => Equal11.IN7
i_wrRegSel[0] => Equal12.IN7
i_wrRegSel[0] => Equal13.IN7
i_wrRegSel[0] => Equal14.IN7
i_wrRegSel[0] => Equal15.IN7
i_wrRegSel[0] => Equal16.IN7
i_wrRegSel[0] => Equal17.IN7
i_wrRegSel[0] => Equal18.IN7
i_wrRegSel[0] => Equal19.IN7
i_wrRegSel[1] => Equal0.IN6
i_wrRegSel[1] => Equal1.IN6
i_wrRegSel[1] => Equal2.IN6
i_wrRegSel[1] => Equal3.IN6
i_wrRegSel[1] => Equal4.IN6
i_wrRegSel[1] => Equal5.IN6
i_wrRegSel[1] => Equal6.IN6
i_wrRegSel[1] => Equal7.IN6
i_wrRegSel[1] => Equal8.IN6
i_wrRegSel[1] => Equal9.IN6
i_wrRegSel[1] => Equal10.IN6
i_wrRegSel[1] => Equal11.IN6
i_wrRegSel[1] => Equal12.IN6
i_wrRegSel[1] => Equal13.IN6
i_wrRegSel[1] => Equal14.IN6
i_wrRegSel[1] => Equal15.IN6
i_wrRegSel[1] => Equal16.IN6
i_wrRegSel[1] => Equal17.IN6
i_wrRegSel[1] => Equal18.IN6
i_wrRegSel[1] => Equal19.IN6
i_wrRegSel[2] => Equal0.IN5
i_wrRegSel[2] => Equal1.IN5
i_wrRegSel[2] => Equal2.IN5
i_wrRegSel[2] => Equal3.IN5
i_wrRegSel[2] => Equal4.IN5
i_wrRegSel[2] => Equal5.IN5
i_wrRegSel[2] => Equal6.IN5
i_wrRegSel[2] => Equal7.IN5
i_wrRegSel[2] => Equal8.IN5
i_wrRegSel[2] => Equal9.IN5
i_wrRegSel[2] => Equal10.IN5
i_wrRegSel[2] => Equal11.IN5
i_wrRegSel[2] => Equal12.IN5
i_wrRegSel[2] => Equal13.IN5
i_wrRegSel[2] => Equal14.IN5
i_wrRegSel[2] => Equal15.IN5
i_wrRegSel[2] => Equal16.IN5
i_wrRegSel[2] => Equal17.IN5
i_wrRegSel[2] => Equal18.IN5
i_wrRegSel[2] => Equal19.IN5
i_wrRegSel[3] => Equal0.IN4
i_wrRegSel[3] => Equal1.IN4
i_wrRegSel[3] => Equal2.IN4
i_wrRegSel[3] => Equal3.IN4
i_wrRegSel[3] => Equal4.IN4
i_wrRegSel[3] => Equal5.IN4
i_wrRegSel[3] => Equal6.IN4
i_wrRegSel[3] => Equal7.IN4
i_wrRegSel[3] => Equal8.IN4
i_wrRegSel[3] => Equal9.IN4
i_wrRegSel[3] => Equal10.IN4
i_wrRegSel[3] => Equal11.IN4
i_wrRegSel[3] => Equal12.IN4
i_wrRegSel[3] => Equal13.IN4
i_wrRegSel[3] => Equal14.IN4
i_wrRegSel[3] => Equal15.IN4
i_wrRegSel[3] => Equal16.IN4
i_wrRegSel[3] => Equal17.IN4
i_wrRegSel[3] => Equal18.IN4
i_wrRegSel[3] => Equal19.IN4
i_rdRegSelA[0] => mux_16x32:muxA.sel[0]
i_rdRegSelA[1] => mux_16x32:muxA.sel[1]
i_rdRegSelA[2] => mux_16x32:muxA.sel[2]
i_rdRegSelA[3] => mux_16x32:muxA.sel[3]
i_rdRegSelB[0] => mux_16x32:muxB.sel[0]
i_rdRegSelB[1] => mux_16x32:muxB.sel[1]
i_rdRegSelB[2] => mux_16x32:muxB.sel[2]
i_rdRegSelB[3] => mux_16x32:muxB.sel[3]
i_regDataIn[0] => count_32:stackAddress.d[0]
i_regDataIn[0] => w_nextPC[0].DATAA
i_regDataIn[0] => count_32:peripheralAddress.d[0]
i_regDataIn[0] => count_32:dataRamAddress.d[0]
i_regDataIn[0] => reg_16:r8Lower.d[0]
i_regDataIn[0] => reg_16:r9Lower.d[0]
i_regDataIn[0] => reg_16:r10Lower.d[0]
i_regDataIn[0] => reg_16:r11Lower.d[0]
i_regDataIn[0] => reg_16:r12Lower.d[0]
i_regDataIn[0] => reg_16:r13Lower.d[0]
i_regDataIn[0] => reg_16:r14Lower.d[0]
i_regDataIn[0] => reg_16:r15Lower.d[0]
i_regDataIn[1] => count_32:stackAddress.d[1]
i_regDataIn[1] => w_nextPC[1].DATAA
i_regDataIn[1] => count_32:peripheralAddress.d[1]
i_regDataIn[1] => count_32:dataRamAddress.d[1]
i_regDataIn[1] => reg_16:r8Lower.d[1]
i_regDataIn[1] => reg_16:r9Lower.d[1]
i_regDataIn[1] => reg_16:r10Lower.d[1]
i_regDataIn[1] => reg_16:r11Lower.d[1]
i_regDataIn[1] => reg_16:r12Lower.d[1]
i_regDataIn[1] => reg_16:r13Lower.d[1]
i_regDataIn[1] => reg_16:r14Lower.d[1]
i_regDataIn[1] => reg_16:r15Lower.d[1]
i_regDataIn[2] => count_32:stackAddress.d[2]
i_regDataIn[2] => w_nextPC[2].DATAA
i_regDataIn[2] => count_32:peripheralAddress.d[2]
i_regDataIn[2] => count_32:dataRamAddress.d[2]
i_regDataIn[2] => reg_16:r8Lower.d[2]
i_regDataIn[2] => reg_16:r9Lower.d[2]
i_regDataIn[2] => reg_16:r10Lower.d[2]
i_regDataIn[2] => reg_16:r11Lower.d[2]
i_regDataIn[2] => reg_16:r12Lower.d[2]
i_regDataIn[2] => reg_16:r13Lower.d[2]
i_regDataIn[2] => reg_16:r14Lower.d[2]
i_regDataIn[2] => reg_16:r15Lower.d[2]
i_regDataIn[3] => count_32:stackAddress.d[3]
i_regDataIn[3] => w_nextPC[3].DATAA
i_regDataIn[3] => count_32:peripheralAddress.d[3]
i_regDataIn[3] => count_32:dataRamAddress.d[3]
i_regDataIn[3] => reg_16:r8Lower.d[3]
i_regDataIn[3] => reg_16:r9Lower.d[3]
i_regDataIn[3] => reg_16:r10Lower.d[3]
i_regDataIn[3] => reg_16:r11Lower.d[3]
i_regDataIn[3] => reg_16:r12Lower.d[3]
i_regDataIn[3] => reg_16:r13Lower.d[3]
i_regDataIn[3] => reg_16:r14Lower.d[3]
i_regDataIn[3] => reg_16:r15Lower.d[3]
i_regDataIn[4] => count_32:stackAddress.d[4]
i_regDataIn[4] => w_nextPC[4].DATAA
i_regDataIn[4] => count_32:peripheralAddress.d[4]
i_regDataIn[4] => count_32:dataRamAddress.d[4]
i_regDataIn[4] => reg_16:r8Lower.d[4]
i_regDataIn[4] => reg_16:r9Lower.d[4]
i_regDataIn[4] => reg_16:r10Lower.d[4]
i_regDataIn[4] => reg_16:r11Lower.d[4]
i_regDataIn[4] => reg_16:r12Lower.d[4]
i_regDataIn[4] => reg_16:r13Lower.d[4]
i_regDataIn[4] => reg_16:r14Lower.d[4]
i_regDataIn[4] => reg_16:r15Lower.d[4]
i_regDataIn[5] => count_32:stackAddress.d[5]
i_regDataIn[5] => w_nextPC[5].DATAA
i_regDataIn[5] => count_32:peripheralAddress.d[5]
i_regDataIn[5] => count_32:dataRamAddress.d[5]
i_regDataIn[5] => reg_16:r8Lower.d[5]
i_regDataIn[5] => reg_16:r9Lower.d[5]
i_regDataIn[5] => reg_16:r10Lower.d[5]
i_regDataIn[5] => reg_16:r11Lower.d[5]
i_regDataIn[5] => reg_16:r12Lower.d[5]
i_regDataIn[5] => reg_16:r13Lower.d[5]
i_regDataIn[5] => reg_16:r14Lower.d[5]
i_regDataIn[5] => reg_16:r15Lower.d[5]
i_regDataIn[6] => count_32:stackAddress.d[6]
i_regDataIn[6] => w_nextPC[6].DATAA
i_regDataIn[6] => count_32:peripheralAddress.d[6]
i_regDataIn[6] => count_32:dataRamAddress.d[6]
i_regDataIn[6] => reg_16:r8Lower.d[6]
i_regDataIn[6] => reg_16:r9Lower.d[6]
i_regDataIn[6] => reg_16:r10Lower.d[6]
i_regDataIn[6] => reg_16:r11Lower.d[6]
i_regDataIn[6] => reg_16:r12Lower.d[6]
i_regDataIn[6] => reg_16:r13Lower.d[6]
i_regDataIn[6] => reg_16:r14Lower.d[6]
i_regDataIn[6] => reg_16:r15Lower.d[6]
i_regDataIn[7] => count_32:stackAddress.d[7]
i_regDataIn[7] => w_nextPC[7].DATAA
i_regDataIn[7] => count_32:peripheralAddress.d[7]
i_regDataIn[7] => count_32:dataRamAddress.d[7]
i_regDataIn[7] => reg_16:r8Lower.d[7]
i_regDataIn[7] => reg_16:r9Lower.d[7]
i_regDataIn[7] => reg_16:r10Lower.d[7]
i_regDataIn[7] => reg_16:r11Lower.d[7]
i_regDataIn[7] => reg_16:r12Lower.d[7]
i_regDataIn[7] => reg_16:r13Lower.d[7]
i_regDataIn[7] => reg_16:r14Lower.d[7]
i_regDataIn[7] => reg_16:r15Lower.d[7]
i_regDataIn[8] => count_32:stackAddress.d[8]
i_regDataIn[8] => w_nextPC[8].DATAA
i_regDataIn[8] => count_32:peripheralAddress.d[8]
i_regDataIn[8] => count_32:dataRamAddress.d[8]
i_regDataIn[8] => reg_16:r8Lower.d[8]
i_regDataIn[8] => reg_16:r9Lower.d[8]
i_regDataIn[8] => reg_16:r10Lower.d[8]
i_regDataIn[8] => reg_16:r11Lower.d[8]
i_regDataIn[8] => reg_16:r12Lower.d[8]
i_regDataIn[8] => reg_16:r13Lower.d[8]
i_regDataIn[8] => reg_16:r14Lower.d[8]
i_regDataIn[8] => reg_16:r15Lower.d[8]
i_regDataIn[9] => count_32:stackAddress.d[9]
i_regDataIn[9] => w_nextPC[9].DATAA
i_regDataIn[9] => count_32:peripheralAddress.d[9]
i_regDataIn[9] => count_32:dataRamAddress.d[9]
i_regDataIn[9] => reg_16:r8Lower.d[9]
i_regDataIn[9] => reg_16:r9Lower.d[9]
i_regDataIn[9] => reg_16:r10Lower.d[9]
i_regDataIn[9] => reg_16:r11Lower.d[9]
i_regDataIn[9] => reg_16:r12Lower.d[9]
i_regDataIn[9] => reg_16:r13Lower.d[9]
i_regDataIn[9] => reg_16:r14Lower.d[9]
i_regDataIn[9] => reg_16:r15Lower.d[9]
i_regDataIn[10] => count_32:stackAddress.d[10]
i_regDataIn[10] => w_nextPC[10].DATAA
i_regDataIn[10] => count_32:peripheralAddress.d[10]
i_regDataIn[10] => count_32:dataRamAddress.d[10]
i_regDataIn[10] => reg_16:r8Lower.d[10]
i_regDataIn[10] => reg_16:r9Lower.d[10]
i_regDataIn[10] => reg_16:r10Lower.d[10]
i_regDataIn[10] => reg_16:r11Lower.d[10]
i_regDataIn[10] => reg_16:r12Lower.d[10]
i_regDataIn[10] => reg_16:r13Lower.d[10]
i_regDataIn[10] => reg_16:r14Lower.d[10]
i_regDataIn[10] => reg_16:r15Lower.d[10]
i_regDataIn[11] => count_32:stackAddress.d[11]
i_regDataIn[11] => w_nextPC[11].DATAA
i_regDataIn[11] => count_32:peripheralAddress.d[11]
i_regDataIn[11] => count_32:dataRamAddress.d[11]
i_regDataIn[11] => reg_16:r8Lower.d[11]
i_regDataIn[11] => reg_16:r9Lower.d[11]
i_regDataIn[11] => reg_16:r10Lower.d[11]
i_regDataIn[11] => reg_16:r11Lower.d[11]
i_regDataIn[11] => reg_16:r12Lower.d[11]
i_regDataIn[11] => reg_16:r13Lower.d[11]
i_regDataIn[11] => reg_16:r14Lower.d[11]
i_regDataIn[11] => reg_16:r15Lower.d[11]
i_regDataIn[12] => count_32:stackAddress.d[12]
i_regDataIn[12] => w_nextPC[12].DATAA
i_regDataIn[12] => count_32:peripheralAddress.d[12]
i_regDataIn[12] => count_32:dataRamAddress.d[12]
i_regDataIn[12] => reg_16:r8Lower.d[12]
i_regDataIn[12] => reg_16:r9Lower.d[12]
i_regDataIn[12] => reg_16:r10Lower.d[12]
i_regDataIn[12] => reg_16:r11Lower.d[12]
i_regDataIn[12] => reg_16:r12Lower.d[12]
i_regDataIn[12] => reg_16:r13Lower.d[12]
i_regDataIn[12] => reg_16:r14Lower.d[12]
i_regDataIn[12] => reg_16:r15Lower.d[12]
i_regDataIn[13] => count_32:stackAddress.d[13]
i_regDataIn[13] => w_nextPC[13].DATAA
i_regDataIn[13] => count_32:peripheralAddress.d[13]
i_regDataIn[13] => count_32:dataRamAddress.d[13]
i_regDataIn[13] => reg_16:r8Lower.d[13]
i_regDataIn[13] => reg_16:r9Lower.d[13]
i_regDataIn[13] => reg_16:r10Lower.d[13]
i_regDataIn[13] => reg_16:r11Lower.d[13]
i_regDataIn[13] => reg_16:r12Lower.d[13]
i_regDataIn[13] => reg_16:r13Lower.d[13]
i_regDataIn[13] => reg_16:r14Lower.d[13]
i_regDataIn[13] => reg_16:r15Lower.d[13]
i_regDataIn[14] => count_32:stackAddress.d[14]
i_regDataIn[14] => w_nextPC[14].DATAA
i_regDataIn[14] => count_32:peripheralAddress.d[14]
i_regDataIn[14] => count_32:dataRamAddress.d[14]
i_regDataIn[14] => reg_16:r8Lower.d[14]
i_regDataIn[14] => reg_16:r9Lower.d[14]
i_regDataIn[14] => reg_16:r10Lower.d[14]
i_regDataIn[14] => reg_16:r11Lower.d[14]
i_regDataIn[14] => reg_16:r12Lower.d[14]
i_regDataIn[14] => reg_16:r13Lower.d[14]
i_regDataIn[14] => reg_16:r14Lower.d[14]
i_regDataIn[14] => reg_16:r15Lower.d[14]
i_regDataIn[15] => count_32:stackAddress.d[15]
i_regDataIn[15] => w_nextPC[15].DATAA
i_regDataIn[15] => count_32:peripheralAddress.d[15]
i_regDataIn[15] => count_32:dataRamAddress.d[15]
i_regDataIn[15] => reg_16:r8Lower.d[15]
i_regDataIn[15] => reg_16:r9Lower.d[15]
i_regDataIn[15] => reg_16:r10Lower.d[15]
i_regDataIn[15] => reg_16:r11Lower.d[15]
i_regDataIn[15] => reg_16:r12Lower.d[15]
i_regDataIn[15] => reg_16:r13Lower.d[15]
i_regDataIn[15] => reg_16:r14Lower.d[15]
i_regDataIn[15] => reg_16:r15Lower.d[15]
i_regDataIn[16] => count_32:stackAddress.d[16]
i_regDataIn[16] => w_nextPC[16].DATAA
i_regDataIn[16] => count_32:peripheralAddress.d[16]
i_regDataIn[16] => count_32:dataRamAddress.d[16]
i_regDataIn[16] => reg_16:r8Upper.d[0]
i_regDataIn[16] => reg_16:r9Upper.d[0]
i_regDataIn[16] => reg_16:r10Upper.d[0]
i_regDataIn[16] => reg_16:r11Upper.d[0]
i_regDataIn[16] => reg_16:r12Upper.d[0]
i_regDataIn[16] => reg_16:r13Upper.d[0]
i_regDataIn[16] => reg_16:r14Upper.d[0]
i_regDataIn[16] => reg_16:r15Upper.d[0]
i_regDataIn[17] => count_32:stackAddress.d[17]
i_regDataIn[17] => w_nextPC[17].DATAA
i_regDataIn[17] => count_32:peripheralAddress.d[17]
i_regDataIn[17] => count_32:dataRamAddress.d[17]
i_regDataIn[17] => reg_16:r8Upper.d[1]
i_regDataIn[17] => reg_16:r9Upper.d[1]
i_regDataIn[17] => reg_16:r10Upper.d[1]
i_regDataIn[17] => reg_16:r11Upper.d[1]
i_regDataIn[17] => reg_16:r12Upper.d[1]
i_regDataIn[17] => reg_16:r13Upper.d[1]
i_regDataIn[17] => reg_16:r14Upper.d[1]
i_regDataIn[17] => reg_16:r15Upper.d[1]
i_regDataIn[18] => count_32:stackAddress.d[18]
i_regDataIn[18] => w_nextPC[18].DATAA
i_regDataIn[18] => count_32:peripheralAddress.d[18]
i_regDataIn[18] => count_32:dataRamAddress.d[18]
i_regDataIn[18] => reg_16:r8Upper.d[2]
i_regDataIn[18] => reg_16:r9Upper.d[2]
i_regDataIn[18] => reg_16:r10Upper.d[2]
i_regDataIn[18] => reg_16:r11Upper.d[2]
i_regDataIn[18] => reg_16:r12Upper.d[2]
i_regDataIn[18] => reg_16:r13Upper.d[2]
i_regDataIn[18] => reg_16:r14Upper.d[2]
i_regDataIn[18] => reg_16:r15Upper.d[2]
i_regDataIn[19] => count_32:stackAddress.d[19]
i_regDataIn[19] => w_nextPC[19].DATAA
i_regDataIn[19] => count_32:peripheralAddress.d[19]
i_regDataIn[19] => count_32:dataRamAddress.d[19]
i_regDataIn[19] => reg_16:r8Upper.d[3]
i_regDataIn[19] => reg_16:r9Upper.d[3]
i_regDataIn[19] => reg_16:r10Upper.d[3]
i_regDataIn[19] => reg_16:r11Upper.d[3]
i_regDataIn[19] => reg_16:r12Upper.d[3]
i_regDataIn[19] => reg_16:r13Upper.d[3]
i_regDataIn[19] => reg_16:r14Upper.d[3]
i_regDataIn[19] => reg_16:r15Upper.d[3]
i_regDataIn[20] => count_32:stackAddress.d[20]
i_regDataIn[20] => w_nextPC[20].DATAA
i_regDataIn[20] => count_32:peripheralAddress.d[20]
i_regDataIn[20] => count_32:dataRamAddress.d[20]
i_regDataIn[20] => reg_16:r8Upper.d[4]
i_regDataIn[20] => reg_16:r9Upper.d[4]
i_regDataIn[20] => reg_16:r10Upper.d[4]
i_regDataIn[20] => reg_16:r11Upper.d[4]
i_regDataIn[20] => reg_16:r12Upper.d[4]
i_regDataIn[20] => reg_16:r13Upper.d[4]
i_regDataIn[20] => reg_16:r14Upper.d[4]
i_regDataIn[20] => reg_16:r15Upper.d[4]
i_regDataIn[21] => count_32:stackAddress.d[21]
i_regDataIn[21] => w_nextPC[21].DATAA
i_regDataIn[21] => count_32:peripheralAddress.d[21]
i_regDataIn[21] => count_32:dataRamAddress.d[21]
i_regDataIn[21] => reg_16:r8Upper.d[5]
i_regDataIn[21] => reg_16:r9Upper.d[5]
i_regDataIn[21] => reg_16:r10Upper.d[5]
i_regDataIn[21] => reg_16:r11Upper.d[5]
i_regDataIn[21] => reg_16:r12Upper.d[5]
i_regDataIn[21] => reg_16:r13Upper.d[5]
i_regDataIn[21] => reg_16:r14Upper.d[5]
i_regDataIn[21] => reg_16:r15Upper.d[5]
i_regDataIn[22] => count_32:stackAddress.d[22]
i_regDataIn[22] => w_nextPC[22].DATAA
i_regDataIn[22] => count_32:peripheralAddress.d[22]
i_regDataIn[22] => count_32:dataRamAddress.d[22]
i_regDataIn[22] => reg_16:r8Upper.d[6]
i_regDataIn[22] => reg_16:r9Upper.d[6]
i_regDataIn[22] => reg_16:r10Upper.d[6]
i_regDataIn[22] => reg_16:r11Upper.d[6]
i_regDataIn[22] => reg_16:r12Upper.d[6]
i_regDataIn[22] => reg_16:r13Upper.d[6]
i_regDataIn[22] => reg_16:r14Upper.d[6]
i_regDataIn[22] => reg_16:r15Upper.d[6]
i_regDataIn[23] => count_32:stackAddress.d[23]
i_regDataIn[23] => w_nextPC[23].DATAA
i_regDataIn[23] => count_32:peripheralAddress.d[23]
i_regDataIn[23] => count_32:dataRamAddress.d[23]
i_regDataIn[23] => reg_16:r8Upper.d[7]
i_regDataIn[23] => reg_16:r9Upper.d[7]
i_regDataIn[23] => reg_16:r10Upper.d[7]
i_regDataIn[23] => reg_16:r11Upper.d[7]
i_regDataIn[23] => reg_16:r12Upper.d[7]
i_regDataIn[23] => reg_16:r13Upper.d[7]
i_regDataIn[23] => reg_16:r14Upper.d[7]
i_regDataIn[23] => reg_16:r15Upper.d[7]
i_regDataIn[24] => count_32:stackAddress.d[24]
i_regDataIn[24] => w_nextPC[24].DATAA
i_regDataIn[24] => count_32:peripheralAddress.d[24]
i_regDataIn[24] => count_32:dataRamAddress.d[24]
i_regDataIn[24] => reg_16:r8Upper.d[8]
i_regDataIn[24] => reg_16:r9Upper.d[8]
i_regDataIn[24] => reg_16:r10Upper.d[8]
i_regDataIn[24] => reg_16:r11Upper.d[8]
i_regDataIn[24] => reg_16:r12Upper.d[8]
i_regDataIn[24] => reg_16:r13Upper.d[8]
i_regDataIn[24] => reg_16:r14Upper.d[8]
i_regDataIn[24] => reg_16:r15Upper.d[8]
i_regDataIn[25] => count_32:stackAddress.d[25]
i_regDataIn[25] => w_nextPC[25].DATAA
i_regDataIn[25] => count_32:peripheralAddress.d[25]
i_regDataIn[25] => count_32:dataRamAddress.d[25]
i_regDataIn[25] => reg_16:r8Upper.d[9]
i_regDataIn[25] => reg_16:r9Upper.d[9]
i_regDataIn[25] => reg_16:r10Upper.d[9]
i_regDataIn[25] => reg_16:r11Upper.d[9]
i_regDataIn[25] => reg_16:r12Upper.d[9]
i_regDataIn[25] => reg_16:r13Upper.d[9]
i_regDataIn[25] => reg_16:r14Upper.d[9]
i_regDataIn[25] => reg_16:r15Upper.d[9]
i_regDataIn[26] => count_32:stackAddress.d[26]
i_regDataIn[26] => w_nextPC[26].DATAA
i_regDataIn[26] => count_32:peripheralAddress.d[26]
i_regDataIn[26] => count_32:dataRamAddress.d[26]
i_regDataIn[26] => reg_16:r8Upper.d[10]
i_regDataIn[26] => reg_16:r9Upper.d[10]
i_regDataIn[26] => reg_16:r10Upper.d[10]
i_regDataIn[26] => reg_16:r11Upper.d[10]
i_regDataIn[26] => reg_16:r12Upper.d[10]
i_regDataIn[26] => reg_16:r13Upper.d[10]
i_regDataIn[26] => reg_16:r14Upper.d[10]
i_regDataIn[26] => reg_16:r15Upper.d[10]
i_regDataIn[27] => count_32:stackAddress.d[27]
i_regDataIn[27] => w_nextPC[27].DATAA
i_regDataIn[27] => count_32:peripheralAddress.d[27]
i_regDataIn[27] => count_32:dataRamAddress.d[27]
i_regDataIn[27] => reg_16:r8Upper.d[11]
i_regDataIn[27] => reg_16:r9Upper.d[11]
i_regDataIn[27] => reg_16:r10Upper.d[11]
i_regDataIn[27] => reg_16:r11Upper.d[11]
i_regDataIn[27] => reg_16:r12Upper.d[11]
i_regDataIn[27] => reg_16:r13Upper.d[11]
i_regDataIn[27] => reg_16:r14Upper.d[11]
i_regDataIn[27] => reg_16:r15Upper.d[11]
i_regDataIn[28] => count_32:stackAddress.d[28]
i_regDataIn[28] => w_nextPC[28].DATAA
i_regDataIn[28] => count_32:peripheralAddress.d[28]
i_regDataIn[28] => count_32:dataRamAddress.d[28]
i_regDataIn[28] => reg_16:r8Upper.d[12]
i_regDataIn[28] => reg_16:r9Upper.d[12]
i_regDataIn[28] => reg_16:r10Upper.d[12]
i_regDataIn[28] => reg_16:r11Upper.d[12]
i_regDataIn[28] => reg_16:r12Upper.d[12]
i_regDataIn[28] => reg_16:r13Upper.d[12]
i_regDataIn[28] => reg_16:r14Upper.d[12]
i_regDataIn[28] => reg_16:r15Upper.d[12]
i_regDataIn[29] => count_32:stackAddress.d[29]
i_regDataIn[29] => w_nextPC[29].DATAA
i_regDataIn[29] => count_32:peripheralAddress.d[29]
i_regDataIn[29] => count_32:dataRamAddress.d[29]
i_regDataIn[29] => reg_16:r8Upper.d[13]
i_regDataIn[29] => reg_16:r9Upper.d[13]
i_regDataIn[29] => reg_16:r10Upper.d[13]
i_regDataIn[29] => reg_16:r11Upper.d[13]
i_regDataIn[29] => reg_16:r12Upper.d[13]
i_regDataIn[29] => reg_16:r13Upper.d[13]
i_regDataIn[29] => reg_16:r14Upper.d[13]
i_regDataIn[29] => reg_16:r15Upper.d[13]
i_regDataIn[30] => count_32:stackAddress.d[30]
i_regDataIn[30] => w_nextPC[30].DATAA
i_regDataIn[30] => count_32:peripheralAddress.d[30]
i_regDataIn[30] => count_32:dataRamAddress.d[30]
i_regDataIn[30] => reg_16:r8Upper.d[14]
i_regDataIn[30] => reg_16:r9Upper.d[14]
i_regDataIn[30] => reg_16:r10Upper.d[14]
i_regDataIn[30] => reg_16:r11Upper.d[14]
i_regDataIn[30] => reg_16:r12Upper.d[14]
i_regDataIn[30] => reg_16:r13Upper.d[14]
i_regDataIn[30] => reg_16:r14Upper.d[14]
i_regDataIn[30] => reg_16:r15Upper.d[14]
i_regDataIn[31] => count_32:stackAddress.d[31]
i_regDataIn[31] => w_nextPC[31].DATAA
i_regDataIn[31] => count_32:peripheralAddress.d[31]
i_regDataIn[31] => count_32:dataRamAddress.d[31]
i_regDataIn[31] => reg_16:r8Upper.d[15]
i_regDataIn[31] => reg_16:r9Upper.d[15]
i_regDataIn[31] => reg_16:r10Upper.d[15]
i_regDataIn[31] => reg_16:r11Upper.d[15]
i_regDataIn[31] => reg_16:r12Upper.d[15]
i_regDataIn[31] => reg_16:r13Upper.d[15]
i_regDataIn[31] => reg_16:r14Upper.d[15]
i_regDataIn[31] => reg_16:r15Upper.d[15]
i_CCR[0] => reg_32:conditionCodeRegister.d[0]
i_CCR[1] => reg_32:conditionCodeRegister.d[1]
i_CCR[2] => reg_32:conditionCodeRegister.d[2]
i_CCR[3] => reg_32:conditionCodeRegister.d[3]
i_CCR[4] => reg_32:conditionCodeRegister.d[4]
i_CCR[5] => reg_32:conditionCodeRegister.d[5]
i_CCR[6] => reg_32:conditionCodeRegister.d[6]
i_CCR[7] => reg_32:conditionCodeRegister.d[7]
i_CCR[8] => reg_32:conditionCodeRegister.d[8]
i_CCR[9] => reg_32:conditionCodeRegister.d[9]
i_CCR[10] => reg_32:conditionCodeRegister.d[10]
i_CCR[11] => reg_32:conditionCodeRegister.d[11]
i_CCR[12] => reg_32:conditionCodeRegister.d[12]
i_CCR[13] => reg_32:conditionCodeRegister.d[13]
i_CCR[14] => reg_32:conditionCodeRegister.d[14]
i_CCR[15] => reg_32:conditionCodeRegister.d[15]
i_CCR[16] => reg_32:conditionCodeRegister.d[16]
i_CCR[17] => reg_32:conditionCodeRegister.d[17]
i_CCR[18] => reg_32:conditionCodeRegister.d[18]
i_CCR[19] => reg_32:conditionCodeRegister.d[19]
i_CCR[20] => reg_32:conditionCodeRegister.d[20]
i_CCR[21] => reg_32:conditionCodeRegister.d[21]
i_CCR[22] => reg_32:conditionCodeRegister.d[22]
i_CCR[23] => reg_32:conditionCodeRegister.d[23]
i_CCR[24] => reg_32:conditionCodeRegister.d[24]
i_CCR[25] => reg_32:conditionCodeRegister.d[25]
i_CCR[26] => reg_32:conditionCodeRegister.d[26]
i_CCR[27] => reg_32:conditionCodeRegister.d[27]
i_CCR[28] => reg_32:conditionCodeRegister.d[28]
i_CCR[29] => reg_32:conditionCodeRegister.d[29]
i_CCR[30] => reg_32:conditionCodeRegister.d[30]
i_CCR[31] => reg_32:conditionCodeRegister.d[31]
i_OP_LIL => wrSelR8Upper.IN1
i_OP_LIL => wrSelR9Upper.IN1
i_OP_LIL => wrSelR10Upper.IN1
i_OP_LIL => wrSelR11Upper.IN1
i_OP_LIL => wrSelR12Upper.IN1
i_OP_LIL => wrSelR13Upper.IN1
i_OP_LIL => wrSelR14Upper.IN1
i_OP_LIL => wrSelR15Upper.IN1
i_OP_LIU => wrSelR8Lower.IN1
i_OP_LIU => wrSelR9Lower.IN1
i_OP_LIU => wrSelR10Lower.IN1
i_OP_LIU => wrSelR11Lower.IN1
i_OP_LIU => wrSelR12Lower.IN1
i_OP_LIU => wrSelR13Lower.IN1
i_OP_LIU => wrSelR14Lower.IN1
i_OP_LIU => wrSelR15Lower.IN1
i_OP_LIX => ~NO_FANOUT~
i_OP_PSS => comb.IN1
i_OP_PSS => comb.IN0
i_OP_PUS => comb.IN1
i_OP_PUS => count_32:stackAddress.dec
i_OP_BSR => comb.IN1
i_OP_BSR => comb.IN1
i_BranchAddress[0] => w_nextPC[0].DATAB
i_BranchAddress[1] => w_nextPC[1].DATAB
i_BranchAddress[2] => w_nextPC[2].DATAB
i_BranchAddress[3] => w_nextPC[3].DATAB
i_BranchAddress[4] => w_nextPC[4].DATAB
i_BranchAddress[5] => w_nextPC[5].DATAB
i_BranchAddress[6] => w_nextPC[6].DATAB
i_BranchAddress[7] => w_nextPC[7].DATAB
i_BranchAddress[8] => w_nextPC[8].DATAB
i_BranchAddress[9] => w_nextPC[9].DATAB
i_BranchAddress[10] => w_nextPC[10].DATAB
i_BranchAddress[11] => w_nextPC[11].DATAB
i_BranchAddress[12] => w_nextPC[12].DATAB
i_BranchAddress[13] => w_nextPC[13].DATAB
i_BranchAddress[14] => w_nextPC[14].DATAB
i_BranchAddress[15] => w_nextPC[15].DATAB
i_BranchAddress[16] => w_nextPC[16].DATAB
i_BranchAddress[17] => w_nextPC[17].DATAB
i_BranchAddress[18] => w_nextPC[18].DATAB
i_BranchAddress[19] => w_nextPC[19].DATAB
i_BranchAddress[20] => w_nextPC[20].DATAB
i_BranchAddress[21] => w_nextPC[21].DATAB
i_BranchAddress[22] => w_nextPC[22].DATAB
i_BranchAddress[23] => w_nextPC[23].DATAB
i_BranchAddress[24] => w_nextPC[24].DATAB
i_BranchAddress[25] => w_nextPC[25].DATAB
i_BranchAddress[26] => w_nextPC[26].DATAB
i_BranchAddress[27] => w_nextPC[27].DATAB
i_BranchAddress[28] => w_nextPC[28].DATAB
i_BranchAddress[29] => w_nextPC[29].DATAB
i_BranchAddress[30] => w_nextPC[30].DATAB
i_BranchAddress[31] => w_nextPC[31].DATAB
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
i_wrRegFile => comb.IN1
o_regDataOutA[0] <= mux_16x32:muxA.z[0]
o_regDataOutA[1] <= mux_16x32:muxA.z[1]
o_regDataOutA[2] <= mux_16x32:muxA.z[2]
o_regDataOutA[3] <= mux_16x32:muxA.z[3]
o_regDataOutA[4] <= mux_16x32:muxA.z[4]
o_regDataOutA[5] <= mux_16x32:muxA.z[5]
o_regDataOutA[6] <= mux_16x32:muxA.z[6]
o_regDataOutA[7] <= mux_16x32:muxA.z[7]
o_regDataOutA[8] <= mux_16x32:muxA.z[8]
o_regDataOutA[9] <= mux_16x32:muxA.z[9]
o_regDataOutA[10] <= mux_16x32:muxA.z[10]
o_regDataOutA[11] <= mux_16x32:muxA.z[11]
o_regDataOutA[12] <= mux_16x32:muxA.z[12]
o_regDataOutA[13] <= mux_16x32:muxA.z[13]
o_regDataOutA[14] <= mux_16x32:muxA.z[14]
o_regDataOutA[15] <= mux_16x32:muxA.z[15]
o_regDataOutA[16] <= mux_16x32:muxA.z[16]
o_regDataOutA[17] <= mux_16x32:muxA.z[17]
o_regDataOutA[18] <= mux_16x32:muxA.z[18]
o_regDataOutA[19] <= mux_16x32:muxA.z[19]
o_regDataOutA[20] <= mux_16x32:muxA.z[20]
o_regDataOutA[21] <= mux_16x32:muxA.z[21]
o_regDataOutA[22] <= mux_16x32:muxA.z[22]
o_regDataOutA[23] <= mux_16x32:muxA.z[23]
o_regDataOutA[24] <= mux_16x32:muxA.z[24]
o_regDataOutA[25] <= mux_16x32:muxA.z[25]
o_regDataOutA[26] <= mux_16x32:muxA.z[26]
o_regDataOutA[27] <= mux_16x32:muxA.z[27]
o_regDataOutA[28] <= mux_16x32:muxA.z[28]
o_regDataOutA[29] <= mux_16x32:muxA.z[29]
o_regDataOutA[30] <= mux_16x32:muxA.z[30]
o_regDataOutA[31] <= mux_16x32:muxA.z[31]
o_regDataOutB[0] <= mux_16x32:muxB.z[0]
o_regDataOutB[1] <= mux_16x32:muxB.z[1]
o_regDataOutB[2] <= mux_16x32:muxB.z[2]
o_regDataOutB[3] <= mux_16x32:muxB.z[3]
o_regDataOutB[4] <= mux_16x32:muxB.z[4]
o_regDataOutB[5] <= mux_16x32:muxB.z[5]
o_regDataOutB[6] <= mux_16x32:muxB.z[6]
o_regDataOutB[7] <= mux_16x32:muxB.z[7]
o_regDataOutB[8] <= mux_16x32:muxB.z[8]
o_regDataOutB[9] <= mux_16x32:muxB.z[9]
o_regDataOutB[10] <= mux_16x32:muxB.z[10]
o_regDataOutB[11] <= mux_16x32:muxB.z[11]
o_regDataOutB[12] <= mux_16x32:muxB.z[12]
o_regDataOutB[13] <= mux_16x32:muxB.z[13]
o_regDataOutB[14] <= mux_16x32:muxB.z[14]
o_regDataOutB[15] <= mux_16x32:muxB.z[15]
o_regDataOutB[16] <= mux_16x32:muxB.z[16]
o_regDataOutB[17] <= mux_16x32:muxB.z[17]
o_regDataOutB[18] <= mux_16x32:muxB.z[18]
o_regDataOutB[19] <= mux_16x32:muxB.z[19]
o_regDataOutB[20] <= mux_16x32:muxB.z[20]
o_regDataOutB[21] <= mux_16x32:muxB.z[21]
o_regDataOutB[22] <= mux_16x32:muxB.z[22]
o_regDataOutB[23] <= mux_16x32:muxB.z[23]
o_regDataOutB[24] <= mux_16x32:muxB.z[24]
o_regDataOutB[25] <= mux_16x32:muxB.z[25]
o_regDataOutB[26] <= mux_16x32:muxB.z[26]
o_regDataOutB[27] <= mux_16x32:muxB.z[27]
o_regDataOutB[28] <= mux_16x32:muxB.z[28]
o_regDataOutB[29] <= mux_16x32:muxB.z[29]
o_regDataOutB[30] <= mux_16x32:muxB.z[30]
o_regDataOutB[31] <= mux_16x32:muxB.z[31]
o_StackRamAddress[0] <= count_32:stackAddress.q[0]
o_StackRamAddress[1] <= count_32:stackAddress.q[1]
o_StackRamAddress[2] <= count_32:stackAddress.q[2]
o_StackRamAddress[3] <= count_32:stackAddress.q[3]
o_StackRamAddress[4] <= count_32:stackAddress.q[4]
o_StackRamAddress[5] <= count_32:stackAddress.q[5]
o_StackRamAddress[6] <= count_32:stackAddress.q[6]
o_StackRamAddress[7] <= count_32:stackAddress.q[7]
o_StackRamAddress[8] <= count_32:stackAddress.q[8]
o_StackRamAddress[9] <= count_32:stackAddress.q[9]
o_StackRamAddress[10] <= count_32:stackAddress.q[10]
o_StackRamAddress[11] <= count_32:stackAddress.q[11]
o_StackRamAddress[12] <= count_32:stackAddress.q[12]
o_StackRamAddress[13] <= count_32:stackAddress.q[13]
o_StackRamAddress[14] <= count_32:stackAddress.q[14]
o_StackRamAddress[15] <= count_32:stackAddress.q[15]
o_StackRamAddress[16] <= count_32:stackAddress.q[16]
o_StackRamAddress[17] <= count_32:stackAddress.q[17]
o_StackRamAddress[18] <= count_32:stackAddress.q[18]
o_StackRamAddress[19] <= count_32:stackAddress.q[19]
o_StackRamAddress[20] <= count_32:stackAddress.q[20]
o_StackRamAddress[21] <= count_32:stackAddress.q[21]
o_StackRamAddress[22] <= count_32:stackAddress.q[22]
o_StackRamAddress[23] <= count_32:stackAddress.q[23]
o_StackRamAddress[24] <= count_32:stackAddress.q[24]
o_StackRamAddress[25] <= count_32:stackAddress.q[25]
o_StackRamAddress[26] <= count_32:stackAddress.q[26]
o_StackRamAddress[27] <= count_32:stackAddress.q[27]
o_StackRamAddress[28] <= count_32:stackAddress.q[28]
o_StackRamAddress[29] <= count_32:stackAddress.q[29]
o_StackRamAddress[30] <= count_32:stackAddress.q[30]
o_StackRamAddress[31] <= count_32:stackAddress.q[31]
o_PeripheralAddress[0] <= count_32:peripheralAddress.q[0]
o_PeripheralAddress[1] <= count_32:peripheralAddress.q[1]
o_PeripheralAddress[2] <= count_32:peripheralAddress.q[2]
o_PeripheralAddress[3] <= count_32:peripheralAddress.q[3]
o_PeripheralAddress[4] <= count_32:peripheralAddress.q[4]
o_PeripheralAddress[5] <= count_32:peripheralAddress.q[5]
o_PeripheralAddress[6] <= count_32:peripheralAddress.q[6]
o_PeripheralAddress[7] <= count_32:peripheralAddress.q[7]
o_PeripheralAddress[8] <= count_32:peripheralAddress.q[8]
o_PeripheralAddress[9] <= count_32:peripheralAddress.q[9]
o_PeripheralAddress[10] <= count_32:peripheralAddress.q[10]
o_PeripheralAddress[11] <= count_32:peripheralAddress.q[11]
o_PeripheralAddress[12] <= count_32:peripheralAddress.q[12]
o_PeripheralAddress[13] <= count_32:peripheralAddress.q[13]
o_PeripheralAddress[14] <= count_32:peripheralAddress.q[14]
o_PeripheralAddress[15] <= count_32:peripheralAddress.q[15]
o_PeripheralAddress[16] <= count_32:peripheralAddress.q[16]
o_PeripheralAddress[17] <= count_32:peripheralAddress.q[17]
o_PeripheralAddress[18] <= count_32:peripheralAddress.q[18]
o_PeripheralAddress[19] <= count_32:peripheralAddress.q[19]
o_PeripheralAddress[20] <= count_32:peripheralAddress.q[20]
o_PeripheralAddress[21] <= count_32:peripheralAddress.q[21]
o_PeripheralAddress[22] <= count_32:peripheralAddress.q[22]
o_PeripheralAddress[23] <= count_32:peripheralAddress.q[23]
o_PeripheralAddress[24] <= count_32:peripheralAddress.q[24]
o_PeripheralAddress[25] <= count_32:peripheralAddress.q[25]
o_PeripheralAddress[26] <= count_32:peripheralAddress.q[26]
o_PeripheralAddress[27] <= count_32:peripheralAddress.q[27]
o_PeripheralAddress[28] <= count_32:peripheralAddress.q[28]
o_PeripheralAddress[29] <= count_32:peripheralAddress.q[29]
o_PeripheralAddress[30] <= count_32:peripheralAddress.q[30]
o_PeripheralAddress[31] <= count_32:peripheralAddress.q[31]
o_DataRamAddress[0] <= count_32:dataRamAddress.q[0]
o_DataRamAddress[1] <= count_32:dataRamAddress.q[1]
o_DataRamAddress[2] <= count_32:dataRamAddress.q[2]
o_DataRamAddress[3] <= count_32:dataRamAddress.q[3]
o_DataRamAddress[4] <= count_32:dataRamAddress.q[4]
o_DataRamAddress[5] <= count_32:dataRamAddress.q[5]
o_DataRamAddress[6] <= count_32:dataRamAddress.q[6]
o_DataRamAddress[7] <= count_32:dataRamAddress.q[7]
o_DataRamAddress[8] <= count_32:dataRamAddress.q[8]
o_DataRamAddress[9] <= count_32:dataRamAddress.q[9]
o_DataRamAddress[10] <= count_32:dataRamAddress.q[10]
o_DataRamAddress[11] <= count_32:dataRamAddress.q[11]
o_DataRamAddress[12] <= count_32:dataRamAddress.q[12]
o_DataRamAddress[13] <= count_32:dataRamAddress.q[13]
o_DataRamAddress[14] <= count_32:dataRamAddress.q[14]
o_DataRamAddress[15] <= count_32:dataRamAddress.q[15]
o_DataRamAddress[16] <= count_32:dataRamAddress.q[16]
o_DataRamAddress[17] <= count_32:dataRamAddress.q[17]
o_DataRamAddress[18] <= count_32:dataRamAddress.q[18]
o_DataRamAddress[19] <= count_32:dataRamAddress.q[19]
o_DataRamAddress[20] <= count_32:dataRamAddress.q[20]
o_DataRamAddress[21] <= count_32:dataRamAddress.q[21]
o_DataRamAddress[22] <= count_32:dataRamAddress.q[22]
o_DataRamAddress[23] <= count_32:dataRamAddress.q[23]
o_DataRamAddress[24] <= count_32:dataRamAddress.q[24]
o_DataRamAddress[25] <= count_32:dataRamAddress.q[25]
o_DataRamAddress[26] <= count_32:dataRamAddress.q[26]
o_DataRamAddress[27] <= count_32:dataRamAddress.q[27]
o_DataRamAddress[28] <= count_32:dataRamAddress.q[28]
o_DataRamAddress[29] <= count_32:dataRamAddress.q[29]
o_DataRamAddress[30] <= count_32:dataRamAddress.q[30]
o_DataRamAddress[31] <= count_32:dataRamAddress.q[31]
o_InstructionRomAddress[0] <= count_32:programCounter.q[0]
o_InstructionRomAddress[1] <= count_32:programCounter.q[1]
o_InstructionRomAddress[2] <= count_32:programCounter.q[2]
o_InstructionRomAddress[3] <= count_32:programCounter.q[3]
o_InstructionRomAddress[4] <= count_32:programCounter.q[4]
o_InstructionRomAddress[5] <= count_32:programCounter.q[5]
o_InstructionRomAddress[6] <= count_32:programCounter.q[6]
o_InstructionRomAddress[7] <= count_32:programCounter.q[7]
o_InstructionRomAddress[8] <= count_32:programCounter.q[8]
o_InstructionRomAddress[9] <= count_32:programCounter.q[9]
o_InstructionRomAddress[10] <= count_32:programCounter.q[10]
o_InstructionRomAddress[11] <= count_32:programCounter.q[11]
o_InstructionRomAddress[12] <= count_32:programCounter.q[12]
o_InstructionRomAddress[13] <= count_32:programCounter.q[13]
o_InstructionRomAddress[14] <= count_32:programCounter.q[14]
o_InstructionRomAddress[15] <= count_32:programCounter.q[15]
o_InstructionRomAddress[16] <= count_32:programCounter.q[16]
o_InstructionRomAddress[17] <= count_32:programCounter.q[17]
o_InstructionRomAddress[18] <= count_32:programCounter.q[18]
o_InstructionRomAddress[19] <= count_32:programCounter.q[19]
o_InstructionRomAddress[20] <= count_32:programCounter.q[20]
o_InstructionRomAddress[21] <= count_32:programCounter.q[21]
o_InstructionRomAddress[22] <= count_32:programCounter.q[22]
o_InstructionRomAddress[23] <= count_32:programCounter.q[23]
o_InstructionRomAddress[24] <= count_32:programCounter.q[24]
o_InstructionRomAddress[25] <= count_32:programCounter.q[25]
o_InstructionRomAddress[26] <= count_32:programCounter.q[26]
o_InstructionRomAddress[27] <= count_32:programCounter.q[27]
o_InstructionRomAddress[28] <= count_32:programCounter.q[28]
o_InstructionRomAddress[29] <= count_32:programCounter.q[29]
o_InstructionRomAddress[30] <= count_32:programCounter.q[30]
o_InstructionRomAddress[31] <= count_32:programCounter.q[31]
i_save_CCR_bits => comb.IN1
o_CCR[0] <= reg_32:conditionCodeRegister.q[0]
o_CCR[1] <= reg_32:conditionCodeRegister.q[1]
o_CCR[2] <= reg_32:conditionCodeRegister.q[2]
o_CCR[3] <= reg_32:conditionCodeRegister.q[3]
o_CCR[4] <= reg_32:conditionCodeRegister.q[4]
o_CCR[5] <= reg_32:conditionCodeRegister.q[5]
o_CCR[6] <= reg_32:conditionCodeRegister.q[6]
o_CCR[7] <= reg_32:conditionCodeRegister.q[7]
o_CCR[8] <= reg_32:conditionCodeRegister.q[8]
o_CCR[9] <= reg_32:conditionCodeRegister.q[9]
o_CCR[10] <= reg_32:conditionCodeRegister.q[10]
o_CCR[11] <= reg_32:conditionCodeRegister.q[11]
o_CCR[12] <= reg_32:conditionCodeRegister.q[12]
o_CCR[13] <= reg_32:conditionCodeRegister.q[13]
o_CCR[14] <= reg_32:conditionCodeRegister.q[14]
o_CCR[15] <= reg_32:conditionCodeRegister.q[15]
o_CCR[16] <= reg_32:conditionCodeRegister.q[16]
o_CCR[17] <= reg_32:conditionCodeRegister.q[17]
o_CCR[18] <= reg_32:conditionCodeRegister.q[18]
o_CCR[19] <= reg_32:conditionCodeRegister.q[19]
o_CCR[20] <= reg_32:conditionCodeRegister.q[20]
o_CCR[21] <= reg_32:conditionCodeRegister.q[21]
o_CCR[22] <= reg_32:conditionCodeRegister.q[22]
o_CCR[23] <= reg_32:conditionCodeRegister.q[23]
o_CCR[24] <= reg_32:conditionCodeRegister.q[24]
o_CCR[25] <= reg_32:conditionCodeRegister.q[25]
o_CCR[26] <= reg_32:conditionCodeRegister.q[26]
o_CCR[27] <= reg_32:conditionCodeRegister.q[27]
o_CCR[28] <= reg_32:conditionCodeRegister.q[28]
o_CCR[29] <= reg_32:conditionCodeRegister.q[29]
o_CCR[30] <= reg_32:conditionCodeRegister.q[30]
o_CCR[31] <= reg_32:conditionCodeRegister.q[31]


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clk => Pre_Q[6].CLK
clk => Pre_Q[7].CLK
clk => Pre_Q[8].CLK
clk => Pre_Q[9].CLK
clk => Pre_Q[10].CLK
clk => Pre_Q[11].CLK
clk => Pre_Q[12].CLK
clk => Pre_Q[13].CLK
clk => Pre_Q[14].CLK
clk => Pre_Q[15].CLK
clk => Pre_Q[16].CLK
clk => Pre_Q[17].CLK
clk => Pre_Q[18].CLK
clk => Pre_Q[19].CLK
clk => Pre_Q[20].CLK
clk => Pre_Q[21].CLK
clk => Pre_Q[22].CLK
clk => Pre_Q[23].CLK
clk => Pre_Q[24].CLK
clk => Pre_Q[25].CLK
clk => Pre_Q[26].CLK
clk => Pre_Q[27].CLK
clk => Pre_Q[28].CLK
clk => Pre_Q[29].CLK
clk => Pre_Q[30].CLK
clk => Pre_Q[31].CLK
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
clr => Pre_Q[6].ACLR
clr => Pre_Q[7].ACLR
clr => Pre_Q[8].ACLR
clr => Pre_Q[9].ACLR
clr => Pre_Q[10].ACLR
clr => Pre_Q[11].ACLR
clr => Pre_Q[12].ACLR
clr => Pre_Q[13].ACLR
clr => Pre_Q[14].ACLR
clr => Pre_Q[15].ACLR
clr => Pre_Q[16].ACLR
clr => Pre_Q[17].ACLR
clr => Pre_Q[18].ACLR
clr => Pre_Q[19].ACLR
clr => Pre_Q[20].ACLR
clr => Pre_Q[21].ACLR
clr => Pre_Q[22].ACLR
clr => Pre_Q[23].ACLR
clr => Pre_Q[24].ACLR
clr => Pre_Q[25].ACLR
clr => Pre_Q[26].ACLR
clr => Pre_Q[27].ACLR
clr => Pre_Q[28].ACLR
clr => Pre_Q[29].ACLR
clr => Pre_Q[30].ACLR
clr => Pre_Q[31].ACLR
d[0] => Pre_Q.DATAB
d[1] => Pre_Q.DATAB
d[2] => Pre_Q.DATAB
d[3] => Pre_Q.DATAB
d[4] => Pre_Q.DATAB
d[5] => Pre_Q.DATAB
d[6] => Pre_Q.DATAB
d[7] => Pre_Q.DATAB
d[8] => Pre_Q.DATAB
d[9] => Pre_Q.DATAB
d[10] => Pre_Q.DATAB
d[11] => Pre_Q.DATAB
d[12] => Pre_Q.DATAB
d[13] => Pre_Q.DATAB
d[14] => Pre_Q.DATAB
d[15] => Pre_Q.DATAB
d[16] => Pre_Q.DATAB
d[17] => Pre_Q.DATAB
d[18] => Pre_Q.DATAB
d[19] => Pre_Q.DATAB
d[20] => Pre_Q.DATAB
d[21] => Pre_Q.DATAB
d[22] => Pre_Q.DATAB
d[23] => Pre_Q.DATAB
d[24] => Pre_Q.DATAB
d[25] => Pre_Q.DATAB
d[26] => Pre_Q.DATAB
d[27] => Pre_Q.DATAB
d[28] => Pre_Q.DATAB
d[29] => Pre_Q.DATAB
d[30] => Pre_Q.DATAB
d[31] => Pre_Q.DATAB
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
dec => process_0.IN1
dec => process_0.IN1
q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Pre_Q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Pre_Q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Pre_Q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Pre_Q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Pre_Q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Pre_Q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Pre_Q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Pre_Q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Pre_Q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Pre_Q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Pre_Q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Pre_Q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Pre_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clk => Pre_Q[6].CLK
clk => Pre_Q[7].CLK
clk => Pre_Q[8].CLK
clk => Pre_Q[9].CLK
clk => Pre_Q[10].CLK
clk => Pre_Q[11].CLK
clk => Pre_Q[12].CLK
clk => Pre_Q[13].CLK
clk => Pre_Q[14].CLK
clk => Pre_Q[15].CLK
clk => Pre_Q[16].CLK
clk => Pre_Q[17].CLK
clk => Pre_Q[18].CLK
clk => Pre_Q[19].CLK
clk => Pre_Q[20].CLK
clk => Pre_Q[21].CLK
clk => Pre_Q[22].CLK
clk => Pre_Q[23].CLK
clk => Pre_Q[24].CLK
clk => Pre_Q[25].CLK
clk => Pre_Q[26].CLK
clk => Pre_Q[27].CLK
clk => Pre_Q[28].CLK
clk => Pre_Q[29].CLK
clk => Pre_Q[30].CLK
clk => Pre_Q[31].CLK
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
clr => Pre_Q[6].ACLR
clr => Pre_Q[7].ACLR
clr => Pre_Q[8].ACLR
clr => Pre_Q[9].ACLR
clr => Pre_Q[10].ACLR
clr => Pre_Q[11].ACLR
clr => Pre_Q[12].ACLR
clr => Pre_Q[13].ACLR
clr => Pre_Q[14].ACLR
clr => Pre_Q[15].ACLR
clr => Pre_Q[16].ACLR
clr => Pre_Q[17].ACLR
clr => Pre_Q[18].ACLR
clr => Pre_Q[19].ACLR
clr => Pre_Q[20].ACLR
clr => Pre_Q[21].ACLR
clr => Pre_Q[22].ACLR
clr => Pre_Q[23].ACLR
clr => Pre_Q[24].ACLR
clr => Pre_Q[25].ACLR
clr => Pre_Q[26].ACLR
clr => Pre_Q[27].ACLR
clr => Pre_Q[28].ACLR
clr => Pre_Q[29].ACLR
clr => Pre_Q[30].ACLR
clr => Pre_Q[31].ACLR
d[0] => Pre_Q.DATAB
d[1] => Pre_Q.DATAB
d[2] => Pre_Q.DATAB
d[3] => Pre_Q.DATAB
d[4] => Pre_Q.DATAB
d[5] => Pre_Q.DATAB
d[6] => Pre_Q.DATAB
d[7] => Pre_Q.DATAB
d[8] => Pre_Q.DATAB
d[9] => Pre_Q.DATAB
d[10] => Pre_Q.DATAB
d[11] => Pre_Q.DATAB
d[12] => Pre_Q.DATAB
d[13] => Pre_Q.DATAB
d[14] => Pre_Q.DATAB
d[15] => Pre_Q.DATAB
d[16] => Pre_Q.DATAB
d[17] => Pre_Q.DATAB
d[18] => Pre_Q.DATAB
d[19] => Pre_Q.DATAB
d[20] => Pre_Q.DATAB
d[21] => Pre_Q.DATAB
d[22] => Pre_Q.DATAB
d[23] => Pre_Q.DATAB
d[24] => Pre_Q.DATAB
d[25] => Pre_Q.DATAB
d[26] => Pre_Q.DATAB
d[27] => Pre_Q.DATAB
d[28] => Pre_Q.DATAB
d[29] => Pre_Q.DATAB
d[30] => Pre_Q.DATAB
d[31] => Pre_Q.DATAB
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
dec => process_0.IN1
dec => process_0.IN1
q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Pre_Q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Pre_Q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Pre_Q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Pre_Q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Pre_Q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Pre_Q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Pre_Q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Pre_Q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Pre_Q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Pre_Q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Pre_Q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Pre_Q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Pre_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clk => Pre_Q[6].CLK
clk => Pre_Q[7].CLK
clk => Pre_Q[8].CLK
clk => Pre_Q[9].CLK
clk => Pre_Q[10].CLK
clk => Pre_Q[11].CLK
clk => Pre_Q[12].CLK
clk => Pre_Q[13].CLK
clk => Pre_Q[14].CLK
clk => Pre_Q[15].CLK
clk => Pre_Q[16].CLK
clk => Pre_Q[17].CLK
clk => Pre_Q[18].CLK
clk => Pre_Q[19].CLK
clk => Pre_Q[20].CLK
clk => Pre_Q[21].CLK
clk => Pre_Q[22].CLK
clk => Pre_Q[23].CLK
clk => Pre_Q[24].CLK
clk => Pre_Q[25].CLK
clk => Pre_Q[26].CLK
clk => Pre_Q[27].CLK
clk => Pre_Q[28].CLK
clk => Pre_Q[29].CLK
clk => Pre_Q[30].CLK
clk => Pre_Q[31].CLK
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
clr => Pre_Q[6].ACLR
clr => Pre_Q[7].ACLR
clr => Pre_Q[8].ACLR
clr => Pre_Q[9].ACLR
clr => Pre_Q[10].ACLR
clr => Pre_Q[11].ACLR
clr => Pre_Q[12].ACLR
clr => Pre_Q[13].ACLR
clr => Pre_Q[14].ACLR
clr => Pre_Q[15].ACLR
clr => Pre_Q[16].ACLR
clr => Pre_Q[17].ACLR
clr => Pre_Q[18].ACLR
clr => Pre_Q[19].ACLR
clr => Pre_Q[20].ACLR
clr => Pre_Q[21].ACLR
clr => Pre_Q[22].ACLR
clr => Pre_Q[23].ACLR
clr => Pre_Q[24].ACLR
clr => Pre_Q[25].ACLR
clr => Pre_Q[26].ACLR
clr => Pre_Q[27].ACLR
clr => Pre_Q[28].ACLR
clr => Pre_Q[29].ACLR
clr => Pre_Q[30].ACLR
clr => Pre_Q[31].ACLR
d[0] => Pre_Q.DATAB
d[1] => Pre_Q.DATAB
d[2] => Pre_Q.DATAB
d[3] => Pre_Q.DATAB
d[4] => Pre_Q.DATAB
d[5] => Pre_Q.DATAB
d[6] => Pre_Q.DATAB
d[7] => Pre_Q.DATAB
d[8] => Pre_Q.DATAB
d[9] => Pre_Q.DATAB
d[10] => Pre_Q.DATAB
d[11] => Pre_Q.DATAB
d[12] => Pre_Q.DATAB
d[13] => Pre_Q.DATAB
d[14] => Pre_Q.DATAB
d[15] => Pre_Q.DATAB
d[16] => Pre_Q.DATAB
d[17] => Pre_Q.DATAB
d[18] => Pre_Q.DATAB
d[19] => Pre_Q.DATAB
d[20] => Pre_Q.DATAB
d[21] => Pre_Q.DATAB
d[22] => Pre_Q.DATAB
d[23] => Pre_Q.DATAB
d[24] => Pre_Q.DATAB
d[25] => Pre_Q.DATAB
d[26] => Pre_Q.DATAB
d[27] => Pre_Q.DATAB
d[28] => Pre_Q.DATAB
d[29] => Pre_Q.DATAB
d[30] => Pre_Q.DATAB
d[31] => Pre_Q.DATAB
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
dec => process_0.IN1
dec => process_0.IN1
q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Pre_Q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Pre_Q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Pre_Q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Pre_Q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Pre_Q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Pre_Q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Pre_Q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Pre_Q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Pre_Q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Pre_Q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Pre_Q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Pre_Q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Pre_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clk => Pre_Q[6].CLK
clk => Pre_Q[7].CLK
clk => Pre_Q[8].CLK
clk => Pre_Q[9].CLK
clk => Pre_Q[10].CLK
clk => Pre_Q[11].CLK
clk => Pre_Q[12].CLK
clk => Pre_Q[13].CLK
clk => Pre_Q[14].CLK
clk => Pre_Q[15].CLK
clk => Pre_Q[16].CLK
clk => Pre_Q[17].CLK
clk => Pre_Q[18].CLK
clk => Pre_Q[19].CLK
clk => Pre_Q[20].CLK
clk => Pre_Q[21].CLK
clk => Pre_Q[22].CLK
clk => Pre_Q[23].CLK
clk => Pre_Q[24].CLK
clk => Pre_Q[25].CLK
clk => Pre_Q[26].CLK
clk => Pre_Q[27].CLK
clk => Pre_Q[28].CLK
clk => Pre_Q[29].CLK
clk => Pre_Q[30].CLK
clk => Pre_Q[31].CLK
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
clr => Pre_Q[6].ACLR
clr => Pre_Q[7].ACLR
clr => Pre_Q[8].ACLR
clr => Pre_Q[9].ACLR
clr => Pre_Q[10].ACLR
clr => Pre_Q[11].ACLR
clr => Pre_Q[12].ACLR
clr => Pre_Q[13].ACLR
clr => Pre_Q[14].ACLR
clr => Pre_Q[15].ACLR
clr => Pre_Q[16].ACLR
clr => Pre_Q[17].ACLR
clr => Pre_Q[18].ACLR
clr => Pre_Q[19].ACLR
clr => Pre_Q[20].ACLR
clr => Pre_Q[21].ACLR
clr => Pre_Q[22].ACLR
clr => Pre_Q[23].ACLR
clr => Pre_Q[24].ACLR
clr => Pre_Q[25].ACLR
clr => Pre_Q[26].ACLR
clr => Pre_Q[27].ACLR
clr => Pre_Q[28].ACLR
clr => Pre_Q[29].ACLR
clr => Pre_Q[30].ACLR
clr => Pre_Q[31].ACLR
d[0] => Pre_Q.DATAB
d[1] => Pre_Q.DATAB
d[2] => Pre_Q.DATAB
d[3] => Pre_Q.DATAB
d[4] => Pre_Q.DATAB
d[5] => Pre_Q.DATAB
d[6] => Pre_Q.DATAB
d[7] => Pre_Q.DATAB
d[8] => Pre_Q.DATAB
d[9] => Pre_Q.DATAB
d[10] => Pre_Q.DATAB
d[11] => Pre_Q.DATAB
d[12] => Pre_Q.DATAB
d[13] => Pre_Q.DATAB
d[14] => Pre_Q.DATAB
d[15] => Pre_Q.DATAB
d[16] => Pre_Q.DATAB
d[17] => Pre_Q.DATAB
d[18] => Pre_Q.DATAB
d[19] => Pre_Q.DATAB
d[20] => Pre_Q.DATAB
d[21] => Pre_Q.DATAB
d[22] => Pre_Q.DATAB
d[23] => Pre_Q.DATAB
d[24] => Pre_Q.DATAB
d[25] => Pre_Q.DATAB
d[26] => Pre_Q.DATAB
d[27] => Pre_Q.DATAB
d[28] => Pre_Q.DATAB
d[29] => Pre_Q.DATAB
d[30] => Pre_Q.DATAB
d[31] => Pre_Q.DATAB
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
dec => process_0.IN1
dec => process_0.IN1
q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Pre_Q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Pre_Q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Pre_Q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Pre_Q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Pre_Q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Pre_Q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Pre_Q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Pre_Q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Pre_Q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Pre_Q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Pre_Q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Pre_Q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Pre_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA
r0[0] => Mux31.IN0
r0[1] => Mux30.IN0
r0[2] => Mux29.IN0
r0[3] => Mux28.IN0
r0[4] => Mux27.IN0
r0[5] => Mux26.IN0
r0[6] => Mux25.IN0
r0[7] => Mux24.IN0
r0[8] => Mux23.IN0
r0[9] => Mux22.IN0
r0[10] => Mux21.IN0
r0[11] => Mux20.IN0
r0[12] => Mux19.IN0
r0[13] => Mux18.IN0
r0[14] => Mux17.IN0
r0[15] => Mux16.IN0
r0[16] => Mux15.IN0
r0[17] => Mux14.IN0
r0[18] => Mux13.IN0
r0[19] => Mux12.IN0
r0[20] => Mux11.IN0
r0[21] => Mux10.IN0
r0[22] => Mux9.IN0
r0[23] => Mux8.IN0
r0[24] => Mux7.IN0
r0[25] => Mux6.IN0
r0[26] => Mux5.IN0
r0[27] => Mux4.IN0
r0[28] => Mux3.IN0
r0[29] => Mux2.IN0
r0[30] => Mux1.IN0
r0[31] => Mux0.IN0
r1[0] => Mux31.IN1
r1[1] => Mux30.IN1
r1[2] => Mux29.IN1
r1[3] => Mux28.IN1
r1[4] => Mux27.IN1
r1[5] => Mux26.IN1
r1[6] => Mux25.IN1
r1[7] => Mux24.IN1
r1[8] => Mux23.IN1
r1[9] => Mux22.IN1
r1[10] => Mux21.IN1
r1[11] => Mux20.IN1
r1[12] => Mux19.IN1
r1[13] => Mux18.IN1
r1[14] => Mux17.IN1
r1[15] => Mux16.IN1
r1[16] => Mux15.IN1
r1[17] => Mux14.IN1
r1[18] => Mux13.IN1
r1[19] => Mux12.IN1
r1[20] => Mux11.IN1
r1[21] => Mux10.IN1
r1[22] => Mux9.IN1
r1[23] => Mux8.IN1
r1[24] => Mux7.IN1
r1[25] => Mux6.IN1
r1[26] => Mux5.IN1
r1[27] => Mux4.IN1
r1[28] => Mux3.IN1
r1[29] => Mux2.IN1
r1[30] => Mux1.IN1
r1[31] => Mux0.IN1
r2[0] => Mux31.IN2
r2[1] => Mux30.IN2
r2[2] => Mux29.IN2
r2[3] => Mux28.IN2
r2[4] => Mux27.IN2
r2[5] => Mux26.IN2
r2[6] => Mux25.IN2
r2[7] => Mux24.IN2
r2[8] => Mux23.IN2
r2[9] => Mux22.IN2
r2[10] => Mux21.IN2
r2[11] => Mux20.IN2
r2[12] => Mux19.IN2
r2[13] => Mux18.IN2
r2[14] => Mux17.IN2
r2[15] => Mux16.IN2
r2[16] => Mux15.IN2
r2[17] => Mux14.IN2
r2[18] => Mux13.IN2
r2[19] => Mux12.IN2
r2[20] => Mux11.IN2
r2[21] => Mux10.IN2
r2[22] => Mux9.IN2
r2[23] => Mux8.IN2
r2[24] => Mux7.IN2
r2[25] => Mux6.IN2
r2[26] => Mux5.IN2
r2[27] => Mux4.IN2
r2[28] => Mux3.IN2
r2[29] => Mux2.IN2
r2[30] => Mux1.IN2
r2[31] => Mux0.IN2
r3[0] => Mux31.IN3
r3[1] => Mux30.IN3
r3[2] => Mux29.IN3
r3[3] => Mux28.IN3
r3[4] => Mux27.IN3
r3[5] => Mux26.IN3
r3[6] => Mux25.IN3
r3[7] => Mux24.IN3
r3[8] => Mux23.IN3
r3[9] => Mux22.IN3
r3[10] => Mux21.IN3
r3[11] => Mux20.IN3
r3[12] => Mux19.IN3
r3[13] => Mux18.IN3
r3[14] => Mux17.IN3
r3[15] => Mux16.IN3
r3[16] => Mux15.IN3
r3[17] => Mux14.IN3
r3[18] => Mux13.IN3
r3[19] => Mux12.IN3
r3[20] => Mux11.IN3
r3[21] => Mux10.IN3
r3[22] => Mux9.IN3
r3[23] => Mux8.IN3
r3[24] => Mux7.IN3
r3[25] => Mux6.IN3
r3[26] => Mux5.IN3
r3[27] => Mux4.IN3
r3[28] => Mux3.IN3
r3[29] => Mux2.IN3
r3[30] => Mux1.IN3
r3[31] => Mux0.IN3
r4[0] => Mux31.IN4
r4[1] => Mux30.IN4
r4[2] => Mux29.IN4
r4[3] => Mux28.IN4
r4[4] => Mux27.IN4
r4[5] => Mux26.IN4
r4[6] => Mux25.IN4
r4[7] => Mux24.IN4
r4[8] => Mux23.IN4
r4[9] => Mux22.IN4
r4[10] => Mux21.IN4
r4[11] => Mux20.IN4
r4[12] => Mux19.IN4
r4[13] => Mux18.IN4
r4[14] => Mux17.IN4
r4[15] => Mux16.IN4
r4[16] => Mux15.IN4
r4[17] => Mux14.IN4
r4[18] => Mux13.IN4
r4[19] => Mux12.IN4
r4[20] => Mux11.IN4
r4[21] => Mux10.IN4
r4[22] => Mux9.IN4
r4[23] => Mux8.IN4
r4[24] => Mux7.IN4
r4[25] => Mux6.IN4
r4[26] => Mux5.IN4
r4[27] => Mux4.IN4
r4[28] => Mux3.IN4
r4[29] => Mux2.IN4
r4[30] => Mux1.IN4
r4[31] => Mux0.IN4
r5[0] => Mux31.IN5
r5[1] => Mux30.IN5
r5[2] => Mux29.IN5
r5[3] => Mux28.IN5
r5[4] => Mux27.IN5
r5[5] => Mux26.IN5
r5[6] => Mux25.IN5
r5[7] => Mux24.IN5
r5[8] => Mux23.IN5
r5[9] => Mux22.IN5
r5[10] => Mux21.IN5
r5[11] => Mux20.IN5
r5[12] => Mux19.IN5
r5[13] => Mux18.IN5
r5[14] => Mux17.IN5
r5[15] => Mux16.IN5
r5[16] => Mux15.IN5
r5[17] => Mux14.IN5
r5[18] => Mux13.IN5
r5[19] => Mux12.IN5
r5[20] => Mux11.IN5
r5[21] => Mux10.IN5
r5[22] => Mux9.IN5
r5[23] => Mux8.IN5
r5[24] => Mux7.IN5
r5[25] => Mux6.IN5
r5[26] => Mux5.IN5
r5[27] => Mux4.IN5
r5[28] => Mux3.IN5
r5[29] => Mux2.IN5
r5[30] => Mux1.IN5
r5[31] => Mux0.IN5
r6[0] => Mux31.IN6
r6[1] => Mux30.IN6
r6[2] => Mux29.IN6
r6[3] => Mux28.IN6
r6[4] => Mux27.IN6
r6[5] => Mux26.IN6
r6[6] => Mux25.IN6
r6[7] => Mux24.IN6
r6[8] => Mux23.IN6
r6[9] => Mux22.IN6
r6[10] => Mux21.IN6
r6[11] => Mux20.IN6
r6[12] => Mux19.IN6
r6[13] => Mux18.IN6
r6[14] => Mux17.IN6
r6[15] => Mux16.IN6
r6[16] => Mux15.IN6
r6[17] => Mux14.IN6
r6[18] => Mux13.IN6
r6[19] => Mux12.IN6
r6[20] => Mux11.IN6
r6[21] => Mux10.IN6
r6[22] => Mux9.IN6
r6[23] => Mux8.IN6
r6[24] => Mux7.IN6
r6[25] => Mux6.IN6
r6[26] => Mux5.IN6
r6[27] => Mux4.IN6
r6[28] => Mux3.IN6
r6[29] => Mux2.IN6
r6[30] => Mux1.IN6
r6[31] => Mux0.IN6
r7[0] => Mux31.IN7
r7[1] => Mux30.IN7
r7[2] => Mux29.IN7
r7[3] => Mux28.IN7
r7[4] => Mux27.IN7
r7[5] => Mux26.IN7
r7[6] => Mux25.IN7
r7[7] => Mux24.IN7
r7[8] => Mux23.IN7
r7[9] => Mux22.IN7
r7[10] => Mux21.IN7
r7[11] => Mux20.IN7
r7[12] => Mux19.IN7
r7[13] => Mux18.IN7
r7[14] => Mux17.IN7
r7[15] => Mux16.IN7
r7[16] => Mux15.IN7
r7[17] => Mux14.IN7
r7[18] => Mux13.IN7
r7[19] => Mux12.IN7
r7[20] => Mux11.IN7
r7[21] => Mux10.IN7
r7[22] => Mux9.IN7
r7[23] => Mux8.IN7
r7[24] => Mux7.IN7
r7[25] => Mux6.IN7
r7[26] => Mux5.IN7
r7[27] => Mux4.IN7
r7[28] => Mux3.IN7
r7[29] => Mux2.IN7
r7[30] => Mux1.IN7
r7[31] => Mux0.IN7
r8[0] => Mux31.IN8
r8[1] => Mux30.IN8
r8[2] => Mux29.IN8
r8[3] => Mux28.IN8
r8[4] => Mux27.IN8
r8[5] => Mux26.IN8
r8[6] => Mux25.IN8
r8[7] => Mux24.IN8
r8[8] => Mux23.IN8
r8[9] => Mux22.IN8
r8[10] => Mux21.IN8
r8[11] => Mux20.IN8
r8[12] => Mux19.IN8
r8[13] => Mux18.IN8
r8[14] => Mux17.IN8
r8[15] => Mux16.IN8
r8[16] => Mux15.IN8
r8[17] => Mux14.IN8
r8[18] => Mux13.IN8
r8[19] => Mux12.IN8
r8[20] => Mux11.IN8
r8[21] => Mux10.IN8
r8[22] => Mux9.IN8
r8[23] => Mux8.IN8
r8[24] => Mux7.IN8
r8[25] => Mux6.IN8
r8[26] => Mux5.IN8
r8[27] => Mux4.IN8
r8[28] => Mux3.IN8
r8[29] => Mux2.IN8
r8[30] => Mux1.IN8
r8[31] => Mux0.IN8
r9[0] => Mux31.IN9
r9[1] => Mux30.IN9
r9[2] => Mux29.IN9
r9[3] => Mux28.IN9
r9[4] => Mux27.IN9
r9[5] => Mux26.IN9
r9[6] => Mux25.IN9
r9[7] => Mux24.IN9
r9[8] => Mux23.IN9
r9[9] => Mux22.IN9
r9[10] => Mux21.IN9
r9[11] => Mux20.IN9
r9[12] => Mux19.IN9
r9[13] => Mux18.IN9
r9[14] => Mux17.IN9
r9[15] => Mux16.IN9
r9[16] => Mux15.IN9
r9[17] => Mux14.IN9
r9[18] => Mux13.IN9
r9[19] => Mux12.IN9
r9[20] => Mux11.IN9
r9[21] => Mux10.IN9
r9[22] => Mux9.IN9
r9[23] => Mux8.IN9
r9[24] => Mux7.IN9
r9[25] => Mux6.IN9
r9[26] => Mux5.IN9
r9[27] => Mux4.IN9
r9[28] => Mux3.IN9
r9[29] => Mux2.IN9
r9[30] => Mux1.IN9
r9[31] => Mux0.IN9
r10[0] => Mux31.IN10
r10[1] => Mux30.IN10
r10[2] => Mux29.IN10
r10[3] => Mux28.IN10
r10[4] => Mux27.IN10
r10[5] => Mux26.IN10
r10[6] => Mux25.IN10
r10[7] => Mux24.IN10
r10[8] => Mux23.IN10
r10[9] => Mux22.IN10
r10[10] => Mux21.IN10
r10[11] => Mux20.IN10
r10[12] => Mux19.IN10
r10[13] => Mux18.IN10
r10[14] => Mux17.IN10
r10[15] => Mux16.IN10
r10[16] => Mux15.IN10
r10[17] => Mux14.IN10
r10[18] => Mux13.IN10
r10[19] => Mux12.IN10
r10[20] => Mux11.IN10
r10[21] => Mux10.IN10
r10[22] => Mux9.IN10
r10[23] => Mux8.IN10
r10[24] => Mux7.IN10
r10[25] => Mux6.IN10
r10[26] => Mux5.IN10
r10[27] => Mux4.IN10
r10[28] => Mux3.IN10
r10[29] => Mux2.IN10
r10[30] => Mux1.IN10
r10[31] => Mux0.IN10
r11[0] => Mux31.IN11
r11[1] => Mux30.IN11
r11[2] => Mux29.IN11
r11[3] => Mux28.IN11
r11[4] => Mux27.IN11
r11[5] => Mux26.IN11
r11[6] => Mux25.IN11
r11[7] => Mux24.IN11
r11[8] => Mux23.IN11
r11[9] => Mux22.IN11
r11[10] => Mux21.IN11
r11[11] => Mux20.IN11
r11[12] => Mux19.IN11
r11[13] => Mux18.IN11
r11[14] => Mux17.IN11
r11[15] => Mux16.IN11
r11[16] => Mux15.IN11
r11[17] => Mux14.IN11
r11[18] => Mux13.IN11
r11[19] => Mux12.IN11
r11[20] => Mux11.IN11
r11[21] => Mux10.IN11
r11[22] => Mux9.IN11
r11[23] => Mux8.IN11
r11[24] => Mux7.IN11
r11[25] => Mux6.IN11
r11[26] => Mux5.IN11
r11[27] => Mux4.IN11
r11[28] => Mux3.IN11
r11[29] => Mux2.IN11
r11[30] => Mux1.IN11
r11[31] => Mux0.IN11
r12[0] => Mux31.IN12
r12[1] => Mux30.IN12
r12[2] => Mux29.IN12
r12[3] => Mux28.IN12
r12[4] => Mux27.IN12
r12[5] => Mux26.IN12
r12[6] => Mux25.IN12
r12[7] => Mux24.IN12
r12[8] => Mux23.IN12
r12[9] => Mux22.IN12
r12[10] => Mux21.IN12
r12[11] => Mux20.IN12
r12[12] => Mux19.IN12
r12[13] => Mux18.IN12
r12[14] => Mux17.IN12
r12[15] => Mux16.IN12
r12[16] => Mux15.IN12
r12[17] => Mux14.IN12
r12[18] => Mux13.IN12
r12[19] => Mux12.IN12
r12[20] => Mux11.IN12
r12[21] => Mux10.IN12
r12[22] => Mux9.IN12
r12[23] => Mux8.IN12
r12[24] => Mux7.IN12
r12[25] => Mux6.IN12
r12[26] => Mux5.IN12
r12[27] => Mux4.IN12
r12[28] => Mux3.IN12
r12[29] => Mux2.IN12
r12[30] => Mux1.IN12
r12[31] => Mux0.IN12
r13[0] => Mux31.IN13
r13[1] => Mux30.IN13
r13[2] => Mux29.IN13
r13[3] => Mux28.IN13
r13[4] => Mux27.IN13
r13[5] => Mux26.IN13
r13[6] => Mux25.IN13
r13[7] => Mux24.IN13
r13[8] => Mux23.IN13
r13[9] => Mux22.IN13
r13[10] => Mux21.IN13
r13[11] => Mux20.IN13
r13[12] => Mux19.IN13
r13[13] => Mux18.IN13
r13[14] => Mux17.IN13
r13[15] => Mux16.IN13
r13[16] => Mux15.IN13
r13[17] => Mux14.IN13
r13[18] => Mux13.IN13
r13[19] => Mux12.IN13
r13[20] => Mux11.IN13
r13[21] => Mux10.IN13
r13[22] => Mux9.IN13
r13[23] => Mux8.IN13
r13[24] => Mux7.IN13
r13[25] => Mux6.IN13
r13[26] => Mux5.IN13
r13[27] => Mux4.IN13
r13[28] => Mux3.IN13
r13[29] => Mux2.IN13
r13[30] => Mux1.IN13
r13[31] => Mux0.IN13
r14[0] => Mux31.IN14
r14[1] => Mux30.IN14
r14[2] => Mux29.IN14
r14[3] => Mux28.IN14
r14[4] => Mux27.IN14
r14[5] => Mux26.IN14
r14[6] => Mux25.IN14
r14[7] => Mux24.IN14
r14[8] => Mux23.IN14
r14[9] => Mux22.IN14
r14[10] => Mux21.IN14
r14[11] => Mux20.IN14
r14[12] => Mux19.IN14
r14[13] => Mux18.IN14
r14[14] => Mux17.IN14
r14[15] => Mux16.IN14
r14[16] => Mux15.IN14
r14[17] => Mux14.IN14
r14[18] => Mux13.IN14
r14[19] => Mux12.IN14
r14[20] => Mux11.IN14
r14[21] => Mux10.IN14
r14[22] => Mux9.IN14
r14[23] => Mux8.IN14
r14[24] => Mux7.IN14
r14[25] => Mux6.IN14
r14[26] => Mux5.IN14
r14[27] => Mux4.IN14
r14[28] => Mux3.IN14
r14[29] => Mux2.IN14
r14[30] => Mux1.IN14
r14[31] => Mux0.IN14
r15[0] => Mux31.IN15
r15[1] => Mux30.IN15
r15[2] => Mux29.IN15
r15[3] => Mux28.IN15
r15[4] => Mux27.IN15
r15[5] => Mux26.IN15
r15[6] => Mux25.IN15
r15[7] => Mux24.IN15
r15[8] => Mux23.IN15
r15[9] => Mux22.IN15
r15[10] => Mux21.IN15
r15[11] => Mux20.IN15
r15[12] => Mux19.IN15
r15[13] => Mux18.IN15
r15[14] => Mux17.IN15
r15[15] => Mux16.IN15
r15[16] => Mux15.IN15
r15[17] => Mux14.IN15
r15[18] => Mux13.IN15
r15[19] => Mux12.IN15
r15[20] => Mux11.IN15
r15[21] => Mux10.IN15
r15[22] => Mux9.IN15
r15[23] => Mux8.IN15
r15[24] => Mux7.IN15
r15[25] => Mux6.IN15
r15[26] => Mux5.IN15
r15[27] => Mux4.IN15
r15[28] => Mux3.IN15
r15[29] => Mux2.IN15
r15[30] => Mux1.IN15
r15[31] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[0] => Mux16.IN19
sel[0] => Mux17.IN19
sel[0] => Mux18.IN19
sel[0] => Mux19.IN19
sel[0] => Mux20.IN19
sel[0] => Mux21.IN19
sel[0] => Mux22.IN19
sel[0] => Mux23.IN19
sel[0] => Mux24.IN19
sel[0] => Mux25.IN19
sel[0] => Mux26.IN19
sel[0] => Mux27.IN19
sel[0] => Mux28.IN19
sel[0] => Mux29.IN19
sel[0] => Mux30.IN19
sel[0] => Mux31.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[1] => Mux16.IN18
sel[1] => Mux17.IN18
sel[1] => Mux18.IN18
sel[1] => Mux19.IN18
sel[1] => Mux20.IN18
sel[1] => Mux21.IN18
sel[1] => Mux22.IN18
sel[1] => Mux23.IN18
sel[1] => Mux24.IN18
sel[1] => Mux25.IN18
sel[1] => Mux26.IN18
sel[1] => Mux27.IN18
sel[1] => Mux28.IN18
sel[1] => Mux29.IN18
sel[1] => Mux30.IN18
sel[1] => Mux31.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[2] => Mux16.IN17
sel[2] => Mux17.IN17
sel[2] => Mux18.IN17
sel[2] => Mux19.IN17
sel[2] => Mux20.IN17
sel[2] => Mux21.IN17
sel[2] => Mux22.IN17
sel[2] => Mux23.IN17
sel[2] => Mux24.IN17
sel[2] => Mux25.IN17
sel[2] => Mux26.IN17
sel[2] => Mux27.IN17
sel[2] => Mux28.IN17
sel[2] => Mux29.IN17
sel[2] => Mux30.IN17
sel[2] => Mux31.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[3] => Mux16.IN16
sel[3] => Mux17.IN16
sel[3] => Mux18.IN16
sel[3] => Mux19.IN16
sel[3] => Mux20.IN16
sel[3] => Mux21.IN16
sel[3] => Mux22.IN16
sel[3] => Mux23.IN16
sel[3] => Mux24.IN16
sel[3] => Mux25.IN16
sel[3] => Mux26.IN16
sel[3] => Mux27.IN16
sel[3] => Mux28.IN16
sel[3] => Mux29.IN16
sel[3] => Mux30.IN16
sel[3] => Mux31.IN16
z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB
r0[0] => Mux31.IN0
r0[1] => Mux30.IN0
r0[2] => Mux29.IN0
r0[3] => Mux28.IN0
r0[4] => Mux27.IN0
r0[5] => Mux26.IN0
r0[6] => Mux25.IN0
r0[7] => Mux24.IN0
r0[8] => Mux23.IN0
r0[9] => Mux22.IN0
r0[10] => Mux21.IN0
r0[11] => Mux20.IN0
r0[12] => Mux19.IN0
r0[13] => Mux18.IN0
r0[14] => Mux17.IN0
r0[15] => Mux16.IN0
r0[16] => Mux15.IN0
r0[17] => Mux14.IN0
r0[18] => Mux13.IN0
r0[19] => Mux12.IN0
r0[20] => Mux11.IN0
r0[21] => Mux10.IN0
r0[22] => Mux9.IN0
r0[23] => Mux8.IN0
r0[24] => Mux7.IN0
r0[25] => Mux6.IN0
r0[26] => Mux5.IN0
r0[27] => Mux4.IN0
r0[28] => Mux3.IN0
r0[29] => Mux2.IN0
r0[30] => Mux1.IN0
r0[31] => Mux0.IN0
r1[0] => Mux31.IN1
r1[1] => Mux30.IN1
r1[2] => Mux29.IN1
r1[3] => Mux28.IN1
r1[4] => Mux27.IN1
r1[5] => Mux26.IN1
r1[6] => Mux25.IN1
r1[7] => Mux24.IN1
r1[8] => Mux23.IN1
r1[9] => Mux22.IN1
r1[10] => Mux21.IN1
r1[11] => Mux20.IN1
r1[12] => Mux19.IN1
r1[13] => Mux18.IN1
r1[14] => Mux17.IN1
r1[15] => Mux16.IN1
r1[16] => Mux15.IN1
r1[17] => Mux14.IN1
r1[18] => Mux13.IN1
r1[19] => Mux12.IN1
r1[20] => Mux11.IN1
r1[21] => Mux10.IN1
r1[22] => Mux9.IN1
r1[23] => Mux8.IN1
r1[24] => Mux7.IN1
r1[25] => Mux6.IN1
r1[26] => Mux5.IN1
r1[27] => Mux4.IN1
r1[28] => Mux3.IN1
r1[29] => Mux2.IN1
r1[30] => Mux1.IN1
r1[31] => Mux0.IN1
r2[0] => Mux31.IN2
r2[1] => Mux30.IN2
r2[2] => Mux29.IN2
r2[3] => Mux28.IN2
r2[4] => Mux27.IN2
r2[5] => Mux26.IN2
r2[6] => Mux25.IN2
r2[7] => Mux24.IN2
r2[8] => Mux23.IN2
r2[9] => Mux22.IN2
r2[10] => Mux21.IN2
r2[11] => Mux20.IN2
r2[12] => Mux19.IN2
r2[13] => Mux18.IN2
r2[14] => Mux17.IN2
r2[15] => Mux16.IN2
r2[16] => Mux15.IN2
r2[17] => Mux14.IN2
r2[18] => Mux13.IN2
r2[19] => Mux12.IN2
r2[20] => Mux11.IN2
r2[21] => Mux10.IN2
r2[22] => Mux9.IN2
r2[23] => Mux8.IN2
r2[24] => Mux7.IN2
r2[25] => Mux6.IN2
r2[26] => Mux5.IN2
r2[27] => Mux4.IN2
r2[28] => Mux3.IN2
r2[29] => Mux2.IN2
r2[30] => Mux1.IN2
r2[31] => Mux0.IN2
r3[0] => Mux31.IN3
r3[1] => Mux30.IN3
r3[2] => Mux29.IN3
r3[3] => Mux28.IN3
r3[4] => Mux27.IN3
r3[5] => Mux26.IN3
r3[6] => Mux25.IN3
r3[7] => Mux24.IN3
r3[8] => Mux23.IN3
r3[9] => Mux22.IN3
r3[10] => Mux21.IN3
r3[11] => Mux20.IN3
r3[12] => Mux19.IN3
r3[13] => Mux18.IN3
r3[14] => Mux17.IN3
r3[15] => Mux16.IN3
r3[16] => Mux15.IN3
r3[17] => Mux14.IN3
r3[18] => Mux13.IN3
r3[19] => Mux12.IN3
r3[20] => Mux11.IN3
r3[21] => Mux10.IN3
r3[22] => Mux9.IN3
r3[23] => Mux8.IN3
r3[24] => Mux7.IN3
r3[25] => Mux6.IN3
r3[26] => Mux5.IN3
r3[27] => Mux4.IN3
r3[28] => Mux3.IN3
r3[29] => Mux2.IN3
r3[30] => Mux1.IN3
r3[31] => Mux0.IN3
r4[0] => Mux31.IN4
r4[1] => Mux30.IN4
r4[2] => Mux29.IN4
r4[3] => Mux28.IN4
r4[4] => Mux27.IN4
r4[5] => Mux26.IN4
r4[6] => Mux25.IN4
r4[7] => Mux24.IN4
r4[8] => Mux23.IN4
r4[9] => Mux22.IN4
r4[10] => Mux21.IN4
r4[11] => Mux20.IN4
r4[12] => Mux19.IN4
r4[13] => Mux18.IN4
r4[14] => Mux17.IN4
r4[15] => Mux16.IN4
r4[16] => Mux15.IN4
r4[17] => Mux14.IN4
r4[18] => Mux13.IN4
r4[19] => Mux12.IN4
r4[20] => Mux11.IN4
r4[21] => Mux10.IN4
r4[22] => Mux9.IN4
r4[23] => Mux8.IN4
r4[24] => Mux7.IN4
r4[25] => Mux6.IN4
r4[26] => Mux5.IN4
r4[27] => Mux4.IN4
r4[28] => Mux3.IN4
r4[29] => Mux2.IN4
r4[30] => Mux1.IN4
r4[31] => Mux0.IN4
r5[0] => Mux31.IN5
r5[1] => Mux30.IN5
r5[2] => Mux29.IN5
r5[3] => Mux28.IN5
r5[4] => Mux27.IN5
r5[5] => Mux26.IN5
r5[6] => Mux25.IN5
r5[7] => Mux24.IN5
r5[8] => Mux23.IN5
r5[9] => Mux22.IN5
r5[10] => Mux21.IN5
r5[11] => Mux20.IN5
r5[12] => Mux19.IN5
r5[13] => Mux18.IN5
r5[14] => Mux17.IN5
r5[15] => Mux16.IN5
r5[16] => Mux15.IN5
r5[17] => Mux14.IN5
r5[18] => Mux13.IN5
r5[19] => Mux12.IN5
r5[20] => Mux11.IN5
r5[21] => Mux10.IN5
r5[22] => Mux9.IN5
r5[23] => Mux8.IN5
r5[24] => Mux7.IN5
r5[25] => Mux6.IN5
r5[26] => Mux5.IN5
r5[27] => Mux4.IN5
r5[28] => Mux3.IN5
r5[29] => Mux2.IN5
r5[30] => Mux1.IN5
r5[31] => Mux0.IN5
r6[0] => Mux31.IN6
r6[1] => Mux30.IN6
r6[2] => Mux29.IN6
r6[3] => Mux28.IN6
r6[4] => Mux27.IN6
r6[5] => Mux26.IN6
r6[6] => Mux25.IN6
r6[7] => Mux24.IN6
r6[8] => Mux23.IN6
r6[9] => Mux22.IN6
r6[10] => Mux21.IN6
r6[11] => Mux20.IN6
r6[12] => Mux19.IN6
r6[13] => Mux18.IN6
r6[14] => Mux17.IN6
r6[15] => Mux16.IN6
r6[16] => Mux15.IN6
r6[17] => Mux14.IN6
r6[18] => Mux13.IN6
r6[19] => Mux12.IN6
r6[20] => Mux11.IN6
r6[21] => Mux10.IN6
r6[22] => Mux9.IN6
r6[23] => Mux8.IN6
r6[24] => Mux7.IN6
r6[25] => Mux6.IN6
r6[26] => Mux5.IN6
r6[27] => Mux4.IN6
r6[28] => Mux3.IN6
r6[29] => Mux2.IN6
r6[30] => Mux1.IN6
r6[31] => Mux0.IN6
r7[0] => Mux31.IN7
r7[1] => Mux30.IN7
r7[2] => Mux29.IN7
r7[3] => Mux28.IN7
r7[4] => Mux27.IN7
r7[5] => Mux26.IN7
r7[6] => Mux25.IN7
r7[7] => Mux24.IN7
r7[8] => Mux23.IN7
r7[9] => Mux22.IN7
r7[10] => Mux21.IN7
r7[11] => Mux20.IN7
r7[12] => Mux19.IN7
r7[13] => Mux18.IN7
r7[14] => Mux17.IN7
r7[15] => Mux16.IN7
r7[16] => Mux15.IN7
r7[17] => Mux14.IN7
r7[18] => Mux13.IN7
r7[19] => Mux12.IN7
r7[20] => Mux11.IN7
r7[21] => Mux10.IN7
r7[22] => Mux9.IN7
r7[23] => Mux8.IN7
r7[24] => Mux7.IN7
r7[25] => Mux6.IN7
r7[26] => Mux5.IN7
r7[27] => Mux4.IN7
r7[28] => Mux3.IN7
r7[29] => Mux2.IN7
r7[30] => Mux1.IN7
r7[31] => Mux0.IN7
r8[0] => Mux31.IN8
r8[1] => Mux30.IN8
r8[2] => Mux29.IN8
r8[3] => Mux28.IN8
r8[4] => Mux27.IN8
r8[5] => Mux26.IN8
r8[6] => Mux25.IN8
r8[7] => Mux24.IN8
r8[8] => Mux23.IN8
r8[9] => Mux22.IN8
r8[10] => Mux21.IN8
r8[11] => Mux20.IN8
r8[12] => Mux19.IN8
r8[13] => Mux18.IN8
r8[14] => Mux17.IN8
r8[15] => Mux16.IN8
r8[16] => Mux15.IN8
r8[17] => Mux14.IN8
r8[18] => Mux13.IN8
r8[19] => Mux12.IN8
r8[20] => Mux11.IN8
r8[21] => Mux10.IN8
r8[22] => Mux9.IN8
r8[23] => Mux8.IN8
r8[24] => Mux7.IN8
r8[25] => Mux6.IN8
r8[26] => Mux5.IN8
r8[27] => Mux4.IN8
r8[28] => Mux3.IN8
r8[29] => Mux2.IN8
r8[30] => Mux1.IN8
r8[31] => Mux0.IN8
r9[0] => Mux31.IN9
r9[1] => Mux30.IN9
r9[2] => Mux29.IN9
r9[3] => Mux28.IN9
r9[4] => Mux27.IN9
r9[5] => Mux26.IN9
r9[6] => Mux25.IN9
r9[7] => Mux24.IN9
r9[8] => Mux23.IN9
r9[9] => Mux22.IN9
r9[10] => Mux21.IN9
r9[11] => Mux20.IN9
r9[12] => Mux19.IN9
r9[13] => Mux18.IN9
r9[14] => Mux17.IN9
r9[15] => Mux16.IN9
r9[16] => Mux15.IN9
r9[17] => Mux14.IN9
r9[18] => Mux13.IN9
r9[19] => Mux12.IN9
r9[20] => Mux11.IN9
r9[21] => Mux10.IN9
r9[22] => Mux9.IN9
r9[23] => Mux8.IN9
r9[24] => Mux7.IN9
r9[25] => Mux6.IN9
r9[26] => Mux5.IN9
r9[27] => Mux4.IN9
r9[28] => Mux3.IN9
r9[29] => Mux2.IN9
r9[30] => Mux1.IN9
r9[31] => Mux0.IN9
r10[0] => Mux31.IN10
r10[1] => Mux30.IN10
r10[2] => Mux29.IN10
r10[3] => Mux28.IN10
r10[4] => Mux27.IN10
r10[5] => Mux26.IN10
r10[6] => Mux25.IN10
r10[7] => Mux24.IN10
r10[8] => Mux23.IN10
r10[9] => Mux22.IN10
r10[10] => Mux21.IN10
r10[11] => Mux20.IN10
r10[12] => Mux19.IN10
r10[13] => Mux18.IN10
r10[14] => Mux17.IN10
r10[15] => Mux16.IN10
r10[16] => Mux15.IN10
r10[17] => Mux14.IN10
r10[18] => Mux13.IN10
r10[19] => Mux12.IN10
r10[20] => Mux11.IN10
r10[21] => Mux10.IN10
r10[22] => Mux9.IN10
r10[23] => Mux8.IN10
r10[24] => Mux7.IN10
r10[25] => Mux6.IN10
r10[26] => Mux5.IN10
r10[27] => Mux4.IN10
r10[28] => Mux3.IN10
r10[29] => Mux2.IN10
r10[30] => Mux1.IN10
r10[31] => Mux0.IN10
r11[0] => Mux31.IN11
r11[1] => Mux30.IN11
r11[2] => Mux29.IN11
r11[3] => Mux28.IN11
r11[4] => Mux27.IN11
r11[5] => Mux26.IN11
r11[6] => Mux25.IN11
r11[7] => Mux24.IN11
r11[8] => Mux23.IN11
r11[9] => Mux22.IN11
r11[10] => Mux21.IN11
r11[11] => Mux20.IN11
r11[12] => Mux19.IN11
r11[13] => Mux18.IN11
r11[14] => Mux17.IN11
r11[15] => Mux16.IN11
r11[16] => Mux15.IN11
r11[17] => Mux14.IN11
r11[18] => Mux13.IN11
r11[19] => Mux12.IN11
r11[20] => Mux11.IN11
r11[21] => Mux10.IN11
r11[22] => Mux9.IN11
r11[23] => Mux8.IN11
r11[24] => Mux7.IN11
r11[25] => Mux6.IN11
r11[26] => Mux5.IN11
r11[27] => Mux4.IN11
r11[28] => Mux3.IN11
r11[29] => Mux2.IN11
r11[30] => Mux1.IN11
r11[31] => Mux0.IN11
r12[0] => Mux31.IN12
r12[1] => Mux30.IN12
r12[2] => Mux29.IN12
r12[3] => Mux28.IN12
r12[4] => Mux27.IN12
r12[5] => Mux26.IN12
r12[6] => Mux25.IN12
r12[7] => Mux24.IN12
r12[8] => Mux23.IN12
r12[9] => Mux22.IN12
r12[10] => Mux21.IN12
r12[11] => Mux20.IN12
r12[12] => Mux19.IN12
r12[13] => Mux18.IN12
r12[14] => Mux17.IN12
r12[15] => Mux16.IN12
r12[16] => Mux15.IN12
r12[17] => Mux14.IN12
r12[18] => Mux13.IN12
r12[19] => Mux12.IN12
r12[20] => Mux11.IN12
r12[21] => Mux10.IN12
r12[22] => Mux9.IN12
r12[23] => Mux8.IN12
r12[24] => Mux7.IN12
r12[25] => Mux6.IN12
r12[26] => Mux5.IN12
r12[27] => Mux4.IN12
r12[28] => Mux3.IN12
r12[29] => Mux2.IN12
r12[30] => Mux1.IN12
r12[31] => Mux0.IN12
r13[0] => Mux31.IN13
r13[1] => Mux30.IN13
r13[2] => Mux29.IN13
r13[3] => Mux28.IN13
r13[4] => Mux27.IN13
r13[5] => Mux26.IN13
r13[6] => Mux25.IN13
r13[7] => Mux24.IN13
r13[8] => Mux23.IN13
r13[9] => Mux22.IN13
r13[10] => Mux21.IN13
r13[11] => Mux20.IN13
r13[12] => Mux19.IN13
r13[13] => Mux18.IN13
r13[14] => Mux17.IN13
r13[15] => Mux16.IN13
r13[16] => Mux15.IN13
r13[17] => Mux14.IN13
r13[18] => Mux13.IN13
r13[19] => Mux12.IN13
r13[20] => Mux11.IN13
r13[21] => Mux10.IN13
r13[22] => Mux9.IN13
r13[23] => Mux8.IN13
r13[24] => Mux7.IN13
r13[25] => Mux6.IN13
r13[26] => Mux5.IN13
r13[27] => Mux4.IN13
r13[28] => Mux3.IN13
r13[29] => Mux2.IN13
r13[30] => Mux1.IN13
r13[31] => Mux0.IN13
r14[0] => Mux31.IN14
r14[1] => Mux30.IN14
r14[2] => Mux29.IN14
r14[3] => Mux28.IN14
r14[4] => Mux27.IN14
r14[5] => Mux26.IN14
r14[6] => Mux25.IN14
r14[7] => Mux24.IN14
r14[8] => Mux23.IN14
r14[9] => Mux22.IN14
r14[10] => Mux21.IN14
r14[11] => Mux20.IN14
r14[12] => Mux19.IN14
r14[13] => Mux18.IN14
r14[14] => Mux17.IN14
r14[15] => Mux16.IN14
r14[16] => Mux15.IN14
r14[17] => Mux14.IN14
r14[18] => Mux13.IN14
r14[19] => Mux12.IN14
r14[20] => Mux11.IN14
r14[21] => Mux10.IN14
r14[22] => Mux9.IN14
r14[23] => Mux8.IN14
r14[24] => Mux7.IN14
r14[25] => Mux6.IN14
r14[26] => Mux5.IN14
r14[27] => Mux4.IN14
r14[28] => Mux3.IN14
r14[29] => Mux2.IN14
r14[30] => Mux1.IN14
r14[31] => Mux0.IN14
r15[0] => Mux31.IN15
r15[1] => Mux30.IN15
r15[2] => Mux29.IN15
r15[3] => Mux28.IN15
r15[4] => Mux27.IN15
r15[5] => Mux26.IN15
r15[6] => Mux25.IN15
r15[7] => Mux24.IN15
r15[8] => Mux23.IN15
r15[9] => Mux22.IN15
r15[10] => Mux21.IN15
r15[11] => Mux20.IN15
r15[12] => Mux19.IN15
r15[13] => Mux18.IN15
r15[14] => Mux17.IN15
r15[15] => Mux16.IN15
r15[16] => Mux15.IN15
r15[17] => Mux14.IN15
r15[18] => Mux13.IN15
r15[19] => Mux12.IN15
r15[20] => Mux11.IN15
r15[21] => Mux10.IN15
r15[22] => Mux9.IN15
r15[23] => Mux8.IN15
r15[24] => Mux7.IN15
r15[25] => Mux6.IN15
r15[26] => Mux5.IN15
r15[27] => Mux4.IN15
r15[28] => Mux3.IN15
r15[29] => Mux2.IN15
r15[30] => Mux1.IN15
r15[31] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[0] => Mux16.IN19
sel[0] => Mux17.IN19
sel[0] => Mux18.IN19
sel[0] => Mux19.IN19
sel[0] => Mux20.IN19
sel[0] => Mux21.IN19
sel[0] => Mux22.IN19
sel[0] => Mux23.IN19
sel[0] => Mux24.IN19
sel[0] => Mux25.IN19
sel[0] => Mux26.IN19
sel[0] => Mux27.IN19
sel[0] => Mux28.IN19
sel[0] => Mux29.IN19
sel[0] => Mux30.IN19
sel[0] => Mux31.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[1] => Mux16.IN18
sel[1] => Mux17.IN18
sel[1] => Mux18.IN18
sel[1] => Mux19.IN18
sel[1] => Mux20.IN18
sel[1] => Mux21.IN18
sel[1] => Mux22.IN18
sel[1] => Mux23.IN18
sel[1] => Mux24.IN18
sel[1] => Mux25.IN18
sel[1] => Mux26.IN18
sel[1] => Mux27.IN18
sel[1] => Mux28.IN18
sel[1] => Mux29.IN18
sel[1] => Mux30.IN18
sel[1] => Mux31.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[2] => Mux16.IN17
sel[2] => Mux17.IN17
sel[2] => Mux18.IN17
sel[2] => Mux19.IN17
sel[2] => Mux20.IN17
sel[2] => Mux21.IN17
sel[2] => Mux22.IN17
sel[2] => Mux23.IN17
sel[2] => Mux24.IN17
sel[2] => Mux25.IN17
sel[2] => Mux26.IN17
sel[2] => Mux27.IN17
sel[2] => Mux28.IN17
sel[2] => Mux29.IN17
sel[2] => Mux30.IN17
sel[2] => Mux31.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
sel[3] => Mux16.IN16
sel[3] => Mux17.IN16
sel[3] => Mux18.IN16
sel[3] => Mux19.IN16
sel[3] => Mux20.IN16
sel[3] => Mux21.IN16
sel[3] => Mux22.IN16
sel[3] => Mux23.IN16
sel[3] => Mux24.IN16
sel[3] => Mux25.IN16
sel[3] => Mux26.IN16
sel[3] => Mux27.IN16
sel[3] => Mux28.IN16
sel[3] => Mux29.IN16
sel[3] => Mux30.IN16
sel[3] => Mux31.IN16
z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|BlockRom_Instruction:Instr_ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l754:auto_generated.address_a[0]
address_a[1] => altsyncram_l754:auto_generated.address_a[1]
address_a[2] => altsyncram_l754:auto_generated.address_a[2]
address_a[3] => altsyncram_l754:auto_generated.address_a[3]
address_a[4] => altsyncram_l754:auto_generated.address_a[4]
address_a[5] => altsyncram_l754:auto_generated.address_a[5]
address_a[6] => altsyncram_l754:auto_generated.address_a[6]
address_a[7] => altsyncram_l754:auto_generated.address_a[7]
address_a[8] => altsyncram_l754:auto_generated.address_a[8]
address_a[9] => altsyncram_l754:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l754:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_l754:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l754:auto_generated.q_a[0]
q_a[1] <= altsyncram_l754:auto_generated.q_a[1]
q_a[2] <= altsyncram_l754:auto_generated.q_a[2]
q_a[3] <= altsyncram_l754:auto_generated.q_a[3]
q_a[4] <= altsyncram_l754:auto_generated.q_a[4]
q_a[5] <= altsyncram_l754:auto_generated.q_a[5]
q_a[6] <= altsyncram_l754:auto_generated.q_a[6]
q_a[7] <= altsyncram_l754:auto_generated.q_a[7]
q_a[8] <= altsyncram_l754:auto_generated.q_a[8]
q_a[9] <= altsyncram_l754:auto_generated.q_a[9]
q_a[10] <= altsyncram_l754:auto_generated.q_a[10]
q_a[11] <= altsyncram_l754:auto_generated.q_a[11]
q_a[12] <= altsyncram_l754:auto_generated.q_a[12]
q_a[13] <= altsyncram_l754:auto_generated.q_a[13]
q_a[14] <= altsyncram_l754:auto_generated.q_a[14]
q_a[15] <= altsyncram_l754:auto_generated.q_a[15]
q_a[16] <= altsyncram_l754:auto_generated.q_a[16]
q_a[17] <= altsyncram_l754:auto_generated.q_a[17]
q_a[18] <= altsyncram_l754:auto_generated.q_a[18]
q_a[19] <= altsyncram_l754:auto_generated.q_a[19]
q_a[20] <= altsyncram_l754:auto_generated.q_a[20]
q_a[21] <= altsyncram_l754:auto_generated.q_a[21]
q_a[22] <= altsyncram_l754:auto_generated.q_a[22]
q_a[23] <= altsyncram_l754:auto_generated.q_a[23]
q_a[24] <= altsyncram_l754:auto_generated.q_a[24]
q_a[25] <= altsyncram_l754:auto_generated.q_a[25]
q_a[26] <= altsyncram_l754:auto_generated.q_a[26]
q_a[27] <= altsyncram_l754:auto_generated.q_a[27]
q_a[28] <= altsyncram_l754:auto_generated.q_a[28]
q_a[29] <= altsyncram_l754:auto_generated.q_a[29]
q_a[30] <= altsyncram_l754:auto_generated.q_a[30]
q_a[31] <= altsyncram_l754:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated
address_a[0] => altsyncram_so53:altsyncram1.address_a[0]
address_a[1] => altsyncram_so53:altsyncram1.address_a[1]
address_a[2] => altsyncram_so53:altsyncram1.address_a[2]
address_a[3] => altsyncram_so53:altsyncram1.address_a[3]
address_a[4] => altsyncram_so53:altsyncram1.address_a[4]
address_a[5] => altsyncram_so53:altsyncram1.address_a[5]
address_a[6] => altsyncram_so53:altsyncram1.address_a[6]
address_a[7] => altsyncram_so53:altsyncram1.address_a[7]
address_a[8] => altsyncram_so53:altsyncram1.address_a[8]
address_a[9] => altsyncram_so53:altsyncram1.address_a[9]
clock0 => altsyncram_so53:altsyncram1.clock0
clocken0 => altsyncram_so53:altsyncram1.clocken0
q_a[0] <= altsyncram_so53:altsyncram1.q_a[0]
q_a[1] <= altsyncram_so53:altsyncram1.q_a[1]
q_a[2] <= altsyncram_so53:altsyncram1.q_a[2]
q_a[3] <= altsyncram_so53:altsyncram1.q_a[3]
q_a[4] <= altsyncram_so53:altsyncram1.q_a[4]
q_a[5] <= altsyncram_so53:altsyncram1.q_a[5]
q_a[6] <= altsyncram_so53:altsyncram1.q_a[6]
q_a[7] <= altsyncram_so53:altsyncram1.q_a[7]
q_a[8] <= altsyncram_so53:altsyncram1.q_a[8]
q_a[9] <= altsyncram_so53:altsyncram1.q_a[9]
q_a[10] <= altsyncram_so53:altsyncram1.q_a[10]
q_a[11] <= altsyncram_so53:altsyncram1.q_a[11]
q_a[12] <= altsyncram_so53:altsyncram1.q_a[12]
q_a[13] <= altsyncram_so53:altsyncram1.q_a[13]
q_a[14] <= altsyncram_so53:altsyncram1.q_a[14]
q_a[15] <= altsyncram_so53:altsyncram1.q_a[15]
q_a[16] <= altsyncram_so53:altsyncram1.q_a[16]
q_a[17] <= altsyncram_so53:altsyncram1.q_a[17]
q_a[18] <= altsyncram_so53:altsyncram1.q_a[18]
q_a[19] <= altsyncram_so53:altsyncram1.q_a[19]
q_a[20] <= altsyncram_so53:altsyncram1.q_a[20]
q_a[21] <= altsyncram_so53:altsyncram1.q_a[21]
q_a[22] <= altsyncram_so53:altsyncram1.q_a[22]
q_a[23] <= altsyncram_so53:altsyncram1.q_a[23]
q_a[24] <= altsyncram_so53:altsyncram1.q_a[24]
q_a[25] <= altsyncram_so53:altsyncram1.q_a[25]
q_a[26] <= altsyncram_so53:altsyncram1.q_a[26]
q_a[27] <= altsyncram_so53:altsyncram1.q_a[27]
q_a[28] <= altsyncram_so53:altsyncram1.q_a[28]
q_a[29] <= altsyncram_so53:altsyncram1.q_a[29]
q_a[30] <= altsyncram_so53:altsyncram1.q_a[30]
q_a[31] <= altsyncram_so53:altsyncram1.q_a[31]


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated|altsyncram_so53:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_l754:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|BlockRam_Stack:Stack_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_vur3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vur3:auto_generated.data_a[0]
data_a[1] => altsyncram_vur3:auto_generated.data_a[1]
data_a[2] => altsyncram_vur3:auto_generated.data_a[2]
data_a[3] => altsyncram_vur3:auto_generated.data_a[3]
data_a[4] => altsyncram_vur3:auto_generated.data_a[4]
data_a[5] => altsyncram_vur3:auto_generated.data_a[5]
data_a[6] => altsyncram_vur3:auto_generated.data_a[6]
data_a[7] => altsyncram_vur3:auto_generated.data_a[7]
data_a[8] => altsyncram_vur3:auto_generated.data_a[8]
data_a[9] => altsyncram_vur3:auto_generated.data_a[9]
data_a[10] => altsyncram_vur3:auto_generated.data_a[10]
data_a[11] => altsyncram_vur3:auto_generated.data_a[11]
data_a[12] => altsyncram_vur3:auto_generated.data_a[12]
data_a[13] => altsyncram_vur3:auto_generated.data_a[13]
data_a[14] => altsyncram_vur3:auto_generated.data_a[14]
data_a[15] => altsyncram_vur3:auto_generated.data_a[15]
data_a[16] => altsyncram_vur3:auto_generated.data_a[16]
data_a[17] => altsyncram_vur3:auto_generated.data_a[17]
data_a[18] => altsyncram_vur3:auto_generated.data_a[18]
data_a[19] => altsyncram_vur3:auto_generated.data_a[19]
data_a[20] => altsyncram_vur3:auto_generated.data_a[20]
data_a[21] => altsyncram_vur3:auto_generated.data_a[21]
data_a[22] => altsyncram_vur3:auto_generated.data_a[22]
data_a[23] => altsyncram_vur3:auto_generated.data_a[23]
data_a[24] => altsyncram_vur3:auto_generated.data_a[24]
data_a[25] => altsyncram_vur3:auto_generated.data_a[25]
data_a[26] => altsyncram_vur3:auto_generated.data_a[26]
data_a[27] => altsyncram_vur3:auto_generated.data_a[27]
data_a[28] => altsyncram_vur3:auto_generated.data_a[28]
data_a[29] => altsyncram_vur3:auto_generated.data_a[29]
data_a[30] => altsyncram_vur3:auto_generated.data_a[30]
data_a[31] => altsyncram_vur3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vur3:auto_generated.address_a[0]
address_a[1] => altsyncram_vur3:auto_generated.address_a[1]
address_a[2] => altsyncram_vur3:auto_generated.address_a[2]
address_a[3] => altsyncram_vur3:auto_generated.address_a[3]
address_a[4] => altsyncram_vur3:auto_generated.address_a[4]
address_a[5] => altsyncram_vur3:auto_generated.address_a[5]
address_a[6] => altsyncram_vur3:auto_generated.address_a[6]
address_a[7] => altsyncram_vur3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vur3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vur3:auto_generated.q_a[0]
q_a[1] <= altsyncram_vur3:auto_generated.q_a[1]
q_a[2] <= altsyncram_vur3:auto_generated.q_a[2]
q_a[3] <= altsyncram_vur3:auto_generated.q_a[3]
q_a[4] <= altsyncram_vur3:auto_generated.q_a[4]
q_a[5] <= altsyncram_vur3:auto_generated.q_a[5]
q_a[6] <= altsyncram_vur3:auto_generated.q_a[6]
q_a[7] <= altsyncram_vur3:auto_generated.q_a[7]
q_a[8] <= altsyncram_vur3:auto_generated.q_a[8]
q_a[9] <= altsyncram_vur3:auto_generated.q_a[9]
q_a[10] <= altsyncram_vur3:auto_generated.q_a[10]
q_a[11] <= altsyncram_vur3:auto_generated.q_a[11]
q_a[12] <= altsyncram_vur3:auto_generated.q_a[12]
q_a[13] <= altsyncram_vur3:auto_generated.q_a[13]
q_a[14] <= altsyncram_vur3:auto_generated.q_a[14]
q_a[15] <= altsyncram_vur3:auto_generated.q_a[15]
q_a[16] <= altsyncram_vur3:auto_generated.q_a[16]
q_a[17] <= altsyncram_vur3:auto_generated.q_a[17]
q_a[18] <= altsyncram_vur3:auto_generated.q_a[18]
q_a[19] <= altsyncram_vur3:auto_generated.q_a[19]
q_a[20] <= altsyncram_vur3:auto_generated.q_a[20]
q_a[21] <= altsyncram_vur3:auto_generated.q_a[21]
q_a[22] <= altsyncram_vur3:auto_generated.q_a[22]
q_a[23] <= altsyncram_vur3:auto_generated.q_a[23]
q_a[24] <= altsyncram_vur3:auto_generated.q_a[24]
q_a[25] <= altsyncram_vur3:auto_generated.q_a[25]
q_a[26] <= altsyncram_vur3:auto_generated.q_a[26]
q_a[27] <= altsyncram_vur3:auto_generated.q_a[27]
q_a[28] <= altsyncram_vur3:auto_generated.q_a[28]
q_a[29] <= altsyncram_vur3:auto_generated.q_a[29]
q_a[30] <= altsyncram_vur3:auto_generated.q_a[30]
q_a[31] <= altsyncram_vur3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated
address_a[0] => altsyncram_ldp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ldp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ldp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ldp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ldp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ldp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ldp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ldp2:altsyncram1.address_a[7]
clock0 => altsyncram_ldp2:altsyncram1.clock0
data_a[0] => altsyncram_ldp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ldp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ldp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ldp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ldp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ldp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ldp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ldp2:altsyncram1.data_a[7]
data_a[8] => altsyncram_ldp2:altsyncram1.data_a[8]
data_a[9] => altsyncram_ldp2:altsyncram1.data_a[9]
data_a[10] => altsyncram_ldp2:altsyncram1.data_a[10]
data_a[11] => altsyncram_ldp2:altsyncram1.data_a[11]
data_a[12] => altsyncram_ldp2:altsyncram1.data_a[12]
data_a[13] => altsyncram_ldp2:altsyncram1.data_a[13]
data_a[14] => altsyncram_ldp2:altsyncram1.data_a[14]
data_a[15] => altsyncram_ldp2:altsyncram1.data_a[15]
data_a[16] => altsyncram_ldp2:altsyncram1.data_a[16]
data_a[17] => altsyncram_ldp2:altsyncram1.data_a[17]
data_a[18] => altsyncram_ldp2:altsyncram1.data_a[18]
data_a[19] => altsyncram_ldp2:altsyncram1.data_a[19]
data_a[20] => altsyncram_ldp2:altsyncram1.data_a[20]
data_a[21] => altsyncram_ldp2:altsyncram1.data_a[21]
data_a[22] => altsyncram_ldp2:altsyncram1.data_a[22]
data_a[23] => altsyncram_ldp2:altsyncram1.data_a[23]
data_a[24] => altsyncram_ldp2:altsyncram1.data_a[24]
data_a[25] => altsyncram_ldp2:altsyncram1.data_a[25]
data_a[26] => altsyncram_ldp2:altsyncram1.data_a[26]
data_a[27] => altsyncram_ldp2:altsyncram1.data_a[27]
data_a[28] => altsyncram_ldp2:altsyncram1.data_a[28]
data_a[29] => altsyncram_ldp2:altsyncram1.data_a[29]
data_a[30] => altsyncram_ldp2:altsyncram1.data_a[30]
data_a[31] => altsyncram_ldp2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_ldp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ldp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ldp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ldp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ldp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ldp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ldp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ldp2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ldp2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ldp2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ldp2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ldp2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ldp2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ldp2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ldp2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ldp2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_ldp2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_ldp2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_ldp2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_ldp2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_ldp2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_ldp2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_ldp2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_ldp2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_ldp2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_ldp2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_ldp2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_ldp2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_ldp2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_ldp2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_ldp2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_ldp2:altsyncram1.q_a[31]
wren_a => altsyncram_ldp2:altsyncram1.wren_a


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|BlockRam_Data:Data_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_hb44:auto_generated.wren_a
rden_a => altsyncram_hb44:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hb44:auto_generated.data_a[0]
data_a[1] => altsyncram_hb44:auto_generated.data_a[1]
data_a[2] => altsyncram_hb44:auto_generated.data_a[2]
data_a[3] => altsyncram_hb44:auto_generated.data_a[3]
data_a[4] => altsyncram_hb44:auto_generated.data_a[4]
data_a[5] => altsyncram_hb44:auto_generated.data_a[5]
data_a[6] => altsyncram_hb44:auto_generated.data_a[6]
data_a[7] => altsyncram_hb44:auto_generated.data_a[7]
data_a[8] => altsyncram_hb44:auto_generated.data_a[8]
data_a[9] => altsyncram_hb44:auto_generated.data_a[9]
data_a[10] => altsyncram_hb44:auto_generated.data_a[10]
data_a[11] => altsyncram_hb44:auto_generated.data_a[11]
data_a[12] => altsyncram_hb44:auto_generated.data_a[12]
data_a[13] => altsyncram_hb44:auto_generated.data_a[13]
data_a[14] => altsyncram_hb44:auto_generated.data_a[14]
data_a[15] => altsyncram_hb44:auto_generated.data_a[15]
data_a[16] => altsyncram_hb44:auto_generated.data_a[16]
data_a[17] => altsyncram_hb44:auto_generated.data_a[17]
data_a[18] => altsyncram_hb44:auto_generated.data_a[18]
data_a[19] => altsyncram_hb44:auto_generated.data_a[19]
data_a[20] => altsyncram_hb44:auto_generated.data_a[20]
data_a[21] => altsyncram_hb44:auto_generated.data_a[21]
data_a[22] => altsyncram_hb44:auto_generated.data_a[22]
data_a[23] => altsyncram_hb44:auto_generated.data_a[23]
data_a[24] => altsyncram_hb44:auto_generated.data_a[24]
data_a[25] => altsyncram_hb44:auto_generated.data_a[25]
data_a[26] => altsyncram_hb44:auto_generated.data_a[26]
data_a[27] => altsyncram_hb44:auto_generated.data_a[27]
data_a[28] => altsyncram_hb44:auto_generated.data_a[28]
data_a[29] => altsyncram_hb44:auto_generated.data_a[29]
data_a[30] => altsyncram_hb44:auto_generated.data_a[30]
data_a[31] => altsyncram_hb44:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hb44:auto_generated.address_a[0]
address_a[1] => altsyncram_hb44:auto_generated.address_a[1]
address_a[2] => altsyncram_hb44:auto_generated.address_a[2]
address_a[3] => altsyncram_hb44:auto_generated.address_a[3]
address_a[4] => altsyncram_hb44:auto_generated.address_a[4]
address_a[5] => altsyncram_hb44:auto_generated.address_a[5]
address_a[6] => altsyncram_hb44:auto_generated.address_a[6]
address_a[7] => altsyncram_hb44:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hb44:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hb44:auto_generated.q_a[0]
q_a[1] <= altsyncram_hb44:auto_generated.q_a[1]
q_a[2] <= altsyncram_hb44:auto_generated.q_a[2]
q_a[3] <= altsyncram_hb44:auto_generated.q_a[3]
q_a[4] <= altsyncram_hb44:auto_generated.q_a[4]
q_a[5] <= altsyncram_hb44:auto_generated.q_a[5]
q_a[6] <= altsyncram_hb44:auto_generated.q_a[6]
q_a[7] <= altsyncram_hb44:auto_generated.q_a[7]
q_a[8] <= altsyncram_hb44:auto_generated.q_a[8]
q_a[9] <= altsyncram_hb44:auto_generated.q_a[9]
q_a[10] <= altsyncram_hb44:auto_generated.q_a[10]
q_a[11] <= altsyncram_hb44:auto_generated.q_a[11]
q_a[12] <= altsyncram_hb44:auto_generated.q_a[12]
q_a[13] <= altsyncram_hb44:auto_generated.q_a[13]
q_a[14] <= altsyncram_hb44:auto_generated.q_a[14]
q_a[15] <= altsyncram_hb44:auto_generated.q_a[15]
q_a[16] <= altsyncram_hb44:auto_generated.q_a[16]
q_a[17] <= altsyncram_hb44:auto_generated.q_a[17]
q_a[18] <= altsyncram_hb44:auto_generated.q_a[18]
q_a[19] <= altsyncram_hb44:auto_generated.q_a[19]
q_a[20] <= altsyncram_hb44:auto_generated.q_a[20]
q_a[21] <= altsyncram_hb44:auto_generated.q_a[21]
q_a[22] <= altsyncram_hb44:auto_generated.q_a[22]
q_a[23] <= altsyncram_hb44:auto_generated.q_a[23]
q_a[24] <= altsyncram_hb44:auto_generated.q_a[24]
q_a[25] <= altsyncram_hb44:auto_generated.q_a[25]
q_a[26] <= altsyncram_hb44:auto_generated.q_a[26]
q_a[27] <= altsyncram_hb44:auto_generated.q_a[27]
q_a[28] <= altsyncram_hb44:auto_generated.q_a[28]
q_a[29] <= altsyncram_hb44:auto_generated.q_a[29]
q_a[30] <= altsyncram_hb44:auto_generated.q_a[30]
q_a[31] <= altsyncram_hb44:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated
address_a[0] => altsyncram_lo13:altsyncram1.address_a[0]
address_a[1] => altsyncram_lo13:altsyncram1.address_a[1]
address_a[2] => altsyncram_lo13:altsyncram1.address_a[2]
address_a[3] => altsyncram_lo13:altsyncram1.address_a[3]
address_a[4] => altsyncram_lo13:altsyncram1.address_a[4]
address_a[5] => altsyncram_lo13:altsyncram1.address_a[5]
address_a[6] => altsyncram_lo13:altsyncram1.address_a[6]
address_a[7] => altsyncram_lo13:altsyncram1.address_a[7]
clock0 => altsyncram_lo13:altsyncram1.clock0
data_a[0] => altsyncram_lo13:altsyncram1.data_a[0]
data_a[1] => altsyncram_lo13:altsyncram1.data_a[1]
data_a[2] => altsyncram_lo13:altsyncram1.data_a[2]
data_a[3] => altsyncram_lo13:altsyncram1.data_a[3]
data_a[4] => altsyncram_lo13:altsyncram1.data_a[4]
data_a[5] => altsyncram_lo13:altsyncram1.data_a[5]
data_a[6] => altsyncram_lo13:altsyncram1.data_a[6]
data_a[7] => altsyncram_lo13:altsyncram1.data_a[7]
data_a[8] => altsyncram_lo13:altsyncram1.data_a[8]
data_a[9] => altsyncram_lo13:altsyncram1.data_a[9]
data_a[10] => altsyncram_lo13:altsyncram1.data_a[10]
data_a[11] => altsyncram_lo13:altsyncram1.data_a[11]
data_a[12] => altsyncram_lo13:altsyncram1.data_a[12]
data_a[13] => altsyncram_lo13:altsyncram1.data_a[13]
data_a[14] => altsyncram_lo13:altsyncram1.data_a[14]
data_a[15] => altsyncram_lo13:altsyncram1.data_a[15]
data_a[16] => altsyncram_lo13:altsyncram1.data_a[16]
data_a[17] => altsyncram_lo13:altsyncram1.data_a[17]
data_a[18] => altsyncram_lo13:altsyncram1.data_a[18]
data_a[19] => altsyncram_lo13:altsyncram1.data_a[19]
data_a[20] => altsyncram_lo13:altsyncram1.data_a[20]
data_a[21] => altsyncram_lo13:altsyncram1.data_a[21]
data_a[22] => altsyncram_lo13:altsyncram1.data_a[22]
data_a[23] => altsyncram_lo13:altsyncram1.data_a[23]
data_a[24] => altsyncram_lo13:altsyncram1.data_a[24]
data_a[25] => altsyncram_lo13:altsyncram1.data_a[25]
data_a[26] => altsyncram_lo13:altsyncram1.data_a[26]
data_a[27] => altsyncram_lo13:altsyncram1.data_a[27]
data_a[28] => altsyncram_lo13:altsyncram1.data_a[28]
data_a[29] => altsyncram_lo13:altsyncram1.data_a[29]
data_a[30] => altsyncram_lo13:altsyncram1.data_a[30]
data_a[31] => altsyncram_lo13:altsyncram1.data_a[31]
q_a[0] <= altsyncram_lo13:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lo13:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lo13:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lo13:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lo13:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lo13:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lo13:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lo13:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lo13:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lo13:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lo13:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lo13:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lo13:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lo13:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lo13:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lo13:altsyncram1.q_a[15]
q_a[16] <= altsyncram_lo13:altsyncram1.q_a[16]
q_a[17] <= altsyncram_lo13:altsyncram1.q_a[17]
q_a[18] <= altsyncram_lo13:altsyncram1.q_a[18]
q_a[19] <= altsyncram_lo13:altsyncram1.q_a[19]
q_a[20] <= altsyncram_lo13:altsyncram1.q_a[20]
q_a[21] <= altsyncram_lo13:altsyncram1.q_a[21]
q_a[22] <= altsyncram_lo13:altsyncram1.q_a[22]
q_a[23] <= altsyncram_lo13:altsyncram1.q_a[23]
q_a[24] <= altsyncram_lo13:altsyncram1.q_a[24]
q_a[25] <= altsyncram_lo13:altsyncram1.q_a[25]
q_a[26] <= altsyncram_lo13:altsyncram1.q_a[26]
q_a[27] <= altsyncram_lo13:altsyncram1.q_a[27]
q_a[28] <= altsyncram_lo13:altsyncram1.q_a[28]
q_a[29] <= altsyncram_lo13:altsyncram1.q_a[29]
q_a[30] <= altsyncram_lo13:altsyncram1.q_a[30]
q_a[31] <= altsyncram_lo13:altsyncram1.q_a[31]
rden_a => altsyncram_lo13:altsyncram1.rden_a
wren_a => altsyncram_lo13:altsyncram1.wren_a


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated|altsyncram_lo13:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_hb44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals
n_reset => i2c_master:i2cIF.reset_n
n_reset => ansidisplayvga:SVGA.n_reset
n_reset => timer_unit:timers.n_reset
n_reset => counterloadable:MusicNoteCounter.clear
n_reset => loadable_7s8d_led:SevenSegDisplay.i_reset
n_reset => reg_32:SevenSegmentDisplayLatch.clr
n_reset => reg_8:LedLatch.clr
n_reset => reg_8:IOLatch.clr
n_reset => reg_16:LedRing.clr
n_reset => videoclk_xvga_1024x768:clockGen.areset
n_reset => w_kbdStatus[0].ACLR
n_reset => w_kbdStatus[1].ACLR
n_reset => w_kbdStatus[2].ACLR
n_reset => w_kbdStatus[3].ACLR
n_reset => w_kbdStatus[4].ACLR
n_reset => w_kbdStatus[5].ACLR
n_reset => w_kbdStatus[6].ACLR
n_reset => w_kbdStatus[7].ACLR
n_reset => w_kbdStatus[8].ACLR
n_reset => w_kbdStatus[9].ACLR
n_reset => w_kbdStatus[10].ACLR
n_reset => w_kbdStatus[11].ACLR
n_reset => w_kbdStatus[12].ACLR
n_reset => w_kbdStatus[13].ACLR
n_reset => w_kbdStatus[14].ACLR
n_reset => w_kbdStatus[15].ACLR
n_reset => w_kbdStatus[16].ACLR
n_reset => w_kbdStatus[17].ACLR
n_reset => w_kbdStatus[18].ACLR
n_reset => w_kbdStatus[19].ACLR
n_reset => w_kbdStatus[20].ACLR
n_reset => w_kbdStatus[21].ACLR
n_reset => w_kbdStatus[22].ACLR
n_reset => w_kbdStatus[23].ACLR
n_reset => w_kbdStatus[24].ACLR
n_reset => w_kbdStatus[25].ACLR
n_reset => w_kbdStatus[26].ACLR
n_reset => w_kbdStatus[27].ACLR
n_reset => w_kbdStatus[28].ACLR
n_reset => w_kbdStatus[29].ACLR
n_reset => w_kbdStatus[30].ACLR
n_reset => w_kbdStatus[31].ACLR
n_reset => w_latKbDV1.ACLR
n_reset => q_kbReadData[31].ENA
n_reset => q_kbReadData[30].ENA
n_reset => q_kbReadData[29].ENA
n_reset => q_kbReadData[28].ENA
n_reset => q_kbReadData[27].ENA
n_reset => q_kbReadData[26].ENA
n_reset => q_kbReadData[25].ENA
n_reset => q_kbReadData[24].ENA
n_reset => q_kbReadData[23].ENA
n_reset => q_kbReadData[22].ENA
n_reset => q_kbReadData[21].ENA
n_reset => q_kbReadData[20].ENA
n_reset => q_kbReadData[19].ENA
n_reset => q_kbReadData[18].ENA
n_reset => q_kbReadData[17].ENA
n_reset => q_kbReadData[16].ENA
n_reset => q_kbReadData[15].ENA
n_reset => q_kbReadData[14].ENA
n_reset => q_kbReadData[13].ENA
n_reset => q_kbReadData[12].ENA
n_reset => q_kbReadData[11].ENA
n_reset => q_kbReadData[10].ENA
n_reset => q_kbReadData[9].ENA
n_reset => q_kbReadData[8].ENA
n_reset => q_kbReadData[7].ENA
n_reset => q_kbReadData[6].ENA
n_reset => q_kbReadData[5].ENA
n_reset => q_kbReadData[4].ENA
n_reset => q_kbReadData[3].ENA
n_reset => q_kbReadData[2].ENA
n_reset => q_kbReadData[1].ENA
n_reset => q_kbReadData[0].ENA
i_CLOCK_50 => i2c_master:i2cIF.clk
i_CLOCK_50 => w_serialClkEn.CLK
i_CLOCK_50 => w_serialClkCount[4].CLK
i_CLOCK_50 => w_serialClkCount[5].CLK
i_CLOCK_50 => w_serialClkCount[6].CLK
i_CLOCK_50 => w_serialClkCount[7].CLK
i_CLOCK_50 => w_serialClkCount[8].CLK
i_CLOCK_50 => w_serialClkCount[9].CLK
i_CLOCK_50 => w_serialClkCount[10].CLK
i_CLOCK_50 => w_serialClkCount[11].CLK
i_CLOCK_50 => w_serialClkCount[12].CLK
i_CLOCK_50 => w_serialClkCount[13].CLK
i_CLOCK_50 => w_serialClkCount[14].CLK
i_CLOCK_50 => w_serialClkCount[15].CLK
i_CLOCK_50 => q_kbReadData[0].CLK
i_CLOCK_50 => q_kbReadData[1].CLK
i_CLOCK_50 => q_kbReadData[2].CLK
i_CLOCK_50 => q_kbReadData[3].CLK
i_CLOCK_50 => q_kbReadData[4].CLK
i_CLOCK_50 => q_kbReadData[5].CLK
i_CLOCK_50 => q_kbReadData[6].CLK
i_CLOCK_50 => q_kbReadData[7].CLK
i_CLOCK_50 => q_kbReadData[8].CLK
i_CLOCK_50 => q_kbReadData[9].CLK
i_CLOCK_50 => q_kbReadData[10].CLK
i_CLOCK_50 => q_kbReadData[11].CLK
i_CLOCK_50 => q_kbReadData[12].CLK
i_CLOCK_50 => q_kbReadData[13].CLK
i_CLOCK_50 => q_kbReadData[14].CLK
i_CLOCK_50 => q_kbReadData[15].CLK
i_CLOCK_50 => q_kbReadData[16].CLK
i_CLOCK_50 => q_kbReadData[17].CLK
i_CLOCK_50 => q_kbReadData[18].CLK
i_CLOCK_50 => q_kbReadData[19].CLK
i_CLOCK_50 => q_kbReadData[20].CLK
i_CLOCK_50 => q_kbReadData[21].CLK
i_CLOCK_50 => q_kbReadData[22].CLK
i_CLOCK_50 => q_kbReadData[23].CLK
i_CLOCK_50 => q_kbReadData[24].CLK
i_CLOCK_50 => q_kbReadData[25].CLK
i_CLOCK_50 => q_kbReadData[26].CLK
i_CLOCK_50 => q_kbReadData[27].CLK
i_CLOCK_50 => q_kbReadData[28].CLK
i_CLOCK_50 => q_kbReadData[29].CLK
i_CLOCK_50 => q_kbReadData[30].CLK
i_CLOCK_50 => q_kbReadData[31].CLK
i_CLOCK_50 => w_kbdStatus[0].CLK
i_CLOCK_50 => w_kbdStatus[1].CLK
i_CLOCK_50 => w_kbdStatus[2].CLK
i_CLOCK_50 => w_kbdStatus[3].CLK
i_CLOCK_50 => w_kbdStatus[4].CLK
i_CLOCK_50 => w_kbdStatus[5].CLK
i_CLOCK_50 => w_kbdStatus[6].CLK
i_CLOCK_50 => w_kbdStatus[7].CLK
i_CLOCK_50 => w_kbdStatus[8].CLK
i_CLOCK_50 => w_kbdStatus[9].CLK
i_CLOCK_50 => w_kbdStatus[10].CLK
i_CLOCK_50 => w_kbdStatus[11].CLK
i_CLOCK_50 => w_kbdStatus[12].CLK
i_CLOCK_50 => w_kbdStatus[13].CLK
i_CLOCK_50 => w_kbdStatus[14].CLK
i_CLOCK_50 => w_kbdStatus[15].CLK
i_CLOCK_50 => w_kbdStatus[16].CLK
i_CLOCK_50 => w_kbdStatus[17].CLK
i_CLOCK_50 => w_kbdStatus[18].CLK
i_CLOCK_50 => w_kbdStatus[19].CLK
i_CLOCK_50 => w_kbdStatus[20].CLK
i_CLOCK_50 => w_kbdStatus[21].CLK
i_CLOCK_50 => w_kbdStatus[22].CLK
i_CLOCK_50 => w_kbdStatus[23].CLK
i_CLOCK_50 => w_kbdStatus[24].CLK
i_CLOCK_50 => w_kbdStatus[25].CLK
i_CLOCK_50 => w_kbdStatus[26].CLK
i_CLOCK_50 => w_kbdStatus[27].CLK
i_CLOCK_50 => w_kbdStatus[28].CLK
i_CLOCK_50 => w_kbdStatus[29].CLK
i_CLOCK_50 => w_kbdStatus[30].CLK
i_CLOCK_50 => w_kbdStatus[31].CLK
i_CLOCK_50 => w_latKbDV1.CLK
i_CLOCK_50 => ansidisplayvga:SVGA.clk
i_CLOCK_50 => timer_unit:timers.i_CLOCK_50
i_CLOCK_50 => counterloadable:MusicNoteCounter.clock
i_CLOCK_50 => loadable_7s8d_led:SevenSegDisplay.i_clock_50Mhz
i_CLOCK_50 => reg_32:SevenSegmentDisplayLatch.clk
i_CLOCK_50 => reg_8:LedLatch.clk
i_CLOCK_50 => reg_8:IOLatch.clk
i_CLOCK_50 => reg_16:LedRing.clk
i_CLOCK_50 => buffereduart:UART.clk
i_CLOCK_50 => videoclk_xvga_1024x768:clockGen.inclk0
i_CLOCK_50 => ps2_keyboard_to_ascii:ps2Keyboard.clk
i_OneHotState[0] => timer_unit:timers.i_OneHotState[0]
i_OneHotState[1] => timer_unit:timers.i_OneHotState[1]
i_OneHotState[2] => timer_unit:timers.i_OneHotState[2]
i_OneHotState[3] => timer_unit:timers.i_OneHotState[3]
i_OneHotState[4] => timer_unit:timers.i_OneHotState[4]
i_OneHotState[5] => timer_unit:timers.i_OneHotState[5]
i_peripheralAddress[0] => i2c_master:i2cIF.addr[0]
i_peripheralAddress[0] => ansidisplayvga:SVGA.regSel
i_peripheralAddress[0] => timer_unit:timers.i_peripheralAddress[0]
i_peripheralAddress[0] => buffereduart:UART.regSel
i_peripheralAddress[1] => i2c_master:i2cIF.addr[1]
i_peripheralAddress[1] => timer_unit:timers.i_peripheralAddress[1]
i_peripheralAddress[2] => i2c_master:i2cIF.addr[2]
i_peripheralAddress[2] => timer_unit:timers.i_peripheralAddress[2]
i_peripheralAddress[3] => i2c_master:i2cIF.addr[3]
i_peripheralAddress[3] => timer_unit:timers.i_peripheralAddress[3]
i_peripheralAddress[4] => i2c_master:i2cIF.addr[4]
i_peripheralAddress[4] => timer_unit:timers.i_peripheralAddress[4]
i_peripheralAddress[5] => i2c_master:i2cIF.addr[5]
i_peripheralAddress[5] => timer_unit:timers.i_peripheralAddress[5]
i_peripheralAddress[6] => i2c_master:i2cIF.addr[6]
i_peripheralAddress[6] => timer_unit:timers.i_peripheralAddress[6]
i_peripheralAddress[7] => comb.IN0
i_peripheralAddress[7] => timer_unit:timers.i_peripheralAddress[7]
i_peripheralAddress[8] => o_dataFromPeripherals.IN1
i_peripheralAddress[8] => timer_unit:timers.i_peripheralAddress[8]
i_peripheralAddress[8] => o_dataFromPeripherals.IN1
i_peripheralAddress[9] => timer_unit:timers.i_peripheralAddress[9]
i_peripheralAddress[10] => timer_unit:timers.i_peripheralAddress[10]
i_peripheralAddress[11] => Equal0.IN9
i_peripheralAddress[11] => Equal1.IN9
i_peripheralAddress[11] => Equal2.IN9
i_peripheralAddress[11] => Equal3.IN9
i_peripheralAddress[11] => Equal4.IN9
i_peripheralAddress[11] => Equal5.IN9
i_peripheralAddress[11] => Equal6.IN9
i_peripheralAddress[11] => Equal7.IN9
i_peripheralAddress[11] => Equal8.IN9
i_peripheralAddress[11] => Equal9.IN9
i_peripheralAddress[11] => Equal10.IN9
i_peripheralAddress[11] => Equal11.IN9
i_peripheralAddress[11] => timer_unit:timers.i_peripheralAddress[11]
i_peripheralAddress[12] => Equal0.IN8
i_peripheralAddress[12] => Equal1.IN8
i_peripheralAddress[12] => Equal2.IN8
i_peripheralAddress[12] => Equal3.IN8
i_peripheralAddress[12] => Equal4.IN8
i_peripheralAddress[12] => Equal5.IN8
i_peripheralAddress[12] => Equal6.IN8
i_peripheralAddress[12] => Equal7.IN8
i_peripheralAddress[12] => Equal8.IN8
i_peripheralAddress[12] => Equal9.IN8
i_peripheralAddress[12] => Equal10.IN8
i_peripheralAddress[12] => Equal11.IN8
i_peripheralAddress[12] => timer_unit:timers.i_peripheralAddress[12]
i_peripheralAddress[13] => Equal0.IN7
i_peripheralAddress[13] => Equal1.IN7
i_peripheralAddress[13] => Equal2.IN7
i_peripheralAddress[13] => Equal3.IN7
i_peripheralAddress[13] => Equal4.IN7
i_peripheralAddress[13] => Equal5.IN7
i_peripheralAddress[13] => Equal6.IN7
i_peripheralAddress[13] => Equal7.IN7
i_peripheralAddress[13] => Equal8.IN7
i_peripheralAddress[13] => Equal9.IN7
i_peripheralAddress[13] => Equal10.IN7
i_peripheralAddress[13] => Equal11.IN7
i_peripheralAddress[13] => timer_unit:timers.i_peripheralAddress[13]
i_peripheralAddress[14] => Equal0.IN6
i_peripheralAddress[14] => Equal1.IN6
i_peripheralAddress[14] => Equal2.IN6
i_peripheralAddress[14] => Equal3.IN6
i_peripheralAddress[14] => Equal4.IN6
i_peripheralAddress[14] => Equal5.IN6
i_peripheralAddress[14] => Equal6.IN6
i_peripheralAddress[14] => Equal7.IN6
i_peripheralAddress[14] => Equal8.IN6
i_peripheralAddress[14] => Equal9.IN6
i_peripheralAddress[14] => Equal10.IN6
i_peripheralAddress[14] => Equal11.IN6
i_peripheralAddress[14] => timer_unit:timers.i_peripheralAddress[14]
i_peripheralAddress[15] => Equal0.IN5
i_peripheralAddress[15] => Equal1.IN5
i_peripheralAddress[15] => Equal2.IN5
i_peripheralAddress[15] => Equal3.IN5
i_peripheralAddress[15] => Equal4.IN5
i_peripheralAddress[15] => Equal5.IN5
i_peripheralAddress[15] => Equal6.IN5
i_peripheralAddress[15] => Equal7.IN5
i_peripheralAddress[15] => Equal8.IN5
i_peripheralAddress[15] => Equal9.IN5
i_peripheralAddress[15] => Equal10.IN5
i_peripheralAddress[15] => Equal11.IN5
i_peripheralAddress[15] => timer_unit:timers.i_peripheralAddress[15]
i_peripheralAddress[16] => timer_unit:timers.i_peripheralAddress[16]
i_peripheralAddress[17] => timer_unit:timers.i_peripheralAddress[17]
i_peripheralAddress[18] => timer_unit:timers.i_peripheralAddress[18]
i_peripheralAddress[19] => timer_unit:timers.i_peripheralAddress[19]
i_peripheralAddress[20] => timer_unit:timers.i_peripheralAddress[20]
i_peripheralAddress[21] => timer_unit:timers.i_peripheralAddress[21]
i_peripheralAddress[22] => timer_unit:timers.i_peripheralAddress[22]
i_peripheralAddress[23] => timer_unit:timers.i_peripheralAddress[23]
i_peripheralAddress[24] => timer_unit:timers.i_peripheralAddress[24]
i_peripheralAddress[25] => timer_unit:timers.i_peripheralAddress[25]
i_peripheralAddress[26] => timer_unit:timers.i_peripheralAddress[26]
i_peripheralAddress[27] => timer_unit:timers.i_peripheralAddress[27]
i_peripheralAddress[28] => timer_unit:timers.i_peripheralAddress[28]
i_peripheralAddress[29] => timer_unit:timers.i_peripheralAddress[29]
i_peripheralAddress[30] => timer_unit:timers.i_peripheralAddress[30]
i_peripheralAddress[31] => timer_unit:timers.i_peripheralAddress[31]
i_dataToPeripherals[0] => i2c_master:i2cIF.data_wr[0]
i_dataToPeripherals[0] => ansidisplayvga:SVGA.dataIn[0]
i_dataToPeripherals[0] => timer_unit:timers.i_dataToTimers[0]
i_dataToPeripherals[0] => counterloadable:MusicNoteCounter.loadVal[0]
i_dataToPeripherals[0] => reg_32:SevenSegmentDisplayLatch.d[0]
i_dataToPeripherals[0] => reg_8:LedLatch.d[0]
i_dataToPeripherals[0] => reg_8:IOLatch.d[0]
i_dataToPeripherals[0] => reg_16:LedRing.d[0]
i_dataToPeripherals[0] => buffereduart:UART.dataIn[0]
i_dataToPeripherals[1] => i2c_master:i2cIF.data_wr[1]
i_dataToPeripherals[1] => ansidisplayvga:SVGA.dataIn[1]
i_dataToPeripherals[1] => timer_unit:timers.i_dataToTimers[1]
i_dataToPeripherals[1] => counterloadable:MusicNoteCounter.loadVal[1]
i_dataToPeripherals[1] => reg_32:SevenSegmentDisplayLatch.d[1]
i_dataToPeripherals[1] => reg_8:LedLatch.d[1]
i_dataToPeripherals[1] => reg_8:IOLatch.d[1]
i_dataToPeripherals[1] => reg_16:LedRing.d[1]
i_dataToPeripherals[1] => buffereduart:UART.dataIn[1]
i_dataToPeripherals[2] => i2c_master:i2cIF.data_wr[2]
i_dataToPeripherals[2] => ansidisplayvga:SVGA.dataIn[2]
i_dataToPeripherals[2] => timer_unit:timers.i_dataToTimers[2]
i_dataToPeripherals[2] => counterloadable:MusicNoteCounter.loadVal[2]
i_dataToPeripherals[2] => reg_32:SevenSegmentDisplayLatch.d[2]
i_dataToPeripherals[2] => reg_8:LedLatch.d[2]
i_dataToPeripherals[2] => reg_8:IOLatch.d[2]
i_dataToPeripherals[2] => reg_16:LedRing.d[2]
i_dataToPeripherals[2] => buffereduart:UART.dataIn[2]
i_dataToPeripherals[3] => i2c_master:i2cIF.data_wr[3]
i_dataToPeripherals[3] => ansidisplayvga:SVGA.dataIn[3]
i_dataToPeripherals[3] => timer_unit:timers.i_dataToTimers[3]
i_dataToPeripherals[3] => counterloadable:MusicNoteCounter.loadVal[3]
i_dataToPeripherals[3] => reg_32:SevenSegmentDisplayLatch.d[3]
i_dataToPeripherals[3] => reg_8:LedLatch.d[3]
i_dataToPeripherals[3] => reg_8:IOLatch.d[3]
i_dataToPeripherals[3] => reg_16:LedRing.d[3]
i_dataToPeripherals[3] => buffereduart:UART.dataIn[3]
i_dataToPeripherals[4] => i2c_master:i2cIF.data_wr[4]
i_dataToPeripherals[4] => ansidisplayvga:SVGA.dataIn[4]
i_dataToPeripherals[4] => timer_unit:timers.i_dataToTimers[4]
i_dataToPeripherals[4] => counterloadable:MusicNoteCounter.loadVal[4]
i_dataToPeripherals[4] => reg_32:SevenSegmentDisplayLatch.d[4]
i_dataToPeripherals[4] => reg_8:LedLatch.d[4]
i_dataToPeripherals[4] => reg_8:IOLatch.d[4]
i_dataToPeripherals[4] => reg_16:LedRing.d[4]
i_dataToPeripherals[4] => buffereduart:UART.dataIn[4]
i_dataToPeripherals[5] => i2c_master:i2cIF.data_wr[5]
i_dataToPeripherals[5] => ansidisplayvga:SVGA.dataIn[5]
i_dataToPeripherals[5] => timer_unit:timers.i_dataToTimers[5]
i_dataToPeripherals[5] => counterloadable:MusicNoteCounter.loadVal[5]
i_dataToPeripherals[5] => reg_32:SevenSegmentDisplayLatch.d[5]
i_dataToPeripherals[5] => reg_8:LedLatch.d[5]
i_dataToPeripherals[5] => reg_8:IOLatch.d[5]
i_dataToPeripherals[5] => reg_16:LedRing.d[5]
i_dataToPeripherals[5] => buffereduart:UART.dataIn[5]
i_dataToPeripherals[6] => i2c_master:i2cIF.data_wr[6]
i_dataToPeripherals[6] => ansidisplayvga:SVGA.dataIn[6]
i_dataToPeripherals[6] => timer_unit:timers.i_dataToTimers[6]
i_dataToPeripherals[6] => counterloadable:MusicNoteCounter.loadVal[6]
i_dataToPeripherals[6] => reg_32:SevenSegmentDisplayLatch.d[6]
i_dataToPeripherals[6] => reg_8:LedLatch.d[6]
i_dataToPeripherals[6] => reg_8:IOLatch.d[6]
i_dataToPeripherals[6] => reg_16:LedRing.d[6]
i_dataToPeripherals[6] => buffereduart:UART.dataIn[6]
i_dataToPeripherals[7] => i2c_master:i2cIF.data_wr[7]
i_dataToPeripherals[7] => ansidisplayvga:SVGA.dataIn[7]
i_dataToPeripherals[7] => timer_unit:timers.i_dataToTimers[7]
i_dataToPeripherals[7] => counterloadable:MusicNoteCounter.loadVal[7]
i_dataToPeripherals[7] => reg_32:SevenSegmentDisplayLatch.d[7]
i_dataToPeripherals[7] => reg_8:LedLatch.d[7]
i_dataToPeripherals[7] => reg_8:IOLatch.d[7]
i_dataToPeripherals[7] => reg_16:LedRing.d[7]
i_dataToPeripherals[7] => buffereduart:UART.dataIn[7]
i_dataToPeripherals[8] => timer_unit:timers.i_dataToTimers[8]
i_dataToPeripherals[8] => reg_32:SevenSegmentDisplayLatch.d[8]
i_dataToPeripherals[8] => reg_16:LedRing.d[8]
i_dataToPeripherals[9] => timer_unit:timers.i_dataToTimers[9]
i_dataToPeripherals[9] => reg_32:SevenSegmentDisplayLatch.d[9]
i_dataToPeripherals[9] => reg_16:LedRing.d[9]
i_dataToPeripherals[10] => timer_unit:timers.i_dataToTimers[10]
i_dataToPeripherals[10] => reg_32:SevenSegmentDisplayLatch.d[10]
i_dataToPeripherals[10] => reg_16:LedRing.d[10]
i_dataToPeripherals[11] => timer_unit:timers.i_dataToTimers[11]
i_dataToPeripherals[11] => reg_32:SevenSegmentDisplayLatch.d[11]
i_dataToPeripherals[11] => reg_16:LedRing.d[11]
i_dataToPeripherals[12] => timer_unit:timers.i_dataToTimers[12]
i_dataToPeripherals[12] => reg_32:SevenSegmentDisplayLatch.d[12]
i_dataToPeripherals[12] => reg_16:LedRing.d[12]
i_dataToPeripherals[13] => timer_unit:timers.i_dataToTimers[13]
i_dataToPeripherals[13] => reg_32:SevenSegmentDisplayLatch.d[13]
i_dataToPeripherals[13] => reg_16:LedRing.d[13]
i_dataToPeripherals[14] => timer_unit:timers.i_dataToTimers[14]
i_dataToPeripherals[14] => reg_32:SevenSegmentDisplayLatch.d[14]
i_dataToPeripherals[14] => reg_16:LedRing.d[14]
i_dataToPeripherals[15] => timer_unit:timers.i_dataToTimers[15]
i_dataToPeripherals[15] => reg_32:SevenSegmentDisplayLatch.d[15]
i_dataToPeripherals[15] => reg_16:LedRing.d[15]
i_dataToPeripherals[16] => timer_unit:timers.i_dataToTimers[16]
i_dataToPeripherals[16] => reg_32:SevenSegmentDisplayLatch.d[16]
i_dataToPeripherals[17] => timer_unit:timers.i_dataToTimers[17]
i_dataToPeripherals[17] => reg_32:SevenSegmentDisplayLatch.d[17]
i_dataToPeripherals[18] => timer_unit:timers.i_dataToTimers[18]
i_dataToPeripherals[18] => reg_32:SevenSegmentDisplayLatch.d[18]
i_dataToPeripherals[19] => timer_unit:timers.i_dataToTimers[19]
i_dataToPeripherals[19] => reg_32:SevenSegmentDisplayLatch.d[19]
i_dataToPeripherals[20] => timer_unit:timers.i_dataToTimers[20]
i_dataToPeripherals[20] => reg_32:SevenSegmentDisplayLatch.d[20]
i_dataToPeripherals[21] => timer_unit:timers.i_dataToTimers[21]
i_dataToPeripherals[21] => reg_32:SevenSegmentDisplayLatch.d[21]
i_dataToPeripherals[22] => timer_unit:timers.i_dataToTimers[22]
i_dataToPeripherals[22] => reg_32:SevenSegmentDisplayLatch.d[22]
i_dataToPeripherals[23] => timer_unit:timers.i_dataToTimers[23]
i_dataToPeripherals[23] => reg_32:SevenSegmentDisplayLatch.d[23]
i_dataToPeripherals[24] => timer_unit:timers.i_dataToTimers[24]
i_dataToPeripherals[24] => reg_32:SevenSegmentDisplayLatch.d[24]
i_dataToPeripherals[25] => timer_unit:timers.i_dataToTimers[25]
i_dataToPeripherals[25] => reg_32:SevenSegmentDisplayLatch.d[25]
i_dataToPeripherals[26] => timer_unit:timers.i_dataToTimers[26]
i_dataToPeripherals[26] => reg_32:SevenSegmentDisplayLatch.d[26]
i_dataToPeripherals[27] => timer_unit:timers.i_dataToTimers[27]
i_dataToPeripherals[27] => reg_32:SevenSegmentDisplayLatch.d[27]
i_dataToPeripherals[28] => timer_unit:timers.i_dataToTimers[28]
i_dataToPeripherals[28] => reg_32:SevenSegmentDisplayLatch.d[28]
i_dataToPeripherals[29] => timer_unit:timers.i_dataToTimers[29]
i_dataToPeripherals[29] => reg_32:SevenSegmentDisplayLatch.d[29]
i_dataToPeripherals[30] => timer_unit:timers.i_dataToTimers[30]
i_dataToPeripherals[30] => reg_32:SevenSegmentDisplayLatch.d[30]
i_dataToPeripherals[31] => timer_unit:timers.i_dataToTimers[31]
i_dataToPeripherals[31] => reg_32:SevenSegmentDisplayLatch.d[31]
o_dataFromPeripherals[0] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[1] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[2] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[3] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[4] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[5] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[6] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[7] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[8] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[9] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[10] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[11] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[12] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[13] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[14] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[15] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[16] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[17] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[18] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[19] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[20] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[21] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[22] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[23] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[24] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[25] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[26] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[27] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[28] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[29] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[30] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromPeripherals[31] <= o_dataFromPeripherals.DB_MAX_OUTPUT_PORT_TYPE
i_peripheralRdStrobe => comb.IN1
i_peripheralRdStrobe => comb.IN1
i_peripheralRdStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_peripheralWrStrobe => comb.IN1
i_switch[0] => o_dataFromPeripherals.DATAB
i_switch[1] => o_dataFromPeripherals.DATAB
i_switch[2] => o_dataFromPeripherals.DATAB
i_DIP_switch[0] => o_dataFromPeripherals.DATAB
i_DIP_switch[1] => o_dataFromPeripherals.DATAB
i_DIP_switch[2] => o_dataFromPeripherals.DATAB
i_DIP_switch[3] => o_dataFromPeripherals.DATAB
i_DIP_switch[4] => o_dataFromPeripherals.DATAB
i_DIP_switch[5] => o_dataFromPeripherals.DATAB
i_DIP_switch[6] => o_dataFromPeripherals.DATAB
i_DIP_switch[7] => o_dataFromPeripherals.DATAB
o_LED[0] <= reg_8:LedLatch.q[0]
o_LED[1] <= reg_8:LedLatch.q[1]
o_LED[2] <= reg_8:LedLatch.q[2]
o_LED[3] <= reg_8:LedLatch.q[3]
o_BUZZER <= reg_8:LedLatch.q[4]
o_Anode_Activate[0] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[0]
o_Anode_Activate[1] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[1]
o_Anode_Activate[2] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[2]
o_Anode_Activate[3] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[3]
o_Anode_Activate[4] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[4]
o_Anode_Activate[5] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[5]
o_Anode_Activate[6] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[6]
o_Anode_Activate[7] <= loadable_7s8d_led:SevenSegDisplay.o_Anode_Activate[7]
o_LED7Seg_out[0] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[0]
o_LED7Seg_out[1] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[1]
o_LED7Seg_out[2] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[2]
o_LED7Seg_out[3] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[3]
o_LED7Seg_out[4] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[4]
o_LED7Seg_out[5] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[5]
o_LED7Seg_out[6] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[6]
o_LED7Seg_out[7] <= loadable_7s8d_led:SevenSegDisplay.o_LED7Seg_out[7]
o_LEDRing_out[0] <= reg_16:LedRing.q[0]
o_LEDRing_out[1] <= reg_16:LedRing.q[1]
o_LEDRing_out[2] <= reg_16:LedRing.q[2]
o_LEDRing_out[3] <= reg_16:LedRing.q[3]
o_LEDRing_out[4] <= reg_16:LedRing.q[4]
o_LEDRing_out[5] <= reg_16:LedRing.q[5]
o_LEDRing_out[6] <= reg_16:LedRing.q[6]
o_LEDRing_out[7] <= reg_16:LedRing.q[7]
o_LEDRing_out[8] <= reg_16:LedRing.q[8]
o_LEDRing_out[9] <= reg_16:LedRing.q[9]
o_LEDRing_out[10] <= reg_16:LedRing.q[10]
o_LEDRing_out[11] <= reg_16:LedRing.q[11]
o_LatchIO[0] <= reg_8:IOLatch.q[0]
o_LatchIO[1] <= reg_8:IOLatch.q[1]
o_LatchIO[2] <= reg_8:IOLatch.q[2]
o_LatchIO[3] <= reg_8:IOLatch.q[3]
o_LatchIO[4] <= reg_8:IOLatch.q[4]
o_LatchIO[5] <= reg_8:IOLatch.q[5]
o_LatchIO[6] <= reg_8:IOLatch.q[6]
o_LatchIO[7] <= reg_8:IOLatch.q[7]
i_rxd => buffereduart:UART.rxd
o_txd <= buffereduart:UART.txd
o_rts <= buffereduart:UART.n_rts
o_VideoOut[0] <= o_VideoOut.DB_MAX_OUTPUT_PORT_TYPE
o_VideoOut[1] <= o_VideoOut.DB_MAX_OUTPUT_PORT_TYPE
o_VideoOut[2] <= o_VideoOut.DB_MAX_OUTPUT_PORT_TYPE
o_hSync <= ansidisplayvga:SVGA.hSync
o_vSync <= ansidisplayvga:SVGA.vSync
io_I2C_SCK <> i2c_master:i2cIF.scl
io_I2C_SDA <> i2c_master:i2cIF.sda
io_I2C_INT => ~NO_FANOUT~
i_PS2_CLK => ps2_keyboard_to_ascii:ps2Keyboard.ps2_clk
i_PS2_DATA => ps2_keyboard_to_ascii:ps2Keyboard.ps2_data


|top|PeripheralInterface:Peripherals|i2c_master:i2cIF
clk => data_rx[0].CLK
clk => data_rx[1].CLK
clk => data_rx[2].CLK
clk => data_rx[3].CLK
clk => data_rx[4].CLK
clk => data_rx[5].CLK
clk => data_rx[6].CLK
clk => data_rx[7].CLK
clk => data_tx[0].CLK
clk => data_tx[1].CLK
clk => data_tx[2].CLK
clk => data_tx[3].CLK
clk => data_tx[4].CLK
clk => data_tx[5].CLK
clk => data_tx[6].CLK
clk => data_tx[7].CLK
clk => addr_rw[0].CLK
clk => addr_rw[1].CLK
clk => addr_rw[2].CLK
clk => addr_rw[3].CLK
clk => addr_rw[4].CLK
clk => addr_rw[5].CLK
clk => addr_rw[6].CLK
clk => addr_rw[7].CLK
clk => data_rd[0]~reg0.CLK
clk => data_rd[1]~reg0.CLK
clk => data_rd[2]~reg0.CLK
clk => data_rd[3]~reg0.CLK
clk => data_rd[4]~reg0.CLK
clk => data_rd[5]~reg0.CLK
clk => data_rd[6]~reg0.CLK
clk => data_rd[7]~reg0.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => ack_error~reg0.CLK
clk => sda_int.CLK
clk => scl_ena.CLK
clk => busy~reg0.CLK
clk => data_clk.CLK
clk => scl_clk.CLK
clk => data_clk_prev.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => state~1.DATAIN
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => ack_error~reg0.ACLR
reset_n => sda_int.PRESET
reset_n => scl_ena.ACLR
reset_n => busy~reg0.PRESET
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => state~3.DATAIN
reset_n => data_clk_prev.ENA
reset_n => scl_clk.ENA
reset_n => data_clk.ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_tx[0].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
reset_n => data_rx[0].ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => process_1.IN1
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN6
ena => Selector18.IN4
ena => Selector17.IN2
ena => Selector22.IN1
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA
n_reset => dispState.del3.OUTPUTSELECT
n_reset => dispState.del2.OUTPUTSELECT
n_reset => dispState.deleteLine.OUTPUTSELECT
n_reset => dispState.ins3.OUTPUTSELECT
n_reset => dispState.ins2.OUTPUTSELECT
n_reset => dispState.insertLine.OUTPUTSELECT
n_reset => dispState.clearC2.OUTPUTSELECT
n_reset => dispState.clearChar.OUTPUTSELECT
n_reset => dispState.clearS2.OUTPUTSELECT
n_reset => dispState.clearScreen.OUTPUTSELECT
n_reset => dispState.clearL2.OUTPUTSELECT
n_reset => dispState.clearLine.OUTPUTSELECT
n_reset => dispState.dispNextLoc.OUTPUTSELECT
n_reset => dispState.dispWrite.OUTPUTSELECT
n_reset => dispState.idle.OUTPUTSELECT
n_reset => escState.processingAdditionalParams.OUTPUTSELECT
n_reset => escState.processingParams.OUTPUTSELECT
n_reset => escState.waitForLeftBracket.OUTPUTSELECT
n_reset => escState.none.OUTPUTSELECT
n_reset => dispAttWRData[0].PRESET
n_reset => dispAttWRData[1].PRESET
n_reset => dispAttWRData[2].PRESET
n_reset => dispAttWRData[3].PRESET
n_reset => dispAttWRData[4].ACLR
n_reset => dispAttWRData[5].ACLR
n_reset => dispAttWRData[6].ACLR
n_reset => dispAttWRData[7].ACLR
n_reset => dispWR.ENA
n_reset => dispCharWRData[7].ENA
n_reset => dispCharWRData[6].ENA
n_reset => dispCharWRData[5].ENA
n_reset => dispCharWRData[4].ENA
n_reset => dispCharWRData[3].ENA
n_reset => dispCharWRData[2].ENA
n_reset => dispCharWRData[1].ENA
n_reset => dispCharWRData[0].ENA
n_reset => dispByteSent.ENA
n_reset => paramCount[2].ENA
n_reset => paramCount[1].ENA
n_reset => paramCount[0].ENA
n_reset => param1[6].ENA
n_reset => param1[5].ENA
n_reset => param1[4].ENA
n_reset => param1[3].ENA
n_reset => param1[2].ENA
n_reset => param1[1].ENA
n_reset => param1[0].ENA
n_reset => param2[6].ENA
n_reset => param2[5].ENA
n_reset => param2[4].ENA
n_reset => param2[3].ENA
n_reset => param2[2].ENA
n_reset => param2[1].ENA
n_reset => param2[0].ENA
n_reset => param3[6].ENA
n_reset => param3[5].ENA
n_reset => param3[4].ENA
n_reset => param3[3].ENA
n_reset => param3[2].ENA
n_reset => param3[1].ENA
n_reset => param3[0].ENA
n_reset => param4[6].ENA
n_reset => param4[5].ENA
n_reset => param4[4].ENA
n_reset => param4[3].ENA
n_reset => param4[2].ENA
n_reset => param4[1].ENA
n_reset => param4[0].ENA
n_reset => cursorVert[4].ENA
n_reset => cursorVert[3].ENA
n_reset => cursorVert[2].ENA
n_reset => cursorVert[1].ENA
n_reset => cursorVert[0].ENA
n_reset => cursorHoriz[6].ENA
n_reset => cursorHoriz[5].ENA
n_reset => cursorHoriz[4].ENA
n_reset => cursorHoriz[3].ENA
n_reset => cursorHoriz[2].ENA
n_reset => cursorHoriz[1].ENA
n_reset => cursorHoriz[0].ENA
n_reset => cursorVertRestore[4].ENA
n_reset => cursorVertRestore[3].ENA
n_reset => cursorVertRestore[2].ENA
n_reset => cursorVertRestore[1].ENA
n_reset => cursorVertRestore[0].ENA
n_reset => cursorHorizRestore[6].ENA
n_reset => cursorHorizRestore[5].ENA
n_reset => cursorHorizRestore[4].ENA
n_reset => cursorHorizRestore[3].ENA
n_reset => cursorHorizRestore[2].ENA
n_reset => cursorHorizRestore[1].ENA
n_reset => cursorHorizRestore[0].ENA
n_reset => savedCursorHoriz[6].ENA
n_reset => savedCursorHoriz[5].ENA
n_reset => savedCursorHoriz[4].ENA
n_reset => savedCursorHoriz[3].ENA
n_reset => savedCursorHoriz[2].ENA
n_reset => savedCursorHoriz[1].ENA
n_reset => savedCursorHoriz[0].ENA
n_reset => savedCursorVert[4].ENA
n_reset => savedCursorVert[3].ENA
n_reset => savedCursorVert[2].ENA
n_reset => savedCursorVert[1].ENA
n_reset => savedCursorVert[0].ENA
n_reset => attInverse.ENA
n_reset => attBold.ENA
n_reset => startAddr[10].ENA
n_reset => startAddr[9].ENA
n_reset => startAddr[8].ENA
n_reset => startAddr[7].ENA
n_reset => startAddr[6].ENA
n_reset => startAddr[5].ENA
n_reset => startAddr[4].ENA
n_reset => startAddr[3].ENA
n_reset => startAddr[2].ENA
n_reset => startAddr[1].ENA
n_reset => startAddr[0].ENA
clk => sansboldromreduced:GEN_REDUCED_SCHARS:fontRom.clock
clk => dispWR.CLK
clk => startAddr[0].CLK
clk => startAddr[1].CLK
clk => startAddr[2].CLK
clk => startAddr[3].CLK
clk => startAddr[4].CLK
clk => startAddr[5].CLK
clk => startAddr[6].CLK
clk => startAddr[7].CLK
clk => startAddr[8].CLK
clk => startAddr[9].CLK
clk => startAddr[10].CLK
clk => attBold.CLK
clk => attInverse.CLK
clk => savedCursorVert[0].CLK
clk => savedCursorVert[1].CLK
clk => savedCursorVert[2].CLK
clk => savedCursorVert[3].CLK
clk => savedCursorVert[4].CLK
clk => savedCursorHoriz[0].CLK
clk => savedCursorHoriz[1].CLK
clk => savedCursorHoriz[2].CLK
clk => savedCursorHoriz[3].CLK
clk => savedCursorHoriz[4].CLK
clk => savedCursorHoriz[5].CLK
clk => savedCursorHoriz[6].CLK
clk => cursorHorizRestore[0].CLK
clk => cursorHorizRestore[1].CLK
clk => cursorHorizRestore[2].CLK
clk => cursorHorizRestore[3].CLK
clk => cursorHorizRestore[4].CLK
clk => cursorHorizRestore[5].CLK
clk => cursorHorizRestore[6].CLK
clk => cursorVertRestore[0].CLK
clk => cursorVertRestore[1].CLK
clk => cursorVertRestore[2].CLK
clk => cursorVertRestore[3].CLK
clk => cursorVertRestore[4].CLK
clk => cursorHoriz[0].CLK
clk => cursorHoriz[1].CLK
clk => cursorHoriz[2].CLK
clk => cursorHoriz[3].CLK
clk => cursorHoriz[4].CLK
clk => cursorHoriz[5].CLK
clk => cursorHoriz[6].CLK
clk => cursorVert[0].CLK
clk => cursorVert[1].CLK
clk => cursorVert[2].CLK
clk => cursorVert[3].CLK
clk => cursorVert[4].CLK
clk => param4[0].CLK
clk => param4[1].CLK
clk => param4[2].CLK
clk => param4[3].CLK
clk => param4[4].CLK
clk => param4[5].CLK
clk => param4[6].CLK
clk => param3[0].CLK
clk => param3[1].CLK
clk => param3[2].CLK
clk => param3[3].CLK
clk => param3[4].CLK
clk => param3[5].CLK
clk => param3[6].CLK
clk => param2[0].CLK
clk => param2[1].CLK
clk => param2[2].CLK
clk => param2[3].CLK
clk => param2[4].CLK
clk => param2[5].CLK
clk => param2[6].CLK
clk => param1[0].CLK
clk => param1[1].CLK
clk => param1[2].CLK
clk => param1[3].CLK
clk => param1[4].CLK
clk => param1[5].CLK
clk => param1[6].CLK
clk => paramCount[0].CLK
clk => paramCount[1].CLK
clk => paramCount[2].CLK
clk => dispByteSent.CLK
clk => dispCharWRData[0].CLK
clk => dispCharWRData[1].CLK
clk => dispCharWRData[2].CLK
clk => dispCharWRData[3].CLK
clk => dispCharWRData[4].CLK
clk => dispCharWRData[5].CLK
clk => dispCharWRData[6].CLK
clk => dispCharWRData[7].CLK
clk => dispAttWRData[0].CLK
clk => dispAttWRData[1].CLK
clk => dispAttWRData[2].CLK
clk => dispAttWRData[3].CLK
clk => dispAttWRData[4].CLK
clk => dispAttWRData[5].CLK
clk => dispAttWRData[6].CLK
clk => dispAttWRData[7].CLK
clk => cursorOn.CLK
clk => cursBlinkCount[0].CLK
clk => cursBlinkCount[1].CLK
clk => cursBlinkCount[2].CLK
clk => cursBlinkCount[3].CLK
clk => cursBlinkCount[4].CLK
clk => cursBlinkCount[5].CLK
clk => cursBlinkCount[6].CLK
clk => cursBlinkCount[7].CLK
clk => cursBlinkCount[8].CLK
clk => cursBlinkCount[9].CLK
clk => cursBlinkCount[10].CLK
clk => cursBlinkCount[11].CLK
clk => cursBlinkCount[12].CLK
clk => cursBlinkCount[13].CLK
clk => cursBlinkCount[14].CLK
clk => cursBlinkCount[15].CLK
clk => cursBlinkCount[16].CLK
clk => cursBlinkCount[17].CLK
clk => cursBlinkCount[18].CLK
clk => cursBlinkCount[19].CLK
clk => cursBlinkCount[20].CLK
clk => cursBlinkCount[21].CLK
clk => cursBlinkCount[22].CLK
clk => cursBlinkCount[23].CLK
clk => cursBlinkCount[24].CLK
clk => cursBlinkCount[25].CLK
clk => video~reg0.CLK
clk => videoB1~reg0.CLK
clk => videoG1~reg0.CLK
clk => videoR1~reg0.CLK
clk => videoB0~reg0.CLK
clk => videoG0~reg0.CLK
clk => videoR0~reg0.CLK
clk => pixelClockCount[0].CLK
clk => pixelClockCount[1].CLK
clk => pixelClockCount[2].CLK
clk => pixelClockCount[3].CLK
clk => vSync~reg0.CLK
clk => hSync~reg0.CLK
clk => charScanLine[0].CLK
clk => charScanLine[1].CLK
clk => charScanLine[2].CLK
clk => charScanLine[3].CLK
clk => charVert[0].CLK
clk => charVert[1].CLK
clk => charVert[2].CLK
clk => charVert[3].CLK
clk => charVert[4].CLK
clk => vActive.CLK
clk => vertLineCount[0].CLK
clk => vertLineCount[1].CLK
clk => vertLineCount[2].CLK
clk => vertLineCount[3].CLK
clk => vertLineCount[4].CLK
clk => vertLineCount[5].CLK
clk => vertLineCount[6].CLK
clk => vertLineCount[7].CLK
clk => vertLineCount[8].CLK
clk => vertLineCount[9].CLK
clk => charHoriz[0].CLK
clk => charHoriz[1].CLK
clk => charHoriz[2].CLK
clk => charHoriz[3].CLK
clk => charHoriz[4].CLK
clk => charHoriz[5].CLK
clk => charHoriz[6].CLK
clk => pixelCount[0].CLK
clk => pixelCount[1].CLK
clk => pixelCount[2].CLK
clk => hActive.CLK
clk => horizCount[0].CLK
clk => horizCount[1].CLK
clk => horizCount[2].CLK
clk => horizCount[3].CLK
clk => horizCount[4].CLK
clk => horizCount[5].CLK
clk => horizCount[6].CLK
clk => horizCount[7].CLK
clk => horizCount[8].CLK
clk => horizCount[9].CLK
clk => horizCount[10].CLK
clk => horizCount[11].CLK
clk => displayram2k:GEN_2KRAM:dispCharRam.clock
clk => displayram2k:GEN_2KATTRAM:dispAttRam.clock
clk => dispState~16.DATAIN
clk => escState~3.DATAIN
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => dispByteLatch[0].CLK
n_wr => dispByteLatch[1].CLK
n_wr => dispByteLatch[2].CLK
n_wr => dispByteLatch[3].CLK
n_wr => dispByteLatch[4].CLK
n_wr => dispByteLatch[5].CLK
n_wr => dispByteLatch[6].CLK
n_wr => dispByteLatch[7].CLK
n_wr => dispByteWritten.CLK
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => dispByteLatch[0].ENA
regSel => dispByteLatch[1].ENA
regSel => dispByteLatch[2].ENA
regSel => dispByteLatch[3].ENA
regSel => dispByteLatch[4].ENA
regSel => dispByteLatch[5].ENA
regSel => dispByteLatch[6].ENA
regSel => dispByteLatch[7].ENA
regSel => dispByteWritten.ENA
dataIn[0] => dispByteLatch.DATAB
dataIn[1] => dispByteLatch.DATAB
dataIn[2] => dispByteLatch.DATAB
dataIn[3] => dispByteLatch.DATAB
dataIn[4] => dispByteLatch.DATAB
dataIn[5] => dispByteLatch.DATAB
dataIn[5] => controlReg[5].DATAIN
dataIn[6] => dispByteLatch.DATAB
dataIn[6] => controlReg[6].DATAIN
dataIn[7] => dispByteLatch.DATAB
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
videoR0 <= videoR0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoR1 <= videoR1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG0 <= videoG0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG1 <= videoG1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB0 <= videoB0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB1 <= videoB1~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSync <= hSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
video <= video~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_olb1:auto_generated.address_a[0]
address_a[1] => altsyncram_olb1:auto_generated.address_a[1]
address_a[2] => altsyncram_olb1:auto_generated.address_a[2]
address_a[3] => altsyncram_olb1:auto_generated.address_a[3]
address_a[4] => altsyncram_olb1:auto_generated.address_a[4]
address_a[5] => altsyncram_olb1:auto_generated.address_a[5]
address_a[6] => altsyncram_olb1:auto_generated.address_a[6]
address_a[7] => altsyncram_olb1:auto_generated.address_a[7]
address_a[8] => altsyncram_olb1:auto_generated.address_a[8]
address_a[9] => altsyncram_olb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_olb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_olb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_olb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_olb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_olb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_olb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_olb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_olb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_olb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_olb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
wren_a => altsyncram_ldr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ldr3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ldr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ldr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ldr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ldr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ldr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ldr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ldr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ldr3:auto_generated.data_a[7]
data_b[0] => altsyncram_ldr3:auto_generated.data_b[0]
data_b[1] => altsyncram_ldr3:auto_generated.data_b[1]
data_b[2] => altsyncram_ldr3:auto_generated.data_b[2]
data_b[3] => altsyncram_ldr3:auto_generated.data_b[3]
data_b[4] => altsyncram_ldr3:auto_generated.data_b[4]
data_b[5] => altsyncram_ldr3:auto_generated.data_b[5]
data_b[6] => altsyncram_ldr3:auto_generated.data_b[6]
data_b[7] => altsyncram_ldr3:auto_generated.data_b[7]
address_a[0] => altsyncram_ldr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ldr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ldr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ldr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ldr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ldr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ldr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ldr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ldr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ldr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ldr3:auto_generated.address_a[10]
address_b[0] => altsyncram_ldr3:auto_generated.address_b[0]
address_b[1] => altsyncram_ldr3:auto_generated.address_b[1]
address_b[2] => altsyncram_ldr3:auto_generated.address_b[2]
address_b[3] => altsyncram_ldr3:auto_generated.address_b[3]
address_b[4] => altsyncram_ldr3:auto_generated.address_b[4]
address_b[5] => altsyncram_ldr3:auto_generated.address_b[5]
address_b[6] => altsyncram_ldr3:auto_generated.address_b[6]
address_b[7] => altsyncram_ldr3:auto_generated.address_b[7]
address_b[8] => altsyncram_ldr3:auto_generated.address_b[8]
address_b[9] => altsyncram_ldr3:auto_generated.address_b[9]
address_b[10] => altsyncram_ldr3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ldr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ldr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ldr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ldr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ldr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ldr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ldr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ldr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ldr3:auto_generated.q_a[7]
q_b[0] <= altsyncram_ldr3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ldr3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ldr3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ldr3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ldr3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ldr3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ldr3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ldr3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
wren_a => altsyncram_ldr3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ldr3:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ldr3:auto_generated.data_a[0]
data_a[1] => altsyncram_ldr3:auto_generated.data_a[1]
data_a[2] => altsyncram_ldr3:auto_generated.data_a[2]
data_a[3] => altsyncram_ldr3:auto_generated.data_a[3]
data_a[4] => altsyncram_ldr3:auto_generated.data_a[4]
data_a[5] => altsyncram_ldr3:auto_generated.data_a[5]
data_a[6] => altsyncram_ldr3:auto_generated.data_a[6]
data_a[7] => altsyncram_ldr3:auto_generated.data_a[7]
data_b[0] => altsyncram_ldr3:auto_generated.data_b[0]
data_b[1] => altsyncram_ldr3:auto_generated.data_b[1]
data_b[2] => altsyncram_ldr3:auto_generated.data_b[2]
data_b[3] => altsyncram_ldr3:auto_generated.data_b[3]
data_b[4] => altsyncram_ldr3:auto_generated.data_b[4]
data_b[5] => altsyncram_ldr3:auto_generated.data_b[5]
data_b[6] => altsyncram_ldr3:auto_generated.data_b[6]
data_b[7] => altsyncram_ldr3:auto_generated.data_b[7]
address_a[0] => altsyncram_ldr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ldr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ldr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ldr3:auto_generated.address_a[3]
address_a[4] => altsyncram_ldr3:auto_generated.address_a[4]
address_a[5] => altsyncram_ldr3:auto_generated.address_a[5]
address_a[6] => altsyncram_ldr3:auto_generated.address_a[6]
address_a[7] => altsyncram_ldr3:auto_generated.address_a[7]
address_a[8] => altsyncram_ldr3:auto_generated.address_a[8]
address_a[9] => altsyncram_ldr3:auto_generated.address_a[9]
address_a[10] => altsyncram_ldr3:auto_generated.address_a[10]
address_b[0] => altsyncram_ldr3:auto_generated.address_b[0]
address_b[1] => altsyncram_ldr3:auto_generated.address_b[1]
address_b[2] => altsyncram_ldr3:auto_generated.address_b[2]
address_b[3] => altsyncram_ldr3:auto_generated.address_b[3]
address_b[4] => altsyncram_ldr3:auto_generated.address_b[4]
address_b[5] => altsyncram_ldr3:auto_generated.address_b[5]
address_b[6] => altsyncram_ldr3:auto_generated.address_b[6]
address_b[7] => altsyncram_ldr3:auto_generated.address_b[7]
address_b[8] => altsyncram_ldr3:auto_generated.address_b[8]
address_b[9] => altsyncram_ldr3:auto_generated.address_b[9]
address_b[10] => altsyncram_ldr3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ldr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ldr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ldr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ldr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ldr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ldr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ldr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ldr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ldr3:auto_generated.q_a[7]
q_b[0] <= altsyncram_ldr3:auto_generated.q_b[0]
q_b[1] <= altsyncram_ldr3:auto_generated.q_b[1]
q_b[2] <= altsyncram_ldr3:auto_generated.q_b[2]
q_b[3] <= altsyncram_ldr3:auto_generated.q_b[3]
q_b[4] <= altsyncram_ldr3:auto_generated.q_b[4]
q_b[5] <= altsyncram_ldr3:auto_generated.q_b[5]
q_b[6] <= altsyncram_ldr3:auto_generated.q_b[6]
q_b[7] <= altsyncram_ldr3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|top|PeripheralInterface:Peripherals|Timer_Unit:timers
n_reset => count_32:ETC.clr
n_reset => q_CPUCycleCounter[0].ACLR
n_reset => q_CPUCycleCounter[1].ACLR
n_reset => q_CPUCycleCounter[2].ACLR
n_reset => q_CPUCycleCounter[3].ACLR
n_reset => q_CPUCycleCounter[4].ACLR
n_reset => q_CPUCycleCounter[5].ACLR
n_reset => q_CPUCycleCounter[6].ACLR
n_reset => q_CPUCycleCounter[7].ACLR
n_reset => q_CPUCycleCounter[8].ACLR
n_reset => q_CPUCycleCounter[9].ACLR
n_reset => q_CPUCycleCounter[10].ACLR
n_reset => q_CPUCycleCounter[11].ACLR
n_reset => q_CPUCycleCounter[12].ACLR
n_reset => q_CPUCycleCounter[13].ACLR
n_reset => q_CPUCycleCounter[14].ACLR
n_reset => q_CPUCycleCounter[15].ACLR
n_reset => q_CPUCycleCounter[16].ACLR
n_reset => q_CPUCycleCounter[17].ACLR
n_reset => q_CPUCycleCounter[18].ACLR
n_reset => q_CPUCycleCounter[19].ACLR
n_reset => q_CPUCycleCounter[20].ACLR
n_reset => q_CPUCycleCounter[21].ACLR
n_reset => q_CPUCycleCounter[22].ACLR
n_reset => q_CPUCycleCounter[23].ACLR
n_reset => q_CPUCycleCounter[24].ACLR
n_reset => q_CPUCycleCounter[25].ACLR
n_reset => q_CPUCycleCounter[26].ACLR
n_reset => q_CPUCycleCounter[27].ACLR
n_reset => q_CPUCycleCounter[28].ACLR
n_reset => q_CPUCycleCounter[29].ACLR
n_reset => q_CPUCycleCounter[30].ACLR
n_reset => q_CPUCycleCounter[31].ACLR
n_reset => q_MillisecondCounter[0].ACLR
n_reset => q_MillisecondCounter[1].ACLR
n_reset => q_MillisecondCounter[2].ACLR
n_reset => q_MillisecondCounter[3].ACLR
n_reset => q_MillisecondCounter[4].ACLR
n_reset => q_MillisecondCounter[5].ACLR
n_reset => q_MillisecondCounter[6].ACLR
n_reset => q_MillisecondCounter[7].ACLR
n_reset => q_MillisecondCounter[8].ACLR
n_reset => q_MillisecondCounter[9].ACLR
n_reset => q_MillisecondCounter[10].ACLR
n_reset => q_MillisecondCounter[11].ACLR
n_reset => q_MillisecondCounter[12].ACLR
n_reset => q_MillisecondCounter[13].ACLR
n_reset => q_MillisecondCounter[14].ACLR
n_reset => q_MillisecondCounter[15].ACLR
n_reset => q_MillisecondCounter[16].ACLR
n_reset => q_MillisecondCounter[17].ACLR
n_reset => q_MillisecondCounter[18].ACLR
n_reset => q_MillisecondCounter[19].ACLR
n_reset => q_MillisecondCounter[20].ACLR
n_reset => q_MillisecondCounter[21].ACLR
n_reset => q_MillisecondCounter[22].ACLR
n_reset => q_MillisecondCounter[23].ACLR
n_reset => q_MillisecondCounter[24].ACLR
n_reset => q_MillisecondCounter[25].ACLR
n_reset => q_MillisecondCounter[26].ACLR
n_reset => q_MillisecondCounter[27].ACLR
n_reset => q_MillisecondCounter[28].ACLR
n_reset => q_MillisecondCounter[29].ACLR
n_reset => q_MillisecondCounter[30].ACLR
n_reset => q_MillisecondCounter[31].ACLR
n_reset => q_MillisecondScaler[0].ACLR
n_reset => q_MillisecondScaler[1].ACLR
n_reset => q_MillisecondScaler[2].ACLR
n_reset => q_MillisecondScaler[3].ACLR
n_reset => q_MillisecondScaler[4].ACLR
n_reset => q_MillisecondScaler[5].ACLR
n_reset => q_MillisecondScaler[6].ACLR
n_reset => q_MillisecondScaler[7].ACLR
n_reset => q_MillisecondScaler[8].ACLR
n_reset => q_MillisecondScaler[9].ACLR
n_reset => q_MillisecondScaler[10].ACLR
n_reset => q_MicrosecondCounter[0].ACLR
n_reset => q_MicrosecondCounter[1].ACLR
n_reset => q_MicrosecondCounter[2].ACLR
n_reset => q_MicrosecondCounter[3].ACLR
n_reset => q_MicrosecondCounter[4].ACLR
n_reset => q_MicrosecondCounter[5].ACLR
n_reset => q_MicrosecondCounter[6].ACLR
n_reset => q_MicrosecondCounter[7].ACLR
n_reset => q_MicrosecondCounter[8].ACLR
n_reset => q_MicrosecondCounter[9].ACLR
n_reset => q_MicrosecondCounter[10].ACLR
n_reset => q_MicrosecondCounter[11].ACLR
n_reset => q_MicrosecondCounter[12].ACLR
n_reset => q_MicrosecondCounter[13].ACLR
n_reset => q_MicrosecondCounter[14].ACLR
n_reset => q_MicrosecondCounter[15].ACLR
n_reset => q_MicrosecondCounter[16].ACLR
n_reset => q_MicrosecondCounter[17].ACLR
n_reset => q_MicrosecondCounter[18].ACLR
n_reset => q_MicrosecondCounter[19].ACLR
n_reset => q_MicrosecondCounter[20].ACLR
n_reset => q_MicrosecondCounter[21].ACLR
n_reset => q_MicrosecondCounter[22].ACLR
n_reset => q_MicrosecondCounter[23].ACLR
n_reset => q_MicrosecondCounter[24].ACLR
n_reset => q_MicrosecondCounter[25].ACLR
n_reset => q_MicrosecondCounter[26].ACLR
n_reset => q_MicrosecondCounter[27].ACLR
n_reset => q_MicrosecondCounter[28].ACLR
n_reset => q_MicrosecondCounter[29].ACLR
n_reset => q_MicrosecondCounter[30].ACLR
n_reset => q_MicrosecondCounter[31].ACLR
n_reset => q_MicrosecondScaler[0].ACLR
n_reset => q_MicrosecondScaler[1].ACLR
n_reset => q_MicrosecondScaler[2].ACLR
n_reset => q_MicrosecondScaler[3].ACLR
n_reset => q_MicrosecondScaler[4].ACLR
n_reset => q_MicrosecondScaler[5].ACLR
i_CLOCK_50 => count_32:ETC.clk
i_CLOCK_50 => q_CPUCycleCounter[0].CLK
i_CLOCK_50 => q_CPUCycleCounter[1].CLK
i_CLOCK_50 => q_CPUCycleCounter[2].CLK
i_CLOCK_50 => q_CPUCycleCounter[3].CLK
i_CLOCK_50 => q_CPUCycleCounter[4].CLK
i_CLOCK_50 => q_CPUCycleCounter[5].CLK
i_CLOCK_50 => q_CPUCycleCounter[6].CLK
i_CLOCK_50 => q_CPUCycleCounter[7].CLK
i_CLOCK_50 => q_CPUCycleCounter[8].CLK
i_CLOCK_50 => q_CPUCycleCounter[9].CLK
i_CLOCK_50 => q_CPUCycleCounter[10].CLK
i_CLOCK_50 => q_CPUCycleCounter[11].CLK
i_CLOCK_50 => q_CPUCycleCounter[12].CLK
i_CLOCK_50 => q_CPUCycleCounter[13].CLK
i_CLOCK_50 => q_CPUCycleCounter[14].CLK
i_CLOCK_50 => q_CPUCycleCounter[15].CLK
i_CLOCK_50 => q_CPUCycleCounter[16].CLK
i_CLOCK_50 => q_CPUCycleCounter[17].CLK
i_CLOCK_50 => q_CPUCycleCounter[18].CLK
i_CLOCK_50 => q_CPUCycleCounter[19].CLK
i_CLOCK_50 => q_CPUCycleCounter[20].CLK
i_CLOCK_50 => q_CPUCycleCounter[21].CLK
i_CLOCK_50 => q_CPUCycleCounter[22].CLK
i_CLOCK_50 => q_CPUCycleCounter[23].CLK
i_CLOCK_50 => q_CPUCycleCounter[24].CLK
i_CLOCK_50 => q_CPUCycleCounter[25].CLK
i_CLOCK_50 => q_CPUCycleCounter[26].CLK
i_CLOCK_50 => q_CPUCycleCounter[27].CLK
i_CLOCK_50 => q_CPUCycleCounter[28].CLK
i_CLOCK_50 => q_CPUCycleCounter[29].CLK
i_CLOCK_50 => q_CPUCycleCounter[30].CLK
i_CLOCK_50 => q_CPUCycleCounter[31].CLK
i_CLOCK_50 => q_MillisecondCounter[0].CLK
i_CLOCK_50 => q_MillisecondCounter[1].CLK
i_CLOCK_50 => q_MillisecondCounter[2].CLK
i_CLOCK_50 => q_MillisecondCounter[3].CLK
i_CLOCK_50 => q_MillisecondCounter[4].CLK
i_CLOCK_50 => q_MillisecondCounter[5].CLK
i_CLOCK_50 => q_MillisecondCounter[6].CLK
i_CLOCK_50 => q_MillisecondCounter[7].CLK
i_CLOCK_50 => q_MillisecondCounter[8].CLK
i_CLOCK_50 => q_MillisecondCounter[9].CLK
i_CLOCK_50 => q_MillisecondCounter[10].CLK
i_CLOCK_50 => q_MillisecondCounter[11].CLK
i_CLOCK_50 => q_MillisecondCounter[12].CLK
i_CLOCK_50 => q_MillisecondCounter[13].CLK
i_CLOCK_50 => q_MillisecondCounter[14].CLK
i_CLOCK_50 => q_MillisecondCounter[15].CLK
i_CLOCK_50 => q_MillisecondCounter[16].CLK
i_CLOCK_50 => q_MillisecondCounter[17].CLK
i_CLOCK_50 => q_MillisecondCounter[18].CLK
i_CLOCK_50 => q_MillisecondCounter[19].CLK
i_CLOCK_50 => q_MillisecondCounter[20].CLK
i_CLOCK_50 => q_MillisecondCounter[21].CLK
i_CLOCK_50 => q_MillisecondCounter[22].CLK
i_CLOCK_50 => q_MillisecondCounter[23].CLK
i_CLOCK_50 => q_MillisecondCounter[24].CLK
i_CLOCK_50 => q_MillisecondCounter[25].CLK
i_CLOCK_50 => q_MillisecondCounter[26].CLK
i_CLOCK_50 => q_MillisecondCounter[27].CLK
i_CLOCK_50 => q_MillisecondCounter[28].CLK
i_CLOCK_50 => q_MillisecondCounter[29].CLK
i_CLOCK_50 => q_MillisecondCounter[30].CLK
i_CLOCK_50 => q_MillisecondCounter[31].CLK
i_CLOCK_50 => q_MillisecondScaler[0].CLK
i_CLOCK_50 => q_MillisecondScaler[1].CLK
i_CLOCK_50 => q_MillisecondScaler[2].CLK
i_CLOCK_50 => q_MillisecondScaler[3].CLK
i_CLOCK_50 => q_MillisecondScaler[4].CLK
i_CLOCK_50 => q_MillisecondScaler[5].CLK
i_CLOCK_50 => q_MillisecondScaler[6].CLK
i_CLOCK_50 => q_MillisecondScaler[7].CLK
i_CLOCK_50 => q_MillisecondScaler[8].CLK
i_CLOCK_50 => q_MillisecondScaler[9].CLK
i_CLOCK_50 => q_MillisecondScaler[10].CLK
i_CLOCK_50 => q_MicrosecondCounter[0].CLK
i_CLOCK_50 => q_MicrosecondCounter[1].CLK
i_CLOCK_50 => q_MicrosecondCounter[2].CLK
i_CLOCK_50 => q_MicrosecondCounter[3].CLK
i_CLOCK_50 => q_MicrosecondCounter[4].CLK
i_CLOCK_50 => q_MicrosecondCounter[5].CLK
i_CLOCK_50 => q_MicrosecondCounter[6].CLK
i_CLOCK_50 => q_MicrosecondCounter[7].CLK
i_CLOCK_50 => q_MicrosecondCounter[8].CLK
i_CLOCK_50 => q_MicrosecondCounter[9].CLK
i_CLOCK_50 => q_MicrosecondCounter[10].CLK
i_CLOCK_50 => q_MicrosecondCounter[11].CLK
i_CLOCK_50 => q_MicrosecondCounter[12].CLK
i_CLOCK_50 => q_MicrosecondCounter[13].CLK
i_CLOCK_50 => q_MicrosecondCounter[14].CLK
i_CLOCK_50 => q_MicrosecondCounter[15].CLK
i_CLOCK_50 => q_MicrosecondCounter[16].CLK
i_CLOCK_50 => q_MicrosecondCounter[17].CLK
i_CLOCK_50 => q_MicrosecondCounter[18].CLK
i_CLOCK_50 => q_MicrosecondCounter[19].CLK
i_CLOCK_50 => q_MicrosecondCounter[20].CLK
i_CLOCK_50 => q_MicrosecondCounter[21].CLK
i_CLOCK_50 => q_MicrosecondCounter[22].CLK
i_CLOCK_50 => q_MicrosecondCounter[23].CLK
i_CLOCK_50 => q_MicrosecondCounter[24].CLK
i_CLOCK_50 => q_MicrosecondCounter[25].CLK
i_CLOCK_50 => q_MicrosecondCounter[26].CLK
i_CLOCK_50 => q_MicrosecondCounter[27].CLK
i_CLOCK_50 => q_MicrosecondCounter[28].CLK
i_CLOCK_50 => q_MicrosecondCounter[29].CLK
i_CLOCK_50 => q_MicrosecondCounter[30].CLK
i_CLOCK_50 => q_MicrosecondCounter[31].CLK
i_CLOCK_50 => q_MicrosecondScaler[0].CLK
i_CLOCK_50 => q_MicrosecondScaler[1].CLK
i_CLOCK_50 => q_MicrosecondScaler[2].CLK
i_CLOCK_50 => q_MicrosecondScaler[3].CLK
i_CLOCK_50 => q_MicrosecondScaler[4].CLK
i_CLOCK_50 => q_MicrosecondScaler[5].CLK
i_OneHotState[0] => Equal4.IN11
i_OneHotState[1] => Equal4.IN10
i_OneHotState[2] => Equal4.IN9
i_OneHotState[3] => Equal4.IN8
i_OneHotState[4] => Equal4.IN7
i_OneHotState[5] => Equal4.IN6
i_peripheralWrStrobe => ~NO_FANOUT~
i_peripheralAddress[0] => Equal0.IN5
i_peripheralAddress[0] => Equal1.IN5
i_peripheralAddress[0] => Equal2.IN5
i_peripheralAddress[0] => Equal3.IN5
i_peripheralAddress[1] => Equal0.IN4
i_peripheralAddress[1] => Equal1.IN4
i_peripheralAddress[1] => Equal2.IN4
i_peripheralAddress[1] => Equal3.IN4
i_peripheralAddress[2] => Equal0.IN3
i_peripheralAddress[2] => Equal1.IN3
i_peripheralAddress[2] => Equal2.IN3
i_peripheralAddress[2] => Equal3.IN3
i_peripheralAddress[3] => ~NO_FANOUT~
i_peripheralAddress[4] => ~NO_FANOUT~
i_peripheralAddress[5] => ~NO_FANOUT~
i_peripheralAddress[6] => ~NO_FANOUT~
i_peripheralAddress[7] => ~NO_FANOUT~
i_peripheralAddress[8] => ~NO_FANOUT~
i_peripheralAddress[9] => ~NO_FANOUT~
i_peripheralAddress[10] => ~NO_FANOUT~
i_peripheralAddress[11] => ~NO_FANOUT~
i_peripheralAddress[12] => ~NO_FANOUT~
i_peripheralAddress[13] => ~NO_FANOUT~
i_peripheralAddress[14] => ~NO_FANOUT~
i_peripheralAddress[15] => ~NO_FANOUT~
i_peripheralAddress[16] => ~NO_FANOUT~
i_peripheralAddress[17] => ~NO_FANOUT~
i_peripheralAddress[18] => ~NO_FANOUT~
i_peripheralAddress[19] => ~NO_FANOUT~
i_peripheralAddress[20] => ~NO_FANOUT~
i_peripheralAddress[21] => ~NO_FANOUT~
i_peripheralAddress[22] => ~NO_FANOUT~
i_peripheralAddress[23] => ~NO_FANOUT~
i_peripheralAddress[24] => ~NO_FANOUT~
i_peripheralAddress[25] => ~NO_FANOUT~
i_peripheralAddress[26] => ~NO_FANOUT~
i_peripheralAddress[27] => ~NO_FANOUT~
i_peripheralAddress[28] => ~NO_FANOUT~
i_peripheralAddress[29] => ~NO_FANOUT~
i_peripheralAddress[30] => ~NO_FANOUT~
i_peripheralAddress[31] => ~NO_FANOUT~
i_dataToTimers[0] => ~NO_FANOUT~
i_dataToTimers[1] => ~NO_FANOUT~
i_dataToTimers[2] => ~NO_FANOUT~
i_dataToTimers[3] => ~NO_FANOUT~
i_dataToTimers[4] => ~NO_FANOUT~
i_dataToTimers[5] => ~NO_FANOUT~
i_dataToTimers[6] => ~NO_FANOUT~
i_dataToTimers[7] => ~NO_FANOUT~
i_dataToTimers[8] => ~NO_FANOUT~
i_dataToTimers[9] => ~NO_FANOUT~
i_dataToTimers[10] => ~NO_FANOUT~
i_dataToTimers[11] => ~NO_FANOUT~
i_dataToTimers[12] => ~NO_FANOUT~
i_dataToTimers[13] => ~NO_FANOUT~
i_dataToTimers[14] => ~NO_FANOUT~
i_dataToTimers[15] => ~NO_FANOUT~
i_dataToTimers[16] => ~NO_FANOUT~
i_dataToTimers[17] => ~NO_FANOUT~
i_dataToTimers[18] => ~NO_FANOUT~
i_dataToTimers[19] => ~NO_FANOUT~
i_dataToTimers[20] => ~NO_FANOUT~
i_dataToTimers[21] => ~NO_FANOUT~
i_dataToTimers[22] => ~NO_FANOUT~
i_dataToTimers[23] => ~NO_FANOUT~
i_dataToTimers[24] => ~NO_FANOUT~
i_dataToTimers[25] => ~NO_FANOUT~
i_dataToTimers[26] => ~NO_FANOUT~
i_dataToTimers[27] => ~NO_FANOUT~
i_dataToTimers[28] => ~NO_FANOUT~
i_dataToTimers[29] => ~NO_FANOUT~
i_dataToTimers[30] => ~NO_FANOUT~
i_dataToTimers[31] => ~NO_FANOUT~
o_dataFromTimers[0] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[1] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[2] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[3] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[4] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[5] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[6] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[7] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[8] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[9] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[10] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[11] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[12] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[13] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[14] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[15] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[16] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[17] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[18] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[19] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[20] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[21] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[22] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[23] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[24] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[25] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[26] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[27] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[28] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[29] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[30] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE
o_dataFromTimers[31] <= o_dataFromTimers.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC
clk => Pre_Q[0].CLK
clk => Pre_Q[1].CLK
clk => Pre_Q[2].CLK
clk => Pre_Q[3].CLK
clk => Pre_Q[4].CLK
clk => Pre_Q[5].CLK
clk => Pre_Q[6].CLK
clk => Pre_Q[7].CLK
clk => Pre_Q[8].CLK
clk => Pre_Q[9].CLK
clk => Pre_Q[10].CLK
clk => Pre_Q[11].CLK
clk => Pre_Q[12].CLK
clk => Pre_Q[13].CLK
clk => Pre_Q[14].CLK
clk => Pre_Q[15].CLK
clk => Pre_Q[16].CLK
clk => Pre_Q[17].CLK
clk => Pre_Q[18].CLK
clk => Pre_Q[19].CLK
clk => Pre_Q[20].CLK
clk => Pre_Q[21].CLK
clk => Pre_Q[22].CLK
clk => Pre_Q[23].CLK
clk => Pre_Q[24].CLK
clk => Pre_Q[25].CLK
clk => Pre_Q[26].CLK
clk => Pre_Q[27].CLK
clk => Pre_Q[28].CLK
clk => Pre_Q[29].CLK
clk => Pre_Q[30].CLK
clk => Pre_Q[31].CLK
clr => Pre_Q[0].ACLR
clr => Pre_Q[1].ACLR
clr => Pre_Q[2].ACLR
clr => Pre_Q[3].ACLR
clr => Pre_Q[4].ACLR
clr => Pre_Q[5].ACLR
clr => Pre_Q[6].ACLR
clr => Pre_Q[7].ACLR
clr => Pre_Q[8].ACLR
clr => Pre_Q[9].ACLR
clr => Pre_Q[10].ACLR
clr => Pre_Q[11].ACLR
clr => Pre_Q[12].ACLR
clr => Pre_Q[13].ACLR
clr => Pre_Q[14].ACLR
clr => Pre_Q[15].ACLR
clr => Pre_Q[16].ACLR
clr => Pre_Q[17].ACLR
clr => Pre_Q[18].ACLR
clr => Pre_Q[19].ACLR
clr => Pre_Q[20].ACLR
clr => Pre_Q[21].ACLR
clr => Pre_Q[22].ACLR
clr => Pre_Q[23].ACLR
clr => Pre_Q[24].ACLR
clr => Pre_Q[25].ACLR
clr => Pre_Q[26].ACLR
clr => Pre_Q[27].ACLR
clr => Pre_Q[28].ACLR
clr => Pre_Q[29].ACLR
clr => Pre_Q[30].ACLR
clr => Pre_Q[31].ACLR
d[0] => Pre_Q.DATAB
d[1] => Pre_Q.DATAB
d[2] => Pre_Q.DATAB
d[3] => Pre_Q.DATAB
d[4] => Pre_Q.DATAB
d[5] => Pre_Q.DATAB
d[6] => Pre_Q.DATAB
d[7] => Pre_Q.DATAB
d[8] => Pre_Q.DATAB
d[9] => Pre_Q.DATAB
d[10] => Pre_Q.DATAB
d[11] => Pre_Q.DATAB
d[12] => Pre_Q.DATAB
d[13] => Pre_Q.DATAB
d[14] => Pre_Q.DATAB
d[15] => Pre_Q.DATAB
d[16] => Pre_Q.DATAB
d[17] => Pre_Q.DATAB
d[18] => Pre_Q.DATAB
d[19] => Pre_Q.DATAB
d[20] => Pre_Q.DATAB
d[21] => Pre_Q.DATAB
d[22] => Pre_Q.DATAB
d[23] => Pre_Q.DATAB
d[24] => Pre_Q.DATAB
d[25] => Pre_Q.DATAB
d[26] => Pre_Q.DATAB
d[27] => Pre_Q.DATAB
d[28] => Pre_Q.DATAB
d[29] => Pre_Q.DATAB
d[30] => Pre_Q.DATAB
d[31] => Pre_Q.DATAB
enable => process_0.IN0
enable => process_0.IN0
enable => process_0.IN0
inc => process_0.IN1
inc => process_0.IN1
dec => process_0.IN1
dec => process_0.IN1
q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Pre_Q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Pre_Q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Pre_Q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Pre_Q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Pre_Q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Pre_Q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Pre_Q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Pre_Q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Pre_Q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Pre_Q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Pre_Q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Pre_Q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Pre_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter
clock => Pre_Q[0].CLK
clock => Pre_Q[1].CLK
clock => Pre_Q[2].CLK
clock => Pre_Q[3].CLK
clock => Pre_Q[4].CLK
clock => Pre_Q[5].CLK
clock => Pre_Q[6].CLK
clock => Pre_Q[7].CLK
clock => Pre_Q[8].CLK
clock => Pre_Q[9].CLK
clock => Pre_Q[10].CLK
clock => Pre_Q[11].CLK
clock => Pre_Q[12].CLK
clock => Pre_Q[13].CLK
clock => Pre_Q[14].CLK
clock => Pre_Q[15].CLK
clock => Pre_Q[16].CLK
clock => Pre_Q[17].CLK
clock => Pre_Q[18].CLK
clock => sound.CLK
clear => sound.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
clear => Pre_Q.OUTPUTSELECT
loadVal[0] => Pre_Q.DATAB
loadVal[1] => Pre_Q.DATAB
loadVal[2] => Pre_Q.DATAB
loadVal[3] => Pre_Q.DATAB
loadVal[4] => Pre_Q.DATAB
loadVal[5] => Pre_Q.DATAB
loadVal[6] => Pre_Q.DATAB
loadVal[7] => Pre_Q.DATAB
soundOut <= sound.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Pre_Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Pre_Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Pre_Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Pre_Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Pre_Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Pre_Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Pre_Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Pre_Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Pre_Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Pre_Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Pre_Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Pre_Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Pre_Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Pre_Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Pre_Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Pre_Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Pre_Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Pre_Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Pre_Q[18].DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay
i_clock_50Mhz => w_refresh_counter[0].CLK
i_clock_50Mhz => w_refresh_counter[1].CLK
i_clock_50Mhz => w_refresh_counter[2].CLK
i_clock_50Mhz => w_refresh_counter[3].CLK
i_clock_50Mhz => w_refresh_counter[4].CLK
i_clock_50Mhz => w_refresh_counter[5].CLK
i_clock_50Mhz => w_refresh_counter[6].CLK
i_clock_50Mhz => w_refresh_counter[7].CLK
i_clock_50Mhz => w_refresh_counter[8].CLK
i_clock_50Mhz => w_refresh_counter[9].CLK
i_clock_50Mhz => w_refresh_counter[10].CLK
i_clock_50Mhz => w_refresh_counter[11].CLK
i_clock_50Mhz => w_refresh_counter[12].CLK
i_clock_50Mhz => w_refresh_counter[13].CLK
i_clock_50Mhz => w_refresh_counter[14].CLK
i_clock_50Mhz => w_refresh_counter[15].CLK
i_clock_50Mhz => w_refresh_counter[16].CLK
i_clock_50Mhz => w_refresh_counter[17].CLK
i_clock_50Mhz => w_refresh_counter[18].CLK
i_clock_50Mhz => w_refresh_counter[19].CLK
i_clock_50Mhz => w_refresh_counter[20].CLK
i_reset => w_refresh_counter[0].ACLR
i_reset => w_refresh_counter[1].ACLR
i_reset => w_refresh_counter[2].ACLR
i_reset => w_refresh_counter[3].ACLR
i_reset => w_refresh_counter[4].ACLR
i_reset => w_refresh_counter[5].ACLR
i_reset => w_refresh_counter[6].ACLR
i_reset => w_refresh_counter[7].ACLR
i_reset => w_refresh_counter[8].ACLR
i_reset => w_refresh_counter[9].ACLR
i_reset => w_refresh_counter[10].ACLR
i_reset => w_refresh_counter[11].ACLR
i_reset => w_refresh_counter[12].ACLR
i_reset => w_refresh_counter[13].ACLR
i_reset => w_refresh_counter[14].ACLR
i_reset => w_refresh_counter[15].ACLR
i_reset => w_refresh_counter[16].ACLR
i_reset => w_refresh_counter[17].ACLR
i_reset => w_refresh_counter[18].ACLR
i_reset => w_refresh_counter[19].ACLR
i_reset => w_refresh_counter[20].ACLR
i_displayed_number[0] => Mux18.IN7
i_displayed_number[1] => Mux17.IN7
i_displayed_number[2] => Mux16.IN7
i_displayed_number[3] => Mux15.IN7
i_displayed_number[4] => Mux18.IN6
i_displayed_number[5] => Mux17.IN6
i_displayed_number[6] => Mux16.IN6
i_displayed_number[7] => Mux15.IN6
i_displayed_number[8] => Mux18.IN5
i_displayed_number[9] => Mux17.IN5
i_displayed_number[10] => Mux16.IN5
i_displayed_number[11] => Mux15.IN5
i_displayed_number[12] => Mux18.IN4
i_displayed_number[13] => Mux17.IN4
i_displayed_number[14] => Mux16.IN4
i_displayed_number[15] => Mux15.IN4
i_displayed_number[16] => Mux18.IN3
i_displayed_number[17] => Mux17.IN3
i_displayed_number[18] => Mux16.IN3
i_displayed_number[19] => Mux15.IN3
i_displayed_number[20] => Mux18.IN2
i_displayed_number[21] => Mux17.IN2
i_displayed_number[22] => Mux16.IN2
i_displayed_number[23] => Mux15.IN2
i_displayed_number[24] => Mux18.IN1
i_displayed_number[25] => Mux17.IN1
i_displayed_number[26] => Mux16.IN1
i_displayed_number[27] => Mux15.IN1
i_displayed_number[28] => Mux18.IN0
i_displayed_number[29] => Mux17.IN0
i_displayed_number[30] => Mux16.IN0
i_displayed_number[31] => Mux15.IN0
o_Anode_Activate[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Anode_Activate[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_LED7Seg_out[7] <= <VCC>


|top|PeripheralInterface:Peripherals|REG_32:SevenSegmentDisplayLatch
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|REG_8:LedLatch
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|REG_8:IOLatch
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|REG_16:LedRing
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|bufferedUART:UART
clk => rxBuffer~12.CLK
clk => rxBuffer~0.CLK
clk => rxBuffer~1.CLK
clk => rxBuffer~2.CLK
clk => rxBuffer~3.CLK
clk => rxBuffer~4.CLK
clk => rxBuffer~5.CLK
clk => rxBuffer~6.CLK
clk => rxBuffer~7.CLK
clk => rxBuffer~8.CLK
clk => rxBuffer~9.CLK
clk => rxBuffer~10.CLK
clk => rxBuffer~11.CLK
clk => txBuffer[0].CLK
clk => txBuffer[1].CLK
clk => txBuffer[2].CLK
clk => txBuffer[3].CLK
clk => txBuffer[4].CLK
clk => txBuffer[5].CLK
clk => txBuffer[6].CLK
clk => txBuffer[7].CLK
clk => txd~reg0.CLK
clk => txByteSent.CLK
clk => txClockCount[0].CLK
clk => txClockCount[1].CLK
clk => txClockCount[2].CLK
clk => txClockCount[3].CLK
clk => txClockCount[4].CLK
clk => txClockCount[5].CLK
clk => txBitCount[0].CLK
clk => txBitCount[1].CLK
clk => txBitCount[2].CLK
clk => txBitCount[3].CLK
clk => rxCurrentByteBuffer[0].CLK
clk => rxCurrentByteBuffer[1].CLK
clk => rxCurrentByteBuffer[2].CLK
clk => rxCurrentByteBuffer[3].CLK
clk => rxCurrentByteBuffer[4].CLK
clk => rxCurrentByteBuffer[5].CLK
clk => rxCurrentByteBuffer[6].CLK
clk => rxCurrentByteBuffer[7].CLK
clk => rxInPointer[0].CLK
clk => rxInPointer[1].CLK
clk => rxInPointer[2].CLK
clk => rxInPointer[3].CLK
clk => rxInPointer[4].CLK
clk => rxInPointer[5].CLK
clk => rxClockCount[0].CLK
clk => rxClockCount[1].CLK
clk => rxClockCount[2].CLK
clk => rxClockCount[3].CLK
clk => rxClockCount[4].CLK
clk => rxClockCount[5].CLK
clk => rxBitCount[0].CLK
clk => rxBitCount[1].CLK
clk => rxBitCount[2].CLK
clk => rxBitCount[3].CLK
clk => rxFilter[0].CLK
clk => rxFilter[1].CLK
clk => rxFilter[2].CLK
clk => rxFilter[3].CLK
clk => rxFilter[4].CLK
clk => rxFilter[5].CLK
clk => rxdFiltered.CLK
clk => func_reset.CLK
clk => n_rts~reg0.CLK
clk => txState~4.DATAIN
clk => rxState~4.DATAIN
clk => rxBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => txByteLatch[0].CLK
n_wr => txByteLatch[1].CLK
n_wr => txByteLatch[2].CLK
n_wr => txByteLatch[3].CLK
n_wr => txByteLatch[4].CLK
n_wr => txByteLatch[5].CLK
n_wr => txByteLatch[6].CLK
n_wr => txByteLatch[7].CLK
n_wr => txByteWritten.CLK
n_wr => process_1.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => rxReadPointer[0].CLK
n_rd => rxReadPointer[1].CLK
n_rd => rxReadPointer[2].CLK
n_rd => rxReadPointer[3].CLK
n_rd => rxReadPointer[4].CLK
n_rd => rxReadPointer[5].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_1.IN1
regSel => rxReadPointer[5].ENA
regSel => rxReadPointer[4].ENA
regSel => rxReadPointer[3].ENA
regSel => rxReadPointer[2].ENA
regSel => rxReadPointer[1].ENA
regSel => rxReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => txByteLatch[0].ENA
regSel => txByteLatch[1].ENA
regSel => txByteLatch[2].ENA
regSel => txByteLatch[3].ENA
regSel => txByteLatch[4].ENA
regSel => txByteLatch[5].ENA
regSel => txByteLatch[6].ENA
regSel => txByteLatch[7].ENA
regSel => txByteWritten.ENA
dataIn[0] => Equal1.IN3
dataIn[0] => txByteLatch[0].DATAIN
dataIn[1] => Equal1.IN2
dataIn[1] => txByteLatch[1].DATAIN
dataIn[2] => txByteLatch[2].DATAIN
dataIn[3] => txByteLatch[3].DATAIN
dataIn[4] => txByteLatch[4].DATAIN
dataIn[5] => controlReg[5].DATAIN
dataIn[5] => txByteLatch[5].DATAIN
dataIn[6] => controlReg[6].DATAIN
dataIn[6] => txByteLatch[6].DATAIN
dataIn[7] => controlReg[7].DATAIN
dataIn[7] => txByteLatch[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
rxClkEn => rxBuffer.OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[0].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[1].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[2].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[3].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[4].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[5].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[6].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[7].OUTPUTSELECT
rxClkEn => rxState.stopBit.OUTPUTSELECT
rxClkEn => rxState.dataBit.OUTPUTSELECT
rxClkEn => rxState.idle.OUTPUTSELECT
rxClkEn => rxInPointer[0].ENA
rxClkEn => rxInPointer[1].ENA
rxClkEn => rxInPointer[2].ENA
rxClkEn => rxInPointer[3].ENA
rxClkEn => rxInPointer[4].ENA
rxClkEn => rxInPointer[5].ENA
rxClkEn => rxClockCount[0].ENA
rxClkEn => rxClockCount[1].ENA
rxClkEn => rxClockCount[2].ENA
rxClkEn => rxClockCount[3].ENA
rxClkEn => rxClockCount[4].ENA
rxClkEn => rxClockCount[5].ENA
rxClkEn => rxBitCount[0].ENA
rxClkEn => rxBitCount[1].ENA
rxClkEn => rxBitCount[2].ENA
rxClkEn => rxBitCount[3].ENA
txClkEn => txBuffer[0].OUTPUTSELECT
txClkEn => txBuffer[1].OUTPUTSELECT
txClkEn => txBuffer[2].OUTPUTSELECT
txClkEn => txBuffer[3].OUTPUTSELECT
txClkEn => txBuffer[4].OUTPUTSELECT
txClkEn => txBuffer[5].OUTPUTSELECT
txClkEn => txBuffer[6].OUTPUTSELECT
txClkEn => txBuffer[7].OUTPUTSELECT
txClkEn => txd.OUTPUTSELECT
txClkEn => txState.stopBit.OUTPUTSELECT
txClkEn => txState.dataBit.OUTPUTSELECT
txClkEn => txState.idle.OUTPUTSELECT
txClkEn => txByteSent.ENA
txClkEn => txClockCount[0].ENA
txClkEn => txClockCount[1].ENA
txClkEn => txClockCount[2].ENA
txClkEn => txClockCount[3].ENA
txClkEn => txClockCount[4].ENA
txClkEn => txClockCount[5].ENA
txClkEn => txBitCount[0].ENA
txClkEn => txBitCount[1].ENA
txClkEn => txBitCount[2].ENA
txClkEn => txBitCount[3].ENA
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= n_rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_cts => dataOut.DATAA
n_cts => tx_fsm.IN1
n_dcd => dataOut.DATAA
n_dcd => tx_fsm.IN1


|top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component
inclk[0] => VideoClk_XVGA_1024x768_altpll:auto_generated.inclk[0]
inclk[1] => VideoClk_XVGA_1024x768_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => VideoClk_XVGA_1024x768_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= VideoClk_XVGA_1024x768_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|PeripheralInterface:Peripherals|VideoClk_XVGA_1024x768:clockGen|altpll:altpll_component|VideoClk_XVGA_1024x768_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard
clk => ps2_keyboard:ps2_keyboard_0.clk
clk => ascii_code[0]~reg0.CLK
clk => ascii_code[1]~reg0.CLK
clk => ascii_code[2]~reg0.CLK
clk => ascii_code[3]~reg0.CLK
clk => ascii_code[4]~reg0.CLK
clk => ascii_code[5]~reg0.CLK
clk => ascii_code[6]~reg0.CLK
clk => shift_r.CLK
clk => shift_l.CLK
clk => control_l.CLK
clk => control_r.CLK
clk => caps_lock.CLK
clk => ascii[0].CLK
clk => ascii[1].CLK
clk => ascii[2].CLK
clk => ascii[3].CLK
clk => ascii[4].CLK
clk => ascii[5].CLK
clk => ascii[6].CLK
clk => ascii[7].CLK
clk => e0_code.CLK
clk => break.CLK
clk => ascii_new~reg0.CLK
clk => prev_ps2_code_new.CLK
clk => state~1.DATAIN
ps2_clk => ps2_keyboard:ps2_keyboard_0.ps2_clk
ps2_data => ps2_keyboard:ps2_keyboard_0.ps2_data
ascii_new <= ascii_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[0] <= ascii_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= ascii_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= ascii_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= ascii_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= ascii_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= ascii_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= ascii_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0
clk => debounce:debounce_ps2_clk.clk
clk => ps2_code[0]~reg0.CLK
clk => ps2_code[1]~reg0.CLK
clk => ps2_code[2]~reg0.CLK
clk => ps2_code[3]~reg0.CLK
clk => ps2_code[4]~reg0.CLK
clk => ps2_code[5]~reg0.CLK
clk => ps2_code[6]~reg0.CLK
clk => ps2_code[7]~reg0.CLK
clk => ps2_code_new~reg0.CLK
clk => count_idle[0].CLK
clk => count_idle[1].CLK
clk => count_idle[2].CLK
clk => count_idle[3].CLK
clk => count_idle[4].CLK
clk => count_idle[5].CLK
clk => count_idle[6].CLK
clk => count_idle[7].CLK
clk => count_idle[8].CLK
clk => count_idle[9].CLK
clk => count_idle[10].CLK
clk => count_idle[11].CLK
clk => sync_ffs[0].CLK
clk => sync_ffs[1].CLK
clk => debounce:debounce_ps2_data.clk
ps2_clk => sync_ffs[0].DATAIN
ps2_data => sync_ffs[1].DATAIN
ps2_code_new <= ps2_code_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[0] <= ps2_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[1] <= ps2_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[2] <= ps2_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[3] <= ps2_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[4] <= ps2_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[5] <= ps2_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[6] <= ps2_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[7] <= ps2_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Debouncer:DebounceSwitch1
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => q_debounce[0].CLK
i_CLOCK_50 => q_debounce[1].CLK
i_CLOCK_50 => q_debounce[2].CLK
i_CLOCK_50 => q_debounce[3].CLK
i_CLOCK_50 => q_debounce[4].CLK
i_CLOCK_50 => q_debounce[5].CLK
i_PinIn => q_debounce[0].DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Debouncer:DebounceSwitch2
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => q_debounce[0].CLK
i_CLOCK_50 => q_debounce[1].CLK
i_CLOCK_50 => q_debounce[2].CLK
i_CLOCK_50 => q_debounce[3].CLK
i_CLOCK_50 => q_debounce[4].CLK
i_CLOCK_50 => q_debounce[5].CLK
i_PinIn => q_debounce[0].DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Debouncer:DebounceSwitch3
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => q_debounce[0].CLK
i_CLOCK_50 => q_debounce[1].CLK
i_CLOCK_50 => q_debounce[2].CLK
i_CLOCK_50 => q_debounce[3].CLK
i_CLOCK_50 => q_debounce[4].CLK
i_CLOCK_50 => q_debounce[5].CLK
i_PinIn => q_debounce[0].DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|Debouncer:DebounceResetSwitch
i_CLOCK_50 => o_PinOut~reg0.CLK
i_CLOCK_50 => q_debounce[0].CLK
i_CLOCK_50 => q_debounce[1].CLK
i_CLOCK_50 => q_debounce[2].CLK
i_CLOCK_50 => q_debounce[3].CLK
i_CLOCK_50 => q_debounce[4].CLK
i_CLOCK_50 => q_debounce[5].CLK
i_PinIn => q_debounce[0].DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


