{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 17:16:54 2013 " "Info: Processing started: Sat Jun 29 17:16:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\] register DALAY_FIT:inst1\|pcm_clk_signal 118.01 MHz 8.474 ns Internal " "Info: Clock \"clk\" has Internal fmax of 118.01 MHz between source register \"DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\]\" and destination register \"DALAY_FIT:inst1\|pcm_clk_signal\" (period= 8.474 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.216 ns + Longest register register " "Info: + Longest register to register delay is 8.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\] 1 REG LCFF_X30_Y21_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N13; Fanout = 10; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.544 ns) 1.731 ns DALAY_FIT:inst1\|Equal1~50 2 COMB LCCOMB_X31_Y18_N30 31 " "Info: 2: + IC(1.187 ns) + CELL(0.544 ns) = 1.731 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 31; COMB Node = 'DALAY_FIT:inst1\|Equal1~50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] DALAY_FIT:inst1|Equal1~50 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.596 ns) 2.764 ns DALAY_FIT:inst1\|Add1~196 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(0.437 ns) + CELL(0.596 ns) = 2.764 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { DALAY_FIT:inst1|Equal1~50 DALAY_FIT:inst1|Add1~196 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.850 ns DALAY_FIT:inst1\|Add1~198 4 COMB LCCOMB_X31_Y18_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.850 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.936 ns DALAY_FIT:inst1\|Add1~200 5 COMB LCCOMB_X31_Y18_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.936 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~200'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.022 ns DALAY_FIT:inst1\|Add1~202 6 COMB LCCOMB_X31_Y18_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.022 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.108 ns DALAY_FIT:inst1\|Add1~204 7 COMB LCCOMB_X31_Y18_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.108 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.194 ns DALAY_FIT:inst1\|Add1~206 8 COMB LCCOMB_X31_Y18_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.194 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.280 ns DALAY_FIT:inst1\|Add1~208 9 COMB LCCOMB_X31_Y18_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.280 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~208'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.470 ns DALAY_FIT:inst1\|Add1~210 10 COMB LCCOMB_X31_Y18_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 3.470 ns; Loc. = LCCOMB_X31_Y18_N14; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.556 ns DALAY_FIT:inst1\|Add1~212 11 COMB LCCOMB_X31_Y18_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.556 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~212'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.642 ns DALAY_FIT:inst1\|Add1~214 12 COMB LCCOMB_X31_Y18_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.642 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.728 ns DALAY_FIT:inst1\|Add1~216 13 COMB LCCOMB_X31_Y18_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.728 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~216'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.814 ns DALAY_FIT:inst1\|Add1~218 14 COMB LCCOMB_X31_Y18_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.814 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~218'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.900 ns DALAY_FIT:inst1\|Add1~220 15 COMB LCCOMB_X31_Y18_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.900 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~220'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.406 ns DALAY_FIT:inst1\|Add1~221 16 COMB LCCOMB_X31_Y18_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 4.406 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Add1~221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 5.284 ns DALAY_FIT:inst1\|pcm_clk_count2~2481 17 COMB LCCOMB_X32_Y18_N28 2 " "Info: 17: + IC(0.672 ns) + CELL(0.206 ns) = 5.284 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_count2~2481'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.529 ns) 6.183 ns DALAY_FIT:inst1\|Equal3~150 18 COMB LCCOMB_X32_Y18_N24 1 " "Info: 18: + IC(0.370 ns) + CELL(0.529 ns) = 6.183 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Equal3~150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.614 ns) 7.193 ns DALAY_FIT:inst1\|Equal3~153 19 COMB LCCOMB_X32_Y18_N30 1 " "Info: 19: + IC(0.396 ns) + CELL(0.614 ns) = 7.193 ns; Loc. = LCCOMB_X32_Y18_N30; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Equal3~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.544 ns) 8.108 ns DALAY_FIT:inst1\|pcm_clk_signal~130 20 COMB LCCOMB_X32_Y18_N8 1 " "Info: 20: + IC(0.371 ns) + CELL(0.544 ns) = 8.108 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_signal~130'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.216 ns DALAY_FIT:inst1\|pcm_clk_signal 21 REG LCFF_X32_Y18_N9 2 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 8.216 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.783 ns ( 58.22 % ) " "Info: Total cell delay = 4.783 ns ( 58.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.433 ns ( 41.78 % ) " "Info: Total interconnect delay = 3.433 ns ( 41.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.216 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] DALAY_FIT:inst1|Equal1~50 DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.216 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] {} DALAY_FIT:inst1|Equal1~50 {} DALAY_FIT:inst1|Add1~196 {} DALAY_FIT:inst1|Add1~198 {} DALAY_FIT:inst1|Add1~200 {} DALAY_FIT:inst1|Add1~202 {} DALAY_FIT:inst1|Add1~204 {} DALAY_FIT:inst1|Add1~206 {} DALAY_FIT:inst1|Add1~208 {} DALAY_FIT:inst1|Add1~210 {} DALAY_FIT:inst1|Add1~212 {} DALAY_FIT:inst1|Add1~214 {} DALAY_FIT:inst1|Add1~216 {} DALAY_FIT:inst1|Add1~218 {} DALAY_FIT:inst1|Add1~220 {} DALAY_FIT:inst1|Add1~221 {} DALAY_FIT:inst1|pcm_clk_count2~2481 {} DALAY_FIT:inst1|Equal3~150 {} DALAY_FIT:inst1|Equal3~153 {} DALAY_FIT:inst1|pcm_clk_signal~130 {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 1.187ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.370ns 0.396ns 0.371ns 0.000ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.529ns 0.614ns 0.544ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.141 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk 1 CLK PIN_212 2 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_212; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.417 ns clk~clkctrl 2 COMB CLKCTRL_G11 1626 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.417 ns; Loc. = CLKCTRL_G11; Fanout = 1626; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 3.141 ns DALAY_FIT:inst1\|pcm_clk_signal 3 REG LCFF_X32_Y18_N9 2 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 3.141 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.13 % ) " "Info: Total cell delay = 1.826 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.315 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.135 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk 1 CLK PIN_212 2 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_212; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.417 ns clk~clkctrl 2 COMB CLKCTRL_G11 1626 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.417 ns; Loc. = CLKCTRL_G11; Fanout = 1626; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.666 ns) 3.135 ns DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\] 3 REG LCFF_X30_Y21_N13 10 " "Info: 3: + IC(1.052 ns) + CELL(0.666 ns) = 3.135 ns; Loc. = LCFF_X30_Y21_N13; Fanout = 10; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal_vector\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal_vector[0] } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.25 % ) " "Info: Total cell delay = 1.826 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.309 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal_vector[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal_vector[0] {} } { 0.000ns 0.000ns 0.257ns 1.052ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal_vector[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal_vector[0] {} } { 0.000ns 0.000ns 0.257ns 1.052ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.216 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] DALAY_FIT:inst1|Equal1~50 DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.216 ns" { DALAY_FIT:inst1|pcm_clk_signal_vector[0] {} DALAY_FIT:inst1|Equal1~50 {} DALAY_FIT:inst1|Add1~196 {} DALAY_FIT:inst1|Add1~198 {} DALAY_FIT:inst1|Add1~200 {} DALAY_FIT:inst1|Add1~202 {} DALAY_FIT:inst1|Add1~204 {} DALAY_FIT:inst1|Add1~206 {} DALAY_FIT:inst1|Add1~208 {} DALAY_FIT:inst1|Add1~210 {} DALAY_FIT:inst1|Add1~212 {} DALAY_FIT:inst1|Add1~214 {} DALAY_FIT:inst1|Add1~216 {} DALAY_FIT:inst1|Add1~218 {} DALAY_FIT:inst1|Add1~220 {} DALAY_FIT:inst1|Add1~221 {} DALAY_FIT:inst1|pcm_clk_count2~2481 {} DALAY_FIT:inst1|Equal3~150 {} DALAY_FIT:inst1|Equal3~153 {} DALAY_FIT:inst1|pcm_clk_signal~130 {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 1.187ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.370ns 0.396ns 0.371ns 0.000ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.529ns 0.614ns 0.544ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal_vector[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.135 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal_vector[0] {} } { 0.000ns 0.000ns 0.257ns 1.052ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 86.15 MHz 11.608 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 86.15 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.608 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.541 ns + Longest register register " "Info: + Longest register to register delay is 5.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG LCFF_X29_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y11_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.624 ns) 1.070 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X29_Y11_N30 5 " "Info: 2: + IC(0.446 ns) + CELL(0.624 ns) = 1.070 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.370 ns) 2.079 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~32 3 COMB LCCOMB_X30_Y11_N2 5 " "Info: 3: + IC(0.639 ns) + CELL(0.370 ns) = 2.079 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~32'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 806 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.667 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~58 4 COMB LCCOMB_X30_Y11_N12 18 " "Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 2.667 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~58'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.254 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X30_Y11_N6 1 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 3.254 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 518 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.651 ns) 4.303 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X30_Y11_N28 1 " "Info: 6: + IC(0.398 ns) + CELL(0.651 ns) = 4.303 ns; Loc. = LCCOMB_X30_Y11_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 518 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 4.868 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X30_Y11_N26 1 " "Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 4.868 ns; Loc. = LCCOMB_X30_Y11_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 5.433 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X30_Y11_N22 1 " "Info: 8: + IC(0.359 ns) + CELL(0.206 ns) = 5.433 ns; Loc. = LCCOMB_X30_Y11_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.541 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X30_Y11_N23 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.541 ns; Loc. = LCFF_X30_Y11_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.577 ns ( 46.51 % ) " "Info: Total cell delay = 2.577 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.964 ns ( 53.49 % ) " "Info: Total interconnect delay = 2.964 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.446ns 0.639ns 0.382ns 0.381ns 0.398ns 0.359ns 0.359ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.564 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 297 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 297; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.666 ns) 5.564 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X30_Y11_N23 2 " "Info: 3: + IC(1.073 ns) + CELL(0.666 ns) = 5.564 ns; Loc. = LCFF_X30_Y11_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.97 % ) " "Info: Total cell delay = 0.666 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.898 ns ( 88.03 % ) " "Info: Total interconnect delay = 4.898 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 1.073ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.563 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 297 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 297; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.666 ns) 5.563 ns sld_hub:sld_hub_inst\|jtag_debug_mode 3 REG LCFF_X29_Y11_N29 2 " "Info: 3: + IC(1.072 ns) + CELL(0.666 ns) = 5.563 ns; Loc. = LCFF_X29_Y11_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.97 % ) " "Info: Total cell delay = 0.666 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.897 ns ( 88.03 % ) " "Info: Total interconnect delay = 4.897 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.825ns 1.072ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 1.073ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.825ns 1.072ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.541 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~32 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~58 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.446ns 0.639ns 0.382ns 0.381ns 0.398ns 0.359ns 0.359ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.564 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.564 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.825ns 1.073ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.825ns 1.072ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DALAY_FIT:inst1\|pcm_clk_signal reset clk 13.591 ns register " "Info: tsu for register \"DALAY_FIT:inst1\|pcm_clk_signal\" (data pin = \"reset\", clock pin = \"clk\") is 13.591 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.772 ns + Longest pin register " "Info: + Longest pin to register delay is 16.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.035 ns) 1.035 ns reset 1 PIN PIN_54 225 " "Info: 1: + IC(0.000 ns) + CELL(1.035 ns) = 1.035 ns; Loc. = PIN_54; Fanout = 225; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1968 960 1128 1984 "reset" "" } { 1400 2616 2672 1416 "reset" "" } { 1272 2936 3016 1288 "reset" "" } { 2032 3032 3096 2048 "reset" "" } { 2176 2584 2656 2192 "reset" "" } { 1960 1128 1304 1976 "reset" "" } { 2368 2624 2688 2384 "reset" "" } { 2368 2360 2400 2384 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.029 ns) + CELL(0.589 ns) 9.653 ns DALAY_FIT:inst1\|pcm_clk_count2~2472 2 COMB LCCOMB_X33_Y18_N28 2 " "Info: 2: + IC(8.029 ns) + CELL(0.589 ns) = 9.653 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_count2~2472'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.618 ns" { reset DALAY_FIT:inst1|pcm_clk_count2~2472 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.621 ns) 11.320 ns DALAY_FIT:inst1\|Add1~196 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(1.046 ns) + CELL(0.621 ns) = 11.320 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { DALAY_FIT:inst1|pcm_clk_count2~2472 DALAY_FIT:inst1|Add1~196 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.406 ns DALAY_FIT:inst1\|Add1~198 4 COMB LCCOMB_X31_Y18_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 11.406 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.492 ns DALAY_FIT:inst1\|Add1~200 5 COMB LCCOMB_X31_Y18_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.492 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~200'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.578 ns DALAY_FIT:inst1\|Add1~202 6 COMB LCCOMB_X31_Y18_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 11.578 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.664 ns DALAY_FIT:inst1\|Add1~204 7 COMB LCCOMB_X31_Y18_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.664 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.750 ns DALAY_FIT:inst1\|Add1~206 8 COMB LCCOMB_X31_Y18_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.750 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.836 ns DALAY_FIT:inst1\|Add1~208 9 COMB LCCOMB_X31_Y18_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.836 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~208'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 12.026 ns DALAY_FIT:inst1\|Add1~210 10 COMB LCCOMB_X31_Y18_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 12.026 ns; Loc. = LCCOMB_X31_Y18_N14; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.112 ns DALAY_FIT:inst1\|Add1~212 11 COMB LCCOMB_X31_Y18_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.112 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~212'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.198 ns DALAY_FIT:inst1\|Add1~214 12 COMB LCCOMB_X31_Y18_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 12.198 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.284 ns DALAY_FIT:inst1\|Add1~216 13 COMB LCCOMB_X31_Y18_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.284 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~216'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.370 ns DALAY_FIT:inst1\|Add1~218 14 COMB LCCOMB_X31_Y18_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 12.370 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~218'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.456 ns DALAY_FIT:inst1\|Add1~220 15 COMB LCCOMB_X31_Y18_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 12.456 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|Add1~220'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.962 ns DALAY_FIT:inst1\|Add1~221 16 COMB LCCOMB_X31_Y18_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 12.962 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Add1~221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 13.840 ns DALAY_FIT:inst1\|pcm_clk_count2~2481 17 COMB LCCOMB_X32_Y18_N28 2 " "Info: 17: + IC(0.672 ns) + CELL(0.206 ns) = 13.840 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_count2~2481'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.529 ns) 14.739 ns DALAY_FIT:inst1\|Equal3~150 18 COMB LCCOMB_X32_Y18_N24 1 " "Info: 18: + IC(0.370 ns) + CELL(0.529 ns) = 14.739 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Equal3~150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.614 ns) 15.749 ns DALAY_FIT:inst1\|Equal3~153 19 COMB LCCOMB_X32_Y18_N30 1 " "Info: 19: + IC(0.396 ns) + CELL(0.614 ns) = 15.749 ns; Loc. = LCCOMB_X32_Y18_N30; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|Equal3~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.544 ns) 16.664 ns DALAY_FIT:inst1\|pcm_clk_signal~130 20 COMB LCCOMB_X32_Y18_N8 1 " "Info: 20: + IC(0.371 ns) + CELL(0.544 ns) = 16.664 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 1; COMB Node = 'DALAY_FIT:inst1\|pcm_clk_signal~130'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.772 ns DALAY_FIT:inst1\|pcm_clk_signal 21 REG LCFF_X32_Y18_N9 2 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 16.772 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.888 ns ( 35.11 % ) " "Info: Total cell delay = 5.888 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.884 ns ( 64.89 % ) " "Info: Total interconnect delay = 10.884 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.772 ns" { reset DALAY_FIT:inst1|pcm_clk_count2~2472 DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.772 ns" { reset {} reset~combout {} DALAY_FIT:inst1|pcm_clk_count2~2472 {} DALAY_FIT:inst1|Add1~196 {} DALAY_FIT:inst1|Add1~198 {} DALAY_FIT:inst1|Add1~200 {} DALAY_FIT:inst1|Add1~202 {} DALAY_FIT:inst1|Add1~204 {} DALAY_FIT:inst1|Add1~206 {} DALAY_FIT:inst1|Add1~208 {} DALAY_FIT:inst1|Add1~210 {} DALAY_FIT:inst1|Add1~212 {} DALAY_FIT:inst1|Add1~214 {} DALAY_FIT:inst1|Add1~216 {} DALAY_FIT:inst1|Add1~218 {} DALAY_FIT:inst1|Add1~220 {} DALAY_FIT:inst1|Add1~221 {} DALAY_FIT:inst1|pcm_clk_count2~2481 {} DALAY_FIT:inst1|Equal3~150 {} DALAY_FIT:inst1|Equal3~153 {} DALAY_FIT:inst1|pcm_clk_signal~130 {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 8.029ns 1.046ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.370ns 0.396ns 0.371ns 0.000ns } { 0.000ns 1.035ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.529ns 0.614ns 0.544ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk 1 CLK PIN_212 2 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_212; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.417 ns clk~clkctrl 2 COMB CLKCTRL_G11 1626 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.417 ns; Loc. = CLKCTRL_G11; Fanout = 1626; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.666 ns) 3.141 ns DALAY_FIT:inst1\|pcm_clk_signal 3 REG LCFF_X32_Y18_N9 2 " "Info: 3: + IC(1.058 ns) + CELL(0.666 ns) = 3.141 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'DALAY_FIT:inst1\|pcm_clk_signal'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.13 % ) " "Info: Total cell delay = 1.826 ns ( 58.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 41.87 % ) " "Info: Total interconnect delay = 1.315 ns ( 41.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.772 ns" { reset DALAY_FIT:inst1|pcm_clk_count2~2472 DALAY_FIT:inst1|Add1~196 DALAY_FIT:inst1|Add1~198 DALAY_FIT:inst1|Add1~200 DALAY_FIT:inst1|Add1~202 DALAY_FIT:inst1|Add1~204 DALAY_FIT:inst1|Add1~206 DALAY_FIT:inst1|Add1~208 DALAY_FIT:inst1|Add1~210 DALAY_FIT:inst1|Add1~212 DALAY_FIT:inst1|Add1~214 DALAY_FIT:inst1|Add1~216 DALAY_FIT:inst1|Add1~218 DALAY_FIT:inst1|Add1~220 DALAY_FIT:inst1|Add1~221 DALAY_FIT:inst1|pcm_clk_count2~2481 DALAY_FIT:inst1|Equal3~150 DALAY_FIT:inst1|Equal3~153 DALAY_FIT:inst1|pcm_clk_signal~130 DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.772 ns" { reset {} reset~combout {} DALAY_FIT:inst1|pcm_clk_count2~2472 {} DALAY_FIT:inst1|Add1~196 {} DALAY_FIT:inst1|Add1~198 {} DALAY_FIT:inst1|Add1~200 {} DALAY_FIT:inst1|Add1~202 {} DALAY_FIT:inst1|Add1~204 {} DALAY_FIT:inst1|Add1~206 {} DALAY_FIT:inst1|Add1~208 {} DALAY_FIT:inst1|Add1~210 {} DALAY_FIT:inst1|Add1~212 {} DALAY_FIT:inst1|Add1~214 {} DALAY_FIT:inst1|Add1~216 {} DALAY_FIT:inst1|Add1~218 {} DALAY_FIT:inst1|Add1~220 {} DALAY_FIT:inst1|Add1~221 {} DALAY_FIT:inst1|pcm_clk_count2~2481 {} DALAY_FIT:inst1|Equal3~150 {} DALAY_FIT:inst1|Equal3~153 {} DALAY_FIT:inst1|pcm_clk_signal~130 {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 8.029ns 1.046ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 0.370ns 0.396ns 0.371ns 0.000ns } { 0.000ns 1.035ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.529ns 0.614ns 0.544ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.141 ns" { clk clk~clkctrl DALAY_FIT:inst1|pcm_clk_signal } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.141 ns" { clk {} clk~combout {} clk~clkctrl {} DALAY_FIT:inst1|pcm_clk_signal {} } { 0.000ns 0.000ns 0.257ns 1.058ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk int gen_int:inst13\|INT 12.818 ns register " "Info: tco from clock \"clk\" to destination pin \"int\" through register \"gen_int:inst13\|INT\" is 12.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.159 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clk 1 CLK PIN_212 2 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_212; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.000 ns) 1.417 ns clk~clkctrl 2 COMB CLKCTRL_G11 1626 " "Info: 2: + IC(0.257 ns) + CELL(0.000 ns) = 1.417 ns; Loc. = CLKCTRL_G11; Fanout = 1626; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1944 1144 1312 1960 "clk" "" } { 1352 2616 2672 1368 "clk" "" } { 1288 2936 3016 1304 "clk" "" } { 2096 2584 2656 2112 "clk" "" } { 2048 3032 3096 2064 "clk" "" } { 2336 2624 2688 2352 "clk" "" } { 2352 2360 2400 2368 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.666 ns) 3.159 ns gen_int:inst13\|INT 3 REG LCFF_X34_Y14_N9 6 " "Info: 3: + IC(1.076 ns) + CELL(0.666 ns) = 3.159 ns; Loc. = LCFF_X34_Y14_N9; Fanout = 6; REG Node = 'gen_int:inst13\|INT'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { clk~clkctrl gen_int:inst13|INT } "NODE_NAME" } } { "gen_int.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/gen_int.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 57.80 % ) " "Info: Total cell delay = 1.826 ns ( 57.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 42.20 % ) " "Info: Total interconnect delay = 1.333 ns ( 42.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { clk clk~clkctrl gen_int:inst13|INT } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { clk {} clk~combout {} clk~clkctrl {} gen_int:inst13|INT {} } { 0.000ns 0.000ns 0.257ns 1.076ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "gen_int.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/gen_int.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.355 ns + Longest register pin " "Info: + Longest register to pin delay is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gen_int:inst13\|INT 1 REG LCFF_X34_Y14_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N9; Fanout = 6; REG Node = 'gen_int:inst13\|INT'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_int:inst13|INT } "NODE_NAME" } } { "gen_int.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/gen_int.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.206 ns) 1.345 ns altera_auto_signaltap_0_int_signaltap_lcell 2 COMB LCCOMB_X30_Y14_N10 4 " "Info: 2: + IC(1.139 ns) + CELL(0.206 ns) = 1.345 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 4; COMB Node = 'altera_auto_signaltap_0_int_signaltap_lcell'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { gen_int:inst13|INT altera_auto_signaltap_0_int_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.874 ns) + CELL(3.136 ns) 9.355 ns int 3 PIN PIN_52 0 " "Info: 3: + IC(4.874 ns) + CELL(3.136 ns) = 9.355 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'int'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { altera_auto_signaltap_0_int_signaltap_lcell int } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2376 3240 3416 2392 "int" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 35.72 % ) " "Info: Total cell delay = 3.342 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.013 ns ( 64.28 % ) " "Info: Total interconnect delay = 6.013 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { gen_int:inst13|INT altera_auto_signaltap_0_int_signaltap_lcell int } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { gen_int:inst13|INT {} altera_auto_signaltap_0_int_signaltap_lcell {} int {} } { 0.000ns 1.139ns 4.874ns } { 0.000ns 0.206ns 3.136ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.159 ns" { clk clk~clkctrl gen_int:inst13|INT } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.159 ns" { clk {} clk~combout {} clk~clkctrl {} gen_int:inst13|INT {} } { 0.000ns 0.000ns 0.257ns 1.076ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { gen_int:inst13|INT altera_auto_signaltap_0_int_signaltap_lcell int } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { gen_int:inst13|INT {} altera_auto_signaltap_0_int_signaltap_lcell {} int {} } { 0.000ns 1.139ns 4.874ns } { 0.000ns 0.206ns 3.136ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Dpru_ASK Permit 12.308 ns Longest " "Info: Longest tpd from source pin \"Dpru_ASK\" to destination pin \"Permit\" is 12.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns Dpru_ASK 1 PIN PIN_140 9 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_140; Fanout = 9; PIN Node = 'Dpru_ASK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dpru_ASK } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2152 2400 2568 2168 "Dpru_ASK" "" } { 2384 2624 2688 2400 "dpru_ask" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.157 ns) + CELL(3.156 ns) 12.308 ns Permit 2 PIN PIN_56 0 " "Info: 2: + IC(8.157 ns) + CELL(3.156 ns) = 12.308 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'Permit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.313 ns" { Dpru_ASK Permit } "NODE_NAME" } } { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2152 2840 3016 2168 "Permit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.151 ns ( 33.73 % ) " "Info: Total cell delay = 4.151 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.157 ns ( 66.27 % ) " "Info: Total interconnect delay = 8.157 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.308 ns" { Dpru_ASK Permit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.308 ns" { Dpru_ASK {} Dpru_ASK~combout {} Permit {} } { 0.000ns 0.000ns 8.157ns } { 0.000ns 0.995ns 3.156ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.110 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.550 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.825 ns) + CELL(0.000 ns) 3.825 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 297 " "Info: 2: + IC(3.825 ns) + CELL(0.000 ns) = 3.825 ns; Loc. = CLKCTRL_G3; Fanout = 297; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.666 ns) 5.550 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X27_Y9_N25 3 " "Info: 3: + IC(1.059 ns) + CELL(0.666 ns) = 5.550 ns; Loc. = LCFF_X27_Y9_N25; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.00 % ) " "Info: Total cell delay = 0.666 ns ( 12.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.884 ns ( 88.00 % ) " "Info: Total interconnect delay = 4.884 ns ( 88.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.825ns 1.059ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.746 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 11; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(0.202 ns) 4.638 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~10 2 COMB LCCOMB_X27_Y9_N24 1 " "Info: 2: + IC(4.436 ns) + CELL(0.202 ns) = 4.638 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.746 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X27_Y9_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.746 ns; Loc. = LCFF_X27_Y9_N25; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "../../../../../altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 6.53 % ) " "Info: Total cell delay = 0.310 ns ( 6.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 93.47 % ) " "Info: Total interconnect delay = 4.436 ns ( 93.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 4.436ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.825ns 1.059ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.746 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~10 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 4.436ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 17:16:56 2013 " "Info: Processing ended: Sat Jun 29 17:16:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
