# IEEE Mentorship programme-2024, Hyderabad section.
This repository is to cater the required files for IEEE mentorship programme-2024, Hyderabad.

#### Learn Verilog HDL 
[Click me here to learn Verilog HDL](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/verilog/readme.md)

#### Yosys - synthesis tool
[yosys - synthesis tool](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/collaterals%20of%20synthesis%20tool%20yosys)

#### ASIC EDA Tools Installation related script file. [Tested on Ubuntu 22.04 LTS (Jammy Jellyfish)]
List of tools:<br>
1. magic - Layout tool<br>
2. yosys - Synthesis tool<br>
3. OpenSTA - Static Timing Analysis tool<br>
4. iverilog - Verilog simulator<br>

[Run this script in terminal for all ASIC EDA tools](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/asic_tools_set.sh)

5. [klayout](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/klayout.md) - Layout editor

#### RTL-to-GDSII complete set of EDA tools - OpenLane
[Click me to install](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/openlaneInstall.sh)

#### The OpenLane Documentation

https://openlane.readthedocs.io/en/latest/index.html
