
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017838    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001365    0.000682    0.000682 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020319    0.035552    0.085237    0.085919 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035558    0.000750    0.086669 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018448    0.035421    0.103565    0.190234 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.035422    0.000594    0.190828 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006037    0.045533    0.270351    0.461179 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045533    0.000308    0.461486 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008531    0.084508    0.626330    1.087817 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084508    0.000349    1.088166 v fanout76/A (sg13g2_buf_8)
     8    0.043797    0.050101    0.150495    1.238661 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.050566    0.003528    1.242189 v _146_/A2 (sg13g2_o21ai_1)
     4    0.023838    0.395287    0.345973    1.588162 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.395309    0.002467    1.590628 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007901    0.144132    0.247318    1.837947 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.144132    0.000453    1.838400 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004367    0.124396    0.183740    2.022140 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.124396    0.000303    2.022443 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007225    0.109557    0.150155    2.172598 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.109561    0.000757    2.173356 v _273_/A (sg13g2_nor2_1)
     1    0.006076    0.115466    0.143361    2.316716 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.115467    0.000578    2.317294 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005175    0.097672    0.128112    2.445406 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.097672    0.000369    2.445775 v output15/A (sg13g2_buf_2)
     1    0.054343    0.151085    0.244737    2.690512 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.151119    0.002188    2.692701 v sine_out[1] (out)
                                              2.692701   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.692701   data arrival time
---------------------------------------------------------------------------------------------
                                              1.157299   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
