****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:23:19 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0151     -0.0151

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0158      0.9300    0.0000     -0.0151 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0103      0.9120    0.0326      0.0175 f    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0040
  U529/A2 (AOI22D1BWP16P90CPD)                                                         0.0103      0.9300    0.0000      0.0176 f    (56.29,20.40)
  U529/ZN (AOI22D1BWP16P90CPD)                                                         0.0096      0.9120    0.0096      0.0272 r    (56.16,20.32)
  n250 (net)                                                        1      0.0016
  U530/B (IOAI21D1BWP16P90CPD)                                                         0.0096      0.9300    0.0000      0.0272 r    (55.57,28.30)
  U530/ZN (IOAI21D1BWP16P90CPD)                                                        0.0070      0.9120    0.0072      0.0344 f    (55.43,28.36)
  n112 (net)                                                        1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_2_/D (DFCNQD1BWP16P90CPD)                        0.0070      0.9300    0.0000      0.0345 f    (53.98,29.55)     s, n
  data arrival time                                                                                                      0.0345

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0073     -0.0073
  clock reconvergence pessimism                                                                             -0.0076     -0.0149
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)                       0.0163      1.0700    0.0000     -0.0149 r    (55.65,29.52)     s, n
  clock uncertainty                                                                                          0.0430      0.0281
  library hold time                                                                                1.0000    0.0097      0.0378
  data required time                                                                                                     0.0378
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0378
  data arrival time                                                                                                     -0.0345
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                      -0.0033



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  tdi (in)                                                                             0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                         1      0.0013
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                      0.0040      0.9300    0.0000      0.5009 f    (58.85,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                      0.0309      0.9120    0.0227      0.5236 f    (59.00,12.82)     s
  aps_rename_1_ (net)                                               7      0.0108
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                 0.0308      0.9300    0.0004      0.5240 f    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0193      0.9120    0.0201      0.5441 f    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                              1      0.1003
  dbg_datm_si[0] (out)                                                                 0.0194      0.9300    0.0023      0.5463 f    (61.75,17.01)
  data arrival time                                                                                                      0.5463

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0430      0.0430
  output external delay                                                                                     -0.5000     -0.4570
  data required time                                                                                                    -0.4570
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4570
  data arrival time                                                                                                     -0.5463
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1.0033



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  trstn (in)                                                                           0.0313      0.9120    0.0140      0.5140 r    (61.75,11.49)
  trstn (net)                                                      26      0.0377
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                   0.0320      0.9300    0.0019      0.5159 r    (53.11,11.61)     s, n
  data arrival time                                                                                                      0.5159

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0075     -0.0075
  clock reconvergence pessimism                                                                             -0.0000     -0.0075
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                    0.0159      1.0700    0.0000     -0.0075 r    (53.94,11.66)     s, n
  clock uncertainty                                                                                          0.0430      0.0355
  library hold time                                                                                1.0000    0.0243      0.0598
  data required time                                                                                                     0.0598
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0598
  data arrival time                                                                                                     -0.5159
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4561



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0151     -0.0151

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0158      0.9300    0.0000     -0.0151 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0125      0.9120    0.0316      0.0166 r    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0039
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                0.0125      0.9300    0.0002      0.0168 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                0.0201      0.9120    0.0179      0.0347 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                        1      0.1005
  dbg_resetn_flevel[0] (out)                                                           0.0203      0.9300    0.0026      0.0373 r    (61.75,16.77)
  data arrival time                                                                                                      0.0373

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0430      0.0430
  output external delay                                                                                     -0.5000     -0.4570
  data required time                                                                                                    -0.4570
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4570
  data arrival time                                                                                                     -0.0373
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4943



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0187     -0.0187

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0253      0.9300    0.0000     -0.0187 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0173      0.9420    0.0632      0.0445 f    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0040
  U529/A2 (AOI22D1BWP16P90CPD)                                                         0.0173      0.9300    0.0002      0.0447 f    (56.29,20.40)
  U529/ZN (AOI22D1BWP16P90CPD)                                                         0.0173      0.9420    0.0169      0.0616 r    (56.16,20.32)
  n250 (net)                                                        1      0.0015
  U530/B (IOAI21D1BWP16P90CPD)                                                         0.0173      0.9300    0.0002      0.0618 r    (55.57,28.30)
  U530/ZN (IOAI21D1BWP16P90CPD)                                                        0.0147      0.9420    0.0159      0.0777 f    (55.43,28.36)
  n112 (net)                                                        1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_2_/D (DFCNQD1BWP16P90CPD)                        0.0147      0.9300    0.0001      0.0778 f    (53.98,29.55)     s, n
  data arrival time                                                                                                      0.0778

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0111     -0.0111
  clock reconvergence pessimism                                                                             -0.0069     -0.0180
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)                       0.0256      1.0700    0.0000     -0.0180 r    (55.65,29.52)     s, n
  clock uncertainty                                                                                          0.0530      0.0350
  library hold time                                                                                1.0000    0.0267      0.0617
  data required time                                                                                                     0.0617
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0617
  data arrival time                                                                                                     -0.0778
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.0161



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  tdi (in)                                                                             0.0079      0.9420    0.0016      0.5016 r    (61.75,13.65)
  tdi (net)                                                         1      0.0012
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                      0.0079      0.9300    0.0001      0.5017 r    (58.85,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                      0.0554      0.9420    0.0410      0.5427 r    (59.00,12.82)     s
  aps_rename_1_ (net)                                               7      0.0108
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                 0.0557      0.9300    0.0014      0.5441 r    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0305      0.9420    0.0347      0.5788 r    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                              1      0.1003
  dbg_datm_si[0] (out)                                                                 0.0328      0.9300    0.0096      0.5884 r    (61.75,17.01)
  data arrival time                                                                                                      0.5884

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0530      0.0530
  output external delay                                                                                     -0.5000     -0.4470
  data required time                                                                                                    -0.4470
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4470
  data arrival time                                                                                                     -0.5884
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1.0354



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  trstn (in)                                                                           0.0569      0.9420    0.0231      0.5231 r    (61.75,11.49)
  trstn (net)                                                      26      0.0384
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                   0.0611      0.9300    0.0057      0.5287 r    (53.11,11.61)     s, n
  data arrival time                                                                                                      0.5287

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0135     -0.0135
  clock reconvergence pessimism                                                                             -0.0000     -0.0135
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                    0.0260      1.0700    0.0000     -0.0135 r    (53.94,11.66)     s, n
  clock uncertainty                                                                                          0.0530      0.0395
  library hold time                                                                                1.0000    0.0587      0.0982
  data required time                                                                                                     0.0982
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0982
  data arrival time                                                                                                     -0.5287
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4306



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0187     -0.0187

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0253      0.9300    0.0000     -0.0187 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0212      0.9420    0.0612      0.0424 r    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0039
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                0.0212      0.9300    0.0006      0.0431 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                0.0301      0.9420    0.0291      0.0722 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                        1      0.1005
  dbg_resetn_flevel[0] (out)                                                           0.0325      0.9300    0.0099      0.0820 r    (61.75,16.77)
  data arrival time                                                                                                      0.0820

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0530      0.0530
  output external delay                                                                                     -0.5000     -0.4470
  data required time                                                                                                    -0.4470
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4470
  data arrival time                                                                                                     -0.0820
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.5290



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0139     -0.0139

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0201      0.9300    0.0000     -0.0139 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0138      0.9270    0.0452      0.0314 f    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0040
  U529/A2 (AOI22D1BWP16P90CPD)                                                         0.0138      0.9300    0.0001      0.0315 f    (56.29,20.40)
  U529/ZN (AOI22D1BWP16P90CPD)                                                         0.0127      0.9270    0.0123      0.0438 r    (56.16,20.32)
  n250 (net)                                                        1      0.0015
  U530/B (IOAI21D1BWP16P90CPD)                                                         0.0127      0.9300    0.0001      0.0439 r    (55.57,28.30)
  U530/ZN (IOAI21D1BWP16P90CPD)                                                        0.0102      0.9270    0.0104      0.0543 f    (55.43,28.36)
  n112 (net)                                                        1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_2_/D (DFCNQD1BWP16P90CPD)                        0.0102      0.9300    0.0000      0.0544 f    (53.98,29.55)     s, n
  data arrival time                                                                                                      0.0544

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0087     -0.0087
  clock reconvergence pessimism                                                                             -0.0047     -0.0135
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)                       0.0204      1.0700    0.0000     -0.0135 r    (55.65,29.52)     s, n
  clock uncertainty                                                                                          0.0480      0.0345
  library hold time                                                                                1.0000    0.0159      0.0505
  data required time                                                                                                     0.0505
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0505
  data arrival time                                                                                                     -0.0544
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.0039



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  tdi (in)                                                                             0.0056      0.9270    0.0012      0.5012 r    (61.75,13.65)
  tdi (net)                                                         1      0.0012
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                      0.0056      0.9300    0.0001      0.5012 r    (58.85,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                      0.0408      0.9270    0.0290      0.5302 r    (59.00,12.82)     s
  aps_rename_1_ (net)                                               7      0.0109
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                 0.0406      0.9300    0.0008      0.5311 r    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0250      0.9270    0.0268      0.5579 r    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                              1      0.1003
  dbg_datm_si[0] (out)                                                                 0.0258      0.9300    0.0054      0.5633 r    (61.75,17.01)
  data arrival time                                                                                                      0.5633

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0480      0.0480
  output external delay                                                                                     -0.5000     -0.4520
  data required time                                                                                                    -0.4520
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4520
  data arrival time                                                                                                     -0.5633
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1.0153



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  trstn (in)                                                                           0.0414      0.9270    0.0173      0.5173 r    (61.75,11.49)
  trstn (net)                                                      26      0.0384
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                   0.0437      0.9300    0.0037      0.5210 r    (53.11,11.61)     s, n
  data arrival time                                                                                                      0.5210

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0092     -0.0092
  clock reconvergence pessimism                                                                             -0.0000     -0.0092
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                    0.0204      1.0700    0.0000     -0.0092 r    (53.94,11.66)     s, n
  clock uncertainty                                                                                          0.0480      0.0388
  library hold time                                                                                1.0000    0.0365      0.0754
  data required time                                                                                                     0.0754
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0754
  data arrival time                                                                                                     -0.5210
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4456



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0139     -0.0139

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0201      0.9300    0.0000     -0.0139 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0163      0.9270    0.0438      0.0299 r    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0039
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                0.0163      0.9300    0.0004      0.0303 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                0.0248      0.9270    0.0230      0.0533 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                        1      0.1005
  dbg_resetn_flevel[0] (out)                                                           0.0257      0.9300    0.0058      0.0591 r    (61.75,16.77)
  data arrival time                                                                                                      0.0591

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0480      0.0480
  output external delay                                                                                     -0.5000     -0.4520
  data required time                                                                                                    -0.4520
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4520
  data arrival time                                                                                                     -0.0591
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.5111


1
