INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/Cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/EVT_update_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EVT_update_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/LED_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sources_1/new/sorting_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sim_1/new/EVT_update_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EVT_update_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sim_1/new/LED_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sim_1/new/tb_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/comp_free_sort-29-09-24/comp_free_sort.srcs/sim_1/new/tb_sorting_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sorting_engine
