
xelo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee5c  080001e8  080001e8  000081e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM          00000008  0800f044  0800f044  00017044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.attributes 00000027  0800f04c  0800f04c  0001861c  2**0
                  CONTENTS, READONLY
  4 .init_array   00000004  0800f04c  0800f04c  0001704c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f050  0800f050  00017050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000061c  20000000  0800f054  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e8  2000061c  0800f670  0001861c  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20000c04  0800fc58  0001861c  2**0
                  ALLOC
  9 .debug_info   00008e18  00000000  00000000  00018643  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001ba7  00000000  00000000  0002145b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000041f2  00000000  00000000  00023002  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000290  00000000  00000000  000271f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000036d8  00000000  00000000  00027488  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000064a9  00000000  00000000  0002ab60  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000543a4  00000000  00000000  00031009  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000030  00000000  00000000  000853ad  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002f34  00000000  00000000  000853e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00000040  00000000  00000000  00088318  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <deregister_tm_clones>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	f240 601c 	movw	r0, #1564	; 0x61c
 80001ee:	4b07      	ldr	r3, [pc, #28]	; (800020c <deregister_tm_clones+0x24>)
 80001f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001f4:	1a1b      	subs	r3, r3, r0
 80001f6:	2b06      	cmp	r3, #6
 80001f8:	d800      	bhi.n	80001fc <deregister_tm_clones+0x14>
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	f240 0300 	movw	r3, #0
 8000200:	f2c0 0300 	movt	r3, #0
 8000204:	2b00      	cmp	r3, #0
 8000206:	d0f8      	beq.n	80001fa <deregister_tm_clones+0x12>
 8000208:	4798      	blx	r3
 800020a:	e7f6      	b.n	80001fa <deregister_tm_clones+0x12>
 800020c:	2000061f 	.word	0x2000061f

08000210 <register_tm_clones>:
 8000210:	b508      	push	{r3, lr}
 8000212:	f240 601c 	movw	r0, #1564	; 0x61c
 8000216:	f240 631c 	movw	r3, #1564	; 0x61c
 800021a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800021e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000222:	1a1b      	subs	r3, r3, r0
 8000224:	109b      	asrs	r3, r3, #2
 8000226:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800022a:	1059      	asrs	r1, r3, #1
 800022c:	d100      	bne.n	8000230 <register_tm_clones+0x20>
 800022e:	bd08      	pop	{r3, pc}
 8000230:	f240 0200 	movw	r2, #0
 8000234:	f2c0 0200 	movt	r2, #0
 8000238:	2a00      	cmp	r2, #0
 800023a:	d0f8      	beq.n	800022e <register_tm_clones+0x1e>
 800023c:	4790      	blx	r2
 800023e:	e7f6      	b.n	800022e <register_tm_clones+0x1e>

08000240 <__do_global_dtors_aux>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f240 641c 	movw	r4, #1564	; 0x61c
 8000246:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800024a:	7823      	ldrb	r3, [r4, #0]
 800024c:	b973      	cbnz	r3, 800026c <__do_global_dtors_aux+0x2c>
 800024e:	f7ff ffcb 	bl	80001e8 <deregister_tm_clones>
 8000252:	f240 0300 	movw	r3, #0
 8000256:	f2c0 0300 	movt	r3, #0
 800025a:	b12b      	cbz	r3, 8000268 <__do_global_dtors_aux+0x28>
 800025c:	f240 10e4 	movw	r0, #484	; 0x1e4
 8000260:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000264:	f3af 8000 	nop.w
 8000268:	2301      	movs	r3, #1
 800026a:	7023      	strb	r3, [r4, #0]
 800026c:	bd10      	pop	{r4, pc}
 800026e:	bf00      	nop

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	f240 0300 	movw	r3, #0
 8000276:	f2c0 0300 	movt	r3, #0
 800027a:	b14b      	cbz	r3, 8000290 <frame_dummy+0x20>
 800027c:	f240 10e4 	movw	r0, #484	; 0x1e4
 8000280:	f240 6120 	movw	r1, #1568	; 0x620
 8000284:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000288:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800028c:	f3af 8000 	nop.w
 8000290:	f240 601c 	movw	r0, #1564	; 0x61c
 8000294:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000298:	6803      	ldr	r3, [r0, #0]
 800029a:	b12b      	cbz	r3, 80002a8 <frame_dummy+0x38>
 800029c:	f240 0300 	movw	r3, #0
 80002a0:	f2c0 0300 	movt	r3, #0
 80002a4:	b103      	cbz	r3, 80002a8 <frame_dummy+0x38>
 80002a6:	4798      	blx	r3
 80002a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80002ac:	f7ff bfb0 	b.w	8000210 <register_tm_clones>

080002b0 <UART4_PutC>:
#define HC05_EN		GPIO_SetBits(GPIOB, GPIO_Pin_14)
extern uint32_t MiliCount;
uint32_t last_check_time = 0;
extern char BLE_buff_temp[256];
extern int BLE_buff_idx;
void UART4_PutC(uint8_t C) {
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
	while (USART_GetFlagStatus(UART4, USART_FLAG_TXE) == RESET) {
 80002ba:	bf00      	nop
 80002bc:	4808      	ldr	r0, [pc, #32]	; (80002e0 <UART4_PutC+0x30>)
 80002be:	f04f 0180 	mov.w	r1, #128	; 0x80
 80002c2:	f007 fa41 	bl	8007748 <USART_GetFlagStatus>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d0f7      	beq.n	80002bc <UART4_PutC+0xc>
	}
	USART_SendData(UART4, C);
 80002cc:	79fb      	ldrb	r3, [r7, #7]
 80002ce:	b29b      	uxth	r3, r3
 80002d0:	4803      	ldr	r0, [pc, #12]	; (80002e0 <UART4_PutC+0x30>)
 80002d2:	4619      	mov	r1, r3
 80002d4:	f007 f8e6 	bl	80074a4 <USART_SendData>
}
 80002d8:	f107 0708 	add.w	r7, r7, #8
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40004c00 	.word	0x40004c00

080002e4 <UART4_PutS>:
void UART4_PutS(char *S) {
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	while (*S != '\0') {
 80002ec:	e008      	b.n	8000300 <UART4_PutS+0x1c>
		UART4_PutC(*S);
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	4618      	mov	r0, r3
 80002f4:	f7ff ffdc 	bl	80002b0 <UART4_PutC>
		S++;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f103 0301 	add.w	r3, r3, #1
 80002fe:	607b      	str	r3, [r7, #4]
	while (USART_GetFlagStatus(UART4, USART_FLAG_TXE) == RESET) {
	}
	USART_SendData(UART4, C);
}
void UART4_PutS(char *S) {
	while (*S != '\0') {
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d1f2      	bne.n	80002ee <UART4_PutS+0xa>
		UART4_PutC(*S);
		S++;
	}
}
 8000308:	f107 0708 	add.w	r7, r7, #8
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <UART4_getC>:
char UART4_getC(void) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
	char C = 0;
 8000316:	f04f 0300 	mov.w	r3, #0
 800031a:	71fb      	strb	r3, [r7, #7]
	int time_out = 0;
 800031c:	f04f 0300 	mov.w	r3, #0
 8000320:	603b      	str	r3, [r7, #0]
	time_out = MiliCount + 1;
 8000322:	4b10      	ldr	r3, [pc, #64]	; (8000364 <UART4_getC+0x54>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f103 0301 	add.w	r3, r3, #1
 800032a:	603b      	str	r3, [r7, #0]
	while (USART_GetFlagStatus(UART4, USART_FLAG_RXNE) != SET) {
 800032c:	e007      	b.n	800033e <UART4_getC+0x2e>
		if (time_out < MiliCount)
 800032e:	683a      	ldr	r2, [r7, #0]
 8000330:	4b0c      	ldr	r3, [pc, #48]	; (8000364 <UART4_getC+0x54>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	429a      	cmp	r2, r3
 8000336:	d202      	bcs.n	800033e <UART4_getC+0x2e>
			return 0x0;
 8000338:	f04f 0300 	mov.w	r3, #0
 800033c:	e00d      	b.n	800035a <UART4_getC+0x4a>
}
char UART4_getC(void) {
	char C = 0;
	int time_out = 0;
	time_out = MiliCount + 1;
	while (USART_GetFlagStatus(UART4, USART_FLAG_RXNE) != SET) {
 800033e:	480a      	ldr	r0, [pc, #40]	; (8000368 <UART4_getC+0x58>)
 8000340:	f04f 0120 	mov.w	r1, #32
 8000344:	f007 fa00 	bl	8007748 <USART_GetFlagStatus>
 8000348:	4603      	mov	r3, r0
 800034a:	2b01      	cmp	r3, #1
 800034c:	d1ef      	bne.n	800032e <UART4_getC+0x1e>
		if (time_out < MiliCount)
			return 0x0;
	}
	C = USART_ReceiveData(UART4);
 800034e:	4806      	ldr	r0, [pc, #24]	; (8000368 <UART4_getC+0x58>)
 8000350:	f007 f8bc 	bl	80074cc <USART_ReceiveData>
 8000354:	4603      	mov	r3, r0
 8000356:	71fb      	strb	r3, [r7, #7]
	return C;
 8000358:	79fb      	ldrb	r3, [r7, #7]
}
 800035a:	4618      	mov	r0, r3
 800035c:	f107 0708 	add.w	r7, r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000740 	.word	0x20000740
 8000368:	40004c00 	.word	0x40004c00

0800036c <UART4_getS>:
void UART4_getS(char *S) {
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	int time_out = MiliCount + 1;
 8000374:	4b15      	ldr	r3, [pc, #84]	; (80003cc <UART4_getS+0x60>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f103 0301 	add.w	r3, r3, #1
 800037c:	60fb      	str	r3, [r7, #12]
	char Cchar;
	while (1) {
		while (USART_GetFlagStatus(UART4, USART_FLAG_RXNE) != SET) {
 800037e:	e004      	b.n	800038a <UART4_getS+0x1e>
			if (time_out < MiliCount) {
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	4b12      	ldr	r3, [pc, #72]	; (80003cc <UART4_getS+0x60>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	429a      	cmp	r2, r3
 8000388:	d31a      	bcc.n	80003c0 <UART4_getS+0x54>
}
void UART4_getS(char *S) {
	int time_out = MiliCount + 1;
	char Cchar;
	while (1) {
		while (USART_GetFlagStatus(UART4, USART_FLAG_RXNE) != SET) {
 800038a:	4811      	ldr	r0, [pc, #68]	; (80003d0 <UART4_getS+0x64>)
 800038c:	f04f 0120 	mov.w	r1, #32
 8000390:	f007 f9da 	bl	8007748 <USART_GetFlagStatus>
 8000394:	4603      	mov	r3, r0
 8000396:	2b01      	cmp	r3, #1
 8000398:	d1f2      	bne.n	8000380 <UART4_getS+0x14>
			if (time_out < MiliCount) {
				return;
			}
		}
		Cchar = USART_ReceiveData(UART4);
 800039a:	480d      	ldr	r0, [pc, #52]	; (80003d0 <UART4_getS+0x64>)
 800039c:	f007 f896 	bl	80074cc <USART_ReceiveData>
 80003a0:	4603      	mov	r3, r0
 80003a2:	72fb      	strb	r3, [r7, #11]
		*S = Cchar;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	7afa      	ldrb	r2, [r7, #11]
 80003a8:	701a      	strb	r2, [r3, #0]
		S++;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	f103 0301 	add.w	r3, r3, #1
 80003b0:	607b      	str	r3, [r7, #4]
		time_out = MiliCount + 1;
 80003b2:	4b06      	ldr	r3, [pc, #24]	; (80003cc <UART4_getS+0x60>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f103 0301 	add.w	r3, r3, #1
 80003ba:	60fb      	str	r3, [r7, #12]
	}
 80003bc:	bf00      	nop
}
void UART4_getS(char *S) {
	int time_out = MiliCount + 1;
	char Cchar;
	while (1) {
		while (USART_GetFlagStatus(UART4, USART_FLAG_RXNE) != SET) {
 80003be:	e7e4      	b.n	800038a <UART4_getS+0x1e>
			if (time_out < MiliCount) {
				return;
 80003c0:	bf00      	nop
		*S = Cchar;
		S++;
		time_out = MiliCount + 1;
	}

}
 80003c2:	f107 0710 	add.w	r7, r7, #16
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	20000740 	.word	0x20000740
 80003d0:	40004c00 	.word	0x40004c00

080003d4 <HC05_Get_Connected>:
int HC05_Get_Connected(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
	if (GPIO_ReadInputDataBit(HC05_PIO9_port, HC05_PIO9_pin)) {
 80003d8:	4807      	ldr	r0, [pc, #28]	; (80003f8 <HC05_Get_Connected+0x24>)
 80003da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003de:	f003 fdad 	bl	8003f3c <GPIO_ReadInputDataBit>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d002      	beq.n	80003ee <HC05_Get_Connected+0x1a>
		return 1;
 80003e8:	f04f 0301 	mov.w	r3, #1
 80003ec:	e001      	b.n	80003f2 <HC05_Get_Connected+0x1e>
	} else {
		return 0;
 80003ee:	f04f 0300 	mov.w	r3, #0
	}

}
 80003f2:	4618      	mov	r0, r3
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	40010c00 	.word	0x40010c00

080003fc <HC05_TestOk>:
int HC05_TestOk(void) {
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
	char str[5] = { 0 };
 8000402:	f04f 0300 	mov.w	r3, #0
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	713b      	strb	r3, [r7, #4]
	UART4_getS(str);
 800040e:	463b      	mov	r3, r7
 8000410:	4618      	mov	r0, r3
 8000412:	f7ff ffab 	bl	800036c <UART4_getS>
	if (strcmp(str, "OK\n\r")) {
 8000416:	463b      	mov	r3, r7
 8000418:	4618      	mov	r0, r3
 800041a:	4908      	ldr	r1, [pc, #32]	; (800043c <HC05_TestOk+0x40>)
 800041c:	f008 fc98 	bl	8008d50 <strcmp>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d002      	beq.n	800042c <HC05_TestOk+0x30>
		return 1;
 8000426:	f04f 0301 	mov.w	r3, #1
 800042a:	e001      	b.n	8000430 <HC05_TestOk+0x34>
	} else {
		return 0;
 800042c:	f04f 0300 	mov.w	r3, #0
	}
}
 8000430:	4618      	mov	r0, r3
 8000432:	f107 0708 	add.w	r7, r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	0800e9e8 	.word	0x0800e9e8

08000440 <HC05_check>:
int HC05_check(void) {
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
	HC05_EN;
 8000444:	4820      	ldr	r0, [pc, #128]	; (80004c8 <HC05_check+0x88>)
 8000446:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800044a:	f003 fdcf 	bl	8003fec <GPIO_SetBits>
	HC05_Reset();
 800044e:	f000 f849 	bl	80004e4 <HC05_Reset>
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
 8000452:	481e      	ldr	r0, [pc, #120]	; (80004cc <HC05_check+0x8c>)
 8000454:	f04f 0100 	mov.w	r1, #0
 8000458:	f44f 7280 	mov.w	r2, #256	; 0x100
 800045c:	f007 fe60 	bl	8008120 <memset>
	BLE_buff_idx = 0; //reset index
 8000460:	4b1b      	ldr	r3, [pc, #108]	; (80004d0 <HC05_check+0x90>)
 8000462:	f04f 0200 	mov.w	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
	UART4_PutS("AT\n\r"); //send AT
 8000468:	481a      	ldr	r0, [pc, #104]	; (80004d4 <HC05_check+0x94>)
 800046a:	f7ff ff3b 	bl	80002e4 <UART4_PutS>
	last_check_time = MiliCount + 5; //set timeout point
 800046e:	4b1a      	ldr	r3, [pc, #104]	; (80004d8 <HC05_check+0x98>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f103 0205 	add.w	r2, r3, #5
 8000476:	4b19      	ldr	r3, [pc, #100]	; (80004dc <HC05_check+0x9c>)
 8000478:	601a      	str	r2, [r3, #0]
	//waiting for response
	while (BLE_buff_temp[0] == 0) {
 800047a:	e005      	b.n	8000488 <HC05_check+0x48>
		if (last_check_time < MiliCount)
 800047c:	4b17      	ldr	r3, [pc, #92]	; (80004dc <HC05_check+0x9c>)
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	4b15      	ldr	r3, [pc, #84]	; (80004d8 <HC05_check+0x98>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	429a      	cmp	r2, r3
 8000486:	d304      	bcc.n	8000492 <HC05_check+0x52>
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
	BLE_buff_idx = 0; //reset index
	UART4_PutS("AT\n\r"); //send AT
	last_check_time = MiliCount + 5; //set timeout point
	//waiting for response
	while (BLE_buff_temp[0] == 0) {
 8000488:	4b10      	ldr	r3, [pc, #64]	; (80004cc <HC05_check+0x8c>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d0f5      	beq.n	800047c <HC05_check+0x3c>
 8000490:	e000      	b.n	8000494 <HC05_check+0x54>
		if (last_check_time < MiliCount)
			break; //time out
 8000492:	bf00      	nop
	}
	HC05_DIS;
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <HC05_check+0x88>)
 8000496:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800049a:	f003 fdb5 	bl	8004008 <GPIO_ResetBits>
	if (BLE_buff_temp[0] != 0) {
 800049e:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <HC05_check+0x8c>)
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d00c      	beq.n	80004c0 <HC05_check+0x80>
		if (strcmp(BLE_buff_temp, "OK\n\r")) {
 80004a6:	4809      	ldr	r0, [pc, #36]	; (80004cc <HC05_check+0x8c>)
 80004a8:	490d      	ldr	r1, [pc, #52]	; (80004e0 <HC05_check+0xa0>)
 80004aa:	f008 fc51 	bl	8008d50 <strcmp>
 80004ae:	4603      	mov	r3, r0
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d002      	beq.n	80004ba <HC05_check+0x7a>
			return 1; //ok
 80004b4:	f04f 0301 	mov.w	r3, #1
 80004b8:	e004      	b.n	80004c4 <HC05_check+0x84>
		} else {
			return 0; //fail
 80004ba:	f04f 0300 	mov.w	r3, #0
 80004be:	e001      	b.n	80004c4 <HC05_check+0x84>
		}
	} else
		return -1; //no response
 80004c0:	f04f 33ff 	mov.w	r3, #4294967295

}
 80004c4:	4618      	mov	r0, r3
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	40010c00 	.word	0x40010c00
 80004cc:	200009a0 	.word	0x200009a0
 80004d0:	20000aa0 	.word	0x20000aa0
 80004d4:	0800e9f0 	.word	0x0800e9f0
 80004d8:	20000740 	.word	0x20000740
 80004dc:	20000638 	.word	0x20000638
 80004e0:	0800e9e8 	.word	0x0800e9e8

080004e4 <HC05_Reset>:
int HC05_Reset(void) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
 80004e8:	4817      	ldr	r0, [pc, #92]	; (8000548 <HC05_Reset+0x64>)
 80004ea:	f04f 0100 	mov.w	r1, #0
 80004ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004f2:	f007 fe15 	bl	8008120 <memset>
	BLE_buff_idx = 0; //reset index
 80004f6:	4b15      	ldr	r3, [pc, #84]	; (800054c <HC05_Reset+0x68>)
 80004f8:	f04f 0200 	mov.w	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
	UART4_PutS("AT+RESET\n\r"); //send AT
 80004fe:	4814      	ldr	r0, [pc, #80]	; (8000550 <HC05_Reset+0x6c>)
 8000500:	f7ff fef0 	bl	80002e4 <UART4_PutS>
	last_check_time = MiliCount + 100; //set timeout point
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <HC05_Reset+0x70>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800050c:	4b12      	ldr	r3, [pc, #72]	; (8000558 <HC05_Reset+0x74>)
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	e000      	b.n	8000514 <HC05_Reset+0x30>
	//waiting for response
	while (1) {
		if (last_check_time < MiliCount || BLE_buff_temp[BLE_buff_idx] == 0x0a)
			break;
	}
 8000512:	bf00      	nop
	BLE_buff_idx = 0; //reset index
	UART4_PutS("AT+RESET\n\r"); //send AT
	last_check_time = MiliCount + 100; //set timeout point
	//waiting for response
	while (1) {
		if (last_check_time < MiliCount || BLE_buff_temp[BLE_buff_idx] == 0x0a)
 8000514:	4b10      	ldr	r3, [pc, #64]	; (8000558 <HC05_Reset+0x74>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <HC05_Reset+0x70>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	429a      	cmp	r2, r3
 800051e:	d305      	bcc.n	800052c <HC05_Reset+0x48>
 8000520:	4b0a      	ldr	r3, [pc, #40]	; (800054c <HC05_Reset+0x68>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a08      	ldr	r2, [pc, #32]	; (8000548 <HC05_Reset+0x64>)
 8000526:	5cd3      	ldrb	r3, [r2, r3]
 8000528:	2b0a      	cmp	r3, #10
 800052a:	d1f2      	bne.n	8000512 <HC05_Reset+0x2e>
			break;
	}
	if (strcmp(BLE_buff_temp, "OK\n\r")) {
 800052c:	4806      	ldr	r0, [pc, #24]	; (8000548 <HC05_Reset+0x64>)
 800052e:	490b      	ldr	r1, [pc, #44]	; (800055c <HC05_Reset+0x78>)
 8000530:	f008 fc0e 	bl	8008d50 <strcmp>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d002      	beq.n	8000540 <HC05_Reset+0x5c>
		return 1; //ok
 800053a:	f04f 0301 	mov.w	r3, #1
 800053e:	e001      	b.n	8000544 <HC05_Reset+0x60>
	} else {
		return 0; //fail
 8000540:	f04f 0300 	mov.w	r3, #0
	}
}
 8000544:	4618      	mov	r0, r3
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200009a0 	.word	0x200009a0
 800054c:	20000aa0 	.word	0x20000aa0
 8000550:	0800e9f8 	.word	0x0800e9f8
 8000554:	20000740 	.word	0x20000740
 8000558:	20000638 	.word	0x20000638
 800055c:	0800e9e8 	.word	0x0800e9e8

08000560 <HC05_SetPassword>:
int HC05_SetPassword(char *str) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b092      	sub	sp, #72	; 0x48
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	char data[64] = { 0 };
 8000568:	f107 0208 	add.w	r2, r7, #8
 800056c:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000570:	4610      	mov	r0, r2
 8000572:	f04f 0100 	mov.w	r1, #0
 8000576:	461a      	mov	r2, r3
 8000578:	f007 fdd2 	bl	8008120 <memset>
	HC05_EN;
 800057c:	4831      	ldr	r0, [pc, #196]	; (8000644 <HC05_SetPassword+0xe4>)
 800057e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000582:	f003 fd33 	bl	8003fec <GPIO_SetBits>
	delay_ms(100);
 8000586:	f04f 0064 	mov.w	r0, #100	; 0x64
 800058a:	f000 ff23 	bl	80013d4 <delay_ms>
	//UART4_PutS("AT+RESET\r\n");
	//delay_ms(100);
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
 800058e:	482e      	ldr	r0, [pc, #184]	; (8000648 <HC05_SetPassword+0xe8>)
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000598:	f007 fdc2 	bl	8008120 <memset>
	BLE_buff_idx = 0; //reset index
 800059c:	4b2b      	ldr	r3, [pc, #172]	; (800064c <HC05_SetPassword+0xec>)
 800059e:	f04f 0200 	mov.w	r2, #0
 80005a2:	601a      	str	r2, [r3, #0]
	usnprintf(data, strlen(str) + strlen("AT+PSWD=\r\n"), "AT+PSWD=%s\r\n",
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f008 fcc1 	bl	8008f2c <strlen>
 80005aa:	4603      	mov	r3, r0
 80005ac:	f103 030a 	add.w	r3, r3, #10
 80005b0:	f107 0208 	add.w	r2, r7, #8
 80005b4:	4610      	mov	r0, r2
 80005b6:	4619      	mov	r1, r3
 80005b8:	4a25      	ldr	r2, [pc, #148]	; (8000650 <HC05_SetPassword+0xf0>)
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	f002 f958 	bl	8002870 <usnprintf>
			str);
	UART4_PutS(data);
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff fe8d 	bl	80002e4 <UART4_PutS>
	//delay_ms(100); //set name
	last_check_time = MiliCount + 100; //set timeout point
 80005ca:	4b22      	ldr	r3, [pc, #136]	; (8000654 <HC05_SetPassword+0xf4>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80005d2:	4b21      	ldr	r3, [pc, #132]	; (8000658 <HC05_SetPassword+0xf8>)
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	e000      	b.n	80005da <HC05_SetPassword+0x7a>
	//waiting for response
	while (1) {
		if ((last_check_time < MiliCount)
				|| (BLE_buff_temp[BLE_buff_idx] == 0x0a))
			break;
	}
 80005d8:	bf00      	nop
	UART4_PutS(data);
	//delay_ms(100); //set name
	last_check_time = MiliCount + 100; //set timeout point
	//waiting for response
	while (1) {
		if ((last_check_time < MiliCount)
 80005da:	4b1f      	ldr	r3, [pc, #124]	; (8000658 <HC05_SetPassword+0xf8>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <HC05_SetPassword+0xf4>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	429a      	cmp	r2, r3
 80005e4:	d305      	bcc.n	80005f2 <HC05_SetPassword+0x92>
				|| (BLE_buff_temp[BLE_buff_idx] == 0x0a))
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <HC05_SetPassword+0xec>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a17      	ldr	r2, [pc, #92]	; (8000648 <HC05_SetPassword+0xe8>)
 80005ec:	5cd3      	ldrb	r3, [r2, r3]
 80005ee:	2b0a      	cmp	r3, #10
 80005f0:	d1f2      	bne.n	80005d8 <HC05_SetPassword+0x78>
			break;
	}
	//xprintf("Response:%s", BLE_buff_temp);
	if (strcmp(BLE_buff_temp, "OK\r\n") == 0) {
 80005f2:	4815      	ldr	r0, [pc, #84]	; (8000648 <HC05_SetPassword+0xe8>)
 80005f4:	4919      	ldr	r1, [pc, #100]	; (800065c <HC05_SetPassword+0xfc>)
 80005f6:	f008 fbab 	bl	8008d50 <strcmp>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d10e      	bne.n	800061e <HC05_SetPassword+0xbe>
		HC05_DIS;
 8000600:	4810      	ldr	r0, [pc, #64]	; (8000644 <HC05_SetPassword+0xe4>)
 8000602:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000606:	f003 fcff 	bl	8004008 <GPIO_ResetBits>
		delay_ms(100);
 800060a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800060e:	f000 fee1 	bl	80013d4 <delay_ms>
		UART4_PutS("AT+RESET\r\n");
 8000612:	4813      	ldr	r0, [pc, #76]	; (8000660 <HC05_SetPassword+0x100>)
 8000614:	f7ff fe66 	bl	80002e4 <UART4_PutS>
		return 1; //ok
 8000618:	f04f 0301 	mov.w	r3, #1
 800061c:	e00d      	b.n	800063a <HC05_SetPassword+0xda>
	} else {
		HC05_DIS;
 800061e:	4809      	ldr	r0, [pc, #36]	; (8000644 <HC05_SetPassword+0xe4>)
 8000620:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000624:	f003 fcf0 	bl	8004008 <GPIO_ResetBits>
		delay_ms(100);
 8000628:	f04f 0064 	mov.w	r0, #100	; 0x64
 800062c:	f000 fed2 	bl	80013d4 <delay_ms>
		UART4_PutS("AT+RESET\r\n");
 8000630:	480b      	ldr	r0, [pc, #44]	; (8000660 <HC05_SetPassword+0x100>)
 8000632:	f7ff fe57 	bl	80002e4 <UART4_PutS>
		return 0; //fail
 8000636:	f04f 0300 	mov.w	r3, #0
	}
}
 800063a:	4618      	mov	r0, r3
 800063c:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40010c00 	.word	0x40010c00
 8000648:	200009a0 	.word	0x200009a0
 800064c:	20000aa0 	.word	0x20000aa0
 8000650:	0800ea04 	.word	0x0800ea04
 8000654:	20000740 	.word	0x20000740
 8000658:	20000638 	.word	0x20000638
 800065c:	0800ea14 	.word	0x0800ea14
 8000660:	0800ea1c 	.word	0x0800ea1c

08000664 <HC05_SetName>:
int HC05_SetName(char *str) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b092      	sub	sp, #72	; 0x48
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	char data[64] = { 0 };
 800066c:	f107 0208 	add.w	r2, r7, #8
 8000670:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000674:	4610      	mov	r0, r2
 8000676:	f04f 0100 	mov.w	r1, #0
 800067a:	461a      	mov	r2, r3
 800067c:	f007 fd50 	bl	8008120 <memset>
	HC05_EN;
 8000680:	4833      	ldr	r0, [pc, #204]	; (8000750 <HC05_SetName+0xec>)
 8000682:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000686:	f003 fcb1 	bl	8003fec <GPIO_SetBits>
	delay_ms(100);
 800068a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800068e:	f000 fea1 	bl	80013d4 <delay_ms>
	//UART4_PutS("AT+RESET\r\n");
	//delay_ms(100);
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
 8000692:	4830      	ldr	r0, [pc, #192]	; (8000754 <HC05_SetName+0xf0>)
 8000694:	f04f 0100 	mov.w	r1, #0
 8000698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800069c:	f007 fd40 	bl	8008120 <memset>
	BLE_buff_idx = 0; //reset index
 80006a0:	4b2d      	ldr	r3, [pc, #180]	; (8000758 <HC05_SetName+0xf4>)
 80006a2:	f04f 0200 	mov.w	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
	usnprintf(data, strlen(str) + strlen("AT+NAME=\r\n"), "AT+NAME=%s\r\n",
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f008 fc3f 	bl	8008f2c <strlen>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f103 030a 	add.w	r3, r3, #10
 80006b4:	f107 0208 	add.w	r2, r7, #8
 80006b8:	4610      	mov	r0, r2
 80006ba:	4619      	mov	r1, r3
 80006bc:	4a27      	ldr	r2, [pc, #156]	; (800075c <HC05_SetName+0xf8>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f002 f8d6 	bl	8002870 <usnprintf>
			str);
	UART4_PutS(data);
 80006c4:	f107 0308 	add.w	r3, r7, #8
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff fe0b 	bl	80002e4 <UART4_PutS>
	//delay_ms(100); //set name
	last_check_time = MiliCount + 100; //set timeout point
 80006ce:	4b24      	ldr	r3, [pc, #144]	; (8000760 <HC05_SetName+0xfc>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80006d6:	4b23      	ldr	r3, [pc, #140]	; (8000764 <HC05_SetName+0x100>)
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	e000      	b.n	80006de <HC05_SetName+0x7a>
	//waiting for response
	while (1) {
		if ((last_check_time < MiliCount)
				|| (BLE_buff_temp[BLE_buff_idx] == 0x0a))
			break;
	}
 80006dc:	bf00      	nop
	UART4_PutS(data);
	//delay_ms(100); //set name
	last_check_time = MiliCount + 100; //set timeout point
	//waiting for response
	while (1) {
		if ((last_check_time < MiliCount)
 80006de:	4b21      	ldr	r3, [pc, #132]	; (8000764 <HC05_SetName+0x100>)
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	4b1f      	ldr	r3, [pc, #124]	; (8000760 <HC05_SetName+0xfc>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	429a      	cmp	r2, r3
 80006e8:	d305      	bcc.n	80006f6 <HC05_SetName+0x92>
				|| (BLE_buff_temp[BLE_buff_idx] == 0x0a))
 80006ea:	4b1b      	ldr	r3, [pc, #108]	; (8000758 <HC05_SetName+0xf4>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a19      	ldr	r2, [pc, #100]	; (8000754 <HC05_SetName+0xf0>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	2b0a      	cmp	r3, #10
 80006f4:	d1f2      	bne.n	80006dc <HC05_SetName+0x78>
			break;
	}
	xprintf("Response:%s", BLE_buff_temp);
 80006f6:	481c      	ldr	r0, [pc, #112]	; (8000768 <HC05_SetName+0x104>)
 80006f8:	4916      	ldr	r1, [pc, #88]	; (8000754 <HC05_SetName+0xf0>)
 80006fa:	f002 feeb 	bl	80034d4 <xprintf>
	if (strcmp(BLE_buff_temp, "OK\r\n") == 0) {
 80006fe:	4815      	ldr	r0, [pc, #84]	; (8000754 <HC05_SetName+0xf0>)
 8000700:	491a      	ldr	r1, [pc, #104]	; (800076c <HC05_SetName+0x108>)
 8000702:	f008 fb25 	bl	8008d50 <strcmp>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d10e      	bne.n	800072a <HC05_SetName+0xc6>
		HC05_DIS;
 800070c:	4810      	ldr	r0, [pc, #64]	; (8000750 <HC05_SetName+0xec>)
 800070e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000712:	f003 fc79 	bl	8004008 <GPIO_ResetBits>
		delay_ms(100);
 8000716:	f04f 0064 	mov.w	r0, #100	; 0x64
 800071a:	f000 fe5b 	bl	80013d4 <delay_ms>
		UART4_PutS("AT+RESET\r\n");
 800071e:	4814      	ldr	r0, [pc, #80]	; (8000770 <HC05_SetName+0x10c>)
 8000720:	f7ff fde0 	bl	80002e4 <UART4_PutS>
		return 1; //ok
 8000724:	f04f 0301 	mov.w	r3, #1
 8000728:	e00d      	b.n	8000746 <HC05_SetName+0xe2>
	} else {
		HC05_DIS;
 800072a:	4809      	ldr	r0, [pc, #36]	; (8000750 <HC05_SetName+0xec>)
 800072c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000730:	f003 fc6a 	bl	8004008 <GPIO_ResetBits>
		delay_ms(100);
 8000734:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000738:	f000 fe4c 	bl	80013d4 <delay_ms>
		UART4_PutS("AT+RESET\r\n");
 800073c:	480c      	ldr	r0, [pc, #48]	; (8000770 <HC05_SetName+0x10c>)
 800073e:	f7ff fdd1 	bl	80002e4 <UART4_PutS>
		return 0; //fail
 8000742:	f04f 0300 	mov.w	r3, #0
	}
}
 8000746:	4618      	mov	r0, r3
 8000748:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40010c00 	.word	0x40010c00
 8000754:	200009a0 	.word	0x200009a0
 8000758:	20000aa0 	.word	0x20000aa0
 800075c:	0800ea28 	.word	0x0800ea28
 8000760:	20000740 	.word	0x20000740
 8000764:	20000638 	.word	0x20000638
 8000768:	0800ea38 	.word	0x0800ea38
 800076c:	0800ea14 	.word	0x0800ea14
 8000770:	0800ea1c 	.word	0x0800ea1c

08000774 <HC05_SetUsart>:
int HC05_SetUsart(void) {
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
	HC05_EN;
 8000778:	481d      	ldr	r0, [pc, #116]	; (80007f0 <HC05_SetUsart+0x7c>)
 800077a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800077e:	f003 fc35 	bl	8003fec <GPIO_SetBits>
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
 8000782:	481c      	ldr	r0, [pc, #112]	; (80007f4 <HC05_SetUsart+0x80>)
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800078c:	f007 fcc8 	bl	8008120 <memset>
	BLE_buff_idx = 0; //reset index
 8000790:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <HC05_SetUsart+0x84>)
 8000792:	f04f 0200 	mov.w	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
	UART4_PutS("AT+UART=38400,0,0\n\r"); //set name
 8000798:	4818      	ldr	r0, [pc, #96]	; (80007fc <HC05_SetUsart+0x88>)
 800079a:	f7ff fda3 	bl	80002e4 <UART4_PutS>
	last_check_time = MiliCount + 5; //set timeout point
 800079e:	4b18      	ldr	r3, [pc, #96]	; (8000800 <HC05_SetUsart+0x8c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f103 0205 	add.w	r2, r3, #5
 80007a6:	4b17      	ldr	r3, [pc, #92]	; (8000804 <HC05_SetUsart+0x90>)
 80007a8:	601a      	str	r2, [r3, #0]
	//waiting for response
	while (BLE_buff_temp[0] == 0) {
 80007aa:	e005      	b.n	80007b8 <HC05_SetUsart+0x44>
		if (last_check_time < MiliCount)
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <HC05_SetUsart+0x90>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b13      	ldr	r3, [pc, #76]	; (8000800 <HC05_SetUsart+0x8c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d304      	bcc.n	80007c2 <HC05_SetUsart+0x4e>
	memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp)); //clear buff
	BLE_buff_idx = 0; //reset index
	UART4_PutS("AT+UART=38400,0,0\n\r"); //set name
	last_check_time = MiliCount + 5; //set timeout point
	//waiting for response
	while (BLE_buff_temp[0] == 0) {
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <HC05_SetUsart+0x80>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d0f5      	beq.n	80007ac <HC05_SetUsart+0x38>
 80007c0:	e000      	b.n	80007c4 <HC05_SetUsart+0x50>
		if (last_check_time < MiliCount)
			break; //time out
 80007c2:	bf00      	nop
	}
	if (BLE_buff_temp[0] != 0) {
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <HC05_SetUsart+0x80>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d00c      	beq.n	80007e6 <HC05_SetUsart+0x72>
		if (strcmp(BLE_buff_temp, "OK\r\n")) {
 80007cc:	4809      	ldr	r0, [pc, #36]	; (80007f4 <HC05_SetUsart+0x80>)
 80007ce:	490e      	ldr	r1, [pc, #56]	; (8000808 <HC05_SetUsart+0x94>)
 80007d0:	f008 fabe 	bl	8008d50 <strcmp>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d002      	beq.n	80007e0 <HC05_SetUsart+0x6c>
			return 1; //ok
 80007da:	f04f 0301 	mov.w	r3, #1
 80007de:	e004      	b.n	80007ea <HC05_SetUsart+0x76>
		} else {
			return 0; //fail
 80007e0:	f04f 0300 	mov.w	r3, #0
 80007e4:	e001      	b.n	80007ea <HC05_SetUsart+0x76>
		}
	} else
		return -1; //no response
 80007e6:	f04f 33ff 	mov.w	r3, #4294967295

}
 80007ea:	4618      	mov	r0, r3
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40010c00 	.word	0x40010c00
 80007f4:	200009a0 	.word	0x200009a0
 80007f8:	20000aa0 	.word	0x20000aa0
 80007fc:	0800ea44 	.word	0x0800ea44
 8000800:	20000740 	.word	0x20000740
 8000804:	20000638 	.word	0x20000638
 8000808:	0800ea14 	.word	0x0800ea14

0800080c <HC05_seting>:
int HC05_seting(void) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
	HC05_EN;
 8000812:	480c      	ldr	r0, [pc, #48]	; (8000844 <HC05_seting+0x38>)
 8000814:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000818:	f003 fbe8 	bl	8003fec <GPIO_SetBits>
	for (int i = 0; i < 5; i++) {
 800081c:	f04f 0300 	mov.w	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	e007      	b.n	8000834 <HC05_seting+0x28>
		if (HC05_Reset())
 8000824:	f7ff fe5e 	bl	80004e4 <HC05_Reset>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
		return -1; //no response

}
int HC05_seting(void) {
	HC05_EN;
	for (int i = 0; i < 5; i++) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f103 0301 	add.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2b04      	cmp	r3, #4
 8000838:	ddf4      	ble.n	8000824 <HC05_seting+0x18>
		if (HC05_Reset())
			continue;
	}

}
 800083a:	4618      	mov	r0, r3
 800083c:	f107 0708 	add.w	r7, r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40010c00 	.word	0x40010c00

08000848 <HC05_SetingMode>:
int HC05_SetingMode(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	return HC05_Reset();
 800084c:	f7ff fe4a 	bl	80004e4 <HC05_Reset>
 8000850:	4603      	mov	r3, r0

}
 8000852:	4618      	mov	r0, r3
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop

08000858 <HC05_NormalMode>:
int HC05_NormalMode(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	HC05_DIS;
 800085c:	4804      	ldr	r0, [pc, #16]	; (8000870 <HC05_NormalMode+0x18>)
 800085e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000862:	f003 fbd1 	bl	8004008 <GPIO_ResetBits>
	return HC05_Reset();
 8000866:	f7ff fe3d 	bl	80004e4 <HC05_Reset>
 800086a:	4603      	mov	r3, r0
}
 800086c:	4618      	mov	r0, r3
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40010c00 	.word	0x40010c00

08000874 <HC05_init>:
void HC05_init(void) {
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0

}
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop

08000880 <HC05_WorkingMode>:

int HC05_WorkingMode(void) {
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	return 0;
 8000884:	f04f 0300 	mov.w	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr

08000890 <HC05_change_baudrate>:
int HC05_change_baudrate(int baudrate) {
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	 char str[5] = { 0 };
	 UART4_PutS("AT+UART=%d,0,0\n\r", baudrate);
	 return HC05_TestOk();
	 */

}
 8000898:	4618      	mov	r0, r3
 800089a:	f107 070c 	add.w	r7, r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <HC05_SendData>:
void HC05_SendData(char *S) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	if (HC05_Get_Connected()) {
 80008ac:	f7ff fd92 	bl	80003d4 <HC05_Get_Connected>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d003      	beq.n	80008be <HC05_SendData+0x1a>
		UART4_PutS(S);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fd14 	bl	80002e4 <UART4_PutS>
 80008bc:	e002      	b.n	80008c4 <HC05_SendData+0x20>
	} else {
		xprintf("not connect\r\n");
 80008be:	4803      	ldr	r0, [pc, #12]	; (80008cc <HC05_SendData+0x28>)
 80008c0:	f002 fe08 	bl	80034d4 <xprintf>
	}
}
 80008c4:	f107 0708 	add.w	r7, r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	0800ea58 	.word	0x0800ea58

080008d0 <CharToHex>:
} SKS_HANDLER;
/* Private variables ---------------------------------------------------------*/
static int response = 0;
const char HexChar[16] = "0123456789ABCDEF";
/* Private function prototypes -----------------------------------------------*/
void CharToHex(const char *str1, char *str2, int len) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b0c6      	sub	sp, #280	; 0x118
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	6018      	str	r0, [r3, #0]
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	6019      	str	r1, [r3, #0]
 80008e2:	f107 0304 	add.w	r3, r7, #4
 80008e6:	601a      	str	r2, [r3, #0]
	char temp_buff[256] = { 0 };
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	461a      	mov	r2, r3
 80008ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008f2:	4610      	mov	r0, r2
 80008f4:	f04f 0100 	mov.w	r1, #0
 80008f8:	461a      	mov	r2, r3
 80008fa:	f007 fc11 	bl	8008120 <memset>
	for (int i = 0; i < len / 2; i++) {
 80008fe:	f04f 0300 	mov.w	r3, #0
 8000902:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000906:	e081      	b.n	8000a0c <CharToHex+0x13c>
		if (str1[i * 2] > 57) {
 8000908:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800090c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000910:	f107 020c 	add.w	r2, r7, #12
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	18d3      	adds	r3, r2, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b39      	cmp	r3, #57	; 0x39
 800091c:	d915      	bls.n	800094a <CharToHex+0x7a>
			temp_buff[i] = (str1[i * 2] - 55) << 4;
 800091e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000922:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000926:	f107 020c 	add.w	r2, r7, #12
 800092a:	6812      	ldr	r2, [r2, #0]
 800092c:	18d3      	adds	r3, r2, r3
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	f1a3 0337 	sub.w	r3, r3, #55	; 0x37
 8000934:	b2db      	uxtb	r3, r3
 8000936:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800093a:	b2da      	uxtb	r2, r3
 800093c:	f107 0114 	add.w	r1, r7, #20
 8000940:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000944:	18cb      	adds	r3, r1, r3
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	e014      	b.n	8000974 <CharToHex+0xa4>
		} else {
			temp_buff[i] = (str1[i * 2] - 48) << 4;
 800094a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800094e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000952:	f107 020c 	add.w	r2, r7, #12
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	18d3      	adds	r3, r2, r3
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8000960:	b2db      	uxtb	r3, r3
 8000962:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000966:	b2da      	uxtb	r2, r3
 8000968:	f107 0114 	add.w	r1, r7, #20
 800096c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000970:	18cb      	adds	r3, r1, r3
 8000972:	701a      	strb	r2, [r3, #0]
		}
		if (str1[i * 2 + 1] > 57) {
 8000974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000978:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800097c:	f103 0301 	add.w	r3, r3, #1
 8000980:	f107 020c 	add.w	r2, r7, #12
 8000984:	6812      	ldr	r2, [r2, #0]
 8000986:	18d3      	adds	r3, r2, r3
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b39      	cmp	r3, #57	; 0x39
 800098c:	d91c      	bls.n	80009c8 <CharToHex+0xf8>
			temp_buff[i] += (str1[i * 2 + 1] - 55);
 800098e:	f107 0214 	add.w	r2, r7, #20
 8000992:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000996:	18d3      	adds	r3, r2, r3
 8000998:	781a      	ldrb	r2, [r3, #0]
 800099a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800099e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009a2:	f103 0301 	add.w	r3, r3, #1
 80009a6:	f107 010c 	add.w	r1, r7, #12
 80009aa:	6809      	ldr	r1, [r1, #0]
 80009ac:	18cb      	adds	r3, r1, r3
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	18d3      	adds	r3, r2, r3
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	f1a3 0337 	sub.w	r3, r3, #55	; 0x37
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	f107 0114 	add.w	r1, r7, #20
 80009be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80009c2:	18cb      	adds	r3, r1, r3
 80009c4:	701a      	strb	r2, [r3, #0]
 80009c6:	e01b      	b.n	8000a00 <CharToHex+0x130>
		} else {
			temp_buff[i] += (str1[i * 2 + 1] - 48);
 80009c8:	f107 0214 	add.w	r2, r7, #20
 80009cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80009d0:	18d3      	adds	r3, r2, r3
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	f103 0301 	add.w	r3, r3, #1
 80009e0:	f107 010c 	add.w	r1, r7, #12
 80009e4:	6809      	ldr	r1, [r1, #0]
 80009e6:	18cb      	adds	r3, r1, r3
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	18d3      	adds	r3, r2, r3
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	f107 0114 	add.w	r1, r7, #20
 80009f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80009fc:	18cb      	adds	r3, r1, r3
 80009fe:	701a      	strb	r2, [r3, #0]
static int response = 0;
const char HexChar[16] = "0123456789ABCDEF";
/* Private function prototypes -----------------------------------------------*/
void CharToHex(const char *str1, char *str2, int len) {
	char temp_buff[256] = { 0 };
	for (int i = 0; i < len / 2; i++) {
 8000a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000a04:	f103 0301 	add.w	r3, r3, #1
 8000a08:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000a0c:	f107 0304 	add.w	r3, r7, #4
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8000a16:	18d3      	adds	r3, r2, r3
 8000a18:	ea4f 0363 	mov.w	r3, r3, asr #1
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000a22:	429a      	cmp	r2, r3
 8000a24:	f73f af70 	bgt.w	8000908 <CharToHex+0x38>
		} else {
			temp_buff[i] += (str1[i * 2 + 1] - 48);
		}

	}
	memccpy(str2, temp_buff, 0, strlen(temp_buff));
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f008 fa7d 	bl	8008f2c <strlen>
 8000a32:	4603      	mov	r3, r0
 8000a34:	f107 0108 	add.w	r1, r7, #8
 8000a38:	f107 0214 	add.w	r2, r7, #20
 8000a3c:	6808      	ldr	r0, [r1, #0]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	f04f 0200 	mov.w	r2, #0
 8000a44:	f007 fa82 	bl	8007f4c <memccpy>
}
 8000a48:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <HexToChar>:
void HexToChar(const char *str1, char *str2, int len) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b096      	sub	sp, #88	; 0x58
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
	char temp_buff[64] = { 0 };
 8000a5c:	f107 0214 	add.w	r2, r7, #20
 8000a60:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000a64:	4610      	mov	r0, r2
 8000a66:	f04f 0100 	mov.w	r1, #0
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	f007 fb58 	bl	8008120 <memset>
	for (int i = 0; i < len; i++) {
 8000a70:	f04f 0300 	mov.w	r3, #0
 8000a74:	657b      	str	r3, [r7, #84]	; 0x54
 8000a76:	e026      	b.n	8000ac6 <HexToChar+0x76>
		temp_buff[i * 2] = (HexChar[str1[i] >> 4]);
 8000a78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000a80:	68f9      	ldr	r1, [r7, #12]
 8000a82:	188a      	adds	r2, r1, r2
 8000a84:	7812      	ldrb	r2, [r2, #0]
 8000a86:	ea4f 1212 	mov.w	r2, r2, lsr #4
 8000a8a:	b2d2      	uxtb	r2, r2
 8000a8c:	4919      	ldr	r1, [pc, #100]	; (8000af4 <HexToChar+0xa4>)
 8000a8e:	5c8a      	ldrb	r2, [r1, r2]
 8000a90:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000a94:	18cb      	adds	r3, r1, r3
 8000a96:	f803 2c44 	strb.w	r2, [r3, #-68]
		temp_buff[i * 2 + 1] = (HexChar[str1[i] & 0x0F]);
 8000a9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	f103 0301 	add.w	r3, r3, #1
 8000aa4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000aa6:	68f9      	ldr	r1, [r7, #12]
 8000aa8:	188a      	adds	r2, r1, r2
 8000aaa:	7812      	ldrb	r2, [r2, #0]
 8000aac:	f002 020f 	and.w	r2, r2, #15
 8000ab0:	4910      	ldr	r1, [pc, #64]	; (8000af4 <HexToChar+0xa4>)
 8000ab2:	5c8a      	ldrb	r2, [r1, r2]
 8000ab4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8000ab8:	18cb      	adds	r3, r1, r3
 8000aba:	f803 2c44 	strb.w	r2, [r3, #-68]
	}
	memccpy(str2, temp_buff, 0, strlen(temp_buff));
}
void HexToChar(const char *str1, char *str2, int len) {
	char temp_buff[64] = { 0 };
	for (int i = 0; i < len; i++) {
 8000abe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ac0:	f103 0301 	add.w	r3, r3, #1
 8000ac4:	657b      	str	r3, [r7, #84]	; 0x54
 8000ac6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dbd4      	blt.n	8000a78 <HexToChar+0x28>
		temp_buff[i * 2] = (HexChar[str1[i] >> 4]);
		temp_buff[i * 2 + 1] = (HexChar[str1[i] & 0x0F]);
	}
	memccpy(str2, temp_buff, 0, strlen(temp_buff));
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f008 fa2a 	bl	8008f2c <strlen>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	f107 0214 	add.w	r2, r7, #20
 8000ade:	68b8      	ldr	r0, [r7, #8]
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	f04f 0200 	mov.w	r2, #0
 8000ae6:	f007 fa31 	bl	8007f4c <memccpy>
}
 8000aea:	f107 0758 	add.w	r7, r7, #88	; 0x58
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	0800ea68 	.word	0x0800ea68

08000af8 <append_int>:
void append_int(char* str, uint8_t len, uint32_t val) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	460b      	mov	r3, r1
 8000b02:	607a      	str	r2, [r7, #4]
 8000b04:	72fb      	strb	r3, [r7, #11]
	uint8_t i;
	char *ptr = str + strlen(str);
 8000b06:	68f8      	ldr	r0, [r7, #12]
 8000b08:	f008 fa10 	bl	8008f2c <strlen>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	18d3      	adds	r3, r2, r3
 8000b12:	613b      	str	r3, [r7, #16]
	for (i = 1; i <= len; i++) {
 8000b14:	f04f 0301 	mov.w	r3, #1
 8000b18:	75fb      	strb	r3, [r7, #23]
 8000b1a:	e021      	b.n	8000b60 <append_int+0x68>
		ptr[len - i] = (uint8_t) ((val % 10UL) + '0');
 8000b1c:	7afa      	ldrb	r2, [r7, #11]
 8000b1e:	7dfb      	ldrb	r3, [r7, #23]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	18d0      	adds	r0, r2, r3
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <append_int+0x88>)
 8000b2a:	fba3 2301 	umull	r2, r3, r3, r1
 8000b2e:	ea4f 02d3 	mov.w	r2, r3, lsr #3
 8000b32:	4613      	mov	r3, r2
 8000b34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b38:	189b      	adds	r3, r3, r2
 8000b3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3e:	1aca      	subs	r2, r1, r3
 8000b40:	b2d3      	uxtb	r3, r2
 8000b42:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	7003      	strb	r3, [r0, #0]
		val /= 10;
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <append_int+0x88>)
 8000b4e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b52:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000b56:	607b      	str	r3, [r7, #4]
	memccpy(str2, temp_buff, 0, strlen(temp_buff));
}
void append_int(char* str, uint8_t len, uint32_t val) {
	uint8_t i;
	char *ptr = str + strlen(str);
	for (i = 1; i <= len; i++) {
 8000b58:	7dfb      	ldrb	r3, [r7, #23]
 8000b5a:	f103 0301 	add.w	r3, r3, #1
 8000b5e:	75fb      	strb	r3, [r7, #23]
 8000b60:	7dfa      	ldrb	r2, [r7, #23]
 8000b62:	7afb      	ldrb	r3, [r7, #11]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d9d9      	bls.n	8000b1c <append_int+0x24>
		ptr[len - i] = (uint8_t) ((val % 10UL) + '0');
		val /= 10;
	}
	ptr[i - 1] = '\0';
 8000b68:	7dfb      	ldrb	r3, [r7, #23]
 8000b6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	18d3      	adds	r3, r2, r3
 8000b72:	f04f 0200 	mov.w	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	f107 0718 	add.w	r7, r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	cccccccd 	.word	0xcccccccd

08000b84 <append_char>:
void append_char(char *str, char val) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	70fb      	strb	r3, [r7, #3]
	char *ptr = str + strlen(str);
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f008 f9cb 	bl	8008f2c <strlen>
 8000b96:	4603      	mov	r3, r0
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	18d3      	adds	r3, r2, r3
 8000b9c:	60fb      	str	r3, [r7, #12]
	*ptr = val;
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	78fa      	ldrb	r2, [r7, #3]
 8000ba2:	701a      	strb	r2, [r3, #0]
}
 8000ba4:	f107 0710 	add.w	r7, r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <append_hex>:
void append_hex(char* str, uint8_t val) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	70fb      	strb	r3, [r7, #3]
	char *ptr = str + strlen(str);
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f008 f9b7 	bl	8008f2c <strlen>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	687a      	ldr	r2, [r7, #4]
 8000bc2:	18d3      	adds	r3, r2, r3
 8000bc4:	60fb      	str	r3, [r7, #12]
	ptr[0] = HexChar[val >> 4];
 8000bc6:	78fb      	ldrb	r3, [r7, #3]
 8000bc8:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	4a0b      	ldr	r2, [pc, #44]	; (8000bfc <append_hex+0x50>)
 8000bd0:	5cd2      	ldrb	r2, [r2, r3]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	701a      	strb	r2, [r3, #0]
	ptr[1] = HexChar[val & 0xF];
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	f103 0301 	add.w	r3, r3, #1
 8000bdc:	78fa      	ldrb	r2, [r7, #3]
 8000bde:	f002 020f 	and.w	r2, r2, #15
 8000be2:	4906      	ldr	r1, [pc, #24]	; (8000bfc <append_hex+0x50>)
 8000be4:	5c8a      	ldrb	r2, [r1, r2]
 8000be6:	701a      	strb	r2, [r3, #0]
	ptr[2] = 0;
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f103 0302 	add.w	r3, r3, #2
 8000bee:	f04f 0200 	mov.w	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
}
 8000bf4:	f107 0710 	add.w	r7, r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	0800ea68 	.word	0x0800ea68

08000c00 <append_hex_long>:

void append_hex_long(char* str, long val) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	char *ptr = str + strlen(str);
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f008 f98e 	bl	8008f2c <strlen>
 8000c10:	4603      	mov	r3, r0
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	18d3      	adds	r3, r2, r3
 8000c16:	60fb      	str	r3, [r7, #12]
	ptr[0] = HexChar[val >> 28];
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	ea4f 7323 	mov.w	r3, r3, asr #28
 8000c1e:	4a2c      	ldr	r2, [pc, #176]	; (8000cd0 <append_hex_long+0xd0>)
 8000c20:	5cd2      	ldrb	r2, [r2, r3]
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	701a      	strb	r2, [r3, #0]
	ptr[1] = HexChar[(val >> 24) & 0xF];
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f103 0301 	add.w	r3, r3, #1
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	ea4f 6222 	mov.w	r2, r2, asr #24
 8000c32:	f002 020f 	and.w	r2, r2, #15
 8000c36:	4926      	ldr	r1, [pc, #152]	; (8000cd0 <append_hex_long+0xd0>)
 8000c38:	5c8a      	ldrb	r2, [r1, r2]
 8000c3a:	701a      	strb	r2, [r3, #0]
	ptr[2] = HexChar[(val >> 20) & 0xF];
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f103 0302 	add.w	r3, r3, #2
 8000c42:	683a      	ldr	r2, [r7, #0]
 8000c44:	ea4f 5222 	mov.w	r2, r2, asr #20
 8000c48:	f002 020f 	and.w	r2, r2, #15
 8000c4c:	4920      	ldr	r1, [pc, #128]	; (8000cd0 <append_hex_long+0xd0>)
 8000c4e:	5c8a      	ldrb	r2, [r1, r2]
 8000c50:	701a      	strb	r2, [r3, #0]
	ptr[3] = HexChar[(val >> 16) & 0xF];
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f103 0303 	add.w	r3, r3, #3
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	ea4f 4222 	mov.w	r2, r2, asr #16
 8000c5e:	f002 020f 	and.w	r2, r2, #15
 8000c62:	491b      	ldr	r1, [pc, #108]	; (8000cd0 <append_hex_long+0xd0>)
 8000c64:	5c8a      	ldrb	r2, [r1, r2]
 8000c66:	701a      	strb	r2, [r3, #0]
	ptr[4] = HexChar[(val >> 12) & 0xF];
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f103 0304 	add.w	r3, r3, #4
 8000c6e:	683a      	ldr	r2, [r7, #0]
 8000c70:	ea4f 3222 	mov.w	r2, r2, asr #12
 8000c74:	f002 020f 	and.w	r2, r2, #15
 8000c78:	4915      	ldr	r1, [pc, #84]	; (8000cd0 <append_hex_long+0xd0>)
 8000c7a:	5c8a      	ldrb	r2, [r1, r2]
 8000c7c:	701a      	strb	r2, [r3, #0]
	ptr[5] = HexChar[(val >> 8) & 0xF];
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f103 0305 	add.w	r3, r3, #5
 8000c84:	683a      	ldr	r2, [r7, #0]
 8000c86:	ea4f 2222 	mov.w	r2, r2, asr #8
 8000c8a:	f002 020f 	and.w	r2, r2, #15
 8000c8e:	4910      	ldr	r1, [pc, #64]	; (8000cd0 <append_hex_long+0xd0>)
 8000c90:	5c8a      	ldrb	r2, [r1, r2]
 8000c92:	701a      	strb	r2, [r3, #0]
	ptr[6] = HexChar[(val >> 4) & 0xF];
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	f103 0306 	add.w	r3, r3, #6
 8000c9a:	683a      	ldr	r2, [r7, #0]
 8000c9c:	ea4f 1222 	mov.w	r2, r2, asr #4
 8000ca0:	f002 020f 	and.w	r2, r2, #15
 8000ca4:	490a      	ldr	r1, [pc, #40]	; (8000cd0 <append_hex_long+0xd0>)
 8000ca6:	5c8a      	ldrb	r2, [r1, r2]
 8000ca8:	701a      	strb	r2, [r3, #0]
	ptr[7] = HexChar[val & 0xF];
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f103 0307 	add.w	r3, r3, #7
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	f002 020f 	and.w	r2, r2, #15
 8000cb6:	4906      	ldr	r1, [pc, #24]	; (8000cd0 <append_hex_long+0xd0>)
 8000cb8:	5c8a      	ldrb	r2, [r1, r2]
 8000cba:	701a      	strb	r2, [r3, #0]
	ptr[8] = 0x0;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	f103 0308 	add.w	r3, r3, #8
 8000cc2:	f04f 0200 	mov.w	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
}
 8000cc8:	f107 0710 	add.w	r7, r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	0800ea68 	.word	0x0800ea68

08000cd4 <append_sign>:
int append_sign(char* buff) {
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	strcpy(buff, "*SS,");
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a06      	ldr	r2, [pc, #24]	; (8000cf8 <append_sign+0x24>)
 8000ce0:	6810      	ldr	r0, [r2, #0]
 8000ce2:	6018      	str	r0, [r3, #0]
 8000ce4:	7912      	ldrb	r2, [r2, #4]
 8000ce6:	711a      	strb	r2, [r3, #4]
	return 1;
 8000ce8:	f04f 0301 	mov.w	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	f107 070c 	add.w	r7, r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	0800ea78 	.word	0x0800ea78

08000cfc <next_char>:
int next_char(char* data, char sep, int max) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	460b      	mov	r3, r1
 8000d06:	607a      	str	r2, [r7, #4]
 8000d08:	72fb      	strb	r3, [r7, #11]
	char *ptr = strchr(data, sep);
 8000d0a:	7afb      	ldrb	r3, [r7, #11]
 8000d0c:	68f8      	ldr	r0, [r7, #12]
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f007 ff9e 	bl	8008c50 <strchr>
 8000d14:	6178      	str	r0, [r7, #20]
	if (ptr) {
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d007      	beq.n	8000d2c <next_char+0x30>
		return (ptr - data) >= max ? max : (ptr - data);
 8000d1c:	697a      	ldr	r2, [r7, #20]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	1ad2      	subs	r2, r2, r3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	bfb8      	it	lt
 8000d28:	4613      	movlt	r3, r2
 8000d2a:	e001      	b.n	8000d30 <next_char+0x34>
	} else {
		return 0;
 8000d2c:	f04f 0300 	mov.w	r3, #0
	}
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	f107 0718 	add.w	r7, r7, #24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop

08000d3c <create_v3>:

static char Response[256];
void create_v3(int blockno) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	append_sign(Response);
 8000d44:	4824      	ldr	r0, [pc, #144]	; (8000dd8 <create_v3+0x9c>)
 8000d46:	f7ff ffc5 	bl	8000cd4 <append_sign>
	strcat(Response, ",V3,");
 8000d4a:	4823      	ldr	r0, [pc, #140]	; (8000dd8 <create_v3+0x9c>)
 8000d4c:	f008 f8ee 	bl	8008f2c <strlen>
 8000d50:	4603      	mov	r3, r0
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b20      	ldr	r3, [pc, #128]	; (8000dd8 <create_v3+0x9c>)
 8000d56:	18d3      	adds	r3, r2, r3
 8000d58:	4a20      	ldr	r2, [pc, #128]	; (8000ddc <create_v3+0xa0>)
 8000d5a:	6810      	ldr	r0, [r2, #0]
 8000d5c:	6018      	str	r0, [r3, #0]
 8000d5e:	7912      	ldrb	r2, [r2, #4]
 8000d60:	711a      	strb	r2, [r3, #4]
	if (blockno >= 10000) {
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	f242 730f 	movw	r3, #9999	; 0x270f
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	dd07      	ble.n	8000d7c <create_v3+0x40>
		append_int(Response, 5, blockno);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	481a      	ldr	r0, [pc, #104]	; (8000dd8 <create_v3+0x9c>)
 8000d70:	f04f 0105 	mov.w	r1, #5
 8000d74:	461a      	mov	r2, r3
 8000d76:	f7ff febf 	bl	8000af8 <append_int>
 8000d7a:	e029      	b.n	8000dd0 <create_v3+0x94>
	} else if (blockno >= 1000) {
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000d82:	429a      	cmp	r2, r3
 8000d84:	dd07      	ble.n	8000d96 <create_v3+0x5a>
		append_int(Response, 4, blockno);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4813      	ldr	r0, [pc, #76]	; (8000dd8 <create_v3+0x9c>)
 8000d8a:	f04f 0104 	mov.w	r1, #4
 8000d8e:	461a      	mov	r2, r3
 8000d90:	f7ff feb2 	bl	8000af8 <append_int>
 8000d94:	e01c      	b.n	8000dd0 <create_v3+0x94>
	} else if (blockno >= 100) {
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b63      	cmp	r3, #99	; 0x63
 8000d9a:	dd07      	ble.n	8000dac <create_v3+0x70>
		append_int(Response, 3, blockno);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	480e      	ldr	r0, [pc, #56]	; (8000dd8 <create_v3+0x9c>)
 8000da0:	f04f 0103 	mov.w	r1, #3
 8000da4:	461a      	mov	r2, r3
 8000da6:	f7ff fea7 	bl	8000af8 <append_int>
 8000daa:	e011      	b.n	8000dd0 <create_v3+0x94>
	} else if (blockno >= 10) {
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b09      	cmp	r3, #9
 8000db0:	dd07      	ble.n	8000dc2 <create_v3+0x86>
		append_int(Response, 2, blockno);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4808      	ldr	r0, [pc, #32]	; (8000dd8 <create_v3+0x9c>)
 8000db6:	f04f 0102 	mov.w	r1, #2
 8000dba:	461a      	mov	r2, r3
 8000dbc:	f7ff fe9c 	bl	8000af8 <append_int>
 8000dc0:	e006      	b.n	8000dd0 <create_v3+0x94>
	} else {
		append_int(Response, 1, blockno);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <create_v3+0x9c>)
 8000dc6:	f04f 0101 	mov.w	r1, #1
 8000dca:	461a      	mov	r2, r3
 8000dcc:	f7ff fe94 	bl	8000af8 <append_int>
	}
}
 8000dd0:	f107 0708 	add.w	r7, r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000640 	.word	0x20000640
 8000ddc:	0800ea80 	.word	0x0800ea80

08000de0 <sks_cmd_Set_PassWord>:
//BLE01
static int sks_cmd_Set_PassWord(int from, char* command, int argc, char** argv,
		int size, int total) {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b096      	sub	sp, #88	; 0x58
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	603b      	str	r3, [r7, #0]
	char temp_buff[64] = { 0 };
 8000dee:	f107 0210 	add.w	r2, r7, #16
 8000df2:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000df6:	4610      	mov	r0, r2
 8000df8:	f04f 0100 	mov.w	r1, #0
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	f007 f98f 	bl	8008120 <memset>
	xprintf("sks_cmd_Set_PassWord\n\r");
 8000e02:	4822      	ldr	r0, [pc, #136]	; (8000e8c <sks_cmd_Set_PassWord+0xac>)
 8000e04:	f002 fb66 	bl	80034d4 <xprintf>
	char set = 0;
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (argv[4] == NULL)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	f103 0310 	add.w	r3, r3, #16
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <sks_cmd_Set_PassWord+0x40>
		return size;
 8000e1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e1e:	e02f      	b.n	8000e80 <sks_cmd_Set_PassWord+0xa0>
	set = atoi(argv[4]);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	f103 0310 	add.w	r3, r3, #16
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f006 fd91 	bl	8007950 <atoi>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (set == 1) {
 8000e34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d11f      	bne.n	8000e7c <sks_cmd_Set_PassWord+0x9c>
		if (argv[5] != NULL) {
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	f103 0314 	add.w	r3, r3, #20
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d019      	beq.n	8000e7c <sks_cmd_Set_PassWord+0x9c>
			int len = (argv[6] - argv[5]) - 1;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	f103 0318 	add.w	r3, r3, #24
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	f103 0314 	add.w	r3, r3, #20
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e60:	653b      	str	r3, [r7, #80]	; 0x50
			memccpy(temp_buff, argv[5], 0, len);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	f103 0314 	add.w	r3, r3, #20
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f107 0210 	add.w	r2, r7, #16
 8000e6e:	4610      	mov	r0, r2
 8000e70:	4619      	mov	r1, r3
 8000e72:	f04f 0200 	mov.w	r2, #0
 8000e76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e78:	f007 f868 	bl	8007f4c <memccpy>
		}
	}
	return 0;
 8000e7c:	f04f 0300 	mov.w	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	f107 0758 	add.w	r7, r7, #88	; 0x58
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	0800ea88 	.word	0x0800ea88

08000e90 <sks_cmd_Renane>:
//BLE02
static int sks_cmd_Renane(int from, char* command, int argc, char** argv,
		int size, int total) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b096      	sub	sp, #88	; 0x58
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	603b      	str	r3, [r7, #0]
	char temp_buff[64] = { 0 };
 8000e9e:	f107 0210 	add.w	r2, r7, #16
 8000ea2:	f04f 0340 	mov.w	r3, #64	; 0x40
 8000ea6:	4610      	mov	r0, r2
 8000ea8:	f04f 0100 	mov.w	r1, #0
 8000eac:	461a      	mov	r2, r3
 8000eae:	f007 f937 	bl	8008120 <memset>
	//xprintf("sks_cmd_Rename\n\r");
	char set = 0;
 8000eb2:	f04f 0300 	mov.w	r3, #0
 8000eb6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (argv[4] == NULL)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	f103 0310 	add.w	r3, r3, #16
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d101      	bne.n	8000eca <sks_cmd_Renane+0x3a>
		return size;
 8000ec6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ec8:	e03e      	b.n	8000f48 <sks_cmd_Renane+0xb8>
	set = atoi(argv[4]);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	f103 0310 	add.w	r3, r3, #16
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f006 fd3c 	bl	8007950 <atoi>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (set == 1) {
 8000ede:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d12e      	bne.n	8000f44 <sks_cmd_Renane+0xb4>
		if (argv[5] != NULL) {
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	f103 0314 	add.w	r3, r3, #20
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d028      	beq.n	8000f44 <sks_cmd_Renane+0xb4>
			int len = (argv[6] - argv[5]) - 1;
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	f103 0318 	add.w	r3, r3, #24
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	f103 0314 	add.w	r3, r3, #20
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f0a:	653b      	str	r3, [r7, #80]	; 0x50
			memccpy(temp_buff, argv[5], 0, len);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	f103 0314 	add.w	r3, r3, #20
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f107 0210 	add.w	r2, r7, #16
 8000f18:	4610      	mov	r0, r2
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 0200 	mov.w	r2, #0
 8000f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f22:	f007 f813 	bl	8007f4c <memccpy>
			//xprintf("%s\n\r", temp_buff);
			if (HC05_SetName(temp_buff) == 1)
 8000f26:	f107 0310 	add.w	r3, r7, #16
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fb9a 	bl	8000664 <HC05_SetName>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d103      	bne.n	8000f3e <sks_cmd_Renane+0xae>
				xprintf("successful\r\n");
 8000f36:	4807      	ldr	r0, [pc, #28]	; (8000f54 <sks_cmd_Renane+0xc4>)
 8000f38:	f002 facc 	bl	80034d4 <xprintf>
 8000f3c:	e002      	b.n	8000f44 <sks_cmd_Renane+0xb4>
			else
				xprintf("fail\r\n");
 8000f3e:	4806      	ldr	r0, [pc, #24]	; (8000f58 <sks_cmd_Renane+0xc8>)
 8000f40:	f002 fac8 	bl	80034d4 <xprintf>
		}
	}
	return 0;
 8000f44:	f04f 0300 	mov.w	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f107 0758 	add.w	r7, r7, #88	; 0x58
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	0800eaa0 	.word	0x0800eaa0
 8000f58:	0800eab0 	.word	0x0800eab0

08000f5c <sks_cmd_Reset_Defautl>:
//BLE03
static int sks_cmd_Reset_Defautl(int from, char* command, int argc, char** argv,
		int size, int total) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
 8000f68:	603b      	str	r3, [r7, #0]
	xprintf("sks_cmd_Reset_Default\n\r");
 8000f6a:	4805      	ldr	r0, [pc, #20]	; (8000f80 <sks_cmd_Reset_Defautl+0x24>)
 8000f6c:	f002 fab2 	bl	80034d4 <xprintf>
	//memset(buff_cmd, 0, sizeof(buff_cmd));
	return 0;
 8000f70:	f04f 0300 	mov.w	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	f107 0710 	add.w	r7, r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	0800eab8 	.word	0x0800eab8

08000f84 <server_on_command>:
SKS_HANDLER handlers[] = { { "BLE01", sks_cmd_Set_PassWord }, //set password
		{ "BLE02", sks_cmd_Renane }, //set name
		{ "BLE03", sks_cmd_Reset_Defautl }, //set default
		{ NULL, NULL } };

int server_on_command(int from, char * data, int size) {
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b0b1      	sub	sp, #196	; 0xc4
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
#define SKS_MAX_CMD_LEN 10
#define SKS_MAX_ARGV 	25
	int result = 0;
 8000f90:	f04f 0300 	mov.w	r3, #0
 8000f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	int field = 0;
 8000f98:	f04f 0300 	mov.w	r3, #0
 8000f9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	int ftmp;
	int j = 0;
 8000fa0:	f04f 0300 	mov.w	r3, #0
 8000fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	char *ptr = data;
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	//char invalide_code = 0;
	char command[SKS_MAX_CMD_LEN + 1] = { 0 };
 8000fae:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	f103 0304 	add.w	r3, r3, #4
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	f103 0304 	add.w	r3, r3, #4
 8000fc6:	f04f 0200 	mov.w	r2, #0
 8000fca:	801a      	strh	r2, [r3, #0]
 8000fcc:	f103 0302 	add.w	r3, r3, #2
 8000fd0:	f04f 0200 	mov.w	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	f103 0301 	add.w	r3, r3, #1
	//*XX,YYYYYYYYYY,CMD,VVVVVV,PARA1,PARA2,#
	int endPos = 0;
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int i = 0;
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	char item_buff[20] = { 0 };
 8000fea:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	f103 0304 	add.w	r3, r3, #4
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	f103 0304 	add.w	r3, r3, #4
 8001002:	f04f 0200 	mov.w	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	f103 0304 	add.w	r3, r3, #4
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	f103 0304 	add.w	r3, r3, #4
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	f103 0304 	add.w	r3, r3, #4
	char* arg[SKS_MAX_ARGV];
	for (i = 0; i < size; i++) {
 8001020:	f04f 0300 	mov.w	r3, #0
 8001024:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001028:	e021      	b.n	800106e <server_on_command+0xea>
		if ((data[i] == '#') || (data[i] == '\n') || (data[i] == '\0')) {
 800102a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	18d3      	adds	r3, r2, r3
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b23      	cmp	r3, #35	; 0x23
 8001036:	d00d      	beq.n	8001054 <server_on_command+0xd0>
 8001038:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800103c:	68ba      	ldr	r2, [r7, #8]
 800103e:	18d3      	adds	r3, r2, r3
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b0a      	cmp	r3, #10
 8001044:	d006      	beq.n	8001054 <server_on_command+0xd0>
 8001046:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	18d3      	adds	r3, r2, r3
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d106      	bne.n	8001062 <server_on_command+0xde>
			//xprintf("jump here");
			endPos = i + 1;
 8001054:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001058:	f103 0301 	add.w	r3, r3, #1
 800105c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			break;
 8001060:	e00a      	b.n	8001078 <server_on_command+0xf4>
	//*XX,YYYYYYYYYY,CMD,VVVVVV,PARA1,PARA2,#
	int endPos = 0;
	int i = 0;
	char item_buff[20] = { 0 };
	char* arg[SKS_MAX_ARGV];
	for (i = 0; i < size; i++) {
 8001062:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001066:	f103 0301 	add.w	r3, r3, #1
 800106a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800106e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dbd8      	blt.n	800102a <server_on_command+0xa6>
			//xprintf("jump here");
			endPos = i + 1;
			break;
		}
	}
	if (endPos == 0)
 8001078:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800107c:	2b00      	cmp	r3, #0
 800107e:	d102      	bne.n	8001086 <server_on_command+0x102>
		return 0; //Waiting for end command sign
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	e174      	b.n	8001370 <server_on_command+0x3ec>

	for (int i = 0; i < endPos; i++) {
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800108e:	e0d2      	b.n	8001236 <server_on_command+0x2b2>
		if ((data[i] == ',') || (data[i] == '\n') || (data[i] == '#')
 8001090:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	18d3      	adds	r3, r2, r3
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b2c      	cmp	r3, #44	; 0x2c
 800109c:	d015      	beq.n	80010ca <server_on_command+0x146>
 800109e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	18d3      	adds	r3, r2, r3
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b0a      	cmp	r3, #10
 80010aa:	d00e      	beq.n	80010ca <server_on_command+0x146>
 80010ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	18d3      	adds	r3, r2, r3
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b23      	cmp	r3, #35	; 0x23
 80010b8:	d007      	beq.n	80010ca <server_on_command+0x146>
				|| (data[i] == 0x00)) //complete one item
 80010ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	18d3      	adds	r3, r2, r3
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f040 8089 	bne.w	80011dc <server_on_command+0x258>
				{
			if (j > 0) {
 80010ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	dd52      	ble.n	8001178 <server_on_command+0x1f4>
				if (*(uint32_t*) (ptr) == 0x2C53532A) //*SS,
 80010d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4ba8      	ldr	r3, [pc, #672]	; (800137c <server_on_command+0x3f8>)
 80010da:	429a      	cmp	r2, r3
 80010dc:	d103      	bne.n	80010e6 <server_on_command+0x162>
						{
					field = 0;
 80010de:	f04f 0300 	mov.w	r3, #0
 80010e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				ftmp = field;
 80010e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80010ea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				arg[field % SKS_MAX_ARGV] = ptr;
 80010ee:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80010f2:	4ba3      	ldr	r3, [pc, #652]	; (8001380 <server_on_command+0x3fc>)
 80010f4:	fb83 0301 	smull	r0, r3, r3, r1
 80010f8:	ea4f 02e3 	mov.w	r2, r3, asr #3
 80010fc:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8001100:	1ad2      	subs	r2, r2, r3
 8001102:	4613      	mov	r3, r2
 8001104:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001108:	189b      	adds	r3, r3, r2
 800110a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800110e:	189b      	adds	r3, r3, r2
 8001110:	1aca      	subs	r2, r1, r3
 8001112:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001116:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800111a:	18d3      	adds	r3, r2, r3
 800111c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001120:	f843 2ca4 	str.w	r2, [r3, #-164]
				switch (ftmp) {
 8001124:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001128:	2b03      	cmp	r3, #3
 800112a:	d822      	bhi.n	8001172 <server_on_command+0x1ee>
 800112c:	a001      	add	r0, pc, #4	; (adr r0, 8001134 <server_on_command+0x1b0>)
 800112e:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001132:	bf00      	nop
 8001134:	08001145 	.word	0x08001145
 8001138:	08001173 	.word	0x08001173
 800113c:	08001157 	.word	0x08001157
 8001140:	08001173 	.word	0x08001173
				case 0:

					if (*(uint32_t*) (ptr) != 0x2C53532A)
 8001144:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4b8c      	ldr	r3, [pc, #560]	; (800137c <server_on_command+0x3f8>)
 800114c:	429a      	cmp	r2, r3
 800114e:	d012      	beq.n	8001176 <server_on_command+0x1f2>
						return -1; //*SS,
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	e10c      	b.n	8001370 <server_on_command+0x3ec>
					break;
				case 1:
					break;
				case 2:
					memcpy(command, ptr,
							j < SKS_MAX_CMD_LEN ? j : SKS_MAX_CMD_LEN);
 8001156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800115a:	2b0a      	cmp	r3, #10
 800115c:	bfa8      	it	ge
 800115e:	230a      	movge	r3, #10
						return -1; //*SS,
					break;
				case 1:
					break;
				case 2:
					memcpy(command, ptr,
 8001160:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001164:	4610      	mov	r0, r2
 8001166:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800116a:	461a      	mov	r2, r3
 800116c:	f006 ff1e 	bl	8007fac <memcpy>
							j < SKS_MAX_CMD_LEN ? j : SKS_MAX_CMD_LEN);
					break;
 8001170:	e002      	b.n	8001178 <server_on_command+0x1f4>
				case 3:
					break;
				default:
					break;
 8001172:	bf00      	nop
 8001174:	e000      	b.n	8001178 <server_on_command+0x1f4>
				switch (ftmp) {
				case 0:

					if (*(uint32_t*) (ptr) != 0x2C53532A)
						return -1; //*SS,
					break;
 8001176:	bf00      	nop
				default:
					break;
				}

			}
			field++;
 8001178:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800117c:	f103 0301 	add.w	r3, r3, #1
 8001180:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			if (field >= SKS_MAX_ARGV)
 8001184:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001188:	2b18      	cmp	r3, #24
 800118a:	dc5c      	bgt.n	8001246 <server_on_command+0x2c2>
				break;
			j = 0; //reset index
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			ptr = data + i + 1;
 8001194:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001198:	f103 0301 	add.w	r3, r3, #1
 800119c:	68ba      	ldr	r2, [r7, #8]
 800119e:	18d3      	adds	r3, r2, r3
 80011a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			arg[field % SKS_MAX_ARGV] = ptr;
 80011a4:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80011a8:	4b75      	ldr	r3, [pc, #468]	; (8001380 <server_on_command+0x3fc>)
 80011aa:	fb83 2301 	smull	r2, r3, r3, r1
 80011ae:	ea4f 02e3 	mov.w	r2, r3, asr #3
 80011b2:	ea4f 73e1 	mov.w	r3, r1, asr #31
 80011b6:	1ad2      	subs	r2, r2, r3
 80011b8:	4613      	mov	r3, r2
 80011ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80011be:	189b      	adds	r3, r3, r2
 80011c0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80011c4:	189b      	adds	r3, r3, r2
 80011c6:	1aca      	subs	r2, r1, r3
 80011c8:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80011cc:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 80011d0:	18c3      	adds	r3, r0, r3
 80011d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80011d6:	f843 2ca4 	str.w	r2, [r3, #-164]
 80011da:	e026      	b.n	800122a <server_on_command+0x2a6>
		} else {
			item_buff[j % sizeof(item_buff)] = data[i];
 80011dc:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 80011e0:	4b68      	ldr	r3, [pc, #416]	; (8001384 <server_on_command+0x400>)
 80011e2:	fba3 2301 	umull	r2, r3, r3, r1
 80011e6:	ea4f 1213 	mov.w	r2, r3, lsr #4
 80011ea:	4613      	mov	r3, r2
 80011ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80011f0:	189b      	adds	r3, r3, r2
 80011f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80011f6:	1aca      	subs	r2, r1, r3
 80011f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011fc:	68b9      	ldr	r1, [r7, #8]
 80011fe:	18cb      	adds	r3, r1, r3
 8001200:	7819      	ldrb	r1, [r3, #0]
 8001202:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8001206:	1883      	adds	r3, r0, r2
 8001208:	460a      	mov	r2, r1
 800120a:	f803 2c40 	strb.w	r2, [r3, #-64]
			j++;
 800120e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001212:	f103 0301 	add.w	r3, r3, #1
 8001216:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			item_buff[j] = 0x00;
 800121a:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800121e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001222:	18d3      	adds	r3, r2, r3
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
		}
	}
	if (endPos == 0)
		return 0; //Waiting for end command sign

	for (int i = 0; i < endPos; i++) {
 800122a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800122e:	f103 0301 	add.w	r3, r3, #1
 8001232:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001236:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800123a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800123e:	429a      	cmp	r2, r3
 8001240:	f6ff af26 	blt.w	8001090 <server_on_command+0x10c>
 8001244:	e000      	b.n	8001248 <server_on_command+0x2c4>
				}

			}
			field++;
			if (field >= SKS_MAX_ARGV)
				break;
 8001246:	bf00      	nop
			item_buff[j % sizeof(item_buff)] = data[i];
			j++;
			item_buff[j] = 0x00;
		}
	}
	if (field > SKS_MAX_ARGV)
 8001248:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800124c:	2b19      	cmp	r3, #25
 800124e:	dd02      	ble.n	8001256 <server_on_command+0x2d2>
		return endPos; //Too many param
 8001250:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001254:	e08c      	b.n	8001370 <server_on_command+0x3ec>
	if (field <= 3)
 8001256:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800125a:	2b03      	cmp	r3, #3
 800125c:	dc02      	bgt.n	8001264 <server_on_command+0x2e0>
		return endPos; //Too few param
 800125e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001262:	e085      	b.n	8001370 <server_on_command+0x3ec>

	i = 0;
 8001264:	f04f 0300 	mov.w	r3, #0
 8001268:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	result = -1;
 800126c:	f04f 33ff 	mov.w	r3, #4294967295
 8001270:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	response = 0;
 8001274:	4b44      	ldr	r3, [pc, #272]	; (8001388 <server_on_command+0x404>)
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
	while (handlers[i].cmd) {
 800127c:	e050      	b.n	8001320 <server_on_command+0x39c>
		if (strcmp(command, handlers[i].cmd) == 0) {
 800127e:	4943      	ldr	r1, [pc, #268]	; (800138c <server_on_command+0x408>)
 8001280:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001284:	4613      	mov	r3, r2
 8001286:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800128a:	189b      	adds	r3, r3, r2
 800128c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001290:	18cb      	adds	r3, r1, r3
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	f007 fd58 	bl	8008d50 <strcmp>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d136      	bne.n	8001314 <server_on_command+0x390>
			if (!(handlers[i].dis_mask & from)) //Chi cho phep gui lenh tu nguon
 80012a6:	4939      	ldr	r1, [pc, #228]	; (800138c <server_on_command+0x408>)
 80012a8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80012ac:	4613      	mov	r3, r2
 80012ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80012b2:	189b      	adds	r3, r3, r2
 80012b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012b8:	18cb      	adds	r3, r1, r3
 80012ba:	f103 0308 	add.w	r3, r3, #8
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d138      	bne.n	800133c <server_on_command+0x3b8>
			{
				memset(Response, 0, 200);
 80012ca:	4831      	ldr	r0, [pc, #196]	; (8001390 <server_on_command+0x40c>)
 80012cc:	f04f 0100 	mov.w	r1, #0
 80012d0:	f04f 02c8 	mov.w	r2, #200	; 0xc8
 80012d4:	f006 ff24 	bl	8008120 <memset>
				result = handlers[i].handler(from, command, field, arg, endPos,
 80012d8:	492c      	ldr	r1, [pc, #176]	; (800138c <server_on_command+0x408>)
 80012da:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80012de:	4613      	mov	r3, r2
 80012e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80012e4:	189b      	adds	r3, r3, r2
 80012e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012ea:	18cb      	adds	r3, r1, r3
 80012ec:	f103 0304 	add.w	r3, r3, #4
 80012f0:	681c      	ldr	r4, [r3, #0]
 80012f2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80012fe:	9100      	str	r1, [sp, #0]
 8001300:	6879      	ldr	r1, [r7, #4]
 8001302:	9101      	str	r1, [sp, #4]
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	4611      	mov	r1, r2
 8001308:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800130c:	47a0      	blx	r4
 800130e:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
						size);
			}
			break;
 8001312:	e013      	b.n	800133c <server_on_command+0x3b8>
		}
		i++;
 8001314:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001318:	f103 0301 	add.w	r3, r3, #1
 800131c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		return endPos; //Too few param

	i = 0;
	result = -1;
	response = 0;
	while (handlers[i].cmd) {
 8001320:	491a      	ldr	r1, [pc, #104]	; (800138c <server_on_command+0x408>)
 8001322:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001326:	4613      	mov	r3, r2
 8001328:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800132c:	189b      	adds	r3, r3, r2
 800132e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001332:	18cb      	adds	r3, r1, r3
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1a1      	bne.n	800127e <server_on_command+0x2fa>
 800133a:	e000      	b.n	800133e <server_on_command+0x3ba>
			{
				memset(Response, 0, 200);
				result = handlers[i].handler(from, command, field, arg, endPos,
						size);
			}
			break;
 800133c:	bf00      	nop
		}
		i++;
	}

	if (result > 0) {
 800133e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001342:	2b00      	cmp	r3, #0
 8001344:	dd0a      	ble.n	800135c <server_on_command+0x3d8>
		if (response) {
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <server_on_command+0x404>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00e      	beq.n	800136c <server_on_command+0x3e8>
			if (from == SKS_CMD_SOURCE_COM1) {
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d10b      	bne.n	800136c <server_on_command+0x3e8>
				xprintf(Response);
 8001354:	480e      	ldr	r0, [pc, #56]	; (8001390 <server_on_command+0x40c>)
 8001356:	f002 f8bd 	bl	80034d4 <xprintf>
 800135a:	e007      	b.n	800136c <server_on_command+0x3e8>
			} else if (from == SKS_CMD_SOURCE_COM2) {
			} else {
			}
		}
	} else if (result < 0) {
 800135c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001360:	2b00      	cmp	r3, #0
 8001362:	da03      	bge.n	800136c <server_on_command+0x3e8>
		result = endPos;
 8001364:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001368:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}
	return result;
 800136c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
}
 8001370:	4618      	mov	r0, r3
 8001372:	f107 07bc 	add.w	r7, r7, #188	; 0xbc
 8001376:	46bd      	mov	sp, r7
 8001378:	bd90      	pop	{r4, r7, pc}
 800137a:	bf00      	nop
 800137c:	2c53532a 	.word	0x2c53532a
 8001380:	51eb851f 	.word	0x51eb851f
 8001384:	cccccccd 	.word	0xcccccccd
 8001388:	2000063c 	.word	0x2000063c
 800138c:	20000000 	.word	0x20000000
 8001390:	20000640 	.word	0x20000640

08001394 <delay_us>:
 * delay.c
 *
 *  Created on: Feb 14, 2017
 *      Author: ThangNguyen
 */
void delay_us(unsigned int time_us) {
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	unsigned int i;
	unsigned char j;
	for (i = 0; i < time_us; i++) {
 800139c:	f04f 0300 	mov.w	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	e00e      	b.n	80013c2 <delay_us+0x2e>
		for (j = 0; j < 7; j++)
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	72fb      	strb	r3, [r7, #11]
 80013aa:	e003      	b.n	80013b4 <delay_us+0x20>
 80013ac:	7afb      	ldrb	r3, [r7, #11]
 80013ae:	f103 0301 	add.w	r3, r3, #1
 80013b2:	72fb      	strb	r3, [r7, #11]
 80013b4:	7afb      	ldrb	r3, [r7, #11]
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d9f8      	bls.n	80013ac <delay_us+0x18>
 *      Author: ThangNguyen
 */
void delay_us(unsigned int time_us) {
	unsigned int i;
	unsigned char j;
	for (i = 0; i < time_us; i++) {
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f103 0301 	add.w	r3, r3, #1
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d3ec      	bcc.n	80013a4 <delay_us+0x10>
		for (j = 0; j < 7; j++)
			;
	}
}
 80013ca:	f107 0714 	add.w	r7, r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <delay_ms>:
void delay_ms(unsigned int time_ms) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	unsigned int i;
	for (i = 0; i < time_ms; i++) {
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	e007      	b.n	80013f4 <delay_ms+0x20>
		delay_us(900);
 80013e4:	f44f 7061 	mov.w	r0, #900	; 0x384
 80013e8:	f7ff ffd4 	bl	8001394 <delay_us>
			;
	}
}
void delay_ms(unsigned int time_ms) {
	unsigned int i;
	for (i = 0; i < time_ms; i++) {
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f103 0301 	add.w	r3, r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d3f3      	bcc.n	80013e4 <delay_ms+0x10>
		delay_us(900);
	}
}
 80013fc:	f107 0710 	add.w	r7, r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001414:	2b00      	cmp	r3, #0
 8001416:	da0d      	bge.n	8001434 <NVIC_SetPriority+0x30>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001418:	490e      	ldr	r1, [pc, #56]	; (8001454 <NVIC_SetPriority+0x50>)
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 030f 	and.w	r3, r3, #15
 8001420:	f1a3 0304 	sub.w	r3, r3, #4
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	18cb      	adds	r3, r1, r3
 8001430:	761a      	strb	r2, [r3, #24]
 8001432:	e00a      	b.n	800144a <NVIC_SetPriority+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001434:	4908      	ldr	r1, [pc, #32]	; (8001458 <NVIC_SetPriority+0x54>)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	18cb      	adds	r3, r1, r3
 8001446:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800144a:	f107 070c 	add.w	r7, r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00
 8001458:	e000e100 	.word	0xe000e100

0800145c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800146a:	429a      	cmp	r2, r3
 800146c:	d902      	bls.n	8001474 <SysTick_Config+0x18>
 800146e:	f04f 0301 	mov.w	r3, #1
 8001472:	e016      	b.n	80014a2 <SysTick_Config+0x46>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <SysTick_Config+0x50>)
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800147c:	f102 32ff 	add.w	r2, r2, #4294967295
 8001480:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001482:	f04f 30ff 	mov.w	r0, #4294967295
 8001486:	f04f 010f 	mov.w	r1, #15
 800148a:	f7ff ffbb 	bl	8001404 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800148e:	4b07      	ldr	r3, [pc, #28]	; (80014ac <SysTick_Config+0x50>)
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <SysTick_Config+0x50>)
 8001498:	f04f 0207 	mov.w	r2, #7
 800149c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800149e:	f04f 0300 	mov.w	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	f107 0708 	add.w	r7, r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	e000e010 	.word	0xe000e010

080014b0 <prvSetupHardware>:
static void NVIC_Configuration(void);
static void RCC_Configuration(void);
static void GPIO_Configuration(void);
extern int usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
		...);
static void prvSetupHardware(void) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	RCC_Configuration();
 80014b4:	f000 f90e 	bl	80016d4 <RCC_Configuration>
	NVIC_Configuration();
 80014b8:	f000 fa56 	bl	8001968 <NVIC_Configuration>
	GPIO_Configuration();
 80014bc:	f000 f938 	bl	8001730 <GPIO_Configuration>
	SystemInit();
 80014c0:	f001 fcb4 	bl	8002e2c <SystemInit>
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 80014c4:	f04f 0004 	mov.w	r0, #4
 80014c8:	f002 f990 	bl	80037ec <SysTick_CLKSourceConfig>
}
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop

080014d0 <PC_USART_Init>:
void PC_USART_Init(int baudrate) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	USART_InitTypeDef USART_InitStructure;
	USART_ClockInitTypeDef USART_InitClockStructure;
	USART_InitStructure.USART_BaudRate = baudrate;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80014dc:	f04f 0300 	mov.w	r3, #0
 80014e0:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl =
 80014ee:	f04f 0300 	mov.w	r3, #0
 80014f2:	83bb      	strh	r3, [r7, #28]
			USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80014f4:	f04f 030c 	mov.w	r3, #12
 80014f8:	837b      	strh	r3, [r7, #26]

	/* Configure the USART1 */
	USART_Init(USART1, &USART_InitStructure);
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	4813      	ldr	r0, [pc, #76]	; (800154c <PC_USART_Init+0x7c>)
 8001500:	4619      	mov	r1, r3
 8001502:	f005 fd6f 	bl	8006fe4 <USART_Init>

	USART_InitClockStructure.USART_Clock = USART_Clock_Disable;
 8001506:	f04f 0300 	mov.w	r3, #0
 800150a:	813b      	strh	r3, [r7, #8]
	USART_InitClockStructure.USART_CPOL = USART_CPOL_Low;
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	817b      	strh	r3, [r7, #10]
	USART_InitClockStructure.USART_CPHA = USART_CPHA_2Edge;
 8001512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001516:	81bb      	strh	r3, [r7, #12]
	USART_InitClockStructure.USART_LastBit = USART_LastBit_Disable;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	81fb      	strh	r3, [r7, #14]

	USART_ClockInit(USART1, &USART_InitClockStructure);
 800151e:	f107 0308 	add.w	r3, r7, #8
 8001522:	480a      	ldr	r0, [pc, #40]	; (800154c <PC_USART_Init+0x7c>)
 8001524:	4619      	mov	r1, r3
 8001526:	f005 fe4d 	bl	80071c4 <USART_ClockInit>

	/* Enable USART1 interrupt */
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800152a:	4808      	ldr	r0, [pc, #32]	; (800154c <PC_USART_Init+0x7c>)
 800152c:	f240 5125 	movw	r1, #1317	; 0x525
 8001530:	f04f 0201 	mov.w	r2, #1
 8001534:	f005 feac 	bl	8007290 <USART_ITConfig>

	/* Enable the USART1 */
	USART_Cmd(USART1, ENABLE);
 8001538:	4804      	ldr	r0, [pc, #16]	; (800154c <PC_USART_Init+0x7c>)
 800153a:	f04f 0101 	mov.w	r1, #1
 800153e:	f005 fe87 	bl	8007250 <USART_Cmd>
}
 8001542:	f107 0720 	add.w	r7, r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40013800 	.word	0x40013800

08001550 <Bluetooth_USART>:
void Bluetooth_USART(int baudrate) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = baudrate;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001568:	f04f 0300 	mov.w	r3, #0
 800156c:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl =
 800156e:	f04f 0300 	mov.w	r3, #0
 8001572:	82bb      	strh	r3, [r7, #20]
			USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001574:	f04f 030c 	mov.w	r3, #12
 8001578:	827b      	strh	r3, [r7, #18]

	/* Configure the USART1 */
	USART_Init(UART4, &USART_InitStructure);
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	480a      	ldr	r0, [pc, #40]	; (80015a8 <Bluetooth_USART+0x58>)
 8001580:	4619      	mov	r1, r3
 8001582:	f005 fd2f 	bl	8006fe4 <USART_Init>
	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 8001586:	4808      	ldr	r0, [pc, #32]	; (80015a8 <Bluetooth_USART+0x58>)
 8001588:	f240 5125 	movw	r1, #1317	; 0x525
 800158c:	f04f 0201 	mov.w	r2, #1
 8001590:	f005 fe7e 	bl	8007290 <USART_ITConfig>
	USART_Cmd(UART4, ENABLE);
 8001594:	4804      	ldr	r0, [pc, #16]	; (80015a8 <Bluetooth_USART+0x58>)
 8001596:	f04f 0101 	mov.w	r1, #1
 800159a:	f005 fe59 	bl	8007250 <USART_Cmd>
}
 800159e:	f107 0718 	add.w	r7, r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40004c00 	.word	0x40004c00

080015ac <EXTI9_5_Config>:
void EXTI9_5_Config(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
	EXTI_InitTypeDef EXTI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable GPIOA clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 80015b2:	f04f 0008 	mov.w	r0, #8
 80015b6:	f04f 0101 	mov.w	r1, #1
 80015ba:	f003 fa5b 	bl	8004a74 <RCC_APB2PeriphClockCmd>

	/* Configure PB.00 pin as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 80015be:	f04f 0380 	mov.w	r3, #128	; 0x80
 80015c2:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80015c4:	f04f 0304 	mov.w	r3, #4
 80015c8:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80015ca:	f107 0304 	add.w	r3, r7, #4
 80015ce:	481a      	ldr	r0, [pc, #104]	; (8001638 <EXTI9_5_Config+0x8c>)
 80015d0:	4619      	mov	r1, r3
 80015d2:	f002 fbc5 	bl	8003d60 <GPIO_Init>

	/* Enable AFIO clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 80015d6:	f04f 0001 	mov.w	r0, #1
 80015da:	f04f 0101 	mov.w	r1, #1
 80015de:	f003 fa49 	bl	8004a74 <RCC_APB2PeriphClockCmd>

	/* Connect EXTI0 Line to PA.00 pin */
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOB, GPIO_PinSource7);
 80015e2:	f04f 0001 	mov.w	r0, #1
 80015e6:	f04f 0107 	mov.w	r1, #7
 80015ea:	f002 fe19 	bl	8004220 <GPIO_EXTILineConfig>

	/* Configure EXTI0 line */
	EXTI_InitStructure.EXTI_Line = EXTI_Line7;
 80015ee:	f04f 0380 	mov.w	r3, #128	; 0x80
 80015f2:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80015f4:	f04f 0300 	mov.w	r3, #0
 80015f8:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80015fa:	f04f 0308 	mov.w	r3, #8
 80015fe:	737b      	strb	r3, [r7, #13]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001600:	f04f 0301 	mov.w	r3, #1
 8001604:	73bb      	strb	r3, [r7, #14]
	EXTI_Init(&EXTI_InitStructure);
 8001606:	f107 0308 	add.w	r3, r7, #8
 800160a:	4618      	mov	r0, r3
 800160c:	f002 fa0a 	bl	8003a24 <EXTI_Init>

	/* Enable and set EXTI0 Interrupt to the lowest priority */
	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8001610:	f04f 0317 	mov.w	r3, #23
 8001614:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8001616:	f04f 030f 	mov.w	r3, #15
 800161a:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 800161c:	f04f 030f 	mov.w	r3, #15
 8001620:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001622:	f04f 0301 	mov.w	r3, #1
 8001626:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8001628:	463b      	mov	r3, r7
 800162a:	4618      	mov	r0, r3
 800162c:	f002 f83e 	bl	80036ac <NVIC_Init>
}
 8001630:	f107 0710 	add.w	r7, r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40010c00 	.word	0x40010c00

0800163c <TIM2_base_Configuration>:
void TIM2_base_Configuration(void) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001642:	f04f 0001 	mov.w	r0, #1
 8001646:	f04f 0101 	mov.w	r1, #1
 800164a:	f003 fa33 	bl	8004ab4 <RCC_APB1PeriphClockCmd>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Prescaler = ((SystemCoreClock / 2) / 1000000) - 1; // frequency = 1000000
 800164e:	4b1f      	ldr	r3, [pc, #124]	; (80016cc <TIM2_base_Configuration+0x90>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <TIM2_base_Configuration+0x94>)
 8001654:	fba3 1302 	umull	r1, r3, r3, r2
 8001658:	ea4f 43d3 	mov.w	r3, r3, lsr #19
 800165c:	b29b      	uxth	r3, r3
 800165e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001662:	b29b      	uxth	r3, r3
 8001664:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseStructure.TIM_Period = 31 - 1;
 8001666:	f04f 031e 	mov.w	r3, #30
 800166a:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800166c:	f04f 0300 	mov.w	r3, #0
 8001670:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001678:	463b      	mov	r3, r7
 800167a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800167e:	4619      	mov	r1, r3
 8001680:	f003 fdec 	bl	800525c <TIM_TimeBaseInit>
	//TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
	TIM_Cmd(TIM2, ENABLE);
 8001684:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001688:	f04f 0101 	mov.w	r1, #1
 800168c:	f004 f9ea 	bl	8005a64 <TIM_Cmd>
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001690:	f04f 031c 	mov.w	r3, #28
 8001694:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001696:	f04f 0300 	mov.w	r3, #0
 800169a:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800169c:	f04f 0300 	mov.w	r3, #0
 80016a0:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80016a2:	f04f 0301 	mov.w	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	4618      	mov	r0, r3
 80016ae:	f001 fffd 	bl	80036ac <NVIC_Init>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80016b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016b6:	f04f 0101 	mov.w	r1, #1
 80016ba:	f04f 0201 	mov.w	r2, #1
 80016be:	f004 fa19 	bl	8005af4 <TIM_ITConfig>
}
 80016c2:	f107 0710 	add.w	r7, r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000030 	.word	0x20000030
 80016d0:	431bde83 	.word	0x431bde83

080016d4 <RCC_Configuration>:
void RCC_Configuration(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(
 80016d8:	f645 20fd 	movw	r0, #23293	; 0x5afd
 80016dc:	f04f 0101 	mov.w	r1, #1
 80016e0:	f003 f9c8 	bl	8004a74 <RCC_APB2PeriphClockCmd>
			RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC
					| RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE
					| RCC_APB2Periph_GPIOF | RCC_APB2Periph_AFIO
					| RCC_APB2Periph_TIM1 | RCC_APB2Periph_ADC1
					| RCC_APB2Periph_SPI1 | RCC_APB2Periph_USART1, ENABLE);
	RCC_APB1PeriphClockCmd(
 80016e4:	f04f 0007 	mov.w	r0, #7
 80016e8:	f04f 0101 	mov.w	r1, #1
 80016ec:	f003 f9e2 	bl	8004ab4 <RCC_APB1PeriphClockCmd>
			RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4,
			ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_SPI2, ENABLE);
 80016f0:	f44f 3010 	mov.w	r0, #147456	; 0x24000
 80016f4:	f04f 0101 	mov.w	r1, #1
 80016f8:	f003 f9dc 	bl	8004ab4 <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80016fc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001700:	f04f 0101 	mov.w	r1, #1
 8001704:	f003 f9d6 	bl	8004ab4 <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 8001708:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800170c:	f04f 0101 	mov.w	r1, #1
 8001710:	f003 f9d0 	bl	8004ab4 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001714:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001718:	f04f 0101 	mov.w	r1, #1
 800171c:	f003 f9aa 	bl	8004a74 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE);
 8001720:	f04f 0040 	mov.w	r0, #64	; 0x40
 8001724:	f04f 0101 	mov.w	r1, #1
 8001728:	f003 f984 	bl	8004a34 <RCC_AHBPeriphClockCmd>

}
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop

08001730 <GPIO_Configuration>:

void GPIO_Configuration(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8001736:	4888      	ldr	r0, [pc, #544]	; (8001958 <GPIO_Configuration+0x228>)
 8001738:	f04f 0101 	mov.w	r1, #1
 800173c:	f002 fcf0 	bl	8004120 <GPIO_PinRemapConfig>
	GPIO_InitTypeDef GPIO_InitStructure;
//USART1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001740:	f04f 0318 	mov.w	r3, #24
 8001744:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001746:	f44f 7300 	mov.w	r3, #512	; 0x200
 800174a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800174c:	f04f 0303 	mov.w	r3, #3
 8001750:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001752:	f107 0304 	add.w	r3, r7, #4
 8001756:	4881      	ldr	r0, [pc, #516]	; (800195c <GPIO_Configuration+0x22c>)
 8001758:	4619      	mov	r1, r3
 800175a:	f002 fb01 	bl	8003d60 <GPIO_Init>
	/* Configure the USART1_Rx as input floating */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 800175e:	f04f 0348 	mov.w	r3, #72	; 0x48
 8001762:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001768:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800176a:	f107 0304 	add.w	r3, r7, #4
 800176e:	487b      	ldr	r0, [pc, #492]	; (800195c <GPIO_Configuration+0x22c>)
 8001770:	4619      	mov	r1, r3
 8001772:	f002 faf5 	bl	8003d60 <GPIO_Init>
//USART4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001776:	f04f 0318 	mov.w	r3, #24
 800177a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 800177c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001780:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001782:	f04f 0303 	mov.w	r3, #3
 8001786:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001788:	f107 0304 	add.w	r3, r7, #4
 800178c:	4874      	ldr	r0, [pc, #464]	; (8001960 <GPIO_Configuration+0x230>)
 800178e:	4619      	mov	r1, r3
 8001790:	f002 fae6 	bl	8003d60 <GPIO_Init>
	/* Configure the USART1_Rx as input floating */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001794:	f04f 0348 	mov.w	r3, #72	; 0x48
 8001798:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 800179a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800179e:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80017a0:	f107 0304 	add.w	r3, r7, #4
 80017a4:	486e      	ldr	r0, [pc, #440]	; (8001960 <GPIO_Configuration+0x230>)
 80017a6:	4619      	mov	r1, r3
 80017a8:	f002 fada 	bl	8003d60 <GPIO_Init>
//pc13
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 80017ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b0:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 80017b2:	f04f 0314 	mov.w	r3, #20
 80017b6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80017b8:	f04f 0303 	mov.w	r3, #3
 80017bc:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80017be:	f107 0304 	add.w	r3, r7, #4
 80017c2:	4867      	ldr	r0, [pc, #412]	; (8001960 <GPIO_Configuration+0x230>)
 80017c4:	4619      	mov	r1, r3
 80017c6:	f002 facb 	bl	8003d60 <GPIO_Init>
//pc14
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 80017ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ce:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 80017d0:	f04f 0314 	mov.w	r3, #20
 80017d4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80017d6:	f04f 0303 	mov.w	r3, #3
 80017da:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 80017dc:	f107 0304 	add.w	r3, r7, #4
 80017e0:	485f      	ldr	r0, [pc, #380]	; (8001960 <GPIO_Configuration+0x230>)
 80017e2:	4619      	mov	r1, r3
 80017e4:	f002 fabc 	bl	8003d60 <GPIO_Init>
//hc05_state
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;
 80017e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017ec:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80017ee:	f04f 0328 	mov.w	r3, #40	; 0x28
 80017f2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80017f4:	f04f 0303 	mov.w	r3, #3
 80017f8:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80017fa:	f107 0304 	add.w	r3, r7, #4
 80017fe:	4859      	ldr	r0, [pc, #356]	; (8001964 <GPIO_Configuration+0x234>)
 8001800:	4619      	mov	r1, r3
 8001802:	f002 faad 	bl	8003d60 <GPIO_Init>
//hc05_enable
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;
 8001806:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800180a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800180c:	f04f 0310 	mov.w	r3, #16
 8001810:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001812:	f04f 0303 	mov.w	r3, #3
 8001816:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001818:	f107 0304 	add.w	r3, r7, #4
 800181c:	4851      	ldr	r0, [pc, #324]	; (8001964 <GPIO_Configuration+0x234>)
 800181e:	4619      	mov	r1, r3
 8001820:	f002 fa9e 	bl	8003d60 <GPIO_Init>
	 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	 GPIO_Init(GPIOB, &GPIO_InitStructure);
	 GPIO_InitTypeDef GPIO_InitStructure;*/
//Unuse
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_5;
 8001824:	f04f 0322 	mov.w	r3, #34	; 0x22
 8001828:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 800182a:	f04f 0328 	mov.w	r3, #40	; 0x28
 800182e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001830:	f04f 0303 	mov.w	r3, #3
 8001834:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001836:	f107 0304 	add.w	r3, r7, #4
 800183a:	4848      	ldr	r0, [pc, #288]	; (800195c <GPIO_Configuration+0x22c>)
 800183c:	4619      	mov	r1, r3
 800183e:	f002 fa8f 	bl	8003d60 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8001842:	f04f 0320 	mov.w	r3, #32
 8001846:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8001848:	f04f 0328 	mov.w	r3, #40	; 0x28
 800184c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800184e:	f04f 0303 	mov.w	r3, #3
 8001852:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001854:	f107 0304 	add.w	r3, r7, #4
 8001858:	4841      	ldr	r0, [pc, #260]	; (8001960 <GPIO_Configuration+0x230>)
 800185a:	4619      	mov	r1, r3
 800185c:	f002 fa80 	bl	8003d60 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001864:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8001866:	f04f 0328 	mov.w	r3, #40	; 0x28
 800186a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800186c:	f04f 0303 	mov.w	r3, #3
 8001870:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001872:	f107 0304 	add.w	r3, r7, #4
 8001876:	483b      	ldr	r0, [pc, #236]	; (8001964 <GPIO_Configuration+0x234>)
 8001878:	4619      	mov	r1, r3
 800187a:	f002 fa71 	bl	8003d60 <GPIO_Init>
//IRled
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_7;
 800187e:	f04f 0388 	mov.w	r3, #136	; 0x88
 8001882:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001884:	f04f 0310 	mov.w	r3, #16
 8001888:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800188a:	f04f 0303 	mov.w	r3, #3
 800188e:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001890:	f107 0304 	add.w	r3, r7, #4
 8001894:	4831      	ldr	r0, [pc, #196]	; (800195c <GPIO_Configuration+0x22c>)
 8001896:	4619      	mov	r1, r3
 8001898:	f002 fa62 	bl	8003d60 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_12;
 800189c:	f241 0302 	movw	r3, #4098	; 0x1002
 80018a0:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80018a2:	f04f 0310 	mov.w	r3, #16
 80018a6:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80018a8:	f04f 0303 	mov.w	r3, #3
 80018ac:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018ae:	f107 0304 	add.w	r3, r7, #4
 80018b2:	482c      	ldr	r0, [pc, #176]	; (8001964 <GPIO_Configuration+0x234>)
 80018b4:	4619      	mov	r1, r3
 80018b6:	f002 fa53 	bl	8003d60 <GPIO_Init>
//IRtx
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_6;
 80018ba:	f04f 0344 	mov.w	r3, #68	; 0x44
 80018be:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80018c0:	f04f 0310 	mov.w	r3, #16
 80018c4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80018c6:	f04f 0303 	mov.w	r3, #3
 80018ca:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80018cc:	f107 0304 	add.w	r3, r7, #4
 80018d0:	4822      	ldr	r0, [pc, #136]	; (800195c <GPIO_Configuration+0x22c>)
 80018d2:	4619      	mov	r1, r3
 80018d4:	f002 fa44 	bl	8003d60 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_11;
 80018d8:	f640 0301 	movw	r3, #2049	; 0x801
 80018dc:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80018de:	f04f 0310 	mov.w	r3, #16
 80018e2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80018e4:	f04f 0303 	mov.w	r3, #3
 80018e8:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80018ea:	f107 0304 	add.w	r3, r7, #4
 80018ee:	481d      	ldr	r0, [pc, #116]	; (8001964 <GPIO_Configuration+0x234>)
 80018f0:	4619      	mov	r1, r3
 80018f2:	f002 fa35 	bl	8003d60 <GPIO_Init>
//IRrx
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_4;
 80018f6:	f04f 0311 	mov.w	r3, #17
 80018fa:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80018fc:	f04f 0348 	mov.w	r3, #72	; 0x48
 8001900:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001902:	f04f 0303 	mov.w	r3, #3
 8001906:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001908:	f107 0304 	add.w	r3, r7, #4
 800190c:	4813      	ldr	r0, [pc, #76]	; (800195c <GPIO_Configuration+0x22c>)
 800190e:	4619      	mov	r1, r3
 8001910:	f002 fa26 	bl	8003d60 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8001914:	f04f 0310 	mov.w	r3, #16
 8001918:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 800191a:	f04f 0348 	mov.w	r3, #72	; 0x48
 800191e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001920:	f04f 0303 	mov.w	r3, #3
 8001924:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001926:	f107 0304 	add.w	r3, r7, #4
 800192a:	480d      	ldr	r0, [pc, #52]	; (8001960 <GPIO_Configuration+0x230>)
 800192c:	4619      	mov	r1, r3
 800192e:	f002 fa17 	bl	8003d60 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8001932:	f04f 0304 	mov.w	r3, #4
 8001936:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001938:	f04f 0348 	mov.w	r3, #72	; 0x48
 800193c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800193e:	f04f 0303 	mov.w	r3, #3
 8001942:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001944:	f107 0304 	add.w	r3, r7, #4
 8001948:	4806      	ldr	r0, [pc, #24]	; (8001964 <GPIO_Configuration+0x234>)
 800194a:	4619      	mov	r1, r3
 800194c:	f002 fa08 	bl	8003d60 <GPIO_Init>
}
 8001950:	f107 0708 	add.w	r7, r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	00300200 	.word	0x00300200
 800195c:	40010800 	.word	0x40010800
 8001960:	40011000 	.word	0x40011000
 8001964:	40010c00 	.word	0x40010c00

08001968 <NVIC_Configuration>:
void NVIC_Configuration(void) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the USART1 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 800196e:	f04f 0325 	mov.w	r3, #37	; 0x25
 8001972:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800197a:	f04f 0301 	mov.w	r3, #1
 800197e:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001980:	f107 0304 	add.w	r3, r7, #4
 8001984:	4618      	mov	r0, r3
 8001986:	f001 fe91 	bl	80036ac <NVIC_Init>
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 800198a:	f04f 0326 	mov.w	r3, #38	; 0x26
 800198e:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001990:	f04f 0301 	mov.w	r3, #1
 8001994:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001996:	f04f 0301 	mov.w	r3, #1
 800199a:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 800199c:	f107 0304 	add.w	r3, r7, #4
 80019a0:	4618      	mov	r0, r3
 80019a2:	f001 fe83 	bl	80036ac <NVIC_Init>
}
 80019a6:	f107 0708 	add.w	r7, r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop

080019b0 <USART1_PutC>:
void USART1_PutC(uint8_t C) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
	while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET) {
 80019ba:	bf00      	nop
 80019bc:	4808      	ldr	r0, [pc, #32]	; (80019e0 <USART1_PutC+0x30>)
 80019be:	f04f 0180 	mov.w	r1, #128	; 0x80
 80019c2:	f005 fec1 	bl	8007748 <USART_GetFlagStatus>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0f7      	beq.n	80019bc <USART1_PutC+0xc>
	}
	USART_SendData(USART1, C);
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	4803      	ldr	r0, [pc, #12]	; (80019e0 <USART1_PutC+0x30>)
 80019d2:	4619      	mov	r1, r3
 80019d4:	f005 fd66 	bl	80074a4 <USART_SendData>
}
 80019d8:	f107 0708 	add.w	r7, r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40013800 	.word	0x40013800

080019e4 <main>:
 while (*S != '\0') {
 USART1_PutC(*S);
 S++;
 }
 }*/
int main(void) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
	prvSetupHardware();
 80019e8:	f7ff fd62 	bl	80014b0 <prvSetupHardware>
	PC_USART_Init(115200);
 80019ec:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80019f0:	f7ff fd6e 	bl	80014d0 <PC_USART_Init>
	Bluetooth_USART(38400);
 80019f4:	f44f 4016 	mov.w	r0, #38400	; 0x9600
 80019f8:	f7ff fdaa 	bl	8001550 <Bluetooth_USART>
	TIM2_base_Configuration();
 80019fc:	f7ff fe1e 	bl	800163c <TIM2_base_Configuration>
	EXTI9_5_Config();
 8001a00:	f7ff fdd4 	bl	80015ac <EXTI9_5_Config>
	xdev_out(USART1_PutC);
 8001a04:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <main+0x60>)
 8001a06:	4a10      	ldr	r2, [pc, #64]	; (8001a48 <main+0x64>)
 8001a08:	601a      	str	r2, [r3, #0]
	SysTick_Config(SystemCoreClock / 1000);
 8001a0a:	4b10      	ldr	r3, [pc, #64]	; (8001a4c <main+0x68>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <main+0x6c>)
 8001a10:	fba3 1302 	umull	r1, r3, r3, r2
 8001a14:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fd1f 	bl	800145c <SysTick_Config>
	GPIO_ResetBits(GPIOB, GPIO_Pin_14);
 8001a1e:	480d      	ldr	r0, [pc, #52]	; (8001a54 <main+0x70>)
 8001a20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a24:	f002 faf0 	bl	8004008 <GPIO_ResetBits>
	GPIO_SetBits(GPIOA, GPIO_Pin_3 | GPIO_Pin_7);
 8001a28:	480b      	ldr	r0, [pc, #44]	; (8001a58 <main+0x74>)
 8001a2a:	f04f 0188 	mov.w	r1, #136	; 0x88
 8001a2e:	f002 fadd 	bl	8003fec <GPIO_SetBits>
	GPIO_SetBits(GPIOB, GPIO_Pin_1 | GPIO_Pin_12);
 8001a32:	4808      	ldr	r0, [pc, #32]	; (8001a54 <main+0x70>)
 8001a34:	f241 0102 	movw	r1, #4098	; 0x1002
 8001a38:	f002 fad8 	bl	8003fec <GPIO_SetBits>
	while (1) {
		Main_Menu();
 8001a3c:	f000 f942 	bl	8001cc4 <Main_Menu>
	}
 8001a40:	e7fc      	b.n	8001a3c <main+0x58>
 8001a42:	bf00      	nop
 8001a44:	20000bfc 	.word	0x20000bfc
 8001a48:	080019b1 	.word	0x080019b1
 8001a4c:	20000030 	.word	0x20000030
 8001a50:	10624dd3 	.word	0x10624dd3
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40010800 	.word	0x40010800

08001a5c <process_command_from_pc>:
char buff_cmd[256] = { 0 };
char BLE_buff[256] = { 0 };
char data[64] = { 0 };
extern uint32_t CLK_count;
extern int PPS;
static void process_command_from_pc(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	if (buff_cmd[0] == '*') {
 8001a60:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <process_command_from_pc+0x24>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b2a      	cmp	r3, #42	; 0x2a
 8001a66:	d10a      	bne.n	8001a7e <process_command_from_pc+0x22>
		server_on_command(SKS_CMD_SOURCE_COM1, buff_cmd, sizeof(buff_cmd));
 8001a68:	f04f 0001 	mov.w	r0, #1
 8001a6c:	4904      	ldr	r1, [pc, #16]	; (8001a80 <process_command_from_pc+0x24>)
 8001a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a72:	f7ff fa87 	bl	8000f84 <server_on_command>
		buff_cmd[0] = 0;
 8001a76:	4b02      	ldr	r3, [pc, #8]	; (8001a80 <process_command_from_pc+0x24>)
 8001a78:	f04f 0200 	mov.w	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
	}
}
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000750 	.word	0x20000750

08001a84 <taxi_cal>:
 if (buff_cmd[0] == '*') {
 server_on_command(SKS_CMD_SOURCE_COM2, buff_cmd, sizeof(buff_cmd));
 buff_cmd[0] = 0;
 }
 }*/
int taxi_cal(void) {
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
	int distane = 0;
 8001a8a:	f04f 0300 	mov.w	r3, #0
 8001a8e:	607b      	str	r3, [r7, #4]
	distane = (int) CLK_count * 100 / 2560;
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <taxi_cal+0x38>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001a98:	fb02 f303 	mul.w	r3, r2, r3
 8001a9c:	4a08      	ldr	r2, [pc, #32]	; (8001ac0 <taxi_cal+0x3c>)
 8001a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001aa2:	ea4f 22a2 	mov.w	r2, r2, asr #10
 8001aa6:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	607b      	str	r3, [r7, #4]
	return distane;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f107 070c 	add.w	r7, r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	20000990 	.word	0x20000990
 8001ac0:	66666667 	.word	0x66666667

08001ac4 <process_data>:
void process_data(void) {
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af02      	add	r7, sp, #8
	int v = 0;
 8001aca:	f04f 0300 	mov.w	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
	v = PPS * 36000 / 2560;
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <process_data+0x78>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8001ad8:	fb02 f303 	mul.w	r3, r2, r3
 8001adc:	4a18      	ldr	r2, [pc, #96]	; (8001b40 <process_data+0x7c>)
 8001ade:	fb82 1203 	smull	r1, r2, r2, r3
 8001ae2:	ea4f 22a2 	mov.w	r2, r2, asr #10
 8001ae6:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	607b      	str	r3, [r7, #4]
	memset(data, 0, sizeof(data));
 8001aee:	4815      	ldr	r0, [pc, #84]	; (8001b44 <process_data+0x80>)
 8001af0:	f04f 0100 	mov.w	r1, #0
 8001af4:	f04f 0240 	mov.w	r2, #64	; 0x40
 8001af8:	f006 fb12 	bl	8008120 <memset>
	usnprintf(data, 43, "*SS,0000000001,BLE,123123,1,%d,%d,%d#\r\n", taxi_cal(),
 8001afc:	f7ff ffc2 	bl	8001a84 <taxi_cal>
 8001b00:	4604      	mov	r4, r0
			PPS * 36000 / 2560, CLK_count);
 8001b02:	4b0e      	ldr	r3, [pc, #56]	; (8001b3c <process_data+0x78>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8001b0a:	fb02 f303 	mul.w	r3, r2, r3
}
void process_data(void) {
	int v = 0;
	v = PPS * 36000 / 2560;
	memset(data, 0, sizeof(data));
	usnprintf(data, 43, "*SS,0000000001,BLE,123123,1,%d,%d,%d#\r\n", taxi_cal(),
 8001b0e:	4a0c      	ldr	r2, [pc, #48]	; (8001b40 <process_data+0x7c>)
 8001b10:	fb82 1203 	smull	r1, r2, r2, r3
 8001b14:	ea4f 22a2 	mov.w	r2, r2, asr #10
 8001b18:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8001b1c:	1ad2      	subs	r2, r2, r3
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <process_data+0x84>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	9200      	str	r2, [sp, #0]
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	4807      	ldr	r0, [pc, #28]	; (8001b44 <process_data+0x80>)
 8001b28:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8001b2c:	4a07      	ldr	r2, [pc, #28]	; (8001b4c <process_data+0x88>)
 8001b2e:	4623      	mov	r3, r4
 8001b30:	f000 fe9e 	bl	8002870 <usnprintf>
			PPS * 36000 / 2560, CLK_count);
}
 8001b34:	f107 070c 	add.w	r7, r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd90      	pop	{r4, r7, pc}
 8001b3c:	20000998 	.word	0x20000998
 8001b40:	66666667 	.word	0x66666667
 8001b44:	20000950 	.word	0x20000950
 8001b48:	20000990 	.word	0x20000990
 8001b4c:	0800eae8 	.word	0x0800eae8

08001b50 <Time_Regulate>:
/**
 * @brief  Returns the time entered by user, using Hyperterminal.
 * @param  None
 * @retval Current time RTC counter value
 */
uint32_t Time_Regulate(void) {
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
	uint32_t Tmp_HH = 11, Tmp_MM = 11, Tmp_SS = 11;
 8001b56:	f04f 030b 	mov.w	r3, #11
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	f04f 030b 	mov.w	r3, #11
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	f04f 030b 	mov.w	r3, #11
 8001b66:	607b      	str	r3, [r7, #4]
	return ((Tmp_HH * 3600 + Tmp_MM * 60 + Tmp_SS));
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8001b6e:	fb02 f103 	mul.w	r1, r2, r3
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	4613      	mov	r3, r2
 8001b76:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001b7a:	1a9b      	subs	r3, r3, r2
 8001b7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b80:	18ca      	adds	r2, r1, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	18d3      	adds	r3, r2, r3
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	f107 0714 	add.w	r7, r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop

08001b94 <Time_Adjust>:
/**
 * @brief  Adjusts time.
 * @param  None
 * @retval None
 */
void Time_Adjust(void) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	/* Wait until last write operation on RTC registers has finished */
	RTC_WaitForLastTask();
 8001b98:	f003 f974 	bl	8004e84 <RTC_WaitForLastTask>
	/* Change the current time */
	RTC_SetCounter(Time_Regulate());
 8001b9c:	f7ff ffd8 	bl	8001b50 <Time_Regulate>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f003 f906 	bl	8004db4 <RTC_SetCounter>
	/* Wait until last write operation on RTC registers has finished */
	RTC_WaitForLastTask();
 8001ba8:	f003 f96c 	bl	8004e84 <RTC_WaitForLastTask>
}
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop

08001bb0 <Time_Display>:
/**
 * @brief  Displays the current time.
 * @param  TimeVar: RTC counter value.
 * @retval None
 */
void Time_Display(uint32_t TimeVar) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	//uint32_t THH = 0, TMM = 0, TSS = 0;
	time_t epoch = 0;
 8001bb8:	f04f 0300 	mov.w	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
	epoch = RTC_GetCounter();
 8001bbe:	f003 f8cb 	bl	8004d58 <RTC_GetCounter>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	60fb      	str	r3, [r7, #12]
	xprintf("%s\n\r", asctime(localtime(&epoch)));
 8001bc6:	f107 030c 	add.w	r3, r7, #12
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f005 fec8 	bl	8007960 <localtime>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f005 fe6e 	bl	80078b4 <asctime>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4804      	ldr	r0, [pc, #16]	; (8001bec <Time_Display+0x3c>)
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f001 fc79 	bl	80034d4 <xprintf>
}
 8001be2:	f107 0710 	add.w	r7, r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	0800eb10 	.word	0x0800eb10

08001bf0 <Time_Show>:
/**
 * @brief  Shows the current time (HH:MM:SS) on the Hyperterminal.
 * @param  None
 * @retval None
 */
void Time_Show(void) {
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
	 Display current time
	 Time_Display(RTC_GetCounter());
	 TimeDisplay = 0;
	 }
	 }*/
}
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop

08001bfc <RTC_Configuration>:
void RTC_Configuration(void) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	/* Enable PWR and BKP clocks */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE);
 8001c00:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
 8001c04:	f04f 0101 	mov.w	r1, #1
 8001c08:	f002 ff54 	bl	8004ab4 <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8001c0c:	f04f 0001 	mov.w	r0, #1
 8001c10:	f002 fb70 	bl	80042f4 <PWR_BackupAccessCmd>

	/* Reset Backup Domain */
	BKP_DeInit();
 8001c14:	f001 fe06 	bl	8003824 <BKP_DeInit>

	/* Enable LSE */
	RCC_LSEConfig(RCC_LSE_ON);
 8001c18:	f04f 0001 	mov.w	r0, #1
 8001c1c:	f002 fdf4 	bl	8004808 <RCC_LSEConfig>
	/* Wait till LSE is ready */
	//xprintf("gohere1\n\r");
	while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET) {
 8001c20:	bf00      	nop
 8001c22:	f04f 0041 	mov.w	r0, #65	; 0x41
 8001c26:	f002 ffd5 	bl	8004bd4 <RCC_GetFlagStatus>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d0f8      	beq.n	8001c22 <RTC_Configuration+0x26>

	}
	//xprintf("gohere2\n\r");
	/* Select LSE as RTC Clock Source */
	RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8001c30:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c34:	f002 fe1e 	bl	8004874 <RCC_RTCCLKConfig>

	/* Enable RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8001c38:	f04f 0001 	mov.w	r0, #1
 8001c3c:	f002 fe2c 	bl	8004898 <RCC_RTCCLKCmd>

	/* Wait for RTC registers synchronization */
	RTC_WaitForSynchro();
 8001c40:	f003 f930 	bl	8004ea4 <RTC_WaitForSynchro>

	/* Wait until last write operation on RTC registers has finished */
	RTC_WaitForLastTask();
 8001c44:	f003 f91e 	bl	8004e84 <RTC_WaitForLastTask>

	/* Enable the RTC Second */
	//RTC_ITConfig(RTC_IT_SEC, ENABLE);
	/* Wait until last write operation on RTC registers has finished */
	RTC_WaitForLastTask();
 8001c48:	f003 f91c 	bl	8004e84 <RTC_WaitForLastTask>

	/* Set RTC prescaler: set RTC period to 1sec */
	RTC_SetPrescaler(32767); /* RTC period = RTCCLK/RTC_PR = (32.768 KHz)/(32767+1) */
 8001c4c:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8001c50:	f003 f8c8 	bl	8004de4 <RTC_SetPrescaler>

	/* Wait until last write operation on RTC registers has finished */
	RTC_WaitForLastTask();
 8001c54:	f003 f916 	bl	8004e84 <RTC_WaitForLastTask>
}
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop

08001c5c <set_time_RTC>:
void set_time_RTC(void) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	; 0x30
 8001c60:	af00      	add	r7, sp, #0
	time_t ret;
	struct tm info;

	info.tm_year = 2017 - 1900;
 8001c62:	f04f 0375 	mov.w	r3, #117	; 0x75
 8001c66:	617b      	str	r3, [r7, #20]
	info.tm_mon = 12 - 1;
 8001c68:	f04f 030b 	mov.w	r3, #11
 8001c6c:	613b      	str	r3, [r7, #16]
	info.tm_mday = 19;
 8001c6e:	f04f 0313 	mov.w	r3, #19
 8001c72:	60fb      	str	r3, [r7, #12]
	info.tm_hour = 9;
 8001c74:	f04f 0309 	mov.w	r3, #9
 8001c78:	60bb      	str	r3, [r7, #8]
	info.tm_min = 45;
 8001c7a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8001c7e:	607b      	str	r3, [r7, #4]
	info.tm_sec = 0;
 8001c80:	f04f 0300 	mov.w	r3, #0
 8001c84:	603b      	str	r3, [r7, #0]
	info.tm_isdst = -1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	623b      	str	r3, [r7, #32]

	ret = mktime(&info);
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f006 fbba 	bl	8008408 <mktime>
 8001c94:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (ret == -1) {
 8001c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9c:	d103      	bne.n	8001ca6 <set_time_RTC+0x4a>
		xprintf("Error: unable to make time using mktime\n");
 8001c9e:	4808      	ldr	r0, [pc, #32]	; (8001cc0 <set_time_RTC+0x64>)
 8001ca0:	f001 fc18 	bl	80034d4 <xprintf>
 8001ca4:	e007      	b.n	8001cb6 <set_time_RTC+0x5a>
	} else {
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8001ca6:	f003 f8ed 	bl	8004e84 <RTC_WaitForLastTask>
		/* Change the current time */
		RTC_SetCounter(ret);
 8001caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cac:	4618      	mov	r0, r3
 8001cae:	f003 f881 	bl	8004db4 <RTC_SetCounter>
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8001cb2:	f003 f8e7 	bl	8004e84 <RTC_WaitForLastTask>
	}
}
 8001cb6:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	0800eb18 	.word	0x0800eb18

08001cc4 <Main_Menu>:
void Main_Menu(void) {
 8001cc4:	b590      	push	{r4, r7, lr}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af02      	add	r7, sp, #8
	int vx;
	if (BKP_ReadBackupRegister(BKP_DR1) != 0xA5A6) {
 8001cca:	f04f 0004 	mov.w	r0, #4
 8001cce:	f001 fe3b 	bl	8003948 <BKP_ReadBackupRegister>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f24a 53a6 	movw	r3, #42406	; 0xa5a6
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d010      	beq.n	8001d00 <Main_Menu+0x3c>
		/* Backup data register value is not correct or not yet programmed (when
		 the first time the program is executed) */

		xprintf("\r\n\n RTC not yet configured....");
 8001cde:	4835      	ldr	r0, [pc, #212]	; (8001db4 <Main_Menu+0xf0>)
 8001ce0:	f001 fbf8 	bl	80034d4 <xprintf>

		/* RTC Configuration */
		RTC_Configuration();
 8001ce4:	f7ff ff8a 	bl	8001bfc <RTC_Configuration>

		xprintf("\r\n RTC configured....");
 8001ce8:	4833      	ldr	r0, [pc, #204]	; (8001db8 <Main_Menu+0xf4>)
 8001cea:	f001 fbf3 	bl	80034d4 <xprintf>

		/* Adjust time by values entered by the user on the hyperterminal */
		//Time_Adjust();
		set_time_RTC();
 8001cee:	f7ff ffb5 	bl	8001c5c <set_time_RTC>
		BKP_WriteBackupRegister(BKP_DR1, 0xA5A6);
 8001cf2:	f04f 0004 	mov.w	r0, #4
 8001cf6:	f24a 51a6 	movw	r1, #42406	; 0xa5a6
 8001cfa:	f001 fe0b 	bl	8003914 <BKP_WriteBackupRegister>
 8001cfe:	e021      	b.n	8001d44 <Main_Menu+0x80>
	} else {
		/* Check if the Power On Reset flag is set */
		if (RCC_GetFlagStatus(RCC_FLAG_PORRST) != RESET) {
 8001d00:	f04f 007b 	mov.w	r0, #123	; 0x7b
 8001d04:	f002 ff66 	bl	8004bd4 <RCC_GetFlagStatus>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <Main_Menu+0x52>
			xprintf("\r\n\n Power On Reset occurred....");
 8001d0e:	482b      	ldr	r0, [pc, #172]	; (8001dbc <Main_Menu+0xf8>)
 8001d10:	f001 fbe0 	bl	80034d4 <xprintf>
 8001d14:	e009      	b.n	8001d2a <Main_Menu+0x66>
		}
		/* Check if the Pin Reset flag is set */
		else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) != RESET) {
 8001d16:	f04f 007a 	mov.w	r0, #122	; 0x7a
 8001d1a:	f002 ff5b 	bl	8004bd4 <RCC_GetFlagStatus>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d002      	beq.n	8001d2a <Main_Menu+0x66>
			xprintf("\r\n\n External Reset occurred....");
 8001d24:	4826      	ldr	r0, [pc, #152]	; (8001dc0 <Main_Menu+0xfc>)
 8001d26:	f001 fbd5 	bl	80034d4 <xprintf>
		}

		xprintf("\r\n No need to configure RTC....");
 8001d2a:	4826      	ldr	r0, [pc, #152]	; (8001dc4 <Main_Menu+0x100>)
 8001d2c:	f001 fbd2 	bl	80034d4 <xprintf>
		/* Wait for RTC registers synchronization */
		RTC_WaitForSynchro();
 8001d30:	f003 f8b8 	bl	8004ea4 <RTC_WaitForSynchro>

		/* Enable the RTC Second */
		RTC_ITConfig(RTC_IT_SEC, ENABLE);
 8001d34:	f04f 0001 	mov.w	r0, #1
 8001d38:	f04f 0101 	mov.w	r1, #1
 8001d3c:	f002 ffc6 	bl	8004ccc <RTC_ITConfig>
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8001d40:	f003 f8a0 	bl	8004e84 <RTC_WaitForLastTask>
	}
	RCC_ClearFlag();
 8001d44:	f002 ff86 	bl	8004c54 <RCC_ClearFlag>
 8001d48:	e000      	b.n	8001d4c <Main_Menu+0x88>
					PPS * 36000 / 2560);
			Time_Display(RTC_GetCounter());
			lastSentToTracker = MiliCount + 1000;
		}

	}
 8001d4a:	bf00      	nop
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
	}
	RCC_ClearFlag();
	while (1) {
		process_command_from_pc();
 8001d4c:	f7ff fe86 	bl	8001a5c <process_command_from_pc>
		if (lastSentToTracker < MiliCount) {
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <Main_Menu+0x104>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <Main_Menu+0x108>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d2f6      	bcs.n	8001d4a <Main_Menu+0x86>
			process_data();
 8001d5c:	f7ff feb2 	bl	8001ac4 <process_data>
			HC05_SendData(data);
 8001d60:	481b      	ldr	r0, [pc, #108]	; (8001dd0 <Main_Menu+0x10c>)
 8001d62:	f7fe fd9f 	bl	80008a4 <HC05_SendData>
			xprintf("%d,%d,%d,%d\n\r", taxi_cal(), PPS, CLK_count,
 8001d66:	f7ff fe8d 	bl	8001a84 <taxi_cal>
 8001d6a:	4601      	mov	r1, r0
 8001d6c:	4b19      	ldr	r3, [pc, #100]	; (8001dd4 <Main_Menu+0x110>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <Main_Menu+0x114>)
 8001d72:	681c      	ldr	r4, [r3, #0]
					PPS * 36000 / 2560);
 8001d74:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <Main_Menu+0x110>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8001d7c:	fb00 f303 	mul.w	r3, r0, r3
	while (1) {
		process_command_from_pc();
		if (lastSentToTracker < MiliCount) {
			process_data();
			HC05_SendData(data);
			xprintf("%d,%d,%d,%d\n\r", taxi_cal(), PPS, CLK_count,
 8001d80:	4816      	ldr	r0, [pc, #88]	; (8001ddc <Main_Menu+0x118>)
 8001d82:	fb80 c003 	smull	ip, r0, r0, r3
 8001d86:	ea4f 20a0 	mov.w	r0, r0, asr #10
 8001d8a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8001d8e:	1ac3      	subs	r3, r0, r3
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	4813      	ldr	r0, [pc, #76]	; (8001de0 <Main_Menu+0x11c>)
 8001d94:	4623      	mov	r3, r4
 8001d96:	f001 fb9d 	bl	80034d4 <xprintf>
					PPS * 36000 / 2560);
			Time_Display(RTC_GetCounter());
 8001d9a:	f002 ffdd 	bl	8004d58 <RTC_GetCounter>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff05 	bl	8001bb0 <Time_Display>
			lastSentToTracker = MiliCount + 1000;
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <Main_Menu+0x108>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <Main_Menu+0x104>)
 8001db0:	601a      	str	r2, [r3, #0]
		}

	}
 8001db2:	e7ca      	b.n	8001d4a <Main_Menu+0x86>
 8001db4:	0800eb44 	.word	0x0800eb44
 8001db8:	0800eb64 	.word	0x0800eb64
 8001dbc:	0800eb7c 	.word	0x0800eb7c
 8001dc0:	0800eb9c 	.word	0x0800eb9c
 8001dc4:	0800ebbc 	.word	0x0800ebbc
 8001dc8:	20000744 	.word	0x20000744
 8001dcc:	20000740 	.word	0x20000740
 8001dd0:	20000950 	.word	0x20000950
 8001dd4:	20000998 	.word	0x20000998
 8001dd8:	20000990 	.word	0x20000990
 8001ddc:	66666667 	.word	0x66666667
 8001de0:	0800ebdc 	.word	0x0800ebdc

08001de4 <mini_strlen>:
#include <stdarg.h>
//#include "mini-printf.h"

static unsigned int
mini_strlen(const char *s)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
unsigned int len = 0;
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
while (s[++len]) /* do nothing */;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f103 0301 	add.w	r3, r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	18d3      	adds	r3, r2, r3
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f5      	bne.n	8001df2 <mini_strlen+0xe>
return len;
 8001e06:	68fb      	ldr	r3, [r7, #12]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f107 0714 	add.w	r7, r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <mini_itoa>:

static unsigned int
mini_itoa(int value, unsigned int radix, unsigned int uppercase,
char *buffer, unsigned int zero_pad)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b08b      	sub	sp, #44	; 0x2c
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
char	*pbuffer = buffer;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
int	negative = 0;
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
unsigned int	i, len;

/* No support for unusual radixes. */
if (radix > 16)
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2b10      	cmp	r3, #16
 8001e30:	d902      	bls.n	8001e38 <mini_itoa+0x24>
return 0;
 8001e32:	f04f 0300 	mov.w	r3, #0
 8001e36:	e089      	b.n	8001f4c <mini_itoa+0x138>

if (value < 0) {
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	da06      	bge.n	8001e4c <mini_itoa+0x38>
negative = 1;
 8001e3e:	f04f 0301 	mov.w	r3, #1
 8001e42:	623b      	str	r3, [r7, #32]
value = -value;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f1c3 0300 	rsb	r3, r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
}

/* This builds the string back to front ... */
do {
int digit = value % radix;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	fbb3 f2f2 	udiv	r2, r3, r2
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	fb01 f202 	mul.w	r2, r1, r2
 8001e5a:	1a9b      	subs	r3, r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	2b09      	cmp	r3, #9
 8001e62:	dc05      	bgt.n	8001e70 <mini_itoa+0x5c>
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	e00e      	b.n	8001e8e <mini_itoa+0x7a>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <mini_itoa+0x68>
 8001e76:	f04f 0341 	mov.w	r3, #65	; 0x41
 8001e7a:	e001      	b.n	8001e80 <mini_itoa+0x6c>
 8001e7c:	f04f 0361 	mov.w	r3, #97	; 0x61
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	189b      	adds	r3, r3, r2
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	f1a3 030a 	sub.w	r3, r3, #10
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e90:	7013      	strb	r3, [r2, #0]
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	f103 0301 	add.w	r3, r3, #1
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
value /= radix;
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea2:	60fb      	str	r3, [r7, #12]
} while (value > 0);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	dcd0      	bgt.n	8001e4c <mini_itoa+0x38>

for (i = (pbuffer - buffer); i < zero_pad; i++)
 8001eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	61fb      	str	r3, [r7, #28]
 8001eb2:	e00b      	b.n	8001ecc <mini_itoa+0xb8>
*(pbuffer++) = '0';
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	f04f 0230 	mov.w	r2, #48	; 0x30
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	f103 0301 	add.w	r3, r3, #1
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
int digit = value % radix;
*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
value /= radix;
} while (value > 0);

for (i = (pbuffer - buffer); i < zero_pad; i++)
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f103 0301 	add.w	r3, r3, #1
 8001eca:	61fb      	str	r3, [r7, #28]
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d3ef      	bcc.n	8001eb4 <mini_itoa+0xa0>
*(pbuffer++) = '0';

if (negative)
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d007      	beq.n	8001eea <mini_itoa+0xd6>
*(pbuffer++) = '-';
 8001eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001edc:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	f103 0301 	add.w	r3, r3, #1
 8001ee8:	627b      	str	r3, [r7, #36]	; 0x24

*(pbuffer) = '\0';
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	f04f 0200 	mov.w	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]

/* ... now we reverse it (could do it recursively but will
* conserve the stack space) */
len = (pbuffer - buffer);
 8001ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	617b      	str	r3, [r7, #20]
for (i = 0; i < len / 2; i++) {
 8001efa:	f04f 0300 	mov.w	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
 8001f00:	e01d      	b.n	8001f3e <mini_itoa+0x12a>
char j = buffer[i];
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	18d3      	adds	r3, r2, r3
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	74fb      	strb	r3, [r7, #19]
buffer[i] = buffer[len-i-1];
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	18d3      	adds	r3, r2, r3
 8001f12:	6979      	ldr	r1, [r7, #20]
 8001f14:	69fa      	ldr	r2, [r7, #28]
 8001f16:	1a8a      	subs	r2, r1, r2
 8001f18:	f102 32ff 	add.w	r2, r2, #4294967295
 8001f1c:	6839      	ldr	r1, [r7, #0]
 8001f1e:	188a      	adds	r2, r1, r2
 8001f20:	7812      	ldrb	r2, [r2, #0]
 8001f22:	701a      	strb	r2, [r3, #0]
buffer[len-i-1] = j;
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	18d3      	adds	r3, r2, r3
 8001f32:	7cfa      	ldrb	r2, [r7, #19]
 8001f34:	701a      	strb	r2, [r3, #0]
*(pbuffer) = '\0';

/* ... now we reverse it (could do it recursively but will
* conserve the stack space) */
len = (pbuffer - buffer);
for (i = 0; i < len / 2; i++) {
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	f103 0301 	add.w	r3, r3, #1
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d8db      	bhi.n	8001f02 <mini_itoa+0xee>
char j = buffer[i];
buffer[i] = buffer[len-i-1];
buffer[len-i-1] = j;
}

return len;
 8001f4a:	697b      	ldr	r3, [r7, #20]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <_putc.4217>:
char *pbuffer = buffer;
char bf[24];
char ch;

int _putc(char ch)
	{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
 8001f62:	4663      	mov	r3, ip
	if ((unsigned int)((pbuffer - buffer) + 1) >= buffer_len)
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	4611      	mov	r1, r2
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	1a8a      	subs	r2, r1, r2
 8001f6c:	f102 0201 	add.w	r2, r2, #1
 8001f70:	4611      	mov	r1, r2
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4291      	cmp	r1, r2
 8001f76:	d302      	bcc.n	8001f7e <_putc.4217+0x26>
	return 0;
 8001f78:	f04f 0300 	mov.w	r3, #0
 8001f7c:	e00c      	b.n	8001f98 <_putc.4217+0x40>
	*(pbuffer++) = ch;
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	79f9      	ldrb	r1, [r7, #7]
 8001f82:	7011      	strb	r1, [r2, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	f102 0201 	add.w	r2, r2, #1
 8001f8a:	609a      	str	r2, [r3, #8]
	*(pbuffer) = '\0';
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
	return 1;
 8001f94:	f04f 0301 	mov.w	r3, #1
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f107 070c 	add.w	r7, r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <mini_vsnprintf>:
return len;
}

int
mini_vsnprintf(char *buffer, unsigned int buffer_len, const char *fmt, va_list va)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b090      	sub	sp, #64	; 0x40
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	607a      	str	r2, [r7, #4]
 8001fac:	603b      	str	r3, [r7, #0]

return len;
}

int
mini_vsnprintf(char *buffer, unsigned int buffer_len, const char *fmt, va_list va)
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
{
char *pbuffer = buffer;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	613b      	str	r3, [r7, #16]
	*(pbuffer) = '\0';

	return len;
	}

	while ((ch=*(fmt++))) {
 8001fb6:	e0c7      	b.n	8002148 <mini_vsnprintf+0x1a4>
	if ((unsigned int)((pbuffer - buffer) + 1) >= buffer_len)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	461a      	mov	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f103 0301 	add.w	r3, r3, #1
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	f080 80d0 	bcs.w	800216e <mini_vsnprintf+0x1ca>
	break;
	if (ch!='%')
 8001fce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fd2:	2b25      	cmp	r3, #37	; 0x25
 8001fd4:	d008      	beq.n	8001fe8 <mini_vsnprintf+0x44>
	_putc(ch);
 8001fd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fda:	f107 0208 	add.w	r2, r7, #8
 8001fde:	4694      	mov	ip, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ffb9 	bl	8001f58 <_putc.4217>
 8001fe6:	e0af      	b.n	8002148 <mini_vsnprintf+0x1a4>
	else {
	char zero_pad = 0;
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	char *ptr;
	unsigned int len;

	ch=*(fmt++);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f103 0301 	add.w	r3, r3, #1
 8001ffe:	607b      	str	r3, [r7, #4]

	/* Zero padding requested */
	if (ch=='0') {
 8002000:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002004:	2b30      	cmp	r3, #48	; 0x30
 8002006:	d122      	bne.n	800204e <mini_vsnprintf+0xaa>
	ch=*(fmt++);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f103 0301 	add.w	r3, r3, #1
 8002016:	607b      	str	r3, [r7, #4]
	if (ch == '\0')
 8002018:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 80a8 	beq.w	8002172 <mini_vsnprintf+0x1ce>
	goto end;
	if (ch >= '0' && ch <= '9')
 8002022:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002026:	2b2f      	cmp	r3, #47	; 0x2f
 8002028:	d909      	bls.n	800203e <mini_vsnprintf+0x9a>
 800202a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800202e:	2b39      	cmp	r3, #57	; 0x39
 8002030:	d805      	bhi.n	800203e <mini_vsnprintf+0x9a>
	zero_pad = ch - '0';
 8002032:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002036:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800203a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	ch=*(fmt++);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f103 0301 	add.w	r3, r3, #1
 800204c:	607b      	str	r3, [r7, #4]
	}

	switch (ch) {
 800204e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002052:	2b64      	cmp	r3, #100	; 0x64
 8002054:	d010      	beq.n	8002078 <mini_vsnprintf+0xd4>
 8002056:	2b64      	cmp	r3, #100	; 0x64
 8002058:	dc07      	bgt.n	800206a <mini_vsnprintf+0xc6>
 800205a:	2b58      	cmp	r3, #88	; 0x58
 800205c:	d029      	beq.n	80020b2 <mini_vsnprintf+0x10e>
 800205e:	2b63      	cmp	r3, #99	; 0x63
 8002060:	d04a      	beq.n	80020f8 <mini_vsnprintf+0x154>
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 8087 	beq.w	8002176 <mini_vsnprintf+0x1d2>
 8002068:	e065      	b.n	8002136 <mini_vsnprintf+0x192>
 800206a:	2b75      	cmp	r3, #117	; 0x75
 800206c:	d004      	beq.n	8002078 <mini_vsnprintf+0xd4>
 800206e:	2b78      	cmp	r3, #120	; 0x78
 8002070:	d01f      	beq.n	80020b2 <mini_vsnprintf+0x10e>
 8002072:	2b73      	cmp	r3, #115	; 0x73
 8002074:	d04d      	beq.n	8002112 <mini_vsnprintf+0x16e>
 8002076:	e05e      	b.n	8002136 <mini_vsnprintf+0x192>
	case 0:
	goto end;

	case 'u':
	case 'd':
	len = mini_itoa(va_arg(va, unsigned int), 10, 0, bf, zero_pad);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	f103 0204 	add.w	r2, r3, #4
 800207e:	603a      	str	r2, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	461a      	mov	r2, r3
 8002084:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	9100      	str	r1, [sp, #0]
 800208e:	4610      	mov	r0, r2
 8002090:	f04f 010a 	mov.w	r1, #10
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	f7ff febc 	bl	8001e14 <mini_itoa>
 800209c:	6338      	str	r0, [r7, #48]	; 0x30
	_puts(bf, len);
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	f107 0208 	add.w	r2, r7, #8
 80020a6:	4694      	mov	ip, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020ac:	f000 f86e 	bl	800218c <_puts.4221>
	break;
 80020b0:	e04a      	b.n	8002148 <mini_vsnprintf+0x1a4>

	case 'x':
	case 'X':
	len = mini_itoa(va_arg(va, unsigned int), 16, (ch=='X'), bf, zero_pad);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	f103 0204 	add.w	r2, r3, #4
 80020b8:	603a      	str	r2, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020c2:	2b58      	cmp	r3, #88	; 0x58
 80020c4:	bf14      	ite	ne
 80020c6:	2300      	movne	r3, #0
 80020c8:	2301      	moveq	r3, #1
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	461a      	mov	r2, r3
 80020ce:	f897 0036 	ldrb.w	r0, [r7, #54]	; 0x36
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	9000      	str	r0, [sp, #0]
 80020d8:	4608      	mov	r0, r1
 80020da:	f04f 0110 	mov.w	r1, #16
 80020de:	f7ff fe99 	bl	8001e14 <mini_itoa>
 80020e2:	6338      	str	r0, [r7, #48]	; 0x30
	_puts(bf, len);
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	f107 0208 	add.w	r2, r7, #8
 80020ec:	4694      	mov	ip, r2
 80020ee:	4618      	mov	r0, r3
 80020f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020f2:	f000 f84b 	bl	800218c <_puts.4221>
	break;
 80020f6:	e027      	b.n	8002148 <mini_vsnprintf+0x1a4>

	case 'c' :
	_putc((char)(va_arg(va, int)));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f103 0204 	add.w	r2, r3, #4
 80020fe:	603a      	str	r2, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	f107 0208 	add.w	r2, r7, #8
 8002108:	4694      	mov	ip, r2
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ff24 	bl	8001f58 <_putc.4217>
	break;
 8002110:	e01a      	b.n	8002148 <mini_vsnprintf+0x1a4>

	case 's' :
	ptr = va_arg(va, char*);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	f103 0204 	add.w	r2, r3, #4
 8002118:	603a      	str	r2, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
	_puts(ptr, mini_strlen(ptr));
 800211e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002120:	f7ff fe60 	bl	8001de4 <mini_strlen>
 8002124:	4603      	mov	r3, r0
 8002126:	f107 0208 	add.w	r2, r7, #8
 800212a:	4694      	mov	ip, r2
 800212c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800212e:	4619      	mov	r1, r3
 8002130:	f000 f82c 	bl	800218c <_puts.4221>
	break;
 8002134:	e008      	b.n	8002148 <mini_vsnprintf+0x1a4>

	default:
	_putc(ch);
 8002136:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800213a:	f107 0208 	add.w	r2, r7, #8
 800213e:	4694      	mov	ip, r2
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ff09 	bl	8001f58 <_putc.4217>
	break;
 8002146:	bf00      	nop
	*(pbuffer) = '\0';

	return len;
	}

	while ((ch=*(fmt++))) {
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002150:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002154:	2b00      	cmp	r3, #0
 8002156:	bf0c      	ite	eq
 8002158:	2300      	moveq	r3, #0
 800215a:	2301      	movne	r3, #1
 800215c:	b2db      	uxtb	r3, r3
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	f102 0201 	add.w	r2, r2, #1
 8002164:	607a      	str	r2, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f47f af26 	bne.w	8001fb8 <mini_vsnprintf+0x14>
 800216c:	e004      	b.n	8002178 <mini_vsnprintf+0x1d4>
	if ((unsigned int)((pbuffer - buffer) + 1) >= buffer_len)
	break;
 800216e:	bf00      	nop
 8002170:	e002      	b.n	8002178 <mini_vsnprintf+0x1d4>

	/* Zero padding requested */
	if (ch=='0') {
	ch=*(fmt++);
	if (ch == '\0')
	goto end;
 8002172:	bf00      	nop
 8002174:	e000      	b.n	8002178 <mini_vsnprintf+0x1d4>
	ch=*(fmt++);
	}

	switch (ch) {
	case 0:
	goto end;
 8002176:	bf00      	nop
	break;
	}
	}
	}
	end:
	return pbuffer - buffer;
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	461a      	mov	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	1ad3      	subs	r3, r2, r3
}
 8002180:	4618      	mov	r0, r3
 8002182:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop

0800218c <_puts.4221>:
	*(pbuffer) = '\0';
	return 1;
}

int _puts(char *s, unsigned int len)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	4663      	mov	r3, ip
	unsigned int i;

	if (buffer_len - (pbuffer - buffer) - 1 < len)
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	4611      	mov	r1, r2
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	1a8a      	subs	r2, r1, r2
 80021a0:	4611      	mov	r1, r2
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	188a      	adds	r2, r1, r2
 80021a6:	f102 31ff 	add.w	r1, r2, #4294967295
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	4291      	cmp	r1, r2
 80021ae:	d209      	bcs.n	80021c4 <_puts.4221+0x38>
	len = buffer_len - (pbuffer - buffer) - 1;
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4611      	mov	r1, r2
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	1a8a      	subs	r2, r1, r2
 80021b8:	4611      	mov	r1, r2
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	188a      	adds	r2, r1, r2
 80021be:	f102 32ff 	add.w	r2, r2, #4294967295
 80021c2:	603a      	str	r2, [r7, #0]

	/* Copy to buffer */
	for (i = 0; i < len; i++)
 80021c4:	f04f 0200 	mov.w	r2, #0
 80021c8:	60fa      	str	r2, [r7, #12]
 80021ca:	e00d      	b.n	80021e8 <_puts.4221+0x5c>
	*(pbuffer++) = s[i];
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	188a      	adds	r2, r1, r2
 80021d2:	7811      	ldrb	r1, [r2, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	7011      	strb	r1, [r2, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	f102 0201 	add.w	r2, r2, #1
 80021de:	609a      	str	r2, [r3, #8]

	if (buffer_len - (pbuffer - buffer) - 1 < len)
	len = buffer_len - (pbuffer - buffer) - 1;

	/* Copy to buffer */
	for (i = 0; i < len; i++)
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	f102 0201 	add.w	r2, r2, #1
 80021e6:	60fa      	str	r2, [r7, #12]
 80021e8:	68f9      	ldr	r1, [r7, #12]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	4291      	cmp	r1, r2
 80021ee:	d3ed      	bcc.n	80021cc <_puts.4221+0x40>
	*(pbuffer++) = s[i];
	*(pbuffer) = '\0';
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]

	return len;
 80021f8:	683b      	ldr	r3, [r7, #0]
	}
 80021fa:	4618      	mov	r0, r3
 80021fc:	f107 0714 	add.w	r7, r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop

08002208 <mini_snprintf>:
	return pbuffer - buffer;
}

//int mini_snprintf(char* buffer, unsigned int buffer_len, char *fmt, ...)
int mini_snprintf(char* buffer, unsigned int buffer_len, const char *fmt, ...)
{
 8002208:	b40c      	push	{r2, r3}
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
 8002212:	6039      	str	r1, [r7, #0]
int ret;
va_list va;
va_start(va, fmt);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	60bb      	str	r3, [r7, #8]
ret = mini_vsnprintf(buffer, buffer_len, fmt, va);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f7ff febf 	bl	8001fa4 <mini_vsnprintf>
 8002226:	60f8      	str	r0, [r7, #12]
va_end(va);

return ret;
 8002228:	68fb      	ldr	r3, [r7, #12]
}
 800222a:	4618      	mov	r0, r3
 800222c:	f107 0710 	add.w	r7, r7, #16
 8002230:	46bd      	mov	sp, r7
 8002232:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002236:	b002      	add	sp, #8
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop

0800223c <ustrncpy>:
//! \return Returns \e pcDst.
//
//*****************************************************************************
char *
ustrncpy (char *pcDst, const char *pcSrc, int iNum)
{
 800223c:	b480      	push	{r7}
 800223e:	b087      	sub	sp, #28
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
    //ASSERT(pcDst);

    //
    // Start at the beginning of the source string.
    //
    iCount = 0;
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	617b      	str	r3, [r7, #20]

    //
    // Copy the source string until we run out of source characters or
    // destination space.
    //
    while(iNum && pcSrc[iCount])
 800224e:	e00f      	b.n	8002270 <ustrncpy+0x34>
    {
        pcDst[iCount] = pcSrc[iCount];
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	18d3      	adds	r3, r2, r3
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	188a      	adds	r2, r1, r2
 800225c:	7812      	ldrb	r2, [r2, #0]
 800225e:	701a      	strb	r2, [r3, #0]
        iCount++;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f103 0301 	add.w	r3, r3, #1
 8002266:	617b      	str	r3, [r7, #20]
        iNum--;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f103 33ff 	add.w	r3, r3, #4294967295
 800226e:	607b      	str	r3, [r7, #4]

    //
    // Copy the source string until we run out of source characters or
    // destination space.
    //
    while(iNum && pcSrc[iCount])
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d014      	beq.n	80022a0 <ustrncpy+0x64>
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	18d3      	adds	r3, r2, r3
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1e6      	bne.n	8002250 <ustrncpy+0x14>
    }

    //
    // Pad the destination if we are not yet done.
    //
    while(iNum)
 8002282:	e00d      	b.n	80022a0 <ustrncpy+0x64>
    {
        pcDst[iCount++] = (char)0;
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	18d3      	adds	r3, r2, r3
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	701a      	strb	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f103 0301 	add.w	r3, r3, #1
 8002296:	617b      	str	r3, [r7, #20]
        iNum--;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f103 33ff 	add.w	r3, r3, #4294967295
 800229e:	607b      	str	r3, [r7, #4]
    }

    //
    // Pad the destination if we are not yet done.
    //
    while(iNum)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1ee      	bne.n	8002284 <ustrncpy+0x48>
    }

    //
    // Pass the destination pointer back to the caller.
    //
    return(pcDst);
 80022a6:	68fb      	ldr	r3, [r7, #12]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	f107 071c 	add.w	r7, r7, #28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <uvsnprintf>:
//
//*****************************************************************************
int
uvsnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
           va_list vaArgP)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	; 0x30
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
 80022c0:	603b      	str	r3, [r7, #0]
    unsigned long ulIdx, ulValue, ulCount, ulBase, ulNeg;
    char *pcStr, cFill;
    int iConvertCount = 0;
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
    //ASSERT(ulSize != 0);

    //
    // Adjust buffer size limit to allow one space for null termination.
    //
    if(ulSize)
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <uvsnprintf+0x22>
    {
        ulSize--;
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	f103 33ff 	add.w	r3, r3, #4294967295
 80022d4:	60bb      	str	r3, [r7, #8]
    }

    //
    // Initialize the count of characters converted.
    //
    iConvertCount = 0;
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	617b      	str	r3, [r7, #20]

    //
    // Loop while there are more characters in the format string.
    //
    while(*pcString)
 80022dc:	e2b4      	b.n	8002848 <uvsnprintf+0x594>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
 80022de:	f04f 0300 	mov.w	r3, #0
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022e4:	e003      	b.n	80022ee <uvsnprintf+0x3a>
            ulIdx++)
 80022e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e8:	f103 0301 	add.w	r3, r3, #1
 80022ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    while(*pcString)
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022f2:	18d3      	adds	r3, r2, r3
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	2b25      	cmp	r3, #37	; 0x25
 80022f8:	d005      	beq.n	8002306 <uvsnprintf+0x52>
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022fe:	18d3      	adds	r3, r2, r3
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1ef      	bne.n	80022e6 <uvsnprintf+0x32>
        //
        // Write this portion of the string to the output buffer.  If there are
        // more characters to write than there is space in the buffer, then
        // only write as much as will fit in the buffer.
        //
        if(ulIdx > ulSize)
 8002306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	429a      	cmp	r2, r3
 800230c:	d90d      	bls.n	800232a <uvsnprintf+0x76>
        {
            ustrncpy(pcBuf, pcString, ulSize);
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	461a      	mov	r2, r3
 8002316:	f7ff ff91 	bl	800223c <ustrncpy>
            pcBuf += ulSize;
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	18d3      	adds	r3, r2, r3
 8002320:	60fb      	str	r3, [r7, #12]
            ulSize = 0;
 8002322:	f04f 0300 	mov.w	r3, #0
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	e00d      	b.n	8002346 <uvsnprintf+0x92>
        }
        else
        {
            ustrncpy(pcBuf, pcString, ulIdx);
 800232a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	461a      	mov	r2, r3
 8002332:	f7ff ff83 	bl	800223c <ustrncpy>
            pcBuf += ulIdx;
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233a:	18d3      	adds	r3, r2, r3
 800233c:	60fb      	str	r3, [r7, #12]
            ulSize -= ulIdx;
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	60bb      	str	r3, [r7, #8]
        //
        // Update the conversion count.  This will be the number of characters
        // that should have been written, even if there was not room in the
        // buffer.
        //
        iConvertCount += ulIdx;
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234a:	18d3      	adds	r3, r2, r3
 800234c:	617b      	str	r3, [r7, #20]

        //
        // Skip the portion of the format string that was written.
        //
        pcString += ulIdx;
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002352:	18d3      	adds	r3, r2, r3
 8002354:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b25      	cmp	r3, #37	; 0x25
 800235c:	f040 8274 	bne.w	8002848 <uvsnprintf+0x594>
        {
            //
            // Skip the %.
            //
            pcString++;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f103 0301 	add.w	r3, r3, #1
 8002366:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (that is, to the defaults).
            //
            ulCount = 0;
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
            cFill = ' ';
 800236e:	f04f 0320 	mov.w	r3, #32
 8002372:	76fb      	strb	r3, [r7, #27]
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	f102 0201 	add.w	r2, r2, #1
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	f1a3 0325 	sub.w	r3, r3, #37	; 0x25
 8002384:	2b53      	cmp	r3, #83	; 0x53
 8002386:	f200 823b 	bhi.w	8002800 <uvsnprintf+0x54c>
 800238a:	a201      	add	r2, pc, #4	; (adr r2, 8002390 <uvsnprintf+0xdc>)
 800238c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002390:	080027d7 	.word	0x080027d7
 8002394:	08002801 	.word	0x08002801
 8002398:	08002801 	.word	0x08002801
 800239c:	08002801 	.word	0x08002801
 80023a0:	08002801 	.word	0x08002801
 80023a4:	08002801 	.word	0x08002801
 80023a8:	08002801 	.word	0x08002801
 80023ac:	08002801 	.word	0x08002801
 80023b0:	08002801 	.word	0x08002801
 80023b4:	08002801 	.word	0x08002801
 80023b8:	08002801 	.word	0x08002801
 80023bc:	080024e1 	.word	0x080024e1
 80023c0:	080024e1 	.word	0x080024e1
 80023c4:	080024e1 	.word	0x080024e1
 80023c8:	080024e1 	.word	0x080024e1
 80023cc:	080024e1 	.word	0x080024e1
 80023d0:	080024e1 	.word	0x080024e1
 80023d4:	080024e1 	.word	0x080024e1
 80023d8:	080024e1 	.word	0x080024e1
 80023dc:	080024e1 	.word	0x080024e1
 80023e0:	080024e1 	.word	0x080024e1
 80023e4:	08002801 	.word	0x08002801
 80023e8:	08002801 	.word	0x08002801
 80023ec:	08002801 	.word	0x08002801
 80023f0:	08002801 	.word	0x08002801
 80023f4:	08002801 	.word	0x08002801
 80023f8:	08002801 	.word	0x08002801
 80023fc:	08002801 	.word	0x08002801
 8002400:	08002801 	.word	0x08002801
 8002404:	08002801 	.word	0x08002801
 8002408:	08002801 	.word	0x08002801
 800240c:	08002801 	.word	0x08002801
 8002410:	08002801 	.word	0x08002801
 8002414:	08002801 	.word	0x08002801
 8002418:	08002801 	.word	0x08002801
 800241c:	08002801 	.word	0x08002801
 8002420:	08002801 	.word	0x08002801
 8002424:	08002801 	.word	0x08002801
 8002428:	08002801 	.word	0x08002801
 800242c:	08002801 	.word	0x08002801
 8002430:	08002801 	.word	0x08002801
 8002434:	08002801 	.word	0x08002801
 8002438:	08002801 	.word	0x08002801
 800243c:	08002801 	.word	0x08002801
 8002440:	08002801 	.word	0x08002801
 8002444:	08002801 	.word	0x08002801
 8002448:	08002801 	.word	0x08002801
 800244c:	08002801 	.word	0x08002801
 8002450:	08002801 	.word	0x08002801
 8002454:	08002801 	.word	0x08002801
 8002458:	08002801 	.word	0x08002801
 800245c:	08002671 	.word	0x08002671
 8002460:	08002801 	.word	0x08002801
 8002464:	08002801 	.word	0x08002801
 8002468:	08002801 	.word	0x08002801
 800246c:	08002801 	.word	0x08002801
 8002470:	08002801 	.word	0x08002801
 8002474:	08002801 	.word	0x08002801
 8002478:	08002801 	.word	0x08002801
 800247c:	08002801 	.word	0x08002801
 8002480:	08002801 	.word	0x08002801
 8002484:	08002801 	.word	0x08002801
 8002488:	0800251f 	.word	0x0800251f
 800248c:	08002553 	.word	0x08002553
 8002490:	08002801 	.word	0x08002801
 8002494:	08002801 	.word	0x08002801
 8002498:	08002801 	.word	0x08002801
 800249c:	08002801 	.word	0x08002801
 80024a0:	08002553 	.word	0x08002553
 80024a4:	08002801 	.word	0x08002801
 80024a8:	08002801 	.word	0x08002801
 80024ac:	08002801 	.word	0x08002801
 80024b0:	08002801 	.word	0x08002801
 80024b4:	08002801 	.word	0x08002801
 80024b8:	08002801 	.word	0x08002801
 80024bc:	08002671 	.word	0x08002671
 80024c0:	08002801 	.word	0x08002801
 80024c4:	08002801 	.word	0x08002801
 80024c8:	08002583 	.word	0x08002583
 80024cc:	08002801 	.word	0x08002801
 80024d0:	08002657 	.word	0x08002657
 80024d4:	08002801 	.word	0x08002801
 80024d8:	08002801 	.word	0x08002801
 80024dc:	08002671 	.word	0x08002671
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ulCount == 0))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	2b30      	cmp	r3, #48	; 0x30
 80024ea:	d105      	bne.n	80024f8 <uvsnprintf+0x244>
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d102      	bne.n	80024f8 <uvsnprintf+0x244>
                    {
                        cFill = '0';
 80024f2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80024f6:	76fb      	strb	r3, [r7, #27]
                    }

                    //
                    // Update the digit count.
                    //
                    ulCount *= 10;
 80024f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024fa:	4613      	mov	r3, r2
 80024fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002500:	189b      	adds	r3, r3, r2
 8002502:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
                    ulCount += pcString[-1] - '0';
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f103 33ff 	add.w	r3, r3, #4294967295
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	18d3      	adds	r3, r2, r3
 8002516:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 800251a:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // Get the next character.
                    //
                    goto again;
 800251c:	e72a      	b.n	8002374 <uvsnprintf+0xc0>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	f103 0204 	add.w	r2, r3, #4
 8002524:	603a      	str	r2, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Copy the character to the output buffer, if there is
                    // room.  Update the buffer size remaining.
                    //
                    if(ulSize != 0)
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00b      	beq.n	8002548 <uvsnprintf+0x294>
                    {
                        *pcBuf++ = (char)ulValue;
 8002530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002532:	b2da      	uxtb	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	701a      	strb	r2, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f103 0301 	add.w	r3, r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
                        ulSize--;
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f103 33ff 	add.w	r3, r3, #4294967295
 8002546:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount++;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	f103 0301 	add.w	r3, r3, #1
 800254e:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 8002550:	e17a      	b.n	8002848 <uvsnprintf+0x594>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f103 0204 	add.w	r2, r3, #4
 8002558:	603a      	str	r2, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((long)ulValue < 0)
 800255e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002560:	2b00      	cmp	r3, #0
 8002562:	da07      	bge.n	8002574 <uvsnprintf+0x2c0>
                    {
                        //
                        // Make the value positive.
                        //
                        ulValue = -(long)ulValue;
 8002564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002566:	f1c3 0300 	rsb	r3, r3, #0
 800256a:	62bb      	str	r3, [r7, #40]	; 0x28

                        //
                        // Indicate that the value is negative.
                        //
                        ulNeg = 1;
 800256c:	f04f 0301 	mov.w	r3, #1
 8002570:	61fb      	str	r3, [r7, #28]
 8002572:	e002      	b.n	800257a <uvsnprintf+0x2c6>
                    {
                        //
                        // Indicate that the value is positive so that a
                        // negative sign isn't inserted.
                        //
                        ulNeg = 0;
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
                    }

                    //
                    // Set the base to 10.
                    //
                    ulBase = 10;
 800257a:	f04f 030a 	mov.w	r3, #10
 800257e:	623b      	str	r3, [r7, #32]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8002580:	e082      	b.n	8002688 <uvsnprintf+0x3d4>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	f103 0204 	add.w	r2, r3, #4
 8002588:	603a      	str	r2, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	613b      	str	r3, [r7, #16]

                    //
                    // Determine the length of the string.
                    //
                    for(ulIdx = 0; pcStr[ulIdx] != '\0'; ulIdx++)
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002594:	e003      	b.n	800259e <uvsnprintf+0x2ea>
 8002596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002598:	f103 0301 	add.w	r3, r3, #1
 800259c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025a2:	18d3      	adds	r3, r2, r3
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f5      	bne.n	8002596 <uvsnprintf+0x2e2>
                    //
                    // Update the convert count to include any padding that
                    // should be necessary (regardless of whether we have space
                    // to write it or not).
                    //
                    if(ulCount > ulIdx)
 80025aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d905      	bls.n	80025be <uvsnprintf+0x30a>
                    {
                        iConvertCount += (ulCount - ulIdx);
 80025b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b6:	1ad2      	subs	r2, r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	18d3      	adds	r3, r2, r3
 80025bc:	617b      	str	r3, [r7, #20]
                    //
                    // Copy the string to the output buffer.  Only copy as much
                    // as will fit in the buffer.  Update the output buffer
                    // pointer and the space remaining.
                    //
                    if(ulIdx > ulSize)
 80025be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d90d      	bls.n	80025e2 <uvsnprintf+0x32e>
                    {
                        ustrncpy(pcBuf, pcStr, ulSize);
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	6939      	ldr	r1, [r7, #16]
 80025cc:	461a      	mov	r2, r3
 80025ce:	f7ff fe35 	bl	800223c <ustrncpy>
                        pcBuf += ulSize;
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	18d3      	adds	r3, r2, r3
 80025d8:	60fb      	str	r3, [r7, #12]
                        ulSize = 0;
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	e034      	b.n	800264c <uvsnprintf+0x398>
                    }
                    else
                    {
                        ustrncpy(pcBuf, pcStr, ulIdx);
 80025e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	6939      	ldr	r1, [r7, #16]
 80025e8:	461a      	mov	r2, r3
 80025ea:	f7ff fe27 	bl	800223c <ustrncpy>
                        pcBuf += ulIdx;
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f2:	18d3      	adds	r3, r2, r3
 80025f4:	60fb      	str	r3, [r7, #12]
                        ulSize -= ulIdx;
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	60bb      	str	r3, [r7, #8]

                        //
                        // Write any required padding spaces assuming there is
                        // still space in the buffer.
                        //
                        if(ulCount > ulIdx)
 80025fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002602:	429a      	cmp	r2, r3
 8002604:	d922      	bls.n	800264c <uvsnprintf+0x398>
                        {
                            ulCount -= ulIdx;
 8002606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
                            if(ulCount > ulSize)
 800260e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	429a      	cmp	r2, r3
 8002614:	d901      	bls.n	800261a <uvsnprintf+0x366>
                            {
                                ulCount = ulSize;
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
                            }
                            ulSize =- ulCount;
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	f1c3 0300 	rsb	r3, r3, #0
 8002620:	60bb      	str	r3, [r7, #8]

                            while(ulCount--)
 8002622:	e007      	b.n	8002634 <uvsnprintf+0x380>
                            {
                                *pcBuf++ = ' ';
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f04f 0220 	mov.w	r2, #32
 800262a:	701a      	strb	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f103 0301 	add.w	r3, r3, #1
 8002632:	60fb      	str	r3, [r7, #12]
                            {
                                ulCount = ulSize;
                            }
                            ulSize =- ulCount;

                            while(ulCount--)
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	2b00      	cmp	r3, #0
 8002638:	bf0c      	ite	eq
 800263a:	2300      	moveq	r3, #0
 800263c:	2301      	movne	r3, #1
 800263e:	b2db      	uxtb	r3, r3
 8002640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002642:	f102 32ff 	add.w	r2, r2, #4294967295
 8002646:	627a      	str	r2, [r7, #36]	; 0x24
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1eb      	bne.n	8002624 <uvsnprintf+0x370>
                    //
                    // Update the conversion count.  This will be the number of
                    // characters that should have been written, even if there
                    // was not room in the buffer.
                    //
                    iConvertCount += ulIdx;
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002650:	18d3      	adds	r3, r2, r3
 8002652:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 8002654:	e0f8      	b.n	8002848 <uvsnprintf+0x594>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	f103 0204 	add.w	r2, r3, #4
 800265c:	603a      	str	r2, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Set the base to 10.
                    //
                    ulBase = 10;
 8002662:	f04f 030a 	mov.w	r3, #10
 8002666:	623b      	str	r3, [r7, #32]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ulNeg = 0;
 8002668:	f04f 0300 	mov.w	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 800266e:	e00b      	b.n	8002688 <uvsnprintf+0x3d4>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	f103 0204 	add.w	r2, r3, #4
 8002676:	603a      	str	r2, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Set the base to 16.
                    //
                    ulBase = 16;
 800267c:	f04f 0310 	mov.w	r3, #16
 8002680:	623b      	str	r3, [r7, #32]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ulNeg = 0;
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	61fb      	str	r3, [r7, #28]
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
 8002688:	f04f 0301 	mov.w	r3, #1
 800268c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800268e:	e008      	b.n	80026a2 <uvsnprintf+0x3ee>
                        (((ulIdx * ulBase) <= ulValue) &&
                         (((ulIdx * ulBase) / ulBase) == ulIdx));
                        ulIdx *= ulBase, ulCount--)
 8002690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002692:	6a3a      	ldr	r2, [r7, #32]
 8002694:	fb02 f303 	mul.w	r3, r2, r3
 8002698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	f103 33ff 	add.w	r3, r3, #4294967295
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
                        (((ulIdx * ulBase) <= ulValue) &&
 80026a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a4:	6a3a      	ldr	r2, [r7, #32]
 80026a6:	fb02 f203 	mul.w	r2, r2, r3
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
 80026aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d809      	bhi.n	80026c4 <uvsnprintf+0x410>
                        (((ulIdx * ulBase) <= ulValue) &&
                         (((ulIdx * ulBase) / ulBase) == ulIdx));
 80026b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b2:	6a3a      	ldr	r2, [r7, #32]
 80026b4:	fb02 f203 	mul.w	r2, r2, r3
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	fbb2 f2f3 	udiv	r2, r2, r3
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
                        (((ulIdx * ulBase) <= ulValue) &&
 80026be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d0e5      	beq.n	8002690 <uvsnprintf+0x3dc>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ulNeg)
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <uvsnprintf+0x41e>
                    {
                        ulCount--;
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ulNeg && (ulSize != 0) && (cFill == '0'))
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d018      	beq.n	800270a <uvsnprintf+0x456>
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d015      	beq.n	800270a <uvsnprintf+0x456>
 80026de:	7efb      	ldrb	r3, [r7, #27]
 80026e0:	2b30      	cmp	r3, #48	; 0x30
 80026e2:	d112      	bne.n	800270a <uvsnprintf+0x456>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80026ea:	701a      	strb	r2, [r3, #0]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f103 0301 	add.w	r3, r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
                        ulSize--;
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80026fa:	60bb      	str	r3, [r7, #8]

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f103 0301 	add.w	r3, r3, #1
 8002702:	617b      	str	r3, [r7, #20]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ulNeg = 0;
 8002704:	f04f 0300 	mov.w	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]

                    //
                    // See if there are more characters in the specified field
                    // width than there are in the conversion of this value.
                    //
                    if((ulCount > 1) && (ulCount < 65536))
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270c:	2b01      	cmp	r3, #1
 800270e:	d922      	bls.n	8002756 <uvsnprintf+0x4a2>
 8002710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002712:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002716:	429a      	cmp	r2, r3
 8002718:	d81d      	bhi.n	8002756 <uvsnprintf+0x4a2>
                    {
                        //
                        // Loop through the required padding characters.
                        //
                        for(ulCount--; ulCount; ulCount--)
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
 8002722:	e015      	b.n	8002750 <uvsnprintf+0x49c>
                        {
                            //
                            // Copy the character to the output buffer if there
                            // is room.
                            //
                            if(ulSize != 0)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00a      	beq.n	8002740 <uvsnprintf+0x48c>
                            {
                                *pcBuf++ = cFill;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	7efa      	ldrb	r2, [r7, #27]
 800272e:	701a      	strb	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f103 0301 	add.w	r3, r3, #1
 8002736:	60fb      	str	r3, [r7, #12]
                                ulSize--;
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f103 33ff 	add.w	r3, r3, #4294967295
 800273e:	60bb      	str	r3, [r7, #8]
                            }

                            //
                            // Update the conversion count.
                            //
                            iConvertCount++;
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f103 0301 	add.w	r3, r3, #1
 8002746:	617b      	str	r3, [r7, #20]
                    if((ulCount > 1) && (ulCount < 65536))
                    {
                        //
                        // Loop through the required padding characters.
                        //
                        for(ulCount--; ulCount; ulCount--)
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	f103 33ff 	add.w	r3, r3, #4294967295
 800274e:	627b      	str	r3, [r7, #36]	; 0x24
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1e6      	bne.n	8002724 <uvsnprintf+0x470>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ulNeg && (ulSize != 0))
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d038      	beq.n	80027ce <uvsnprintf+0x51a>
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d035      	beq.n	80027ce <uvsnprintf+0x51a>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8002768:	701a      	strb	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f103 0301 	add.w	r3, r3, #1
 8002770:	60fb      	str	r3, [r7, #12]
                        ulSize--;
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f103 33ff 	add.w	r3, r3, #4294967295
 8002778:	60bb      	str	r3, [r7, #8]

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f103 0301 	add.w	r3, r3, #1
 8002780:	617b      	str	r3, [r7, #20]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ulIdx; ulIdx /= ulBase)
 8002782:	e024      	b.n	80027ce <uvsnprintf+0x51a>
                    {
                        //
                        // Copy the character to the output buffer if there is
                        // room.
                        //
                        if(ulSize != 0)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d018      	beq.n	80027bc <uvsnprintf+0x508>
                        {
                            *pcBuf++ = g_pcHex[(ulValue / ulIdx) % ulBase];
 800278a:	4b37      	ldr	r3, [pc, #220]	; (8002868 <uvsnprintf+0x5b4>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002792:	fbb1 f3f3 	udiv	r3, r1, r3
 8002796:	6a39      	ldr	r1, [r7, #32]
 8002798:	fbb3 f1f1 	udiv	r1, r3, r1
 800279c:	6a38      	ldr	r0, [r7, #32]
 800279e:	fb00 f101 	mul.w	r1, r0, r1
 80027a2:	1a5b      	subs	r3, r3, r1
 80027a4:	18d3      	adds	r3, r2, r3
 80027a6:	781a      	ldrb	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	701a      	strb	r2, [r3, #0]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f103 0301 	add.w	r3, r3, #1
 80027b2:	60fb      	str	r3, [r7, #12]
                            ulSize--;
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80027ba:	60bb      	str	r3, [r7, #8]
                        }

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f103 0301 	add.w	r3, r3, #1
 80027c2:	617b      	str	r3, [r7, #20]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ulIdx; ulIdx /= ulBase)
 80027c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027c6:	6a3b      	ldr	r3, [r7, #32]
 80027c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1d7      	bne.n	8002784 <uvsnprintf+0x4d0>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 80027d4:	e038      	b.n	8002848 <uvsnprintf+0x594>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    if(ulSize != 0)
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00c      	beq.n	80027f6 <uvsnprintf+0x542>
                    {
                        *pcBuf++ = pcString[-1];
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	701a      	strb	r2, [r3, #0]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f103 0301 	add.w	r3, r3, #1
 80027ec:	60fb      	str	r3, [r7, #12]
                        ulSize--;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	f103 33ff 	add.w	r3, r3, #4294967295
 80027f4:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount++;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f103 0301 	add.w	r3, r3, #1
 80027fc:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 80027fe:	e023      	b.n	8002848 <uvsnprintf+0x594>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    if(ulSize >= 5)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b04      	cmp	r3, #4
 8002804:	d90e      	bls.n	8002824 <uvsnprintf+0x570>
                    {
                        ustrncpy(pcBuf, "ERROR", 5);
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	4918      	ldr	r1, [pc, #96]	; (800286c <uvsnprintf+0x5b8>)
 800280a:	f04f 0205 	mov.w	r2, #5
 800280e:	f7ff fd15 	bl	800223c <ustrncpy>
                        pcBuf += 5;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f103 0305 	add.w	r3, r3, #5
 8002818:	60fb      	str	r3, [r7, #12]
                        ulSize -= 5;
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	f1a3 0305 	sub.w	r3, r3, #5
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	e00c      	b.n	800283e <uvsnprintf+0x58a>
                    }
                    else
                    {
                        ustrncpy(pcBuf, "ERROR", ulSize);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	4910      	ldr	r1, [pc, #64]	; (800286c <uvsnprintf+0x5b8>)
 800282a:	461a      	mov	r2, r3
 800282c:	f7ff fd06 	bl	800223c <ustrncpy>
                        pcBuf += ulSize;
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	18d3      	adds	r3, r2, r3
 8002836:	60fb      	str	r3, [r7, #12]
                        ulSize = 0;
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount += 5;
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f103 0305 	add.w	r3, r3, #5
 8002844:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 8002846:	bf00      	nop
    iConvertCount = 0;

    //
    // Loop while there are more characters in the format string.
    //
    while(*pcString)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	f47f ad46 	bne.w	80022de <uvsnprintf+0x2a>
    }

    //
    // Null terminate the string in the buffer.
    //
    *pcBuf = 0;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]

    //
    // Return the number of characters in the full converted string.
    //
    return(iConvertCount);
 800285a:	697b      	ldr	r3, [r7, #20]
}
 800285c:	4618      	mov	r0, r3
 800285e:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	0800ec00 	.word	0x0800ec00
 800286c:	0800ec04 	.word	0x0800ec04

08002870 <usnprintf>:
//! including the NULL termination character, regardless of space in the
//! buffer.
//
//*****************************************************************************
int usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString, ...)
{
 8002870:	b40c      	push	{r2, r3}
 8002872:	b580      	push	{r7, lr}
 8002874:	b084      	sub	sp, #16
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	6039      	str	r1, [r7, #0]
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
 800287c:	f107 031c 	add.w	r3, r7, #28
 8002880:	60bb      	str	r3, [r7, #8]

    //
    // Call vsnprintf to perform the conversion.
    //
    iRet = uvsnprintf(pcBuf, ulSize, pcString, vaArgP);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	6839      	ldr	r1, [r7, #0]
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f7ff fd13 	bl	80022b4 <uvsnprintf>
 800288e:	60f8      	str	r0, [r7, #12]
    va_end(vaArgP);

    //
    // Return the conversion count.
    //
    return(iRet);
 8002890:	68fb      	ldr	r3, [r7, #12]
}
 8002892:	4618      	mov	r0, r3
 8002894:	f107 0710 	add.w	r7, r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800289e:	b002      	add	sp, #8
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop

080028a4 <SysTick_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */

void SysTick_Handler(void) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
	MiliCount++;
 80028a8:	4b6a      	ldr	r3, [pc, #424]	; (8002a54 <SysTick_Handler+0x1b0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f103 0201 	add.w	r2, r3, #1
 80028b0:	4b68      	ldr	r3, [pc, #416]	; (8002a54 <SysTick_Handler+0x1b0>)
 80028b2:	601a      	str	r2, [r3, #0]
	if (MiliCount % 1000 == 0) {
 80028b4:	4b67      	ldr	r3, [pc, #412]	; (8002a54 <SysTick_Handler+0x1b0>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4b67      	ldr	r3, [pc, #412]	; (8002a58 <SysTick_Handler+0x1b4>)
 80028ba:	fba3 1302 	umull	r1, r3, r3, r2
 80028be:	ea4f 1393 	mov.w	r3, r3, lsr #6
 80028c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10b      	bne.n	80028e8 <SysTick_Handler+0x44>
		PPS = CLK_count - old_CLK_count;
 80028d0:	4b62      	ldr	r3, [pc, #392]	; (8002a5c <SysTick_Handler+0x1b8>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b62      	ldr	r3, [pc, #392]	; (8002a60 <SysTick_Handler+0x1bc>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	461a      	mov	r2, r3
 80028dc:	4b61      	ldr	r3, [pc, #388]	; (8002a64 <SysTick_Handler+0x1c0>)
 80028de:	601a      	str	r2, [r3, #0]
		old_CLK_count = CLK_count;
 80028e0:	4b5e      	ldr	r3, [pc, #376]	; (8002a5c <SysTick_Handler+0x1b8>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b5e      	ldr	r3, [pc, #376]	; (8002a60 <SysTick_Handler+0x1bc>)
 80028e6:	601a      	str	r2, [r3, #0]
	}

	if (GPIO_ReadInputDataBit(IR_Rx1_port, IR_Rx1_pin) == 0) {
 80028e8:	485f      	ldr	r0, [pc, #380]	; (8002a68 <SysTick_Handler+0x1c4>)
 80028ea:	f04f 0101 	mov.w	r1, #1
 80028ee:	f001 fb25 	bl	8003f3c <GPIO_ReadInputDataBit>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d108      	bne.n	800290a <SysTick_Handler+0x66>
		LED1_on;
 80028f8:	485b      	ldr	r0, [pc, #364]	; (8002a68 <SysTick_Handler+0x1c4>)
 80028fa:	f04f 0108 	mov.w	r1, #8
 80028fe:	f001 fb75 	bl	8003fec <GPIO_SetBits>
		check1 = 0;
 8002902:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <SysTick_Handler+0x1c8>)
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
	}
	if (GPIO_ReadInputDataBit(IR_Rx1_port, IR_Rx1_pin) == 1) {
 800290a:	4857      	ldr	r0, [pc, #348]	; (8002a68 <SysTick_Handler+0x1c4>)
 800290c:	f04f 0101 	mov.w	r1, #1
 8002910:	f001 fb14 	bl	8003f3c <GPIO_ReadInputDataBit>
 8002914:	4603      	mov	r3, r0
 8002916:	2b01      	cmp	r3, #1
 8002918:	d10e      	bne.n	8002938 <SysTick_Handler+0x94>
		check1++;
 800291a:	4b54      	ldr	r3, [pc, #336]	; (8002a6c <SysTick_Handler+0x1c8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f103 0201 	add.w	r2, r3, #1
 8002922:	4b52      	ldr	r3, [pc, #328]	; (8002a6c <SysTick_Handler+0x1c8>)
 8002924:	601a      	str	r2, [r3, #0]
		if (check1 >= 250) {
 8002926:	4b51      	ldr	r3, [pc, #324]	; (8002a6c <SysTick_Handler+0x1c8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2bf9      	cmp	r3, #249	; 0xf9
 800292c:	d904      	bls.n	8002938 <SysTick_Handler+0x94>
			LED1_off;
 800292e:	484e      	ldr	r0, [pc, #312]	; (8002a68 <SysTick_Handler+0x1c4>)
 8002930:	f04f 0108 	mov.w	r1, #8
 8002934:	f001 fb68 	bl	8004008 <GPIO_ResetBits>
		}
	}
	if (GPIO_ReadInputDataBit(IR_Rx2_port, IR_Rx2_pin) == 0) {
 8002938:	484b      	ldr	r0, [pc, #300]	; (8002a68 <SysTick_Handler+0x1c4>)
 800293a:	f04f 0110 	mov.w	r1, #16
 800293e:	f001 fafd 	bl	8003f3c <GPIO_ReadInputDataBit>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d108      	bne.n	800295a <SysTick_Handler+0xb6>
		LED2_on;
 8002948:	4847      	ldr	r0, [pc, #284]	; (8002a68 <SysTick_Handler+0x1c4>)
 800294a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800294e:	f001 fb4d 	bl	8003fec <GPIO_SetBits>
		check2 = 0;
 8002952:	4b47      	ldr	r3, [pc, #284]	; (8002a70 <SysTick_Handler+0x1cc>)
 8002954:	f04f 0200 	mov.w	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
	}
	if (GPIO_ReadInputDataBit(IR_Rx2_port, IR_Rx2_pin) == 1) {
 800295a:	4843      	ldr	r0, [pc, #268]	; (8002a68 <SysTick_Handler+0x1c4>)
 800295c:	f04f 0110 	mov.w	r1, #16
 8002960:	f001 faec 	bl	8003f3c <GPIO_ReadInputDataBit>
 8002964:	4603      	mov	r3, r0
 8002966:	2b01      	cmp	r3, #1
 8002968:	d10e      	bne.n	8002988 <SysTick_Handler+0xe4>
		check2++;
 800296a:	4b41      	ldr	r3, [pc, #260]	; (8002a70 <SysTick_Handler+0x1cc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f103 0201 	add.w	r2, r3, #1
 8002972:	4b3f      	ldr	r3, [pc, #252]	; (8002a70 <SysTick_Handler+0x1cc>)
 8002974:	601a      	str	r2, [r3, #0]
		if (check2 >= 250) {
 8002976:	4b3e      	ldr	r3, [pc, #248]	; (8002a70 <SysTick_Handler+0x1cc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2bf9      	cmp	r3, #249	; 0xf9
 800297c:	d904      	bls.n	8002988 <SysTick_Handler+0xe4>
			LED2_off;
 800297e:	483a      	ldr	r0, [pc, #232]	; (8002a68 <SysTick_Handler+0x1c4>)
 8002980:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002984:	f001 fb40 	bl	8004008 <GPIO_ResetBits>
		}
	}
	if (GPIO_ReadInputDataBit(IR_Rx3_port, IR_Rx3_pin) == 0) {
 8002988:	483a      	ldr	r0, [pc, #232]	; (8002a74 <SysTick_Handler+0x1d0>)
 800298a:	f04f 0110 	mov.w	r1, #16
 800298e:	f001 fad5 	bl	8003f3c <GPIO_ReadInputDataBit>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d108      	bne.n	80029aa <SysTick_Handler+0x106>
		LED3_on;
 8002998:	4837      	ldr	r0, [pc, #220]	; (8002a78 <SysTick_Handler+0x1d4>)
 800299a:	f04f 0102 	mov.w	r1, #2
 800299e:	f001 fb25 	bl	8003fec <GPIO_SetBits>
		check3 = 0;
 80029a2:	4b36      	ldr	r3, [pc, #216]	; (8002a7c <SysTick_Handler+0x1d8>)
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
	}
	if (GPIO_ReadInputDataBit(IR_Rx3_port, IR_Rx3_pin) == 1) {
 80029aa:	4832      	ldr	r0, [pc, #200]	; (8002a74 <SysTick_Handler+0x1d0>)
 80029ac:	f04f 0110 	mov.w	r1, #16
 80029b0:	f001 fac4 	bl	8003f3c <GPIO_ReadInputDataBit>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d10e      	bne.n	80029d8 <SysTick_Handler+0x134>
		check3++;
 80029ba:	4b30      	ldr	r3, [pc, #192]	; (8002a7c <SysTick_Handler+0x1d8>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f103 0201 	add.w	r2, r3, #1
 80029c2:	4b2e      	ldr	r3, [pc, #184]	; (8002a7c <SysTick_Handler+0x1d8>)
 80029c4:	601a      	str	r2, [r3, #0]
		if (check3 >= 250) {
 80029c6:	4b2d      	ldr	r3, [pc, #180]	; (8002a7c <SysTick_Handler+0x1d8>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2bf9      	cmp	r3, #249	; 0xf9
 80029cc:	d904      	bls.n	80029d8 <SysTick_Handler+0x134>
			LED3_off;
 80029ce:	482a      	ldr	r0, [pc, #168]	; (8002a78 <SysTick_Handler+0x1d4>)
 80029d0:	f04f 0102 	mov.w	r1, #2
 80029d4:	f001 fb18 	bl	8004008 <GPIO_ResetBits>
		}
	}
	if (GPIO_ReadInputDataBit(IR_Rx4_port, IR_Rx4_pin) == 0) {
 80029d8:	4827      	ldr	r0, [pc, #156]	; (8002a78 <SysTick_Handler+0x1d4>)
 80029da:	f04f 0104 	mov.w	r1, #4
 80029de:	f001 faad 	bl	8003f3c <GPIO_ReadInputDataBit>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d108      	bne.n	80029fa <SysTick_Handler+0x156>
		LED4_on;
 80029e8:	4823      	ldr	r0, [pc, #140]	; (8002a78 <SysTick_Handler+0x1d4>)
 80029ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029ee:	f001 fafd 	bl	8003fec <GPIO_SetBits>
		check4 = 0;
 80029f2:	4b23      	ldr	r3, [pc, #140]	; (8002a80 <SysTick_Handler+0x1dc>)
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
	}
	if (GPIO_ReadInputDataBit(IR_Rx4_port, IR_Rx4_pin) == 1) {
 80029fa:	481f      	ldr	r0, [pc, #124]	; (8002a78 <SysTick_Handler+0x1d4>)
 80029fc:	f04f 0104 	mov.w	r1, #4
 8002a00:	f001 fa9c 	bl	8003f3c <GPIO_ReadInputDataBit>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d10e      	bne.n	8002a28 <SysTick_Handler+0x184>
		check4++;
 8002a0a:	4b1d      	ldr	r3, [pc, #116]	; (8002a80 <SysTick_Handler+0x1dc>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f103 0201 	add.w	r2, r3, #1
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <SysTick_Handler+0x1dc>)
 8002a14:	601a      	str	r2, [r3, #0]
		if (check4 >= 250) {
 8002a16:	4b1a      	ldr	r3, [pc, #104]	; (8002a80 <SysTick_Handler+0x1dc>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2bf9      	cmp	r3, #249	; 0xf9
 8002a1c:	d904      	bls.n	8002a28 <SysTick_Handler+0x184>
			LED4_off;
 8002a1e:	4816      	ldr	r0, [pc, #88]	; (8002a78 <SysTick_Handler+0x1d4>)
 8002a20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a24:	f001 faf0 	bl	8004008 <GPIO_ResetBits>
		}
	}
	if ((check1 >= 2000) | (check2 >= 2000) | (check3 >= 2000)
 8002a28:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <SysTick_Handler+0x1c8>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002a30:	429a      	cmp	r2, r3
 8002a32:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <SysTick_Handler+0x1cc>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <SysTick_Handler+0x1d8>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002a44:	429a      	cmp	r2, r3
			| (check4 >= 2000)) {
 8002a46:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <SysTick_Handler+0x1dc>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002a4e:	429a      	cmp	r2, r3
	} else {

	}
}
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000740 	.word	0x20000740
 8002a58:	10624dd3 	.word	0x10624dd3
 8002a5c:	20000990 	.word	0x20000990
 8002a60:	20000994 	.word	0x20000994
 8002a64:	20000998 	.word	0x20000998
 8002a68:	40010800 	.word	0x40010800
 8002a6c:	20000bf8 	.word	0x20000bf8
 8002a70:	20000af0 	.word	0x20000af0
 8002a74:	40011000 	.word	0x40011000
 8002a78:	40010c00 	.word	0x40010c00
 8002a7c:	20000aec 	.word	0x20000aec
 8002a80:	20000ae8 	.word	0x20000ae8

08002a84 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8002a88:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a8c:	f04f 0101 	mov.w	r1, #1
 8002a90:	f004 f822 	bl	8006ad8 <TIM_GetITStatus>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d072      	beq.n	8002b80 <TIM2_IRQHandler+0xfc>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8002a9a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a9e:	f04f 0101 	mov.w	r1, #1
 8002aa2:	f004 f849 	bl	8006b38 <TIM_ClearITPendingBit>
		timer_count++;
 8002aa6:	4b37      	ldr	r3, [pc, #220]	; (8002b84 <TIM2_IRQHandler+0x100>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f103 0201 	add.w	r2, r3, #1
 8002aae:	4b35      	ldr	r3, [pc, #212]	; (8002b84 <TIM2_IRQHandler+0x100>)
 8002ab0:	601a      	str	r2, [r3, #0]
		if (timer_count <= 64) {
 8002ab2:	4b34      	ldr	r3, [pc, #208]	; (8002b84 <TIM2_IRQHandler+0x100>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b40      	cmp	r3, #64	; 0x40
 8002ab8:	d844      	bhi.n	8002b44 <TIM2_IRQHandler+0xc0>
			GPIO_WriteBit(IR_Tx1_port, IR_Tx1_pin,
					!GPIO_ReadOutputDataBit(IR_Tx1_port, IR_Tx1_pin));
 8002aba:	4833      	ldr	r0, [pc, #204]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002abc:	f04f 0104 	mov.w	r1, #4
 8002ac0:	f001 fa68 	bl	8003f94 <GPIO_ReadOutputDataBit>
 8002ac4:	4603      	mov	r3, r0
void TIM2_IRQHandler(void) {
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
		timer_count++;
		if (timer_count <= 64) {
			GPIO_WriteBit(IR_Tx1_port, IR_Tx1_pin,
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	bf14      	ite	ne
 8002aca:	2300      	movne	r3, #0
 8002acc:	2301      	moveq	r3, #1
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	482d      	ldr	r0, [pc, #180]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002ad2:	f04f 0104 	mov.w	r1, #4
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f001 faa4 	bl	8004024 <GPIO_WriteBit>
					!GPIO_ReadOutputDataBit(IR_Tx1_port, IR_Tx1_pin));
			GPIO_WriteBit(IR_Tx2_port, IR_Tx2_pin,
					!GPIO_ReadOutputDataBit(IR_Tx2_port, IR_Tx2_pin));
 8002adc:	482a      	ldr	r0, [pc, #168]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002ade:	f04f 0140 	mov.w	r1, #64	; 0x40
 8002ae2:	f001 fa57 	bl	8003f94 <GPIO_ReadOutputDataBit>
 8002ae6:	4603      	mov	r3, r0
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
		timer_count++;
		if (timer_count <= 64) {
			GPIO_WriteBit(IR_Tx1_port, IR_Tx1_pin,
					!GPIO_ReadOutputDataBit(IR_Tx1_port, IR_Tx1_pin));
			GPIO_WriteBit(IR_Tx2_port, IR_Tx2_pin,
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	bf14      	ite	ne
 8002aec:	2300      	movne	r3, #0
 8002aee:	2301      	moveq	r3, #1
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	4825      	ldr	r0, [pc, #148]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002af4:	f04f 0140 	mov.w	r1, #64	; 0x40
 8002af8:	461a      	mov	r2, r3
 8002afa:	f001 fa93 	bl	8004024 <GPIO_WriteBit>
					!GPIO_ReadOutputDataBit(IR_Tx2_port, IR_Tx2_pin));
			GPIO_WriteBit(IR_Tx3_port, IR_Tx3_pin,
					!GPIO_ReadOutputDataBit(IR_Tx3_port, IR_Tx3_pin));
 8002afe:	4823      	ldr	r0, [pc, #140]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b00:	f04f 0101 	mov.w	r1, #1
 8002b04:	f001 fa46 	bl	8003f94 <GPIO_ReadOutputDataBit>
 8002b08:	4603      	mov	r3, r0
		if (timer_count <= 64) {
			GPIO_WriteBit(IR_Tx1_port, IR_Tx1_pin,
					!GPIO_ReadOutputDataBit(IR_Tx1_port, IR_Tx1_pin));
			GPIO_WriteBit(IR_Tx2_port, IR_Tx2_pin,
					!GPIO_ReadOutputDataBit(IR_Tx2_port, IR_Tx2_pin));
			GPIO_WriteBit(IR_Tx3_port, IR_Tx3_pin,
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	bf14      	ite	ne
 8002b0e:	2300      	movne	r3, #0
 8002b10:	2301      	moveq	r3, #1
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	481d      	ldr	r0, [pc, #116]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b16:	f04f 0101 	mov.w	r1, #1
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f001 fa82 	bl	8004024 <GPIO_WriteBit>
					!GPIO_ReadOutputDataBit(IR_Tx3_port, IR_Tx3_pin));
			GPIO_WriteBit(IR_Tx4_port, IR_Tx4_pin,
					!GPIO_ReadOutputDataBit(IR_Tx4_port, IR_Tx4_pin));
 8002b20:	481a      	ldr	r0, [pc, #104]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b26:	f001 fa35 	bl	8003f94 <GPIO_ReadOutputDataBit>
 8002b2a:	4603      	mov	r3, r0
					!GPIO_ReadOutputDataBit(IR_Tx1_port, IR_Tx1_pin));
			GPIO_WriteBit(IR_Tx2_port, IR_Tx2_pin,
					!GPIO_ReadOutputDataBit(IR_Tx2_port, IR_Tx2_pin));
			GPIO_WriteBit(IR_Tx3_port, IR_Tx3_pin,
					!GPIO_ReadOutputDataBit(IR_Tx3_port, IR_Tx3_pin));
			GPIO_WriteBit(IR_Tx4_port, IR_Tx4_pin,
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	bf14      	ite	ne
 8002b30:	2300      	movne	r3, #0
 8002b32:	2301      	moveq	r3, #1
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	4815      	ldr	r0, [pc, #84]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f001 fa71 	bl	8004024 <GPIO_WriteBit>
 8002b42:	e013      	b.n	8002b6c <TIM2_IRQHandler+0xe8>
					!GPIO_ReadOutputDataBit(IR_Tx4_port, IR_Tx4_pin));
		} else {
			(GPIO_SetBits(IR_Tx1_port, IR_Tx1_pin));
 8002b44:	4810      	ldr	r0, [pc, #64]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002b46:	f04f 0104 	mov.w	r1, #4
 8002b4a:	f001 fa4f 	bl	8003fec <GPIO_SetBits>
			(GPIO_SetBits(IR_Tx2_port, IR_Tx2_pin));
 8002b4e:	480e      	ldr	r0, [pc, #56]	; (8002b88 <TIM2_IRQHandler+0x104>)
 8002b50:	f04f 0140 	mov.w	r1, #64	; 0x40
 8002b54:	f001 fa4a 	bl	8003fec <GPIO_SetBits>
			(GPIO_SetBits(IR_Tx3_port, IR_Tx3_pin));
 8002b58:	480c      	ldr	r0, [pc, #48]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b5a:	f04f 0101 	mov.w	r1, #1
 8002b5e:	f001 fa45 	bl	8003fec <GPIO_SetBits>
			(GPIO_SetBits(IR_Tx4_port, IR_Tx4_pin));
 8002b62:	480a      	ldr	r0, [pc, #40]	; (8002b8c <TIM2_IRQHandler+0x108>)
 8002b64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b68:	f001 fa40 	bl	8003fec <GPIO_SetBits>

		}
		if (timer_count >= 6464) {
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <TIM2_IRQHandler+0x100>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	f641 133f 	movw	r3, #6463	; 0x193f
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d903      	bls.n	8002b80 <TIM2_IRQHandler+0xfc>
			timer_count = 0;
 8002b78:	4b02      	ldr	r3, [pc, #8]	; (8002b84 <TIM2_IRQHandler+0x100>)
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000bf4 	.word	0x20000bf4
 8002b88:	40010800 	.word	0x40010800
 8002b8c:	40010c00 	.word	0x40010c00

08002b90 <USART1_IRQHandler>:
extern char buff_cmd[256];
char buff_cmd_tmp[256];
int buff_idx = 0;
void USART1_IRQHandler(void) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
	if (USART_GetITStatus(USART1, USART_IT_RXNE) == SET) {
 8002b96:	4823      	ldr	r0, [pc, #140]	; (8002c24 <USART1_IRQHandler+0x94>)
 8002b98:	f240 5125 	movw	r1, #1317	; 0x525
 8002b9c:	f004 fe06 	bl	80077ac <USART_GetITStatus>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d139      	bne.n	8002c1a <USART1_IRQHandler+0x8a>
		char cChar;
		cChar = USART_ReceiveData(USART1);
 8002ba6:	481f      	ldr	r0, [pc, #124]	; (8002c24 <USART1_IRQHandler+0x94>)
 8002ba8:	f004 fc90 	bl	80074cc <USART_ReceiveData>
 8002bac:	4603      	mov	r3, r0
 8002bae:	71fb      	strb	r3, [r7, #7]
		//xprintf("%c", cChar);
		if (buff_idx > 255 || cChar == '*') {
 8002bb0:	4b1d      	ldr	r3, [pc, #116]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2bff      	cmp	r3, #255	; 0xff
 8002bb6:	dc02      	bgt.n	8002bbe <USART1_IRQHandler+0x2e>
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	2b2a      	cmp	r3, #42	; 0x2a
 8002bbc:	d103      	bne.n	8002bc6 <USART1_IRQHandler+0x36>
			buff_idx = 0;
 8002bbe:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
		}
		if (cChar == '#') {
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	2b23      	cmp	r3, #35	; 0x23
 8002bca:	d116      	bne.n	8002bfa <USART1_IRQHandler+0x6a>
			buff_cmd_tmp[buff_idx] = cChar;
 8002bcc:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a16      	ldr	r2, [pc, #88]	; (8002c2c <USART1_IRQHandler+0x9c>)
 8002bd2:	79f9      	ldrb	r1, [r7, #7]
 8002bd4:	54d1      	strb	r1, [r2, r3]
			buff_idx++;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f103 0201 	add.w	r2, r3, #1
 8002bde:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002be0:	601a      	str	r2, [r3, #0]
			//copy
			memcpy(buff_cmd, buff_cmd_tmp, buff_idx);
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4812      	ldr	r0, [pc, #72]	; (8002c30 <USART1_IRQHandler+0xa0>)
 8002be8:	4910      	ldr	r1, [pc, #64]	; (8002c2c <USART1_IRQHandler+0x9c>)
 8002bea:	461a      	mov	r2, r3
 8002bec:	f005 f9de 	bl	8007fac <memcpy>
			buff_idx = 0;
 8002bf0:	4b0d      	ldr	r3, [pc, #52]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	e00a      	b.n	8002c10 <USART1_IRQHandler+0x80>
		} else {
			buff_cmd_tmp[buff_idx] = cChar;
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a0b      	ldr	r2, [pc, #44]	; (8002c2c <USART1_IRQHandler+0x9c>)
 8002c00:	79f9      	ldrb	r1, [r7, #7]
 8002c02:	54d1      	strb	r1, [r2, r3]
			buff_idx++;
 8002c04:	4b08      	ldr	r3, [pc, #32]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f103 0201 	add.w	r2, r3, #1
 8002c0c:	4b06      	ldr	r3, [pc, #24]	; (8002c28 <USART1_IRQHandler+0x98>)
 8002c0e:	601a      	str	r2, [r3, #0]
		}

		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8002c10:	4804      	ldr	r0, [pc, #16]	; (8002c24 <USART1_IRQHandler+0x94>)
 8002c12:	f240 5125 	movw	r1, #1317	; 0x525
 8002c16:	f004 fe2b 	bl	8007870 <USART_ClearITPendingBit>
	}
}
 8002c1a:	f107 0708 	add.w	r7, r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40013800 	.word	0x40013800
 8002c28:	2000099c 	.word	0x2000099c
 8002c2c:	20000af4 	.word	0x20000af4
 8002c30:	20000750 	.word	0x20000750

08002c34 <UART4_IRQHandler>:
extern char BLE_buff[256];
char BLE_buff_temp[256] = { 0 };
int BLE_buff_idx = 0;
void UART4_IRQHandler(void) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
	if (USART_GetITStatus(UART4, USART_IT_RXNE) == SET) {
 8002c3a:	4829      	ldr	r0, [pc, #164]	; (8002ce0 <UART4_IRQHandler+0xac>)
 8002c3c:	f240 5125 	movw	r1, #1317	; 0x525
 8002c40:	f004 fdb4 	bl	80077ac <USART_GetITStatus>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d145      	bne.n	8002cd6 <UART4_IRQHandler+0xa2>
		char cChar;
		cChar = USART_ReceiveData(UART4);
 8002c4a:	4825      	ldr	r0, [pc, #148]	; (8002ce0 <UART4_IRQHandler+0xac>)
 8002c4c:	f004 fc3e 	bl	80074cc <USART_ReceiveData>
 8002c50:	4603      	mov	r3, r0
 8002c52:	71fb      	strb	r3, [r7, #7]
		xprintf("%c\r\n", cChar);
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	4823      	ldr	r0, [pc, #140]	; (8002ce4 <UART4_IRQHandler+0xb0>)
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f000 fc3b 	bl	80034d4 <xprintf>
		if (BLE_buff_idx > 255 || cChar == '*') {
 8002c5e:	4b22      	ldr	r3, [pc, #136]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2bff      	cmp	r3, #255	; 0xff
 8002c64:	dc02      	bgt.n	8002c6c <UART4_IRQHandler+0x38>
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	2b2a      	cmp	r3, #42	; 0x2a
 8002c6a:	d103      	bne.n	8002c74 <UART4_IRQHandler+0x40>
			BLE_buff_idx = 0;
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
		}
		if (cChar == '#') {
 8002c74:	79fb      	ldrb	r3, [r7, #7]
 8002c76:	2b23      	cmp	r3, #35	; 0x23
 8002c78:	d11d      	bne.n	8002cb6 <UART4_IRQHandler+0x82>
			BLE_buff_temp[BLE_buff_idx] = cChar;
 8002c7a:	4b1b      	ldr	r3, [pc, #108]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a1b      	ldr	r2, [pc, #108]	; (8002cec <UART4_IRQHandler+0xb8>)
 8002c80:	79f9      	ldrb	r1, [r7, #7]
 8002c82:	54d1      	strb	r1, [r2, r3]
			BLE_buff_idx++;
 8002c84:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f103 0201 	add.w	r2, r3, #1
 8002c8c:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c8e:	601a      	str	r2, [r3, #0]
			//copy
			memcpy(BLE_buff, BLE_buff_temp, BLE_buff_idx);
 8002c90:	4b15      	ldr	r3, [pc, #84]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4816      	ldr	r0, [pc, #88]	; (8002cf0 <UART4_IRQHandler+0xbc>)
 8002c96:	4915      	ldr	r1, [pc, #84]	; (8002cec <UART4_IRQHandler+0xb8>)
 8002c98:	461a      	mov	r2, r3
 8002c9a:	f005 f987 	bl	8007fac <memcpy>
			memset(BLE_buff_temp, 0, sizeof(BLE_buff_temp));
 8002c9e:	4813      	ldr	r0, [pc, #76]	; (8002cec <UART4_IRQHandler+0xb8>)
 8002ca0:	f04f 0100 	mov.w	r1, #0
 8002ca4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ca8:	f005 fa3a 	bl	8008120 <memset>
			BLE_buff_idx = 0;
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	e00a      	b.n	8002ccc <UART4_IRQHandler+0x98>
		} else {
			BLE_buff_temp[BLE_buff_idx] = cChar;
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a0c      	ldr	r2, [pc, #48]	; (8002cec <UART4_IRQHandler+0xb8>)
 8002cbc:	79f9      	ldrb	r1, [r7, #7]
 8002cbe:	54d1      	strb	r1, [r2, r3]
			//xprintf("%c,%d", BLE_buff_temp[BLE_buff_idx], BLE_buff_idx);
			BLE_buff_idx++;
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f103 0201 	add.w	r2, r3, #1
 8002cc8:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <UART4_IRQHandler+0xb4>)
 8002cca:	601a      	str	r2, [r3, #0]

		}
		USART_ClearITPendingBit(UART4, USART_IT_RXNE);
 8002ccc:	4804      	ldr	r0, [pc, #16]	; (8002ce0 <UART4_IRQHandler+0xac>)
 8002cce:	f240 5125 	movw	r1, #1317	; 0x525
 8002cd2:	f004 fdcd 	bl	8007870 <USART_ClearITPendingBit>
	}
}
 8002cd6:	f107 0708 	add.w	r7, r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40004c00 	.word	0x40004c00
 8002ce4:	0800ec0c 	.word	0x0800ec0c
 8002ce8:	20000aa0 	.word	0x20000aa0
 8002cec:	200009a0 	.word	0x200009a0
 8002cf0:	20000850 	.word	0x20000850

08002cf4 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void) {
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line7) != RESET) {
 8002cf8:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002cfc:	f000 ff5e 	bl	8003bbc <EXTI_GetITStatus>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d009      	beq.n	8002d1a <EXTI9_5_IRQHandler+0x26>
		CLK_count++;
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <EXTI9_5_IRQHandler+0x28>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f103 0201 	add.w	r2, r3, #1
 8002d0e:	4b03      	ldr	r3, [pc, #12]	; (8002d1c <EXTI9_5_IRQHandler+0x28>)
 8002d10:	601a      	str	r2, [r3, #0]
		EXTI_ClearITPendingBit(EXTI_Line7);
 8002d12:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002d16:	f000 ff79 	bl	8003c0c <EXTI_ClearITPendingBit>
	}
}
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20000990 	.word	0x20000990

08002d20 <_sbrk>:
extern int  _end;

/*This function is used for handle heap option*/
__attribute__ ((used))
caddr_t _sbrk ( int incr )
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
    static unsigned char *heap = NULL;
    unsigned char *prev_heap;

    if (heap == NULL) {
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <_sbrk+0x38>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <_sbrk+0x16>
        heap = (unsigned char *)&_end;
 8002d30:	4b09      	ldr	r3, [pc, #36]	; (8002d58 <_sbrk+0x38>)
 8002d32:	4a0a      	ldr	r2, [pc, #40]	; (8002d5c <_sbrk+0x3c>)
 8002d34:	601a      	str	r2, [r3, #0]
    }
    prev_heap = heap;
 8002d36:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <_sbrk+0x38>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	60fb      	str	r3, [r7, #12]

    heap += incr;
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <_sbrk+0x38>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	18d2      	adds	r2, r2, r3
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <_sbrk+0x38>)
 8002d46:	601a      	str	r2, [r3, #0]

    return (caddr_t) prev_heap;
 8002d48:	68fb      	ldr	r3, [r7, #12]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f107 0714 	add.w	r7, r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000aa4 	.word	0x20000aa4
 8002d5c:	20000c04 	.word	0x20000c04

08002d60 <link>:

__attribute__ ((used))
int link(char *old, char *new)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
    return -1;
 8002d6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f107 070c 	add.w	r7, r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop

08002d7c <_close>:

__attribute__ ((used))
int _close(int file)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
    return -1;
 8002d84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f107 070c 	add.w	r7, r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <_fstat>:

__attribute__ ((used))
int _fstat(int file, struct stat *st)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002da4:	605a      	str	r2, [r3, #4]
    return 0;
 8002da6:	f04f 0300 	mov.w	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	f107 070c 	add.w	r7, r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop

08002db8 <_isatty>:

__attribute__ ((used))
int _isatty(int file)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
    return 1;
 8002dc0:	f04f 0301 	mov.w	r3, #1
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f107 070c 	add.w	r7, r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <_lseek>:

__attribute__ ((used))
int _lseek(int file, int ptr, int dir)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
    return 0;
 8002ddc:	f04f 0300 	mov.w	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	f107 0714 	add.w	r7, r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr

08002dec <_read>:

/*Low layer read(input) function*/
__attribute__ ((used))
int _read(int file, char *ptr, int len)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
        *ptr++ = UART_GetChar();
     }

#endif

    return len;
 8002df8:	687b      	ldr	r3, [r7, #4]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f107 0714 	add.w	r7, r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop

08002e08 <_write>:


/*Low layer write(output) function*/
__attribute__ ((used))
int _write(int file, char *ptr, int len)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
        // UART_PutChar is user's basic output function
        UART_PutChar(*ptr++);
     }
#endif

    return len;
 8002e14:	687b      	ldr	r3, [r7, #4]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	f107 0714 	add.w	r7, r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop

08002e24 <abort>:

__attribute__ ((used))
void abort(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
    /* Abort called */
    while(1);
 8002e28:	e7fe      	b.n	8002e28 <abort+0x4>
 8002e2a:	bf00      	nop

08002e2c <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
	/* Reset the RCC clock configuration to the default reset state(for debug purpose) */
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8002e30:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <SystemInit+0x5c>)
 8002e32:	4a15      	ldr	r2, [pc, #84]	; (8002e88 <SystemInit+0x5c>)
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

	/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
	RCC->CFGR &= (uint32_t) 0xF8FF0000;
 8002e3c:	4a12      	ldr	r2, [pc, #72]	; (8002e88 <SystemInit+0x5c>)
 8002e3e:	4b12      	ldr	r3, [pc, #72]	; (8002e88 <SystemInit+0x5c>)
 8002e40:	6859      	ldr	r1, [r3, #4]
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <SystemInit+0x60>)
 8002e44:	400b      	ands	r3, r1
 8002e46:	6053      	str	r3, [r2, #4]
#else
	RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   

	/* Reset HSEON, CSSON and PLLON bits */RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8002e48:	4a0f      	ldr	r2, [pc, #60]	; (8002e88 <SystemInit+0x5c>)
 8002e4a:	4b0f      	ldr	r3, [pc, #60]	; (8002e88 <SystemInit+0x5c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e56:	6013      	str	r3, [r2, #0]

	/* Reset HSEBYP bit */RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8002e58:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <SystemInit+0x5c>)
 8002e5a:	4a0b      	ldr	r2, [pc, #44]	; (8002e88 <SystemInit+0x5c>)
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e62:	601a      	str	r2, [r3, #0]

	/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */RCC->CFGR &=
 8002e64:	4b08      	ldr	r3, [pc, #32]	; (8002e88 <SystemInit+0x5c>)
 8002e66:	4a08      	ldr	r2, [pc, #32]	; (8002e88 <SystemInit+0x5c>)
 8002e68:	6852      	ldr	r2, [r2, #4]
 8002e6a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002e6e:	605a      	str	r2, [r3, #4]
	RCC->CIR = 0x009F0000;

	/* Reset CFGR2 register */
	RCC->CFGR2 = 0x00000000;
#else
	/* Disable all interrupts and clear pending bits  */RCC->CIR = 0x009F0000;
 8002e70:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <SystemInit+0x5c>)
 8002e72:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002e76:	609a      	str	r2, [r3, #8]
#endif /* DATA_IN_ExtSRAM */
#endif 

	/* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
	/* Configure the Flash Latency cycles and enable prefetch buffer */
	SetSysClock();
 8002e78:	f000 f87e 	bl	8002f78 <SetSysClock>

#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002e7c:	4b04      	ldr	r3, [pc, #16]	; (8002e90 <SystemInit+0x64>)
 8002e7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e82:	609a      	str	r2, [r3, #8]
#endif 
}
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	f8ff0000 	.word	0xf8ff0000
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <SystemCoreClockUpdate>:
 *         - The result of this function could be not correct when using fractional
 *           value for HSE crystal.
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002e9a:	f04f 0300 	mov.w	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	60bb      	str	r3, [r7, #8]
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
	uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002eac:	4b2d      	ldr	r3, [pc, #180]	; (8002f64 <SystemCoreClockUpdate+0xd0>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	60fb      	str	r3, [r7, #12]

	switch (tmp) {
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	d007      	beq.n	8002ecc <SystemCoreClockUpdate+0x38>
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d009      	beq.n	8002ed4 <SystemCoreClockUpdate+0x40>
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d135      	bne.n	8002f30 <SystemCoreClockUpdate+0x9c>
	case 0x00: /* HSI used as system clock */
		SystemCoreClock = HSI_VALUE;
 8002ec4:	4b28      	ldr	r3, [pc, #160]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002ec6:	4a29      	ldr	r2, [pc, #164]	; (8002f6c <SystemCoreClockUpdate+0xd8>)
 8002ec8:	601a      	str	r2, [r3, #0]
		break;
 8002eca:	e035      	b.n	8002f38 <SystemCoreClockUpdate+0xa4>
	case 0x04: /* HSE used as system clock */
		SystemCoreClock = HSE_VALUE;
 8002ecc:	4b26      	ldr	r3, [pc, #152]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002ece:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <SystemCoreClockUpdate+0xd8>)
 8002ed0:	601a      	str	r2, [r3, #0]
		break;
 8002ed2:	e031      	b.n	8002f38 <SystemCoreClockUpdate+0xa4>
	case 0x08: /* PLL used as system clock */

		/* Get PLL clock source and multiplication factor ----------------------*/
		pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002ed4:	4b23      	ldr	r3, [pc, #140]	; (8002f64 <SystemCoreClockUpdate+0xd0>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002edc:	60bb      	str	r3, [r7, #8]
		pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002ede:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <SystemCoreClockUpdate+0xd0>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee6:	607b      	str	r3, [r7, #4]

#ifndef STM32F10X_CL      
		pllmull = (pllmull >> 18) + 2;
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8002eee:	f103 0302 	add.w	r3, r3, #2
 8002ef2:	60bb      	str	r3, [r7, #8]

		if (pllsource == 0x00) {
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d106      	bne.n	8002f08 <SystemCoreClockUpdate+0x74>
			/* HSI oscillator clock divided by 2 selected as PLL clock entry */
			SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	4a1c      	ldr	r2, [pc, #112]	; (8002f70 <SystemCoreClockUpdate+0xdc>)
 8002efe:	fb02 f203 	mul.w	r2, r2, r3
 8002f02:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f04:	601a      	str	r2, [r3, #0]
				pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
				SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
			}
		}
#endif /* STM32F10X_CL */ 
		break;
 8002f06:	e017      	b.n	8002f38 <SystemCoreClockUpdate+0xa4>
			prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
			/* HSE oscillator clock selected as PREDIV1 clock entry */
			SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
#else
			/* HSE selected as PLL clock entry */
			if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t) RESET) {/* HSE oscillator clock divided by 2 */
 8002f08:	4b16      	ldr	r3, [pc, #88]	; (8002f64 <SystemCoreClockUpdate+0xd0>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d006      	beq.n	8002f22 <SystemCoreClockUpdate+0x8e>
				SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4a16      	ldr	r2, [pc, #88]	; (8002f70 <SystemCoreClockUpdate+0xdc>)
 8002f18:	fb02 f203 	mul.w	r2, r2, r3
 8002f1c:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f1e:	601a      	str	r2, [r3, #0]
				pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
				SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
			}
		}
#endif /* STM32F10X_CL */ 
		break;
 8002f20:	e00a      	b.n	8002f38 <SystemCoreClockUpdate+0xa4>
#else
			/* HSE selected as PLL clock entry */
			if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t) RESET) {/* HSE oscillator clock divided by 2 */
				SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
			} else {
				SystemCoreClock = HSE_VALUE * pllmull;
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	4a11      	ldr	r2, [pc, #68]	; (8002f6c <SystemCoreClockUpdate+0xd8>)
 8002f26:	fb02 f203 	mul.w	r2, r2, r3
 8002f2a:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f2c:	601a      	str	r2, [r3, #0]
				pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2;
				SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
			}
		}
#endif /* STM32F10X_CL */ 
		break;
 8002f2e:	e003      	b.n	8002f38 <SystemCoreClockUpdate+0xa4>

	default:
		SystemCoreClock = HSI_VALUE;
 8002f30:	4b0d      	ldr	r3, [pc, #52]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f32:	4a0e      	ldr	r2, [pc, #56]	; (8002f6c <SystemCoreClockUpdate+0xd8>)
 8002f34:	601a      	str	r2, [r3, #0]
		break;
 8002f36:	bf00      	nop
	}

	/* Compute HCLK clock frequency ----------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <SystemCoreClockUpdate+0xd0>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f40:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8002f44:	4a0b      	ldr	r2, [pc, #44]	; (8002f74 <SystemCoreClockUpdate+0xe0>)
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	60fb      	str	r3, [r7, #12]
	/* HCLK clock frequency */
	SystemCoreClock >>= tmp;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	fa22 f203 	lsr.w	r2, r2, r3
 8002f56:	4b04      	ldr	r3, [pc, #16]	; (8002f68 <SystemCoreClockUpdate+0xd4>)
 8002f58:	601a      	str	r2, [r3, #0]
}
 8002f5a:	f107 0714 	add.w	r7, r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40021000 	.word	0x40021000
 8002f68:	20000030 	.word	0x20000030
 8002f6c:	007a1200 	.word	0x007a1200
 8002f70:	003d0900 	.word	0x003d0900
 8002f74:	20000034 	.word	0x20000034

08002f78 <SetSysClock>:
/**
 * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 * @param  None
 * @retval None
 */
static void SetSysClock(void) {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
	SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
	SetSysClockTo56();
#elif defined SYSCLK_FREQ_72MHz
	SetSysClockTo72();
 8002f7c:	f000 f802 	bl	8002f84 <SetSysClockTo72>
#endif

	/* If none of the define above is enabled, the HSI is used as System clock
	 source (default after reset) */
}
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop

08002f84 <SetSysClockTo72>:
 *          and PCLK1 prescalers.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
static void SetSysClockTo72(void) {
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002f8a:	f04f 0300 	mov.w	r3, #0
 8002f8e:	607b      	str	r3, [r7, #4]
 8002f90:	f04f 0300 	mov.w	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]

	/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
	/* Enable HSE */RCC->CR |= ((uint32_t) RCC_CR_HSEON);
 8002f96:	4b3b      	ldr	r3, [pc, #236]	; (8003084 <SetSysClockTo72+0x100>)
 8002f98:	4a3a      	ldr	r2, [pc, #232]	; (8003084 <SetSysClockTo72+0x100>)
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002fa0:	601a      	str	r2, [r3, #0]

	/* Wait till HSE is ready and if Time out is reached exit */
	do {
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002fa2:	4b38      	ldr	r3, [pc, #224]	; (8003084 <SetSysClockTo72+0x100>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002faa:	603b      	str	r3, [r7, #0]
		StartUpCounter++;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f103 0301 	add.w	r3, r3, #1
 8002fb2:	607b      	str	r3, [r7, #4]
	} while ((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d103      	bne.n	8002fc2 <SetSysClockTo72+0x3e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002fc0:	d1ef      	bne.n	8002fa2 <SetSysClockTo72+0x1e>

	if ((RCC->CR & RCC_CR_HSERDY) != RESET) {
 8002fc2:	4b30      	ldr	r3, [pc, #192]	; (8003084 <SetSysClockTo72+0x100>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <SetSysClockTo72+0x52>
		HSEStatus = (uint32_t) 0x01;
 8002fce:	f04f 0301 	mov.w	r3, #1
 8002fd2:	603b      	str	r3, [r7, #0]
 8002fd4:	e002      	b.n	8002fdc <SetSysClockTo72+0x58>
	} else {
		HSEStatus = (uint32_t) 0x00;
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	603b      	str	r3, [r7, #0]
	}

	if (HSEStatus == (uint32_t) 0x01) {
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d14b      	bne.n	800307a <SetSysClockTo72+0xf6>
		/* Enable Prefetch Buffer */
		FLASH->ACR |= FLASH_ACR_PRFTBE;
 8002fe2:	4b29      	ldr	r3, [pc, #164]	; (8003088 <SetSysClockTo72+0x104>)
 8002fe4:	4a28      	ldr	r2, [pc, #160]	; (8003088 <SetSysClockTo72+0x104>)
 8002fe6:	6812      	ldr	r2, [r2, #0]
 8002fe8:	f042 0210 	orr.w	r2, r2, #16
 8002fec:	601a      	str	r2, [r3, #0]

		/* Flash 2 wait state */FLASH->ACR &=
 8002fee:	4b26      	ldr	r3, [pc, #152]	; (8003088 <SetSysClockTo72+0x104>)
 8002ff0:	4a25      	ldr	r2, [pc, #148]	; (8003088 <SetSysClockTo72+0x104>)
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	f022 0203 	bic.w	r2, r2, #3
 8002ff8:	601a      	str	r2, [r3, #0]
				(uint32_t) ((uint32_t) ~FLASH_ACR_LATENCY);
		FLASH->ACR |= (uint32_t) FLASH_ACR_LATENCY_2;
 8002ffa:	4b23      	ldr	r3, [pc, #140]	; (8003088 <SetSysClockTo72+0x104>)
 8002ffc:	4a22      	ldr	r2, [pc, #136]	; (8003088 <SetSysClockTo72+0x104>)
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	f042 0202 	orr.w	r2, r2, #2
 8003004:	601a      	str	r2, [r3, #0]

		/* HCLK = SYSCLK */RCC->CFGR |= (uint32_t) RCC_CFGR_HPRE_DIV1;
 8003006:	4b1f      	ldr	r3, [pc, #124]	; (8003084 <SetSysClockTo72+0x100>)
 8003008:	4a1e      	ldr	r2, [pc, #120]	; (8003084 <SetSysClockTo72+0x100>)
 800300a:	6852      	ldr	r2, [r2, #4]
 800300c:	605a      	str	r2, [r3, #4]

		/* PCLK2 = HCLK */RCC->CFGR |= (uint32_t) RCC_CFGR_PPRE2_DIV1;
 800300e:	4b1d      	ldr	r3, [pc, #116]	; (8003084 <SetSysClockTo72+0x100>)
 8003010:	4a1c      	ldr	r2, [pc, #112]	; (8003084 <SetSysClockTo72+0x100>)
 8003012:	6852      	ldr	r2, [r2, #4]
 8003014:	605a      	str	r2, [r3, #4]

		/* PCLK1 = HCLK */RCC->CFGR |= (uint32_t) RCC_CFGR_PPRE1_DIV2;
 8003016:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <SetSysClockTo72+0x100>)
 8003018:	4a1a      	ldr	r2, [pc, #104]	; (8003084 <SetSysClockTo72+0x100>)
 800301a:	6852      	ldr	r2, [r2, #4]
 800301c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003020:	605a      	str	r2, [r3, #4]
		/* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */
		RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 |
				RCC_CFGR_PLLMULL9);
#else    
		/*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */RCC->CFGR &=
 8003022:	4b18      	ldr	r3, [pc, #96]	; (8003084 <SetSysClockTo72+0x100>)
 8003024:	4a17      	ldr	r2, [pc, #92]	; (8003084 <SetSysClockTo72+0x100>)
 8003026:	6852      	ldr	r2, [r2, #4]
 8003028:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800302c:	605a      	str	r2, [r3, #4]
				(uint32_t) ((uint32_t) ~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE
						| RCC_CFGR_PLLMULL));
		RCC->CFGR |= (uint32_t) (RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800302e:	4b15      	ldr	r3, [pc, #84]	; (8003084 <SetSysClockTo72+0x100>)
 8003030:	4a14      	ldr	r2, [pc, #80]	; (8003084 <SetSysClockTo72+0x100>)
 8003032:	6852      	ldr	r2, [r2, #4]
 8003034:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8003038:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

		/* Enable PLL */RCC->CR |= RCC_CR_PLLON;
 800303a:	4b12      	ldr	r3, [pc, #72]	; (8003084 <SetSysClockTo72+0x100>)
 800303c:	4a11      	ldr	r2, [pc, #68]	; (8003084 <SetSysClockTo72+0x100>)
 800303e:	6812      	ldr	r2, [r2, #0]
 8003040:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003044:	601a      	str	r2, [r3, #0]

		/* Wait till PLL is ready */
		while ((RCC->CR & RCC_CR_PLLRDY) == 0) {
 8003046:	bf00      	nop
 8003048:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <SetSysClockTo72+0x100>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0f9      	beq.n	8003048 <SetSysClockTo72+0xc4>
		}

		/* Select PLL as system clock source */RCC->CFGR &=
 8003054:	4b0b      	ldr	r3, [pc, #44]	; (8003084 <SetSysClockTo72+0x100>)
 8003056:	4a0b      	ldr	r2, [pc, #44]	; (8003084 <SetSysClockTo72+0x100>)
 8003058:	6852      	ldr	r2, [r2, #4]
 800305a:	f022 0203 	bic.w	r2, r2, #3
 800305e:	605a      	str	r2, [r3, #4]
				(uint32_t) ((uint32_t) ~(RCC_CFGR_SW));
		RCC->CFGR |= (uint32_t) RCC_CFGR_SW_PLL;
 8003060:	4b08      	ldr	r3, [pc, #32]	; (8003084 <SetSysClockTo72+0x100>)
 8003062:	4a08      	ldr	r2, [pc, #32]	; (8003084 <SetSysClockTo72+0x100>)
 8003064:	6852      	ldr	r2, [r2, #4]
 8003066:	f042 0202 	orr.w	r2, r2, #2
 800306a:	605a      	str	r2, [r3, #4]

		/* Wait till PLL is used as system clock source */
		while ((RCC->CFGR & (uint32_t) RCC_CFGR_SWS) != (uint32_t) 0x08) {
 800306c:	bf00      	nop
 800306e:	4b05      	ldr	r3, [pc, #20]	; (8003084 <SetSysClockTo72+0x100>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f003 030c 	and.w	r3, r3, #12
 8003076:	2b08      	cmp	r3, #8
 8003078:	d1f9      	bne.n	800306e <SetSysClockTo72+0xea>
		}
	} else { /* If HSE fails to start-up, the application will have wrong clock
	 configuration. User can add here some code to deal with this error */
	}
}
 800307a:	f107 070c 	add.w	r7, r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr
 8003084:	40021000 	.word	0x40021000
 8003088:	40022000 	.word	0x40022000

0800308c <xputc>:
/*----------------------------------------------*/
/* Put a character                              */
/*----------------------------------------------*/

void xputc (char c)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	71fb      	strb	r3, [r7, #7]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */

	if (outptr) {
 8003096:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <xputc+0x40>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d008      	beq.n	80030b0 <xputc+0x24>
		*outptr++ = (unsigned char)c;
 800309e:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <xputc+0x40>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	79fa      	ldrb	r2, [r7, #7]
 80030a4:	701a      	strb	r2, [r3, #0]
 80030a6:	f103 0201 	add.w	r2, r3, #1
 80030aa:	4b08      	ldr	r3, [pc, #32]	; (80030cc <xputc+0x40>)
 80030ac:	601a      	str	r2, [r3, #0]
		return;
 80030ae:	e008      	b.n	80030c2 <xputc+0x36>
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 80030b0:	4b07      	ldr	r3, [pc, #28]	; (80030d0 <xputc+0x44>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d004      	beq.n	80030c2 <xputc+0x36>
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <xputc+0x44>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	79fa      	ldrb	r2, [r7, #7]
 80030be:	4610      	mov	r0, r2
 80030c0:	4798      	blx	r3
}
 80030c2:	f107 0708 	add.w	r7, r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	20000aa8 	.word	0x20000aa8
 80030d0:	20000bfc 	.word	0x20000bfc

080030d4 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
	while (*str)
 80030dc:	e008      	b.n	80030f0 <xputs+0x1c>
		xputc(*str++);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	f102 0201 	add.w	r2, r2, #1
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff ffce 	bl	800308c <xputc>

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
	while (*str)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f2      	bne.n	80030de <xputs+0xa>
		xputc(*str++);
}
 80030f8:	f107 0708 	add.w	r7, r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <xfputs>:

void xfputs (					/* Put a string to the specified device */
	void(*func)(unsigned char),	/* Pointer to the output function */
	const char*	str				/* Pointer to the string */
)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
	void (*pf)(unsigned char);


	pf = xfunc_out;		/* Save current output device */
 800310a:	4b0d      	ldr	r3, [pc, #52]	; (8003140 <xfputs+0x40>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	60fb      	str	r3, [r7, #12]
	xfunc_out = func;	/* Switch output to specified device */
 8003110:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <xfputs+0x40>)
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	601a      	str	r2, [r3, #0]
	while (*str)		/* Put the string */
 8003116:	e008      	b.n	800312a <xfputs+0x2a>
		xputc(*str++);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	f102 0201 	add.w	r2, r2, #1
 8003122:	603a      	str	r2, [r7, #0]
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ffb1 	bl	800308c <xputc>
	void (*pf)(unsigned char);


	pf = xfunc_out;		/* Save current output device */
	xfunc_out = func;	/* Switch output to specified device */
	while (*str)		/* Put the string */
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f2      	bne.n	8003118 <xfputs+0x18>
		xputc(*str++);
	xfunc_out = pf;		/* Restore output device */
 8003132:	4b03      	ldr	r3, [pc, #12]	; (8003140 <xfputs+0x40>)
 8003134:	68fa      	ldr	r2, [r7, #12]
 8003136:	601a      	str	r2, [r3, #0]
}
 8003138:	f107 0710 	add.w	r7, r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20000bfc 	.word	0x20000bfc

08003144 <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08e      	sub	sp, #56	; 0x38
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	77fb      	strb	r3, [r7, #31]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f103 0301 	add.w	r3, r3, #1
 800315a:	607b      	str	r3, [r7, #4]
		if (!c) break;				/* End of format? */
 800315c:	7ffb      	ldrb	r3, [r7, #31]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 81b1 	beq.w	80034c6 <xvprintf+0x382>
		if (c != '%') {				/* Pass through it if not a % sequense */
 8003164:	7ffb      	ldrb	r3, [r7, #31]
 8003166:	2b25      	cmp	r3, #37	; 0x25
 8003168:	d004      	beq.n	8003174 <xvprintf+0x30>
			xputc(c); continue;
 800316a:	7ffb      	ldrb	r3, [r7, #31]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff ff8d 	bl	800308c <xputc>
 8003172:	e1a7      	b.n	80034c4 <xvprintf+0x380>
		}
		f = 0;
 8003174:	f04f 0300 	mov.w	r3, #0
 8003178:	627b      	str	r3, [r7, #36]	; 0x24
		c = *fmt++;					/* Get first char of the sequense */
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	77fb      	strb	r3, [r7, #31]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f103 0301 	add.w	r3, r3, #1
 8003186:	607b      	str	r3, [r7, #4]
		if (c == '0') {				/* Flag: '0' padded */
 8003188:	7ffb      	ldrb	r3, [r7, #31]
 800318a:	2b30      	cmp	r3, #48	; 0x30
 800318c:	d10a      	bne.n	80031a4 <xvprintf+0x60>
			f = 1; c = *fmt++;
 800318e:	f04f 0301 	mov.w	r3, #1
 8003192:	627b      	str	r3, [r7, #36]	; 0x24
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	77fb      	strb	r3, [r7, #31]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f103 0301 	add.w	r3, r3, #1
 80031a0:	607b      	str	r3, [r7, #4]
 80031a2:	e00c      	b.n	80031be <xvprintf+0x7a>
		} else {
			if (c == '-') {			/* Flag: left justified */
 80031a4:	7ffb      	ldrb	r3, [r7, #31]
 80031a6:	2b2d      	cmp	r3, #45	; 0x2d
 80031a8:	d109      	bne.n	80031be <xvprintf+0x7a>
				f = 2; c = *fmt++;
 80031aa:	f04f 0302 	mov.w	r3, #2
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	77fb      	strb	r3, [r7, #31]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f103 0301 	add.w	r3, r3, #1
 80031bc:	607b      	str	r3, [r7, #4]
			}
		}
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80031c4:	e013      	b.n	80031ee <xvprintf+0xaa>
			w = w * 10 + c - '0';
 80031c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031c8:	4613      	mov	r3, r2
 80031ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031ce:	189b      	adds	r3, r3, r2
 80031d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80031d4:	461a      	mov	r2, r3
 80031d6:	7ffb      	ldrb	r3, [r7, #31]
 80031d8:	18d3      	adds	r3, r2, r3
 80031da:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 80031de:	62bb      	str	r3, [r7, #40]	; 0x28
		} else {
			if (c == '-') {			/* Flag: left justified */
				f = 2; c = *fmt++;
			}
		}
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	77fb      	strb	r3, [r7, #31]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f103 0301 	add.w	r3, r3, #1
 80031ec:	607b      	str	r3, [r7, #4]
 80031ee:	7ffb      	ldrb	r3, [r7, #31]
 80031f0:	2b2f      	cmp	r3, #47	; 0x2f
 80031f2:	d902      	bls.n	80031fa <xvprintf+0xb6>
 80031f4:	7ffb      	ldrb	r3, [r7, #31]
 80031f6:	2b39      	cmp	r3, #57	; 0x39
 80031f8:	d9e5      	bls.n	80031c6 <xvprintf+0x82>
			w = w * 10 + c - '0';
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80031fa:	7ffb      	ldrb	r3, [r7, #31]
 80031fc:	2b6c      	cmp	r3, #108	; 0x6c
 80031fe:	d002      	beq.n	8003206 <xvprintf+0xc2>
 8003200:	7ffb      	ldrb	r3, [r7, #31]
 8003202:	2b4c      	cmp	r3, #76	; 0x4c
 8003204:	d10a      	bne.n	800321c <xvprintf+0xd8>
			f |= 4; c = *fmt++;
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	f043 0304 	orr.w	r3, r3, #4
 800320c:	627b      	str	r3, [r7, #36]	; 0x24
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	77fb      	strb	r3, [r7, #31]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f103 0301 	add.w	r3, r3, #1
 800321a:	607b      	str	r3, [r7, #4]
		}
		if (!c) break;				/* End of format? */
 800321c:	7ffb      	ldrb	r3, [r7, #31]
 800321e:	2b00      	cmp	r3, #0
 8003220:	f000 8153 	beq.w	80034ca <xvprintf+0x386>
		d = c;
 8003224:	7ffb      	ldrb	r3, [r7, #31]
 8003226:	77bb      	strb	r3, [r7, #30]
		if (d >= 'a') d -= 0x20;
 8003228:	7fbb      	ldrb	r3, [r7, #30]
 800322a:	2b60      	cmp	r3, #96	; 0x60
 800322c:	d903      	bls.n	8003236 <xvprintf+0xf2>
 800322e:	7fbb      	ldrb	r3, [r7, #30]
 8003230:	f1a3 0320 	sub.w	r3, r3, #32
 8003234:	77bb      	strb	r3, [r7, #30]
		switch (d) {				/* Type is... */
 8003236:	7fbb      	ldrb	r3, [r7, #30]
 8003238:	f1a3 0342 	sub.w	r3, r3, #66	; 0x42
 800323c:	2b16      	cmp	r3, #22
 800323e:	f200 808c 	bhi.w	800335a <xvprintf+0x216>
 8003242:	a201      	add	r2, pc, #4	; (adr r2, 8003248 <xvprintf+0x104>)
 8003244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003248:	0800333b 	.word	0x0800333b
 800324c:	08003327 	.word	0x08003327
 8003250:	0800334b 	.word	0x0800334b
 8003254:	0800335b 	.word	0x0800335b
 8003258:	0800335b 	.word	0x0800335b
 800325c:	0800335b 	.word	0x0800335b
 8003260:	0800335b 	.word	0x0800335b
 8003264:	0800335b 	.word	0x0800335b
 8003268:	0800335b 	.word	0x0800335b
 800326c:	0800335b 	.word	0x0800335b
 8003270:	0800335b 	.word	0x0800335b
 8003274:	0800335b 	.word	0x0800335b
 8003278:	0800335b 	.word	0x0800335b
 800327c:	08003343 	.word	0x08003343
 8003280:	0800335b 	.word	0x0800335b
 8003284:	0800335b 	.word	0x0800335b
 8003288:	0800335b 	.word	0x0800335b
 800328c:	080032a5 	.word	0x080032a5
 8003290:	0800335b 	.word	0x0800335b
 8003294:	0800334b 	.word	0x0800334b
 8003298:	0800335b 	.word	0x0800335b
 800329c:	0800335b 	.word	0x0800335b
 80032a0:	08003353 	.word	0x08003353
		case 'S' :					/* String */
			p = va_arg(arp, char*);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	f103 0204 	add.w	r2, r3, #4
 80032aa:	603a      	str	r2, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	61bb      	str	r3, [r7, #24]
			for (j = 0; p[j]; j++) ;
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032b6:	e003      	b.n	80032c0 <xvprintf+0x17c>
 80032b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ba:	f103 0301 	add.w	r3, r3, #1
 80032be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c4:	18d3      	adds	r3, r2, r3
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1f5      	bne.n	80032b8 <xvprintf+0x174>
			while (!(f & 2) && j++ < w) xputc(' ');
 80032cc:	e003      	b.n	80032d6 <xvprintf+0x192>
 80032ce:	f04f 0020 	mov.w	r0, #32
 80032d2:	f7ff fedb 	bl	800308c <xputc>
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10c      	bne.n	80032fa <xvprintf+0x1b6>
 80032e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e4:	429a      	cmp	r2, r3
 80032e6:	bf2c      	ite	cs
 80032e8:	2300      	movcs	r3, #0
 80032ea:	2301      	movcc	r3, #1
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f0:	f102 0201 	add.w	r2, r2, #1
 80032f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1e9      	bne.n	80032ce <xvprintf+0x18a>
			xputs(p);
 80032fa:	69b8      	ldr	r0, [r7, #24]
 80032fc:	f7ff feea 	bl	80030d4 <xputs>
			while (j++ < w) xputc(' ');
 8003300:	e003      	b.n	800330a <xvprintf+0x1c6>
 8003302:	f04f 0020 	mov.w	r0, #32
 8003306:	f7ff fec1 	bl	800308c <xputc>
 800330a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800330c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330e:	429a      	cmp	r2, r3
 8003310:	bf2c      	ite	cs
 8003312:	2300      	movcs	r3, #0
 8003314:	2301      	movcc	r3, #1
 8003316:	b2db      	uxtb	r3, r3
 8003318:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800331a:	f102 0201 	add.w	r2, r2, #1
 800331e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1ee      	bne.n	8003302 <xvprintf+0x1be>
			continue;
 8003324:	e0ce      	b.n	80034c4 <xvprintf+0x380>
		case 'C' :					/* Character */
			xputc((char)va_arg(arp, int)); continue;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	f103 0204 	add.w	r2, r3, #4
 800332c:	603a      	str	r2, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff feaa 	bl	800308c <xputc>
 8003338:	e0c4      	b.n	80034c4 <xvprintf+0x380>
		case 'B' :					/* Binary */
			r = 2; break;
 800333a:	f04f 0302 	mov.w	r3, #2
 800333e:	637b      	str	r3, [r7, #52]	; 0x34
 8003340:	e010      	b.n	8003364 <xvprintf+0x220>
		case 'O' :					/* Octal */
			r = 8; break;
 8003342:	f04f 0308 	mov.w	r3, #8
 8003346:	637b      	str	r3, [r7, #52]	; 0x34
 8003348:	e00c      	b.n	8003364 <xvprintf+0x220>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800334a:	f04f 030a 	mov.w	r3, #10
 800334e:	637b      	str	r3, [r7, #52]	; 0x34
 8003350:	e008      	b.n	8003364 <xvprintf+0x220>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8003352:	f04f 0310 	mov.w	r3, #16
 8003356:	637b      	str	r3, [r7, #52]	; 0x34
 8003358:	e004      	b.n	8003364 <xvprintf+0x220>
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 800335a:	7ffb      	ldrb	r3, [r7, #31]
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff fe95 	bl	800308c <xputc>
 8003362:	e0af      	b.n	80034c4 <xvprintf+0x380>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	f003 0304 	and.w	r3, r3, #4
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <xvprintf+0x236>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	f103 0204 	add.w	r2, r3, #4
 8003374:	603a      	str	r2, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	e00d      	b.n	8003396 <xvprintf+0x252>
 800337a:	7fbb      	ldrb	r3, [r7, #30]
 800337c:	2b44      	cmp	r3, #68	; 0x44
 800337e:	d105      	bne.n	800338c <xvprintf+0x248>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	f103 0204 	add.w	r2, r3, #4
 8003386:	603a      	str	r2, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	e004      	b.n	8003396 <xvprintf+0x252>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	f103 0204 	add.w	r2, r3, #4
 8003392:	603a      	str	r2, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	623b      	str	r3, [r7, #32]
		if (d == 'D' && (v & 0x80000000)) {
 8003398:	7fbb      	ldrb	r3, [r7, #30]
 800339a:	2b44      	cmp	r3, #68	; 0x44
 800339c:	d10a      	bne.n	80033b4 <xvprintf+0x270>
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	da07      	bge.n	80033b4 <xvprintf+0x270>
			v = 0 - v;
 80033a4:	6a3b      	ldr	r3, [r7, #32]
 80033a6:	f1c3 0300 	rsb	r3, r3, #0
 80033aa:	623b      	str	r3, [r7, #32]
			f |= 8;
 80033ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ae:	f043 0308 	orr.w	r3, r3, #8
 80033b2:	627b      	str	r3, [r7, #36]	; 0x24
		}
		i = 0;
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	633b      	str	r3, [r7, #48]	; 0x30
		do {
			d = (char)(v % r); v /= r;
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033be:	fbb3 f2f2 	udiv	r2, r3, r2
 80033c2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80033c4:	fb01 f202 	mul.w	r2, r1, r2
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	77bb      	strb	r3, [r7, #30]
 80033cc:	6a3a      	ldr	r2, [r7, #32]
 80033ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	623b      	str	r3, [r7, #32]
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80033d6:	7fbb      	ldrb	r3, [r7, #30]
 80033d8:	2b09      	cmp	r3, #9
 80033da:	d90a      	bls.n	80033f2 <xvprintf+0x2ae>
 80033dc:	7ffb      	ldrb	r3, [r7, #31]
 80033de:	2b78      	cmp	r3, #120	; 0x78
 80033e0:	d102      	bne.n	80033e8 <xvprintf+0x2a4>
 80033e2:	f04f 0327 	mov.w	r3, #39	; 0x27
 80033e6:	e001      	b.n	80033ec <xvprintf+0x2a8>
 80033e8:	f04f 0307 	mov.w	r3, #7
 80033ec:	7fba      	ldrb	r2, [r7, #30]
 80033ee:	189b      	adds	r3, r3, r2
 80033f0:	77bb      	strb	r3, [r7, #30]
			s[i++] = d + '0';
 80033f2:	7fbb      	ldrb	r3, [r7, #30]
 80033f4:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	f107 0108 	add.w	r1, r7, #8
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	18cb      	adds	r3, r1, r3
 8003402:	701a      	strb	r2, [r3, #0]
 8003404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003406:	f103 0301 	add.w	r3, r3, #1
 800340a:	633b      	str	r3, [r7, #48]	; 0x30
		} while (v && i < sizeof(s));
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <xvprintf+0x2d4>
 8003412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003414:	2b0f      	cmp	r3, #15
 8003416:	d9d0      	bls.n	80033ba <xvprintf+0x276>
		if (f & 8) s[i++] = '-';
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <xvprintf+0x2f4>
 8003422:	f107 0208 	add.w	r2, r7, #8
 8003426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003428:	18d3      	adds	r3, r2, r3
 800342a:	f04f 022d 	mov.w	r2, #45	; 0x2d
 800342e:	701a      	strb	r2, [r3, #0]
 8003430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003432:	f103 0301 	add.w	r3, r3, #1
 8003436:	633b      	str	r3, [r7, #48]	; 0x30
		j = i; d = (f & 1) ? '0' : ' ';
 8003438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d002      	beq.n	800344c <xvprintf+0x308>
 8003446:	f04f 0330 	mov.w	r3, #48	; 0x30
 800344a:	e001      	b.n	8003450 <xvprintf+0x30c>
 800344c:	f04f 0320 	mov.w	r3, #32
 8003450:	77bb      	strb	r3, [r7, #30]
		while (!(f & 2) && j++ < w) xputc(d);
 8003452:	e003      	b.n	800345c <xvprintf+0x318>
 8003454:	7fbb      	ldrb	r3, [r7, #30]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fe18 	bl	800308c <xputc>
 800345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10c      	bne.n	8003480 <xvprintf+0x33c>
 8003466:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800346a:	429a      	cmp	r2, r3
 800346c:	bf2c      	ite	cs
 800346e:	2300      	movcs	r3, #0
 8003470:	2301      	movcc	r3, #1
 8003472:	b2db      	uxtb	r3, r3
 8003474:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003476:	f102 0201 	add.w	r2, r2, #1
 800347a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1e9      	bne.n	8003454 <xvprintf+0x310>
		do xputc(s[--i]); while(i);
 8003480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003482:	f103 33ff 	add.w	r3, r3, #4294967295
 8003486:	633b      	str	r3, [r7, #48]	; 0x30
 8003488:	f107 0208 	add.w	r2, r7, #8
 800348c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800348e:	18d3      	adds	r3, r2, r3
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fdfa 	bl	800308c <xputc>
 8003498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <xvprintf+0x33c>
		while (j++ < w) xputc(' ');
 800349e:	e003      	b.n	80034a8 <xvprintf+0x364>
 80034a0:	f04f 0020 	mov.w	r0, #32
 80034a4:	f7ff fdf2 	bl	800308c <xputc>
 80034a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	429a      	cmp	r2, r3
 80034ae:	bf2c      	ite	cs
 80034b0:	2300      	movcs	r3, #0
 80034b2:	2301      	movcc	r3, #1
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034b8:	f102 0201 	add.w	r2, r2, #1
 80034bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1ee      	bne.n	80034a0 <xvprintf+0x35c>
	}
 80034c2:	e644      	b.n	800314e <xvprintf+0xa>
 80034c4:	e643      	b.n	800314e <xvprintf+0xa>
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
		if (!c) break;				/* End of format? */
 80034c6:	bf00      	nop
 80034c8:	e000      	b.n	80034cc <xvprintf+0x388>
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
			w = w * 10 + c - '0';
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
			f |= 4; c = *fmt++;
		}
		if (!c) break;				/* End of format? */
 80034ca:	bf00      	nop
		j = i; d = (f & 1) ? '0' : ' ';
		while (!(f & 2) && j++ < w) xputc(d);
		do xputc(s[--i]); while(i);
		while (j++ < w) xputc(' ');
	}
}
 80034cc:	f107 0738 	add.w	r7, r7, #56	; 0x38
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 80034d4:	b40f      	push	{r0, r1, r2, r3}
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b082      	sub	sp, #8
 80034da:	af00      	add	r7, sp, #0
	va_list arp;


	va_start(arp, fmt);
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	607b      	str	r3, [r7, #4]
	xvprintf(fmt, arp);
 80034e2:	6938      	ldr	r0, [r7, #16]
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	f7ff fe2d 	bl	8003144 <xvprintf>
	va_end(arp);
}
 80034ea:	f107 0708 	add.w	r7, r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80034f4:	b004      	add	sp, #16
 80034f6:	4770      	bx	lr

080034f8 <xsprintf>:
void xsprintf (			/* Put a formatted string to the memory */
	char* buff,			/* Pointer to the output buffer */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 80034f8:	b40e      	push	{r1, r2, r3}
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b085      	sub	sp, #20
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
	va_list arp;


	outptr = buff;		/* Switch destination for memory */
 8003502:	4b0d      	ldr	r3, [pc, #52]	; (8003538 <xsprintf+0x40>)
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	601a      	str	r2, [r3, #0]

	va_start(arp, fmt);
 8003508:	f107 0320 	add.w	r3, r7, #32
 800350c:	60fb      	str	r3, [r7, #12]
	xvprintf(fmt, arp);
 800350e:	69f8      	ldr	r0, [r7, #28]
 8003510:	68f9      	ldr	r1, [r7, #12]
 8003512:	f7ff fe17 	bl	8003144 <xvprintf>
	va_end(arp);

	*outptr = 0;		/* Terminate output string with a \0 */
 8003516:	4b08      	ldr	r3, [pc, #32]	; (8003538 <xsprintf+0x40>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	701a      	strb	r2, [r3, #0]
	outptr = 0;			/* Switch destination for device */
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <xsprintf+0x40>)
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	601a      	str	r2, [r3, #0]
}
 8003528:	f107 0714 	add.w	r7, r7, #20
 800352c:	46bd      	mov	sp, r7
 800352e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003532:	b003      	add	sp, #12
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	20000aa8 	.word	0x20000aa8

0800353c <xfprintf>:
void xfprintf (					/* Put a formatted string to the specified device */
	void(*func)(unsigned char),	/* Pointer to the output function */
	const char*	fmt,			/* Pointer to the format string */
	...							/* Optional arguments */
)
{
 800353c:	b40e      	push	{r1, r2, r3}
 800353e:	b580      	push	{r7, lr}
 8003540:	b085      	sub	sp, #20
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
	va_list arp;
	void (*pf)(unsigned char);


	pf = xfunc_out;		/* Save current output device */
 8003546:	4b0b      	ldr	r3, [pc, #44]	; (8003574 <xfprintf+0x38>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	60fb      	str	r3, [r7, #12]
	xfunc_out = func;	/* Switch output to specified device */
 800354c:	4b09      	ldr	r3, [pc, #36]	; (8003574 <xfprintf+0x38>)
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	601a      	str	r2, [r3, #0]

	va_start(arp, fmt);
 8003552:	f107 0320 	add.w	r3, r7, #32
 8003556:	60bb      	str	r3, [r7, #8]
	xvprintf(fmt, arp);
 8003558:	69f8      	ldr	r0, [r7, #28]
 800355a:	68b9      	ldr	r1, [r7, #8]
 800355c:	f7ff fdf2 	bl	8003144 <xvprintf>
	va_end(arp);

	xfunc_out = pf;		/* Restore output device */
 8003560:	4b04      	ldr	r3, [pc, #16]	; (8003574 <xfprintf+0x38>)
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	601a      	str	r2, [r3, #0]
}
 8003566:	f107 0714 	add.w	r7, r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003570:	b003      	add	sp, #12
 8003572:	4770      	bx	lr
 8003574:	20000bfc 	.word	0x20000bfc

08003578 <put_dump>:
	const void* buff,		/* Pointer to the array to be dumped */
	unsigned long addr,		/* Heading address value */
	int len,				/* Number of items to be dumped */
	int width				/* Size of the items (DF_CHAR, DF_SHORT, DF_LONG) */
)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	603b      	str	r3, [r7, #0]
	const unsigned char *bp;
	const unsigned short *sp;
	const unsigned long *lp;


	xprintf("%08lX ", addr);		/* address */
 8003586:	483c      	ldr	r0, [pc, #240]	; (8003678 <put_dump+0x100>)
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	f7ff ffa3 	bl	80034d4 <xprintf>

	switch (width) {
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d040      	beq.n	8003616 <put_dump+0x9e>
 8003594:	2b04      	cmp	r3, #4
 8003596:	d052      	beq.n	800363e <put_dump+0xc6>
 8003598:	2b01      	cmp	r3, #1
 800359a:	d164      	bne.n	8003666 <put_dump+0xee>
	case DW_CHAR:
		bp = buff;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	613b      	str	r3, [r7, #16]
		for (i = 0; i < len; i++)		/* Hexdecimal dump */
 80035a0:	f04f 0300 	mov.w	r3, #0
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	e00b      	b.n	80035c0 <put_dump+0x48>
			xprintf(" %02X", bp[i]);
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	18d3      	adds	r3, r2, r3
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	4832      	ldr	r0, [pc, #200]	; (800367c <put_dump+0x104>)
 80035b2:	4619      	mov	r1, r3
 80035b4:	f7ff ff8e 	bl	80034d4 <xprintf>
	xprintf("%08lX ", addr);		/* address */

	switch (width) {
	case DW_CHAR:
		bp = buff;
		for (i = 0; i < len; i++)		/* Hexdecimal dump */
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f103 0301 	add.w	r3, r3, #1
 80035be:	61fb      	str	r3, [r7, #28]
 80035c0:	69fa      	ldr	r2, [r7, #28]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	dbef      	blt.n	80035a8 <put_dump+0x30>
			xprintf(" %02X", bp[i]);
		xputc(' ');
 80035c8:	f04f 0020 	mov.w	r0, #32
 80035cc:	f7ff fd5e 	bl	800308c <xputc>
		for (i = 0; i < len; i++)		/* ASCII dump */
 80035d0:	f04f 0300 	mov.w	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]
 80035d6:	e019      	b.n	800360c <put_dump+0x94>
			xputc((bp[i] >= ' ' && bp[i] <= '~') ? bp[i] : '.');
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	18d3      	adds	r3, r2, r3
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b1f      	cmp	r3, #31
 80035e2:	d90a      	bls.n	80035fa <put_dump+0x82>
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	18d3      	adds	r3, r2, r3
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	2b7e      	cmp	r3, #126	; 0x7e
 80035ee:	d804      	bhi.n	80035fa <put_dump+0x82>
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	18d3      	adds	r3, r2, r3
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	e001      	b.n	80035fe <put_dump+0x86>
 80035fa:	f04f 032e 	mov.w	r3, #46	; 0x2e
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff fd44 	bl	800308c <xputc>
	case DW_CHAR:
		bp = buff;
		for (i = 0; i < len; i++)		/* Hexdecimal dump */
			xprintf(" %02X", bp[i]);
		xputc(' ');
		for (i = 0; i < len; i++)		/* ASCII dump */
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f103 0301 	add.w	r3, r3, #1
 800360a:	61fb      	str	r3, [r7, #28]
 800360c:	69fa      	ldr	r2, [r7, #28]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	429a      	cmp	r2, r3
 8003612:	dbe1      	blt.n	80035d8 <put_dump+0x60>
			xputc((bp[i] >= ' ' && bp[i] <= '~') ? bp[i] : '.');
		break;
 8003614:	e027      	b.n	8003666 <put_dump+0xee>
	case DW_SHORT:
		sp = buff;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	61bb      	str	r3, [r7, #24]
		do								/* Hexdecimal dump */
			xprintf(" %04X", *sp++);
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	f102 0202 	add.w	r2, r2, #2
 8003624:	61ba      	str	r2, [r7, #24]
 8003626:	4816      	ldr	r0, [pc, #88]	; (8003680 <put_dump+0x108>)
 8003628:	4619      	mov	r1, r3
 800362a:	f7ff ff53 	bl	80034d4 <xprintf>
		while (--len);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f103 33ff 	add.w	r3, r3, #4294967295
 8003634:	607b      	str	r3, [r7, #4]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1ee      	bne.n	800361a <put_dump+0xa2>
		break;
 800363c:	e013      	b.n	8003666 <put_dump+0xee>
	case DW_LONG:
		lp = buff;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	617b      	str	r3, [r7, #20]
		do								/* Hexdecimal dump */
			xprintf(" %08LX", *lp++);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	f102 0204 	add.w	r2, r2, #4
 800364c:	617a      	str	r2, [r7, #20]
 800364e:	480d      	ldr	r0, [pc, #52]	; (8003684 <put_dump+0x10c>)
 8003650:	4619      	mov	r1, r3
 8003652:	f7ff ff3f 	bl	80034d4 <xprintf>
		while (--len);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f103 33ff 	add.w	r3, r3, #4294967295
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1ee      	bne.n	8003642 <put_dump+0xca>
		break;
 8003664:	bf00      	nop
	}

	xputc('\n');
 8003666:	f04f 000a 	mov.w	r0, #10
 800366a:	f7ff fd0f 	bl	800308c <xputc>
}
 800366e:	f107 0720 	add.w	r7, r7, #32
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	0800ec14 	.word	0x0800ec14
 800367c:	0800ec1c 	.word	0x0800ec1c
 8003680:	0800ec24 	.word	0x0800ec24
 8003684:	0800ec2c 	.word	0x0800ec2c

08003688 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003690:	4a05      	ldr	r2, [pc, #20]	; (80036a8 <NVIC_PriorityGroupConfig+0x20>)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800369c:	60d3      	str	r3, [r2, #12]
}
 800369e:	f107 070c 	add.w	r7, r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	f04f 0300 	mov.w	r3, #0
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	f04f 030f 	mov.w	r3, #15
 80036c4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	78db      	ldrb	r3, [r3, #3]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d03d      	beq.n	800374a <NVIC_Init+0x9e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80036ce:	4b2a      	ldr	r3, [pc, #168]	; (8003778 <NVIC_Init+0xcc>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	ea6f 0303 	mvn.w	r3, r3
 80036d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036da:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80036de:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f1c3 0304 	rsb	r3, r3, #4
 80036e6:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	fa22 f303 	lsr.w	r3, r2, r3
 80036f0:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	785b      	ldrb	r3, [r3, #1]
 80036f6:	461a      	mov	r2, r3
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	789b      	ldrb	r3, [r3, #2]
 8003704:	461a      	mov	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	4013      	ands	r3, r2
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003716:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003718:	4918      	ldr	r1, [pc, #96]	; (800377c <NVIC_Init+0xd0>)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	b2d2      	uxtb	r2, r2
 8003722:	18cb      	adds	r3, r1, r3
 8003724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003728:	4b14      	ldr	r3, [pc, #80]	; (800377c <NVIC_Init+0xd0>)
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	7812      	ldrb	r2, [r2, #0]
 800372e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003732:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	7809      	ldrb	r1, [r1, #0]
 8003738:	f001 011f 	and.w	r1, r1, #31
 800373c:	f04f 0001 	mov.w	r0, #1
 8003740:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003748:	e011      	b.n	800376e <NVIC_Init+0xc2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800374a:	4b0c      	ldr	r3, [pc, #48]	; (800377c <NVIC_Init+0xd0>)
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	7812      	ldrb	r2, [r2, #0]
 8003750:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003754:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	7809      	ldrb	r1, [r1, #0]
 800375a:	f001 011f 	and.w	r1, r1, #31
 800375e:	f04f 0001 	mov.w	r0, #1
 8003762:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003766:	f102 0220 	add.w	r2, r2, #32
 800376a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800376e:	f107 071c 	add.w	r7, r7, #28
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr
 8003778:	e000ed00 	.word	0xe000ed00
 800377c:	e000e100 	.word	0xe000e100

08003780 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800378a:	4a07      	ldr	r2, [pc, #28]	; (80037a8 <NVIC_SetVectorTable+0x28>)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8003792:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]
}
 800379c:	f107 070c 	add.w	r7, r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bc80      	pop	{r7}
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	71fa      	strb	r2, [r7, #7]
 80037b8:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80037ba:	79bb      	ldrb	r3, [r7, #6]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d006      	beq.n	80037ce <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 80037c0:	4b09      	ldr	r3, [pc, #36]	; (80037e8 <NVIC_SystemLPConfig+0x3c>)
 80037c2:	4a09      	ldr	r2, [pc, #36]	; (80037e8 <NVIC_SystemLPConfig+0x3c>)
 80037c4:	6911      	ldr	r1, [r2, #16]
 80037c6:	79fa      	ldrb	r2, [r7, #7]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	611a      	str	r2, [r3, #16]
 80037cc:	e007      	b.n	80037de <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80037ce:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <NVIC_SystemLPConfig+0x3c>)
 80037d0:	4a05      	ldr	r2, [pc, #20]	; (80037e8 <NVIC_SystemLPConfig+0x3c>)
 80037d2:	6911      	ldr	r1, [r2, #16]
 80037d4:	79fa      	ldrb	r2, [r7, #7]
 80037d6:	ea6f 0202 	mvn.w	r2, r2
 80037da:	400a      	ands	r2, r1
 80037dc:	611a      	str	r2, [r3, #16]
  }
}
 80037de:	f107 070c 	add.w	r7, r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d106      	bne.n	8003808 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <SysTick_CLKSourceConfig+0x34>)
 80037fc:	4a08      	ldr	r2, [pc, #32]	; (8003820 <SysTick_CLKSourceConfig+0x34>)
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	f042 0204 	orr.w	r2, r2, #4
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	e005      	b.n	8003814 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8003808:	4b05      	ldr	r3, [pc, #20]	; (8003820 <SysTick_CLKSourceConfig+0x34>)
 800380a:	4a05      	ldr	r2, [pc, #20]	; (8003820 <SysTick_CLKSourceConfig+0x34>)
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	f022 0204 	bic.w	r2, r2, #4
 8003812:	601a      	str	r2, [r3, #0]
  }
}
 8003814:	f107 070c 	add.w	r7, r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	bc80      	pop	{r7}
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e000e010 	.word	0xe000e010

08003824 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  RCC_BackupResetCmd(ENABLE);
 8003828:	f04f 0001 	mov.w	r0, #1
 800382c:	f001 f9a2 	bl	8004b74 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
 8003830:	f04f 0000 	mov.w	r0, #0
 8003834:	f001 f99e 	bl	8004b74 <RCC_BackupResetCmd>
}
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop

0800383c <BKP_TamperPinLevelConfig>:
  *     @arg BKP_TamperPinLevel_High: Tamper pin active on high level
  *     @arg BKP_TamperPinLevel_Low: Tamper pin active on low level
  * @retval None
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8003846:	4b04      	ldr	r3, [pc, #16]	; (8003858 <BKP_TamperPinLevelConfig+0x1c>)
 8003848:	88fa      	ldrh	r2, [r7, #6]
 800384a:	601a      	str	r2, [r3, #0]
}
 800384c:	f107 070c 	add.w	r7, r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	420d8604 	.word	0x420d8604

0800385c <BKP_TamperPinCmd>:
  * @param  NewState: new state of the Tamper Pin activation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 8003866:	4b04      	ldr	r3, [pc, #16]	; (8003878 <BKP_TamperPinCmd+0x1c>)
 8003868:	79fa      	ldrb	r2, [r7, #7]
 800386a:	601a      	str	r2, [r3, #0]
}
 800386c:	f107 070c 	add.w	r7, r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	420d8600 	.word	0x420d8600

0800387c <BKP_ITConfig>:
  * @param  NewState: new state of the Tamper Pin Interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_ITConfig(FunctionalState NewState)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 8003886:	4b04      	ldr	r3, [pc, #16]	; (8003898 <BKP_ITConfig+0x1c>)
 8003888:	79fa      	ldrb	r2, [r7, #7]
 800388a:	601a      	str	r2, [r3, #0]
}
 800388c:	f107 070c 	add.w	r7, r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	bc80      	pop	{r7}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	420d8688 	.word	0x420d8688

0800389c <BKP_RTCOutputConfig>:
  *     @arg BKP_RTCOutputSource_Second: output the RTC Second pulse signal on
  *                                      the Tamper pin.  
  * @retval None
  */
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpreg = 0;
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 80038ac:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <BKP_RTCOutputConfig+0x38>)
 80038ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038b0:	81fb      	strh	r3, [r7, #14]
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_MASK;
 80038b2:	89fb      	ldrh	r3, [r7, #14]
 80038b4:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80038b8:	81fb      	strh	r3, [r7, #14]
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 80038ba:	89fa      	ldrh	r2, [r7, #14]
 80038bc:	88fb      	ldrh	r3, [r7, #6]
 80038be:	4313      	orrs	r3, r2
 80038c0:	81fb      	strh	r3, [r7, #14]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80038c2:	4b04      	ldr	r3, [pc, #16]	; (80038d4 <BKP_RTCOutputConfig+0x38>)
 80038c4:	89fa      	ldrh	r2, [r7, #14]
 80038c6:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 80038c8:	f107 0714 	add.w	r7, r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40006c00 	.word	0x40006c00

080038d8 <BKP_SetRTCCalibrationValue>:
  * @param  CalibrationValue: specifies the RTC Clock Calibration value.
  *   This parameter must be a number between 0 and 0x7F.
  * @retval None
  */
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	71fb      	strb	r3, [r7, #7]
  uint16_t tmpreg = 0;
 80038e2:	f04f 0300 	mov.w	r3, #0
 80038e6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 80038e8:	4b09      	ldr	r3, [pc, #36]	; (8003910 <BKP_SetRTCCalibrationValue+0x38>)
 80038ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80038ec:	81fb      	strh	r3, [r7, #14]
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_MASK;
 80038ee:	89fb      	ldrh	r3, [r7, #14]
 80038f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80038f4:	81fb      	strh	r3, [r7, #14]
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 80038f6:	79fb      	ldrb	r3, [r7, #7]
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	89fb      	ldrh	r3, [r7, #14]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	81fb      	strh	r3, [r7, #14]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8003900:	4b03      	ldr	r3, [pc, #12]	; (8003910 <BKP_SetRTCCalibrationValue+0x38>)
 8003902:	89fa      	ldrh	r2, [r7, #14]
 8003904:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8003906:	f107 0714 	add.w	r7, r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr
 8003910:	40006c00 	.word	0x40006c00

08003914 <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	4602      	mov	r2, r0
 800391c:	460b      	mov	r3, r1
 800391e:	80fa      	strh	r2, [r7, #6]
 8003920:	80bb      	strh	r3, [r7, #4]
  __IO uint32_t tmp = 0;
 8003922:	f04f 0300 	mov.w	r3, #0
 8003926:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8003928:	4b06      	ldr	r3, [pc, #24]	; (8003944 <BKP_WriteBackupRegister+0x30>)
 800392a:	60fb      	str	r3, [r7, #12]
  tmp += BKP_DR;
 800392c:	88fa      	ldrh	r2, [r7, #6]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	18d3      	adds	r3, r2, r3
 8003932:	60fb      	str	r3, [r7, #12]

  *(__IO uint32_t *) tmp = Data;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	88ba      	ldrh	r2, [r7, #4]
 8003938:	601a      	str	r2, [r3, #0]
}
 800393a:	f107 0714 	add.w	r7, r7, #20
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr
 8003944:	40006c00 	.word	0x40006c00

08003948 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmp = 0;
 8003952:	f04f 0300 	mov.w	r3, #0
 8003956:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8003958:	4b07      	ldr	r3, [pc, #28]	; (8003978 <BKP_ReadBackupRegister+0x30>)
 800395a:	60fb      	str	r3, [r7, #12]
  tmp += BKP_DR;
 800395c:	88fa      	ldrh	r2, [r7, #6]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	18d3      	adds	r3, r2, r3
 8003962:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint16_t *) tmp);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	881b      	ldrh	r3, [r3, #0]
 8003968:	b29b      	uxth	r3, r3
}
 800396a:	4618      	mov	r0, r3
 800396c:	f107 0714 	add.w	r7, r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40006c00 	.word	0x40006c00

0800397c <BKP_GetFlagStatus>:
  * @brief  Checks whether the Tamper Pin Event flag is set or not.
  * @param  None
  * @retval The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <BKP_GetFlagStatus+0x14>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	b2db      	uxtb	r3, r3
}
 8003986:	4618      	mov	r0, r3
 8003988:	46bd      	mov	sp, r7
 800398a:	bc80      	pop	{r7}
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	420d86a0 	.word	0x420d86a0

08003994 <BKP_ClearFlag>:
  * @brief  Clears Tamper Pin Event pending flag.
  * @param  None
  * @retval None
  */
void BKP_ClearFlag(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= BKP_CSR_CTE;
 8003998:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <BKP_ClearFlag+0x1c>)
 800399a:	4a05      	ldr	r2, [pc, #20]	; (80039b0 <BKP_ClearFlag+0x1c>)
 800399c:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 800399e:	b292      	uxth	r2, r2
 80039a0:	f042 0201 	orr.w	r2, r2, #1
 80039a4:	b292      	uxth	r2, r2
 80039a6:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40006c00 	.word	0x40006c00

080039b4 <BKP_GetITStatus>:
  * @brief  Checks whether the Tamper Pin Interrupt has occurred or not.
  * @param  None
  * @retval The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <BKP_GetITStatus+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	b2db      	uxtb	r3, r3
}
 80039be:	4618      	mov	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bc80      	pop	{r7}
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	420d86a4 	.word	0x420d86a4

080039cc <BKP_ClearITPendingBit>:
  * @brief  Clears Tamper Pin Interrupt pending bit.
  * @param  None
  * @retval None
  */
void BKP_ClearITPendingBit(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= BKP_CSR_CTI;
 80039d0:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <BKP_ClearITPendingBit+0x1c>)
 80039d2:	4a05      	ldr	r2, [pc, #20]	; (80039e8 <BKP_ClearITPendingBit+0x1c>)
 80039d4:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 80039d6:	b292      	uxth	r2, r2
 80039d8:	f042 0202 	orr.w	r2, r2, #2
 80039dc:	b292      	uxth	r2, r2
 80039de:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	40006c00 	.word	0x40006c00

080039ec <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 80039f0:	4b0a      	ldr	r3, [pc, #40]	; (8003a1c <EXTI_DeInit+0x30>)
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 80039f8:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <EXTI_DeInit+0x30>)
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <EXTI_DeInit+0x30>)
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <EXTI_DeInit+0x30>)
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
 8003a10:	4b02      	ldr	r3, [pc, #8]	; (8003a1c <EXTI_DeInit+0x30>)
 8003a12:	4a03      	ldr	r2, [pc, #12]	; (8003a20 <EXTI_DeInit+0x34>)
 8003a14:	615a      	str	r2, [r3, #20]
}
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr
 8003a1c:	40010400 	.word	0x40010400
 8003a20:	000fffff 	.word	0x000fffff

08003a24 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8003a32:	4b35      	ldr	r3, [pc, #212]	; (8003b08 <EXTI_Init+0xe4>)
 8003a34:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	799b      	ldrb	r3, [r3, #6]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d051      	beq.n	8003ae2 <EXTI_Init+0xbe>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8003a3e:	4b32      	ldr	r3, [pc, #200]	; (8003b08 <EXTI_Init+0xe4>)
 8003a40:	4a31      	ldr	r2, [pc, #196]	; (8003b08 <EXTI_Init+0xe4>)
 8003a42:	6811      	ldr	r1, [r2, #0]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	6812      	ldr	r2, [r2, #0]
 8003a48:	ea6f 0202 	mvn.w	r2, r2
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8003a50:	4b2d      	ldr	r3, [pc, #180]	; (8003b08 <EXTI_Init+0xe4>)
 8003a52:	4a2d      	ldr	r2, [pc, #180]	; (8003b08 <EXTI_Init+0xe4>)
 8003a54:	6851      	ldr	r1, [r2, #4]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	ea6f 0202 	mvn.w	r2, r2
 8003a5e:	400a      	ands	r2, r1
 8003a60:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	791b      	ldrb	r3, [r3, #4]
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	18d3      	adds	r3, r2, r3
 8003a6a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	6811      	ldr	r1, [r2, #0]
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6812      	ldr	r2, [r2, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8003a7a:	4b23      	ldr	r3, [pc, #140]	; (8003b08 <EXTI_Init+0xe4>)
 8003a7c:	4a22      	ldr	r2, [pc, #136]	; (8003b08 <EXTI_Init+0xe4>)
 8003a7e:	6891      	ldr	r1, [r2, #8]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	ea6f 0202 	mvn.w	r2, r2
 8003a88:	400a      	ands	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8003a8c:	4b1e      	ldr	r3, [pc, #120]	; (8003b08 <EXTI_Init+0xe4>)
 8003a8e:	4a1e      	ldr	r2, [pc, #120]	; (8003b08 <EXTI_Init+0xe4>)
 8003a90:	68d1      	ldr	r1, [r2, #12]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	ea6f 0202 	mvn.w	r2, r2
 8003a9a:	400a      	ands	r2, r1
 8003a9c:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	795b      	ldrb	r3, [r3, #5]
 8003aa2:	2b10      	cmp	r3, #16
 8003aa4:	d10e      	bne.n	8003ac4 <EXTI_Init+0xa0>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8003aa6:	4b18      	ldr	r3, [pc, #96]	; (8003b08 <EXTI_Init+0xe4>)
 8003aa8:	4a17      	ldr	r2, [pc, #92]	; (8003b08 <EXTI_Init+0xe4>)
 8003aaa:	6891      	ldr	r1, [r2, #8]
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8003ab4:	4b14      	ldr	r3, [pc, #80]	; (8003b08 <EXTI_Init+0xe4>)
 8003ab6:	4a14      	ldr	r2, [pc, #80]	; (8003b08 <EXTI_Init+0xe4>)
 8003ab8:	68d1      	ldr	r1, [r2, #12]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	e01c      	b.n	8003afe <EXTI_Init+0xda>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8003ac4:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <EXTI_Init+0xe4>)
 8003ac6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	795b      	ldrb	r3, [r3, #5]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	18d3      	adds	r3, r2, r3
 8003ad0:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	6811      	ldr	r1, [r2, #0]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6812      	ldr	r2, [r2, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	601a      	str	r2, [r3, #0]
 8003ae0:	e00d      	b.n	8003afe <EXTI_Init+0xda>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	791b      	ldrb	r3, [r3, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	18d3      	adds	r3, r2, r3
 8003aea:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	6811      	ldr	r1, [r2, #0]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	ea6f 0202 	mvn.w	r2, r2
 8003afa:	400a      	ands	r2, r1
 8003afc:	601a      	str	r2, [r3, #0]
  }
}
 8003afe:	f107 0714 	add.w	r7, r7, #20
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr
 8003b08:	40010400 	.word	0x40010400

08003b0c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f04f 020c 	mov.w	r2, #12
 8003b2a:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f04f 0200 	mov.w	r2, #0
 8003b32:	719a      	strb	r2, [r3, #6]
}
 8003b34:	f107 070c 	add.w	r7, r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop

08003b40 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <EXTI_GenerateSWInterrupt+0x20>)
 8003b4a:	4a05      	ldr	r2, [pc, #20]	; (8003b60 <EXTI_GenerateSWInterrupt+0x20>)
 8003b4c:	6911      	ldr	r1, [r2, #16]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	611a      	str	r2, [r3, #16]
}
 8003b54:	f107 070c 	add.w	r7, r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	40010400 	.word	0x40010400

08003b64 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8003b6c:	f04f 0300 	mov.w	r3, #0
 8003b70:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8003b72:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <EXTI_GetFlagStatus+0x38>)
 8003b74:	695a      	ldr	r2, [r3, #20]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <EXTI_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 8003b7e:	f04f 0301 	mov.w	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
 8003b84:	e002      	b.n	8003b8c <EXTI_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f107 0714 	add.w	r7, r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bc80      	pop	{r7}
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40010400 	.word	0x40010400

08003ba0 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8003ba8:	4b03      	ldr	r3, [pc, #12]	; (8003bb8 <EXTI_ClearFlag+0x18>)
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	615a      	str	r2, [r3, #20]
}
 8003bae:	f107 070c 	add.w	r7, r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bc80      	pop	{r7}
 8003bb6:	4770      	bx	lr
 8003bb8:	40010400 	.word	0x40010400

08003bbc <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8003bca:	f04f 0300 	mov.w	r3, #0
 8003bce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8003bd0:	4b0d      	ldr	r3, [pc, #52]	; (8003c08 <EXTI_GetITStatus+0x4c>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <EXTI_GetITStatus+0x4c>)
 8003bdc:	695a      	ldr	r2, [r3, #20]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4013      	ands	r3, r2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d006      	beq.n	8003bf4 <EXTI_GetITStatus+0x38>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <EXTI_GetITStatus+0x38>
  {
    bitstatus = SET;
 8003bec:	f04f 0301 	mov.w	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
 8003bf2:	e002      	b.n	8003bfa <EXTI_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
 8003bf4:	f04f 0300 	mov.w	r3, #0
 8003bf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f107 0714 	add.w	r7, r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr
 8003c08:	40010400 	.word	0x40010400

08003c0c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8003c14:	4b03      	ldr	r3, [pc, #12]	; (8003c24 <EXTI_ClearITPendingBit+0x18>)
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	615a      	str	r2, [r3, #20]
}
 8003c1a:	f107 070c 	add.w	r7, r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr
 8003c24:	40010400 	.word	0x40010400

08003c28 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	4b3c      	ldr	r3, [pc, #240]	; (8003d24 <GPIO_DeInit+0xfc>)
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d10c      	bne.n	8003c52 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003c38:	f04f 0004 	mov.w	r0, #4
 8003c3c:	f04f 0101 	mov.w	r1, #1
 8003c40:	f000 ff58 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8003c44:	f04f 0004 	mov.w	r0, #4
 8003c48:	f04f 0100 	mov.w	r1, #0
 8003c4c:	f000 ff52 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003c50:	e064      	b.n	8003d1c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	4b34      	ldr	r3, [pc, #208]	; (8003d28 <GPIO_DeInit+0x100>)
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d10c      	bne.n	8003c74 <GPIO_DeInit+0x4c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003c5a:	f04f 0008 	mov.w	r0, #8
 8003c5e:	f04f 0101 	mov.w	r1, #1
 8003c62:	f000 ff47 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8003c66:	f04f 0008 	mov.w	r0, #8
 8003c6a:	f04f 0100 	mov.w	r1, #0
 8003c6e:	f000 ff41 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003c72:	e053      	b.n	8003d1c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	4b2d      	ldr	r3, [pc, #180]	; (8003d2c <GPIO_DeInit+0x104>)
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d10c      	bne.n	8003c96 <GPIO_DeInit+0x6e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003c7c:	f04f 0010 	mov.w	r0, #16
 8003c80:	f04f 0101 	mov.w	r1, #1
 8003c84:	f000 ff36 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8003c88:	f04f 0010 	mov.w	r0, #16
 8003c8c:	f04f 0100 	mov.w	r1, #0
 8003c90:	f000 ff30 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003c94:	e042      	b.n	8003d1c <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	4b25      	ldr	r3, [pc, #148]	; (8003d30 <GPIO_DeInit+0x108>)
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d10c      	bne.n	8003cb8 <GPIO_DeInit+0x90>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8003c9e:	f04f 0020 	mov.w	r0, #32
 8003ca2:	f04f 0101 	mov.w	r1, #1
 8003ca6:	f000 ff25 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8003caa:	f04f 0020 	mov.w	r0, #32
 8003cae:	f04f 0100 	mov.w	r1, #0
 8003cb2:	f000 ff1f 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003cb6:	e031      	b.n	8003d1c <GPIO_DeInit+0xf4>
  }    
  else if (GPIOx == GPIOE)
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	4b1e      	ldr	r3, [pc, #120]	; (8003d34 <GPIO_DeInit+0x10c>)
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d10c      	bne.n	8003cda <GPIO_DeInit+0xb2>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8003cc0:	f04f 0040 	mov.w	r0, #64	; 0x40
 8003cc4:	f04f 0101 	mov.w	r1, #1
 8003cc8:	f000 ff14 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8003ccc:	f04f 0040 	mov.w	r0, #64	; 0x40
 8003cd0:	f04f 0100 	mov.w	r1, #0
 8003cd4:	f000 ff0e 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003cd8:	e020      	b.n	8003d1c <GPIO_DeInit+0xf4>
  } 
  else if (GPIOx == GPIOF)
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	4b16      	ldr	r3, [pc, #88]	; (8003d38 <GPIO_DeInit+0x110>)
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d10c      	bne.n	8003cfc <GPIO_DeInit+0xd4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8003ce2:	f04f 0080 	mov.w	r0, #128	; 0x80
 8003ce6:	f04f 0101 	mov.w	r1, #1
 8003cea:	f000 ff03 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8003cee:	f04f 0080 	mov.w	r0, #128	; 0x80
 8003cf2:	f04f 0100 	mov.w	r1, #0
 8003cf6:	f000 fefd 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8003cfa:	e00f      	b.n	8003d1c <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOG)
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	4b0f      	ldr	r3, [pc, #60]	; (8003d3c <GPIO_DeInit+0x114>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d10b      	bne.n	8003d1c <GPIO_DeInit+0xf4>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8003d04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d08:	f04f 0101 	mov.w	r1, #1
 8003d0c:	f000 fef2 	bl	8004af4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8003d10:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d14:	f04f 0100 	mov.w	r1, #0
 8003d18:	f000 feec 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    }
  }
}
 8003d1c:	f107 0708 	add.w	r7, r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40010800 	.word	0x40010800
 8003d28:	40010c00 	.word	0x40010c00
 8003d2c:	40011000 	.word	0x40011000
 8003d30:	40011400 	.word	0x40011400
 8003d34:	40011800 	.word	0x40011800
 8003d38:	40011c00 	.word	0x40011c00
 8003d3c:	40012000 	.word	0x40012000

08003d40 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003d44:	f04f 0001 	mov.w	r0, #1
 8003d48:	f04f 0101 	mov.w	r1, #1
 8003d4c:	f000 fed2 	bl	8004af4 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8003d50:	f04f 0001 	mov.w	r0, #1
 8003d54:	f04f 0100 	mov.w	r1, #0
 8003d58:	f000 fecc 	bl	8004af4 <RCC_APB2PeriphResetCmd>
}
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop

08003d60 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b089      	sub	sp, #36	; 0x24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	61fb      	str	r3, [r7, #28]
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	f04f 0300 	mov.w	r3, #0
 8003d7a:	61bb      	str	r3, [r7, #24]
 8003d7c:	f04f 0300 	mov.w	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	f04f 0300 	mov.w	r3, #0
 8003d8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	78db      	ldrb	r3, [r3, #3]
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	78db      	ldrb	r3, [r3, #3]
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d004      	beq.n	8003dae <GPIO_Init+0x4e>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	789b      	ldrb	r3, [r3, #2]
 8003da8:	69fa      	ldr	r2, [r7, #28]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d04e      	beq.n	8003e56 <GPIO_Init+0xf6>
  {
    tmpreg = GPIOx->CRL;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	61bb      	str	r3, [r7, #24]
 8003dc4:	e041      	b.n	8003e4a <GPIO_Init+0xea>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	f04f 0201 	mov.w	r2, #1
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	881b      	ldrh	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d12d      	bne.n	8003e42 <GPIO_Init+0xe2>
      {
        pos = pinpos << 2;
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003dec:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f04f 020f 	mov.w	r2, #15
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	ea6f 0303 	mvn.w	r3, r3
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	4013      	ands	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	78db      	ldrb	r3, [r3, #3]
 8003e18:	2b28      	cmp	r3, #40	; 0x28
 8003e1a:	d107      	bne.n	8003e2c <GPIO_Init+0xcc>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	f04f 0201 	mov.w	r2, #1
 8003e22:	fa02 f203 	lsl.w	r2, r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	615a      	str	r2, [r3, #20]
 8003e2a:	e00a      	b.n	8003e42 <GPIO_Init+0xe2>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	78db      	ldrb	r3, [r3, #3]
 8003e30:	2b48      	cmp	r3, #72	; 0x48
 8003e32:	d106      	bne.n	8003e42 <GPIO_Init+0xe2>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	f04f 0201 	mov.w	r2, #1
 8003e3a:	fa02 f203 	lsl.w	r2, r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	f103 0301 	add.w	r3, r3, #1
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b07      	cmp	r3, #7
 8003e4e:	d9ba      	bls.n	8003dc6 <GPIO_Init+0x66>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	2bff      	cmp	r3, #255	; 0xff
 8003e5c:	d953      	bls.n	8003f06 <GPIO_Init+0x1a6>
  {
    tmpreg = GPIOx->CRH;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003e64:	f04f 0300 	mov.w	r3, #0
 8003e68:	61bb      	str	r3, [r7, #24]
 8003e6a:	e046      	b.n	8003efa <GPIO_Init+0x19a>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	f103 0308 	add.w	r3, r3, #8
 8003e72:	f04f 0201 	mov.w	r2, #1
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4013      	ands	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d130      	bne.n	8003ef2 <GPIO_Init+0x192>
      {
        pos = pinpos << 2;
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003e96:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f04f 020f 	mov.w	r2, #15
 8003e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	ea6f 0303 	mvn.w	r3, r3
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	4013      	ands	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	69fa      	ldr	r2, [r7, #28]
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	78db      	ldrb	r3, [r3, #3]
 8003ec2:	2b28      	cmp	r3, #40	; 0x28
 8003ec4:	d108      	bne.n	8003ed8 <GPIO_Init+0x178>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f103 0308 	add.w	r3, r3, #8
 8003ecc:	f04f 0201 	mov.w	r2, #1
 8003ed0:	fa02 f203 	lsl.w	r2, r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	78db      	ldrb	r3, [r3, #3]
 8003edc:	2b48      	cmp	r3, #72	; 0x48
 8003ede:	d108      	bne.n	8003ef2 <GPIO_Init+0x192>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	f103 0308 	add.w	r3, r3, #8
 8003ee6:	f04f 0201 	mov.w	r2, #1
 8003eea:	fa02 f203 	lsl.w	r2, r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	f103 0301 	add.w	r3, r3, #1
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	2b07      	cmp	r3, #7
 8003efe:	d9b5      	bls.n	8003e6c <GPIO_Init+0x10c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	605a      	str	r2, [r3, #4]
  }
}
 8003f06:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f1e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f04f 0202 	mov.w	r2, #2
 8003f26:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f04f 0204 	mov.w	r2, #4
 8003f2e:	70da      	strb	r2, [r3, #3]
}
 8003f30:	f107 070c 	add.w	r7, r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bc80      	pop	{r7}
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop

08003f3c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	887b      	ldrh	r3, [r7, #2]
 8003f54:	4013      	ands	r3, r2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8003f5a:	f04f 0301 	mov.w	r3, #1
 8003f5e:	73fb      	strb	r3, [r7, #15]
 8003f60:	e002      	b.n	8003f68 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f107 0714 	add.w	r7, r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop

08003f78 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	b29b      	uxth	r3, r3
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	f107 070c 	add.w	r7, r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	887b      	ldrh	r3, [r7, #2]
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8003fb2:	f04f 0301 	mov.w	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
 8003fb8:	e002      	b.n	8003fc0 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f107 0714 	add.w	r7, r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop

08003fd0 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	b29b      	uxth	r3, r3
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f107 070c 	add.w	r7, r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bc80      	pop	{r7}
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop

08003fec <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003ff8:	887a      	ldrh	r2, [r7, #2]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	611a      	str	r2, [r3, #16]
}
 8003ffe:	f107 070c 	add.w	r7, r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr

08004008 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004014:	887a      	ldrh	r2, [r7, #2]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	615a      	str	r2, [r3, #20]
}
 800401a:	f107 070c 	add.w	r7, r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	4613      	mov	r3, r2
 800402e:	460a      	mov	r2, r1
 8004030:	807a      	strh	r2, [r7, #2]
 8004032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004034:	787b      	ldrb	r3, [r7, #1]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800403a:	887a      	ldrh	r2, [r7, #2]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	611a      	str	r2, [r3, #16]
 8004040:	e002      	b.n	8004048 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004042:	887a      	ldrh	r2, [r7, #2]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	615a      	str	r2, [r3, #20]
  }
}
 8004048:	f107 070c 	add.w	r7, r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	bc80      	pop	{r7}
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop

08004054 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004060:	887a      	ldrh	r2, [r7, #2]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	60da      	str	r2, [r3, #12]
}
 8004066:	f107 070c 	add.w	r7, r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	bc80      	pop	{r7}
 800406e:	4770      	bx	lr

08004070 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	460b      	mov	r3, r1
 800407a:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
 800407c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004080:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004082:	887b      	ldrh	r3, [r7, #2]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004090:	887a      	ldrh	r2, [r7, #2]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	60fb      	str	r3, [r7, #12]
}
 80040a8:	f107 0714 	add.w	r7, r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bc80      	pop	{r7}
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop

080040b4 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	71fa      	strb	r2, [r7, #7]
 80040c0:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
 80040c2:	f04f 0300 	mov.w	r3, #0
 80040c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80040c8:	4b0c      	ldr	r3, [pc, #48]	; (80040fc <GPIO_EventOutputConfig+0x48>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	f64f 7380 	movw	r3, #65408	; 0xff80
 80040d4:	4013      	ands	r3, r2
 80040d6:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 80040d8:	79fb      	ldrb	r3, [r7, #7]
 80040da:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
 80040e4:	79bb      	ldrb	r3, [r7, #6]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
 80040ec:	4b03      	ldr	r3, [pc, #12]	; (80040fc <GPIO_EventOutputConfig+0x48>)
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	601a      	str	r2, [r3, #0]
}
 80040f2:	f107 0714 	add.w	r7, r7, #20
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bc80      	pop	{r7}
 80040fa:	4770      	bx	lr
 80040fc:	40010000 	.word	0x40010000

08004100 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 800410a:	4b04      	ldr	r3, [pc, #16]	; (800411c <GPIO_EventOutputCmd+0x1c>)
 800410c:	79fa      	ldrb	r2, [r7, #7]
 800410e:	601a      	str	r2, [r3, #0]
}
 8004110:	f107 070c 	add.w	r7, r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	4220001c 	.word	0x4220001c

08004120 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8004120:	b480      	push	{r7}
 8004122:	b087      	sub	sp, #28
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	f04f 0300 	mov.w	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	f04f 0300 	mov.w	r3, #0
 8004142:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	da03      	bge.n	8004152 <GPIO_PinRemapConfig+0x32>
  {
    tmpreg = AFIO->MAPR2;
 800414a:	4b34      	ldr	r3, [pc, #208]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	617b      	str	r3, [r7, #20]
 8004150:	e002      	b.n	8004158 <GPIO_PinRemapConfig+0x38>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8004152:	4b32      	ldr	r3, [pc, #200]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800415e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004162:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800416a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800416e:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004176:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800417a:	d10a      	bne.n	8004192 <GPIO_PinRemapConfig+0x72>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004182:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004184:	4b25      	ldr	r3, [pc, #148]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 8004186:	4a25      	ldr	r2, [pc, #148]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 8004188:	6852      	ldr	r2, [r2, #4]
 800418a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800418e:	605a      	str	r2, [r3, #4]
 8004190:	e026      	b.n	80041e0 <GPIO_PinRemapConfig+0xc0>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d010      	beq.n	80041be <GPIO_PinRemapConfig+0x9e>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f04f 0203 	mov.w	r2, #3
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	ea6f 0303 	mvn.w	r3, r3
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4013      	ands	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	e010      	b.n	80041e0 <GPIO_PinRemapConfig+0xc0>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80041c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	ea6f 0303 	mvn.w	r3, r3
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	4013      	ands	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 80041de:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 80041e0:	78fb      	ldrb	r3, [r7, #3]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00a      	beq.n	80041fc <GPIO_PinRemapConfig+0xdc>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 80041ec:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	da03      	bge.n	800420a <GPIO_PinRemapConfig+0xea>
  {
    AFIO->MAPR2 = tmpreg;
 8004202:	4b06      	ldr	r3, [pc, #24]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	61da      	str	r2, [r3, #28]
 8004208:	e002      	b.n	8004210 <GPIO_PinRemapConfig+0xf0>
  }
  else
  {
    AFIO->MAPR = tmpreg;
 800420a:	4b04      	ldr	r3, [pc, #16]	; (800421c <GPIO_PinRemapConfig+0xfc>)
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	605a      	str	r2, [r3, #4]
  }  
}
 8004210:	f107 071c 	add.w	r7, r7, #28
 8004214:	46bd      	mov	sp, r7
 8004216:	bc80      	pop	{r7}
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	40010000 	.word	0x40010000

08004220 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8004220:	b490      	push	{r4, r7}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	71fa      	strb	r2, [r7, #7]
 800422c:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8004234:	79bb      	ldrb	r3, [r7, #6]
 8004236:	f003 0303 	and.w	r3, r3, #3
 800423a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800423e:	f04f 020f 	mov.w	r2, #15
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004248:	4b1a      	ldr	r3, [pc, #104]	; (80042b4 <GPIO_EXTILineConfig+0x94>)
 800424a:	79ba      	ldrb	r2, [r7, #6]
 800424c:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	4918      	ldr	r1, [pc, #96]	; (80042b4 <GPIO_EXTILineConfig+0x94>)
 8004254:	79b8      	ldrb	r0, [r7, #6]
 8004256:	ea4f 0090 	mov.w	r0, r0, lsr #2
 800425a:	b2c0      	uxtb	r0, r0
 800425c:	f100 0002 	add.w	r0, r0, #2
 8004260:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8004264:	68f9      	ldr	r1, [r7, #12]
 8004266:	ea6f 0101 	mvn.w	r1, r1
 800426a:	4001      	ands	r1, r0
 800426c:	f102 0202 	add.w	r2, r2, #2
 8004270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8004274:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <GPIO_EXTILineConfig+0x94>)
 8004276:	79ba      	ldrb	r2, [r7, #6]
 8004278:	ea4f 0292 	mov.w	r2, r2, lsr #2
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	490d      	ldr	r1, [pc, #52]	; (80042b4 <GPIO_EXTILineConfig+0x94>)
 8004280:	79b8      	ldrb	r0, [r7, #6]
 8004282:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8004286:	b2c0      	uxtb	r0, r0
 8004288:	f100 0002 	add.w	r0, r0, #2
 800428c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8004290:	79fc      	ldrb	r4, [r7, #7]
 8004292:	79b9      	ldrb	r1, [r7, #6]
 8004294:	f001 0103 	and.w	r1, r1, #3
 8004298:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800429c:	fa04 f101 	lsl.w	r1, r4, r1
 80042a0:	4301      	orrs	r1, r0
 80042a2:	f102 0202 	add.w	r2, r2, #2
 80042a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80042aa:	f107 0710 	add.w	r7, r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc90      	pop	{r4, r7}
 80042b2:	4770      	bx	lr
 80042b4:	40010000 	.word	0x40010000

080042b8 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 80042c0:	4b03      	ldr	r3, [pc, #12]	; (80042d0 <GPIO_ETH_MediaInterfaceConfig+0x18>)
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	601a      	str	r2, [r3, #0]
}
 80042c6:	f107 070c 	add.w	r7, r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bc80      	pop	{r7}
 80042ce:	4770      	bx	lr
 80042d0:	422000dc 	.word	0x422000dc

080042d4 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80042d8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80042dc:	f04f 0101 	mov.w	r1, #1
 80042e0:	f000 fc28 	bl	8004b34 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80042e4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80042e8:	f04f 0100 	mov.w	r1, #0
 80042ec:	f000 fc22 	bl	8004b34 <RCC_APB1PeriphResetCmd>
}
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop

080042f4 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the RTC and backup registers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80042fe:	4b04      	ldr	r3, [pc, #16]	; (8004310 <PWR_BackupAccessCmd+0x1c>)
 8004300:	79fa      	ldrb	r2, [r7, #7]
 8004302:	601a      	str	r2, [r3, #0]
}
 8004304:	f107 070c 	add.w	r7, r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	420e0020 	.word	0x420e0020

08004314 <PWR_PVDCmd>:
  * @param  NewState: new state of the PVD.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_PVDCmd(FunctionalState NewState)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 800431e:	4b04      	ldr	r3, [pc, #16]	; (8004330 <PWR_PVDCmd+0x1c>)
 8004320:	79fa      	ldrb	r2, [r7, #7]
 8004322:	601a      	str	r2, [r3, #0]
}
 8004324:	f107 070c 	add.w	r7, r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	bc80      	pop	{r7}
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	420e0010 	.word	0x420e0010

08004334 <PWR_PVDLevelConfig>:
  *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
  *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
  * @retval None
  */
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 8004342:	4b09      	ldr	r3, [pc, #36]	; (8004368 <PWR_PVDLevelConfig+0x34>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60fb      	str	r3, [r7, #12]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800434e:	60fb      	str	r3, [r7, #12]
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4313      	orrs	r3, r2
 8004356:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  PWR->CR = tmpreg;
 8004358:	4b03      	ldr	r3, [pc, #12]	; (8004368 <PWR_PVDLevelConfig+0x34>)
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	601a      	str	r2, [r3, #0]
}
 800435e:	f107 0714 	add.w	r7, r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr
 8004368:	40007000 	.word	0x40007000

0800436c <PWR_WakeUpPinCmd>:
  * @param  NewState: new state of the WakeUp Pin functionality.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	4603      	mov	r3, r0
 8004374:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 8004376:	4b04      	ldr	r3, [pc, #16]	; (8004388 <PWR_WakeUpPinCmd+0x1c>)
 8004378:	79fa      	ldrb	r2, [r7, #7]
 800437a:	601a      	str	r2, [r3, #0]
}
 800437c:	f107 070c 	add.w	r7, r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	420e00a0 	.word	0x420e00a0

0800438c <PWR_EnterSTOPMode>:
  *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	460b      	mov	r3, r1
 8004396:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004398:	f04f 0300 	mov.w	r3, #0
 800439c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <PWR_EnterSTOPMode+0x5c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	60fb      	str	r3, [r7, #12]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  PWR->CR = tmpreg;
 80043b4:	4b0c      	ldr	r3, [pc, #48]	; (80043e8 <PWR_EnterSTOPMode+0x5c>)
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80043ba:	4b0c      	ldr	r3, [pc, #48]	; (80043ec <PWR_EnterSTOPMode+0x60>)
 80043bc:	4a0b      	ldr	r2, [pc, #44]	; (80043ec <PWR_EnterSTOPMode+0x60>)
 80043be:	6912      	ldr	r2, [r2, #16]
 80043c0:	f042 0204 	orr.w	r2, r2, #4
 80043c4:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <PWR_EnterSTOPMode+0x44>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80043cc:	bf30      	wfi
 80043ce:	e000      	b.n	80043d2 <PWR_EnterSTOPMode+0x46>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 80043d0:	bf20      	wfe
    /* Request Wait For Event */
    __WFE();
  }
  
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 80043d2:	4b06      	ldr	r3, [pc, #24]	; (80043ec <PWR_EnterSTOPMode+0x60>)
 80043d4:	4a05      	ldr	r2, [pc, #20]	; (80043ec <PWR_EnterSTOPMode+0x60>)
 80043d6:	6912      	ldr	r2, [r2, #16]
 80043d8:	f022 0204 	bic.w	r2, r2, #4
 80043dc:	611a      	str	r2, [r3, #16]
}
 80043de:	f107 0714 	add.w	r7, r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bc80      	pop	{r7}
 80043e6:	4770      	bx	lr
 80043e8:	40007000 	.word	0x40007000
 80043ec:	e000ed00 	.word	0xe000ed00

080043f0 <PWR_EnterSTANDBYMode>:
  * @brief  Enters STANDBY mode.
  * @param  None
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* Clear Wake-up flag */
  PWR->CR |= PWR_CR_CWUF;
 80043f4:	4b0a      	ldr	r3, [pc, #40]	; (8004420 <PWR_EnterSTANDBYMode+0x30>)
 80043f6:	4a0a      	ldr	r2, [pc, #40]	; (8004420 <PWR_EnterSTANDBYMode+0x30>)
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	f042 0204 	orr.w	r2, r2, #4
 80043fe:	601a      	str	r2, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 8004400:	4b07      	ldr	r3, [pc, #28]	; (8004420 <PWR_EnterSTANDBYMode+0x30>)
 8004402:	4a07      	ldr	r2, [pc, #28]	; (8004420 <PWR_EnterSTANDBYMode+0x30>)
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	f042 0202 	orr.w	r2, r2, #2
 800440a:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 800440c:	4b05      	ldr	r3, [pc, #20]	; (8004424 <PWR_EnterSTANDBYMode+0x34>)
 800440e:	4a05      	ldr	r2, [pc, #20]	; (8004424 <PWR_EnterSTANDBYMode+0x34>)
 8004410:	6912      	ldr	r2, [r2, #16]
 8004412:	f042 0204 	orr.w	r2, r2, #4
 8004416:	611a      	str	r2, [r3, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004418:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	40007000 	.word	0x40007000
 8004424:	e000ed00 	.word	0xe000ed00

08004428 <PWR_GetFlagStatus>:
  *     @arg PWR_FLAG_SB: StandBy flag
  *     @arg PWR_FLAG_PVDO: PVD Output
  * @retval The new state of PWR_FLAG (SET or RESET).
  */
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8004436:	4b0a      	ldr	r3, [pc, #40]	; (8004460 <PWR_GetFlagStatus+0x38>)
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4013      	ands	r3, r2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <PWR_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 8004442:	f04f 0301 	mov.w	r3, #1
 8004446:	73fb      	strb	r3, [r7, #15]
 8004448:	e002      	b.n	8004450 <PWR_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 800444a:	f04f 0300 	mov.w	r3, #0
 800444e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 8004450:	7bfb      	ldrb	r3, [r7, #15]
}
 8004452:	4618      	mov	r0, r3
 8004454:	f107 0714 	add.w	r7, r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40007000 	.word	0x40007000

08004464 <PWR_ClearFlag>:
  *     @arg PWR_FLAG_WU: Wake Up flag
  *     @arg PWR_FLAG_SB: StandBy flag
  * @retval None
  */
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <PWR_ClearFlag+0x24>)
 800446e:	4a06      	ldr	r2, [pc, #24]	; (8004488 <PWR_ClearFlag+0x24>)
 8004470:	6811      	ldr	r1, [r2, #0]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004478:	430a      	orrs	r2, r1
 800447a:	601a      	str	r2, [r3, #0]
}
 800447c:	f107 070c 	add.w	r7, r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	bc80      	pop	{r7}
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	40007000 	.word	0x40007000

0800448c <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004490:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <RCC_DeInit+0x54>)
 8004492:	4a13      	ldr	r2, [pc, #76]	; (80044e0 <RCC_DeInit+0x54>)
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800449c:	4a10      	ldr	r2, [pc, #64]	; (80044e0 <RCC_DeInit+0x54>)
 800449e:	4b10      	ldr	r3, [pc, #64]	; (80044e0 <RCC_DeInit+0x54>)
 80044a0:	6859      	ldr	r1, [r3, #4]
 80044a2:	4b10      	ldr	r3, [pc, #64]	; (80044e4 <RCC_DeInit+0x58>)
 80044a4:	400b      	ands	r3, r1
 80044a6:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80044a8:	4a0d      	ldr	r2, [pc, #52]	; (80044e0 <RCC_DeInit+0x54>)
 80044aa:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <RCC_DeInit+0x54>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044b8:	4b09      	ldr	r3, [pc, #36]	; (80044e0 <RCC_DeInit+0x54>)
 80044ba:	4a09      	ldr	r2, [pc, #36]	; (80044e0 <RCC_DeInit+0x54>)
 80044bc:	6812      	ldr	r2, [r2, #0]
 80044be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044c2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80044c4:	4b06      	ldr	r3, [pc, #24]	; (80044e0 <RCC_DeInit+0x54>)
 80044c6:	4a06      	ldr	r2, [pc, #24]	; (80044e0 <RCC_DeInit+0x54>)
 80044c8:	6852      	ldr	r2, [r2, #4]
 80044ca:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80044ce:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80044d0:	4b03      	ldr	r3, [pc, #12]	; (80044e0 <RCC_DeInit+0x54>)
 80044d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80044d6:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40021000 	.word	0x40021000
 80044e4:	f8ff0000 	.word	0xf8ff0000

080044e8 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80044f0:	4b13      	ldr	r3, [pc, #76]	; (8004540 <RCC_HSEConfig+0x58>)
 80044f2:	4a13      	ldr	r2, [pc, #76]	; (8004540 <RCC_HSEConfig+0x58>)
 80044f4:	6812      	ldr	r2, [r2, #0]
 80044f6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80044fa:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <RCC_HSEConfig+0x58>)
 80044fe:	4a10      	ldr	r2, [pc, #64]	; (8004540 <RCC_HSEConfig+0x58>)
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004506:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800450e:	d003      	beq.n	8004518 <RCC_HSEConfig+0x30>
 8004510:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004514:	d007      	beq.n	8004526 <RCC_HSEConfig+0x3e>
 8004516:	e00d      	b.n	8004534 <RCC_HSEConfig+0x4c>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004518:	4b09      	ldr	r3, [pc, #36]	; (8004540 <RCC_HSEConfig+0x58>)
 800451a:	4a09      	ldr	r2, [pc, #36]	; (8004540 <RCC_HSEConfig+0x58>)
 800451c:	6812      	ldr	r2, [r2, #0]
 800451e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004522:	601a      	str	r2, [r3, #0]
      break;
 8004524:	e007      	b.n	8004536 <RCC_HSEConfig+0x4e>
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004526:	4b06      	ldr	r3, [pc, #24]	; (8004540 <RCC_HSEConfig+0x58>)
 8004528:	4a05      	ldr	r2, [pc, #20]	; (8004540 <RCC_HSEConfig+0x58>)
 800452a:	6812      	ldr	r2, [r2, #0]
 800452c:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8004530:	601a      	str	r2, [r3, #0]
      break;
 8004532:	e000      	b.n	8004536 <RCC_HSEConfig+0x4e>
      
    default:
      break;
 8004534:	bf00      	nop
  }
}
 8004536:	f107 070c 	add.w	r7, r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr
 8004540:	40021000 	.word	0x40021000

08004544 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 800454a:	f04f 0300 	mov.w	r3, #0
 800454e:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 8004556:	f04f 0300 	mov.w	r3, #0
 800455a:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800455c:	f04f 0031 	mov.w	r0, #49	; 0x31
 8004560:	f000 fb38 	bl	8004bd4 <RCC_GetFlagStatus>
 8004564:	4603      	mov	r3, r0
 8004566:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	f103 0301 	add.w	r3, r3, #1
 800456e:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004576:	d002      	beq.n	800457e <RCC_WaitForHSEStartUp+0x3a>
 8004578:	79bb      	ldrb	r3, [r7, #6]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0ee      	beq.n	800455c <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 800457e:	f04f 0031 	mov.w	r0, #49	; 0x31
 8004582:	f000 fb27 	bl	8004bd4 <RCC_GetFlagStatus>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 800458c:	f04f 0301 	mov.w	r3, #1
 8004590:	71fb      	strb	r3, [r7, #7]
 8004592:	e002      	b.n	800459a <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 800459a:	79fb      	ldrb	r3, [r7, #7]
}
 800459c:	4618      	mov	r0, r3
 800459e:	f107 0708 	add.w	r7, r7, #8
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop

080045a8 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 80045b2:	f04f 0300 	mov.w	r3, #0
 80045b6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 80045b8:	4b0a      	ldr	r3, [pc, #40]	; (80045e4 <RCC_AdjustHSICalibrationValue+0x3c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80045c4:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
 80045d2:	4b04      	ldr	r3, [pc, #16]	; (80045e4 <RCC_AdjustHSICalibrationValue+0x3c>)
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	601a      	str	r2, [r3, #0]
}
 80045d8:	f107 0714 	add.w	r7, r7, #20
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000

080045e8 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	4603      	mov	r3, r0
 80045f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80045f2:	4b04      	ldr	r3, [pc, #16]	; (8004604 <RCC_HSICmd+0x1c>)
 80045f4:	79fa      	ldrb	r2, [r7, #7]
 80045f6:	601a      	str	r2, [r3, #0]
}
 80045f8:	f107 070c 	add.w	r7, r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bc80      	pop	{r7}
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	42420000 	.word	0x42420000

08004608 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004612:	f04f 0300 	mov.w	r3, #0
 8004616:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004618:	4b0a      	ldr	r3, [pc, #40]	; (8004644 <RCC_PLLConfig+0x3c>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004624:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	4313      	orrs	r3, r2
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004632:	4b04      	ldr	r3, [pc, #16]	; (8004644 <RCC_PLLConfig+0x3c>)
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	605a      	str	r2, [r3, #4]
}
 8004638:	f107 0714 	add.w	r7, r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40021000 	.word	0x40021000

08004648 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	4603      	mov	r3, r0
 8004650:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8004652:	4b04      	ldr	r3, [pc, #16]	; (8004664 <RCC_PLLCmd+0x1c>)
 8004654:	79fa      	ldrb	r2, [r7, #7]
 8004656:	601a      	str	r2, [r3, #0]
}
 8004658:	f107 070c 	add.w	r7, r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	42420060 	.word	0x42420060

08004668 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004670:	f04f 0300 	mov.w	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <RCC_SYSCLKConfig+0x34>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0303 	bic.w	r3, r3, #3
 8004682:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4313      	orrs	r3, r2
 800468a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800468c:	4b03      	ldr	r3, [pc, #12]	; (800469c <RCC_SYSCLKConfig+0x34>)
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	605a      	str	r2, [r3, #4]
}
 8004692:	f107 0714 	add.w	r7, r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr
 800469c:	40021000 	.word	0x40021000

080046a0 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80046a4:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <RCC_GetSYSCLKSource+0x18>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	b2db      	uxtb	r3, r3
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	40021000 	.word	0x40021000

080046bc <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80046ca:	4b09      	ldr	r3, [pc, #36]	; (80046f0 <RCC_HCLKConfig+0x34>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046d6:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4313      	orrs	r3, r2
 80046de:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80046e0:	4b03      	ldr	r3, [pc, #12]	; (80046f0 <RCC_HCLKConfig+0x34>)
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	605a      	str	r2, [r3, #4]
}
 80046e6:	f107 0714 	add.w	r7, r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr
 80046f0:	40021000 	.word	0x40021000

080046f4 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80046fc:	f04f 0300 	mov.w	r3, #0
 8004700:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8004702:	4b09      	ldr	r3, [pc, #36]	; (8004728 <RCC_PCLK1Config+0x34>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800470e:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4313      	orrs	r3, r2
 8004716:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004718:	4b03      	ldr	r3, [pc, #12]	; (8004728 <RCC_PCLK1Config+0x34>)
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	605a      	str	r2, [r3, #4]
}
 800471e:	f107 0714 	add.w	r7, r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr
 8004728:	40021000 	.word	0x40021000

0800472c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004734:	f04f 0300 	mov.w	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800473a:	4b0a      	ldr	r3, [pc, #40]	; (8004764 <RCC_PCLK2Config+0x38>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004746:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	4313      	orrs	r3, r2
 8004752:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004754:	4b03      	ldr	r3, [pc, #12]	; (8004764 <RCC_PCLK2Config+0x38>)
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	605a      	str	r2, [r3, #4]
}
 800475a:	f107 0714 	add.w	r7, r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr
 8004764:	40021000 	.word	0x40021000

08004768 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	71fa      	strb	r2, [r7, #7]
 8004774:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004776:	79bb      	ldrb	r3, [r7, #6]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d008      	beq.n	800478e <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <RCC_ITConfig+0x48>)
 800477e:	4a0c      	ldr	r2, [pc, #48]	; (80047b0 <RCC_ITConfig+0x48>)
 8004780:	7812      	ldrb	r2, [r2, #0]
 8004782:	b2d1      	uxtb	r1, r2
 8004784:	79fa      	ldrb	r2, [r7, #7]
 8004786:	430a      	orrs	r2, r1
 8004788:	b2d2      	uxtb	r2, r2
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e00a      	b.n	80047a4 <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 800478e:	4b08      	ldr	r3, [pc, #32]	; (80047b0 <RCC_ITConfig+0x48>)
 8004790:	4a07      	ldr	r2, [pc, #28]	; (80047b0 <RCC_ITConfig+0x48>)
 8004792:	7812      	ldrb	r2, [r2, #0]
 8004794:	b2d1      	uxtb	r1, r2
 8004796:	79fa      	ldrb	r2, [r7, #7]
 8004798:	ea6f 0202 	mvn.w	r2, r2
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	400a      	ands	r2, r1
 80047a0:	b2d2      	uxtb	r2, r2
 80047a2:	701a      	strb	r2, [r3, #0]
  }
}
 80047a4:	f107 070c 	add.w	r7, r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40021009 	.word	0x40021009

080047b4 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80047bc:	4b03      	ldr	r3, [pc, #12]	; (80047cc <RCC_USBCLKConfig+0x18>)
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]
}
 80047c2:	f107 070c 	add.w	r7, r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr
 80047cc:	424200d8 	.word	0x424200d8

080047d0 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 80047de:	4b09      	ldr	r3, [pc, #36]	; (8004804 <RCC_ADCCLKConfig+0x34>)
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80047ea:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80047f4:	4b03      	ldr	r3, [pc, #12]	; (8004804 <RCC_ADCCLKConfig+0x34>)
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	605a      	str	r2, [r3, #4]
}
 80047fa:	f107 0714 	add.w	r7, r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	40021000 	.word	0x40021000

08004808 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	4603      	mov	r3, r0
 8004810:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004812:	4b0f      	ldr	r3, [pc, #60]	; (8004850 <RCC_LSEConfig+0x48>)
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800481a:	4b0d      	ldr	r3, [pc, #52]	; (8004850 <RCC_LSEConfig+0x48>)
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004822:	79fb      	ldrb	r3, [r7, #7]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d002      	beq.n	800482e <RCC_LSEConfig+0x26>
 8004828:	2b04      	cmp	r3, #4
 800482a:	d005      	beq.n	8004838 <RCC_LSEConfig+0x30>
 800482c:	e009      	b.n	8004842 <RCC_LSEConfig+0x3a>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800482e:	4b08      	ldr	r3, [pc, #32]	; (8004850 <RCC_LSEConfig+0x48>)
 8004830:	f04f 0201 	mov.w	r2, #1
 8004834:	701a      	strb	r2, [r3, #0]
      break;
 8004836:	e005      	b.n	8004844 <RCC_LSEConfig+0x3c>
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004838:	4b05      	ldr	r3, [pc, #20]	; (8004850 <RCC_LSEConfig+0x48>)
 800483a:	f04f 0205 	mov.w	r2, #5
 800483e:	701a      	strb	r2, [r3, #0]
      break;            
 8004840:	e000      	b.n	8004844 <RCC_LSEConfig+0x3c>
      
    default:
      break;      
 8004842:	bf00      	nop
  }
}
 8004844:	f107 070c 	add.w	r7, r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	40021020 	.word	0x40021020

08004854 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 800485e:	4b04      	ldr	r3, [pc, #16]	; (8004870 <RCC_LSICmd+0x1c>)
 8004860:	79fa      	ldrb	r2, [r7, #7]
 8004862:	601a      	str	r2, [r3, #0]
}
 8004864:	f107 070c 	add.w	r7, r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	bc80      	pop	{r7}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	42420480 	.word	0x42420480

08004874 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 800487c:	4b05      	ldr	r3, [pc, #20]	; (8004894 <RCC_RTCCLKConfig+0x20>)
 800487e:	4a05      	ldr	r2, [pc, #20]	; (8004894 <RCC_RTCCLKConfig+0x20>)
 8004880:	6a11      	ldr	r1, [r2, #32]
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	430a      	orrs	r2, r1
 8004886:	621a      	str	r2, [r3, #32]
}
 8004888:	f107 070c 	add.w	r7, r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	bc80      	pop	{r7}
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40021000 	.word	0x40021000

08004898 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	4603      	mov	r3, r0
 80048a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80048a2:	4b04      	ldr	r3, [pc, #16]	; (80048b4 <RCC_RTCCLKCmd+0x1c>)
 80048a4:	79fa      	ldrb	r2, [r7, #7]
 80048a6:	601a      	str	r2, [r3, #0]
}
 80048a8:	f107 070c 	add.w	r7, r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	4242043c 	.word	0x4242043c

080048b8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	617b      	str	r3, [r7, #20]
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	613b      	str	r3, [r7, #16]
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80048d8:	4b51      	ldr	r3, [pc, #324]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f003 030c 	and.w	r3, r3, #12
 80048e0:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d007      	beq.n	80048f8 <RCC_GetClocksFreq+0x40>
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d009      	beq.n	8004900 <RCC_GetClocksFreq+0x48>
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d135      	bne.n	800495c <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a4c      	ldr	r2, [pc, #304]	; (8004a24 <RCC_GetClocksFreq+0x16c>)
 80048f4:	601a      	str	r2, [r3, #0]
      break;
 80048f6:	e035      	b.n	8004964 <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a4a      	ldr	r2, [pc, #296]	; (8004a24 <RCC_GetClocksFreq+0x16c>)
 80048fc:	601a      	str	r2, [r3, #0]
      break;
 80048fe:	e031      	b.n	8004964 <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004900:	4b47      	ldr	r3, [pc, #284]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004908:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800490a:	4b45      	ldr	r3, [pc, #276]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004912:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	ea4f 4393 	mov.w	r3, r3, lsr #18
 800491a:	f103 0302 	add.w	r3, r3, #2
 800491e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4a3f      	ldr	r2, [pc, #252]	; (8004a28 <RCC_GetClocksFreq+0x170>)
 800492a:	fb02 f203 	mul.w	r2, r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8004932:	e017      	b.n	8004964 <RCC_GetClocksFreq+0xac>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8004934:	4b3a      	ldr	r3, [pc, #232]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d006      	beq.n	800494e <RCC_GetClocksFreq+0x96>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	4a39      	ldr	r2, [pc, #228]	; (8004a28 <RCC_GetClocksFreq+0x170>)
 8004944:	fb02 f203 	mul.w	r2, r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800494c:	e00a      	b.n	8004964 <RCC_GetClocksFreq+0xac>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	4a34      	ldr	r2, [pc, #208]	; (8004a24 <RCC_GetClocksFreq+0x16c>)
 8004952:	fb02 f203 	mul.w	r2, r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800495a:	e003      	b.n	8004964 <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a31      	ldr	r2, [pc, #196]	; (8004a24 <RCC_GetClocksFreq+0x16c>)
 8004960:	601a      	str	r2, [r3, #0]
      break;
 8004962:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004964:	4b2e      	ldr	r3, [pc, #184]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800496c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8004974:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8004976:	4a2d      	ldr	r2, [pc, #180]	; (8004a2c <RCC_GetClocksFreq+0x174>)
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	18d3      	adds	r3, r2, r3
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	b2db      	uxtb	r3, r3
 8004980:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	fa22 f203 	lsr.w	r2, r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004990:	4b23      	ldr	r3, [pc, #140]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004998:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80049a0:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80049a2:	4a22      	ldr	r2, [pc, #136]	; (8004a2c <RCC_GetClocksFreq+0x174>)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	18d3      	adds	r3, r2, r3
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	fa22 f203 	lsr.w	r2, r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80049bc:	4b18      	ldr	r3, [pc, #96]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80049c4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80049cc:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80049ce:	4a17      	ldr	r2, [pc, #92]	; (8004a2c <RCC_GetClocksFreq+0x174>)
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	18d3      	adds	r3, r2, r3
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	fa22 f203 	lsr.w	r2, r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80049e8:	4b0d      	ldr	r3, [pc, #52]	; (8004a20 <RCC_GetClocksFreq+0x168>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80049f0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	ea4f 3393 	mov.w	r3, r3, lsr #14
 80049f8:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80049fa:	4a0d      	ldr	r2, [pc, #52]	; (8004a30 <RCC_GetClocksFreq+0x178>)
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	18d3      	adds	r3, r2, r3
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68da      	ldr	r2, [r3, #12]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	611a      	str	r2, [r3, #16]
}
 8004a14:	f107 071c 	add.w	r7, r7, #28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	40021000 	.word	0x40021000
 8004a24:	007a1200 	.word	0x007a1200
 8004a28:	003d0900 	.word	0x003d0900
 8004a2c:	20000044 	.word	0x20000044
 8004a30:	20000054 	.word	0x20000054

08004a34 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004a40:	78fb      	ldrb	r3, [r7, #3]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d006      	beq.n	8004a54 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004a46:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <RCC_AHBPeriphClockCmd+0x3c>)
 8004a48:	4a09      	ldr	r2, [pc, #36]	; (8004a70 <RCC_AHBPeriphClockCmd+0x3c>)
 8004a4a:	6951      	ldr	r1, [r2, #20]
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	615a      	str	r2, [r3, #20]
 8004a52:	e007      	b.n	8004a64 <RCC_AHBPeriphClockCmd+0x30>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004a54:	4b06      	ldr	r3, [pc, #24]	; (8004a70 <RCC_AHBPeriphClockCmd+0x3c>)
 8004a56:	4a06      	ldr	r2, [pc, #24]	; (8004a70 <RCC_AHBPeriphClockCmd+0x3c>)
 8004a58:	6951      	ldr	r1, [r2, #20]
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	ea6f 0202 	mvn.w	r2, r2
 8004a60:	400a      	ands	r2, r1
 8004a62:	615a      	str	r2, [r3, #20]
  }
}
 8004a64:	f107 070c 	add.w	r7, r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bc80      	pop	{r7}
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40021000 	.word	0x40021000

08004a74 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d006      	beq.n	8004a94 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004a86:	4b0a      	ldr	r3, [pc, #40]	; (8004ab0 <RCC_APB2PeriphClockCmd+0x3c>)
 8004a88:	4a09      	ldr	r2, [pc, #36]	; (8004ab0 <RCC_APB2PeriphClockCmd+0x3c>)
 8004a8a:	6991      	ldr	r1, [r2, #24]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	619a      	str	r2, [r3, #24]
 8004a92:	e007      	b.n	8004aa4 <RCC_APB2PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004a94:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <RCC_APB2PeriphClockCmd+0x3c>)
 8004a96:	4a06      	ldr	r2, [pc, #24]	; (8004ab0 <RCC_APB2PeriphClockCmd+0x3c>)
 8004a98:	6991      	ldr	r1, [r2, #24]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	ea6f 0202 	mvn.w	r2, r2
 8004aa0:	400a      	ands	r2, r1
 8004aa2:	619a      	str	r2, [r3, #24]
  }
}
 8004aa4:	f107 070c 	add.w	r7, r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	40021000 	.word	0x40021000

08004ab4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004ac0:	78fb      	ldrb	r3, [r7, #3]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d006      	beq.n	8004ad4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004ac6:	4b0a      	ldr	r3, [pc, #40]	; (8004af0 <RCC_APB1PeriphClockCmd+0x3c>)
 8004ac8:	4a09      	ldr	r2, [pc, #36]	; (8004af0 <RCC_APB1PeriphClockCmd+0x3c>)
 8004aca:	69d1      	ldr	r1, [r2, #28]
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	61da      	str	r2, [r3, #28]
 8004ad2:	e007      	b.n	8004ae4 <RCC_APB1PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004ad4:	4b06      	ldr	r3, [pc, #24]	; (8004af0 <RCC_APB1PeriphClockCmd+0x3c>)
 8004ad6:	4a06      	ldr	r2, [pc, #24]	; (8004af0 <RCC_APB1PeriphClockCmd+0x3c>)
 8004ad8:	69d1      	ldr	r1, [r2, #28]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	ea6f 0202 	mvn.w	r2, r2
 8004ae0:	400a      	ands	r2, r1
 8004ae2:	61da      	str	r2, [r3, #28]
  }
}
 8004ae4:	f107 070c 	add.w	r7, r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	40021000 	.word	0x40021000

08004af4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004b00:	78fb      	ldrb	r3, [r7, #3]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d006      	beq.n	8004b14 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004b06:	4b0a      	ldr	r3, [pc, #40]	; (8004b30 <RCC_APB2PeriphResetCmd+0x3c>)
 8004b08:	4a09      	ldr	r2, [pc, #36]	; (8004b30 <RCC_APB2PeriphResetCmd+0x3c>)
 8004b0a:	68d1      	ldr	r1, [r2, #12]
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	60da      	str	r2, [r3, #12]
 8004b12:	e007      	b.n	8004b24 <RCC_APB2PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004b14:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <RCC_APB2PeriphResetCmd+0x3c>)
 8004b16:	4a06      	ldr	r2, [pc, #24]	; (8004b30 <RCC_APB2PeriphResetCmd+0x3c>)
 8004b18:	68d1      	ldr	r1, [r2, #12]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	ea6f 0202 	mvn.w	r2, r2
 8004b20:	400a      	ands	r2, r1
 8004b22:	60da      	str	r2, [r3, #12]
  }
}
 8004b24:	f107 070c 	add.w	r7, r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40021000 	.word	0x40021000

08004b34 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d006      	beq.n	8004b54 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <RCC_APB1PeriphResetCmd+0x3c>)
 8004b48:	4a09      	ldr	r2, [pc, #36]	; (8004b70 <RCC_APB1PeriphResetCmd+0x3c>)
 8004b4a:	6911      	ldr	r1, [r2, #16]
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	611a      	str	r2, [r3, #16]
 8004b52:	e007      	b.n	8004b64 <RCC_APB1PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <RCC_APB1PeriphResetCmd+0x3c>)
 8004b56:	4a06      	ldr	r2, [pc, #24]	; (8004b70 <RCC_APB1PeriphResetCmd+0x3c>)
 8004b58:	6911      	ldr	r1, [r2, #16]
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	ea6f 0202 	mvn.w	r2, r2
 8004b60:	400a      	ands	r2, r1
 8004b62:	611a      	str	r2, [r3, #16]
  }
}
 8004b64:	f107 070c 	add.w	r7, r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40021000 	.word	0x40021000

08004b74 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8004b7e:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <RCC_BackupResetCmd+0x1c>)
 8004b80:	79fa      	ldrb	r2, [r7, #7]
 8004b82:	601a      	str	r2, [r3, #0]
}
 8004b84:	f107 070c 	add.w	r7, r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bc80      	pop	{r7}
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	42420440 	.word	0x42420440

08004b94 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8004b9e:	4b04      	ldr	r3, [pc, #16]	; (8004bb0 <RCC_ClockSecuritySystemCmd+0x1c>)
 8004ba0:	79fa      	ldrb	r2, [r7, #7]
 8004ba2:	601a      	str	r2, [r3, #0]
}
 8004ba4:	f107 070c 	add.w	r7, r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	4242004c 	.word	0x4242004c

08004bb4 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004bbe:	4b04      	ldr	r3, [pc, #16]	; (8004bd0 <RCC_MCOConfig+0x1c>)
 8004bc0:	79fa      	ldrb	r2, [r7, #7]
 8004bc2:	701a      	strb	r2, [r3, #0]
}
 8004bc4:	f107 070c 	add.w	r7, r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	40021007 	.word	0x40021007

08004bd4 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8004bea:	f04f 0300 	mov.w	r3, #0
 8004bee:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d103      	bne.n	8004c08 <RCC_GetFlagStatus+0x34>
  {
    statusreg = RCC->CR;
 8004c00:	4b13      	ldr	r3, [pc, #76]	; (8004c50 <RCC_GetFlagStatus+0x7c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	617b      	str	r3, [r7, #20]
 8004c06:	e009      	b.n	8004c1c <RCC_GetFlagStatus+0x48>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d103      	bne.n	8004c16 <RCC_GetFlagStatus+0x42>
  {
    statusreg = RCC->BDCR;
 8004c0e:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <RCC_GetFlagStatus+0x7c>)
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	617b      	str	r3, [r7, #20]
 8004c14:	e002      	b.n	8004c1c <RCC_GetFlagStatus+0x48>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004c16:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <RCC_GetFlagStatus+0x7c>)
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8004c1c:	79fb      	ldrb	r3, [r7, #7]
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	fa22 f303 	lsr.w	r3, r2, r3
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d003      	beq.n	8004c3c <RCC_GetFlagStatus+0x68>
  {
    bitstatus = SET;
 8004c34:	f04f 0301 	mov.w	r3, #1
 8004c38:	74fb      	strb	r3, [r7, #19]
 8004c3a:	e002      	b.n	8004c42 <RCC_GetFlagStatus+0x6e>
  }
  else
  {
    bitstatus = RESET;
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	f107 071c 	add.w	r7, r7, #28
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bc80      	pop	{r7}
 8004c4e:	4770      	bx	lr
 8004c50:	40021000 	.word	0x40021000

08004c54 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004c58:	4b04      	ldr	r3, [pc, #16]	; (8004c6c <RCC_ClearFlag+0x18>)
 8004c5a:	4a04      	ldr	r2, [pc, #16]	; (8004c6c <RCC_ClearFlag+0x18>)
 8004c5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c5e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004c62:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bc80      	pop	{r7}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	40021000 	.word	0x40021000

08004c70 <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	4603      	mov	r3, r0
 8004c78:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8004c80:	4b09      	ldr	r3, [pc, #36]	; (8004ca8 <RCC_GetITStatus+0x38>)
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	79fb      	ldrb	r3, [r7, #7]
 8004c86:	4013      	ands	r3, r2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <RCC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8004c8c:	f04f 0301 	mov.w	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
 8004c92:	e002      	b.n	8004c9a <RCC_GetITStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f107 0714 	add.w	r7, r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bc80      	pop	{r7}
 8004ca6:	4770      	bx	lr
 8004ca8:	40021000 	.word	0x40021000

08004cac <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8004cb6:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <RCC_ClearITPendingBit+0x1c>)
 8004cb8:	79fa      	ldrb	r2, [r7, #7]
 8004cba:	701a      	strb	r2, [r3, #0]
}
 8004cbc:	f107 070c 	add.w	r7, r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	4002100a 	.word	0x4002100a

08004ccc <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	80fa      	strh	r2, [r7, #6]
 8004cd8:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004cda:	797b      	ldrb	r3, [r7, #5]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d008      	beq.n	8004cf2 <RTC_ITConfig+0x26>
  {
    RTC->CRH |= RTC_IT;
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <RTC_ITConfig+0x48>)
 8004ce2:	4a0c      	ldr	r2, [pc, #48]	; (8004d14 <RTC_ITConfig+0x48>)
 8004ce4:	8812      	ldrh	r2, [r2, #0]
 8004ce6:	b291      	uxth	r1, r2
 8004ce8:	88fa      	ldrh	r2, [r7, #6]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	b292      	uxth	r2, r2
 8004cee:	801a      	strh	r2, [r3, #0]
 8004cf0:	e00a      	b.n	8004d08 <RTC_ITConfig+0x3c>
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 8004cf2:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <RTC_ITConfig+0x48>)
 8004cf4:	4a07      	ldr	r2, [pc, #28]	; (8004d14 <RTC_ITConfig+0x48>)
 8004cf6:	8812      	ldrh	r2, [r2, #0]
 8004cf8:	b291      	uxth	r1, r2
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	ea6f 0202 	mvn.w	r2, r2
 8004d00:	b292      	uxth	r2, r2
 8004d02:	400a      	ands	r2, r1
 8004d04:	b292      	uxth	r2, r2
 8004d06:	801a      	strh	r2, [r3, #0]
  }
}
 8004d08:	f107 070c 	add.w	r7, r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40002800 	.word	0x40002800

08004d18 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
 8004d1c:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <RTC_EnterConfigMode+0x1c>)
 8004d1e:	4a05      	ldr	r2, [pc, #20]	; (8004d34 <RTC_EnterConfigMode+0x1c>)
 8004d20:	8892      	ldrh	r2, [r2, #4]
 8004d22:	b292      	uxth	r2, r2
 8004d24:	f042 0210 	orr.w	r2, r2, #16
 8004d28:	b292      	uxth	r2, r2
 8004d2a:	809a      	strh	r2, [r3, #4]
}
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40002800 	.word	0x40002800

08004d38 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
 8004d3c:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <RTC_ExitConfigMode+0x1c>)
 8004d3e:	4a05      	ldr	r2, [pc, #20]	; (8004d54 <RTC_ExitConfigMode+0x1c>)
 8004d40:	8892      	ldrh	r2, [r2, #4]
 8004d42:	b292      	uxth	r2, r2
 8004d44:	f022 0210 	bic.w	r2, r2, #16
 8004d48:	b292      	uxth	r2, r2
 8004d4a:	809a      	strh	r2, [r3, #4]
}
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	40002800 	.word	0x40002800

08004d58 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
  uint16_t high1 = 0, high2 = 0, low = 0;
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	80fb      	strh	r3, [r7, #6]
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	80bb      	strh	r3, [r7, #4]
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	807b      	strh	r3, [r7, #2]

  high1 = RTC->CNTH;
 8004d70:	4b0f      	ldr	r3, [pc, #60]	; (8004db0 <RTC_GetCounter+0x58>)
 8004d72:	8b1b      	ldrh	r3, [r3, #24]
 8004d74:	80fb      	strh	r3, [r7, #6]
  low   = RTC->CNTL;
 8004d76:	4b0e      	ldr	r3, [pc, #56]	; (8004db0 <RTC_GetCounter+0x58>)
 8004d78:	8b9b      	ldrh	r3, [r3, #28]
 8004d7a:	807b      	strh	r3, [r7, #2]
  high2 = RTC->CNTH;
 8004d7c:	4b0c      	ldr	r3, [pc, #48]	; (8004db0 <RTC_GetCounter+0x58>)
 8004d7e:	8b1b      	ldrh	r3, [r3, #24]
 8004d80:	80bb      	strh	r3, [r7, #4]

  if (high1 != high2)
 8004d82:	88fa      	ldrh	r2, [r7, #6]
 8004d84:	88bb      	ldrh	r3, [r7, #4]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d007      	beq.n	8004d9a <RTC_GetCounter+0x42>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    return (((uint32_t) high2 << 16 ) | RTC->CNTL);
 8004d8a:	88bb      	ldrh	r3, [r7, #4]
 8004d8c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8004d90:	4b07      	ldr	r3, [pc, #28]	; (8004db0 <RTC_GetCounter+0x58>)
 8004d92:	8b9b      	ldrh	r3, [r3, #28]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	4313      	orrs	r3, r2
 8004d98:	e004      	b.n	8004da4 <RTC_GetCounter+0x4c>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    return (((uint32_t) high1 << 16 ) | low);
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8004da0:	887b      	ldrh	r3, [r7, #2]
 8004da2:	4313      	orrs	r3, r2
  }
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	f107 070c 	add.w	r7, r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr
 8004db0:	40002800 	.word	0x40002800

08004db4 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
 8004dbc:	f7ff ffac 	bl	8004d18 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8004dc0:	4b07      	ldr	r3, [pc, #28]	; (8004de0 <RTC_SetCounter+0x2c>)
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8004dc8:	b292      	uxth	r2, r2
 8004dca:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
 8004dcc:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <RTC_SetCounter+0x2c>)
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	b292      	uxth	r2, r2
 8004dd2:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
 8004dd4:	f7ff ffb0 	bl	8004d38 <RTC_ExitConfigMode>
}
 8004dd8:	f107 0708 	add.w	r7, r7, #8
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40002800 	.word	0x40002800

08004de4 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
 8004dec:	f7ff ff94 	bl	8004d18 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 8004df0:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <RTC_SetPrescaler+0x30>)
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8004df8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8004dfc:	b292      	uxth	r2, r2
 8004dfe:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 8004e00:	4b04      	ldr	r3, [pc, #16]	; (8004e14 <RTC_SetPrescaler+0x30>)
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	b292      	uxth	r2, r2
 8004e06:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
 8004e08:	f7ff ff96 	bl	8004d38 <RTC_ExitConfigMode>
}
 8004e0c:	f107 0708 	add.w	r7, r7, #8
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40002800 	.word	0x40002800

08004e18 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
 8004e20:	f7ff ff7a 	bl	8004d18 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 8004e24:	4b07      	ldr	r3, [pc, #28]	; (8004e44 <RTC_SetAlarm+0x2c>)
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8004e2c:	b292      	uxth	r2, r2
 8004e2e:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
 8004e30:	4b04      	ldr	r3, [pc, #16]	; (8004e44 <RTC_SetAlarm+0x2c>)
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	b292      	uxth	r2, r2
 8004e36:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
 8004e38:	f7ff ff7e 	bl	8004d38 <RTC_ExitConfigMode>
}
 8004e3c:	f107 0708 	add.w	r7, r7, #8
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	40002800 	.word	0x40002800

08004e48 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
 8004e4e:	f04f 0300 	mov.w	r3, #0
 8004e52:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 8004e54:	4b0a      	ldr	r3, [pc, #40]	; (8004e80 <RTC_GetDivider+0x38>)
 8004e56:	8a1b      	ldrh	r3, [r3, #16]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	f003 030f 	and.w	r3, r3, #15
 8004e5e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004e62:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
 8004e64:	4b06      	ldr	r3, [pc, #24]	; (8004e80 <RTC_GetDivider+0x38>)
 8004e66:	8a9b      	ldrh	r3, [r3, #20]
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	607b      	str	r3, [r7, #4]
  return tmp;
 8004e70:	687b      	ldr	r3, [r7, #4]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	f107 070c 	add.w	r7, r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40002800 	.word	0x40002800

08004e84 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 8004e88:	bf00      	nop
 8004e8a:	4b05      	ldr	r3, [pc, #20]	; (8004ea0 <RTC_WaitForLastTask+0x1c>)
 8004e8c:	889b      	ldrh	r3, [r3, #4]
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	f003 0320 	and.w	r3, r3, #32
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f8      	beq.n	8004e8a <RTC_WaitForLastTask+0x6>
  {
  }
}
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bc80      	pop	{r7}
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	40002800 	.word	0x40002800

08004ea4 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8004ea8:	4b09      	ldr	r3, [pc, #36]	; (8004ed0 <RTC_WaitForSynchro+0x2c>)
 8004eaa:	4a09      	ldr	r2, [pc, #36]	; (8004ed0 <RTC_WaitForSynchro+0x2c>)
 8004eac:	8892      	ldrh	r2, [r2, #4]
 8004eae:	b292      	uxth	r2, r2
 8004eb0:	f022 0208 	bic.w	r2, r2, #8
 8004eb4:	b292      	uxth	r2, r2
 8004eb6:	809a      	strh	r2, [r3, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8004eb8:	bf00      	nop
 8004eba:	4b05      	ldr	r3, [pc, #20]	; (8004ed0 <RTC_WaitForSynchro+0x2c>)
 8004ebc:	889b      	ldrh	r3, [r3, #4]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0f8      	beq.n	8004eba <RTC_WaitForSynchro+0x16>
  {
  }
}
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bc80      	pop	{r7}
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	40002800 	.word	0x40002800

08004ed4 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
 8004ede:	f04f 0300 	mov.w	r3, #0
 8004ee2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 8004ee4:	4b0a      	ldr	r3, [pc, #40]	; (8004f10 <RTC_GetFlagStatus+0x3c>)
 8004ee6:	889b      	ldrh	r3, [r3, #4]
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	88fb      	ldrh	r3, [r7, #6]
 8004eec:	4013      	ands	r3, r2
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <RTC_GetFlagStatus+0x28>
  {
    bitstatus = SET;
 8004ef4:	f04f 0301 	mov.w	r3, #1
 8004ef8:	73fb      	strb	r3, [r7, #15]
 8004efa:	e002      	b.n	8004f02 <RTC_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	f107 0714 	add.w	r7, r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr
 8004f10:	40002800 	.word	0x40002800

08004f14 <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 8004f1e:	4b08      	ldr	r3, [pc, #32]	; (8004f40 <RTC_ClearFlag+0x2c>)
 8004f20:	4a07      	ldr	r2, [pc, #28]	; (8004f40 <RTC_ClearFlag+0x2c>)
 8004f22:	8892      	ldrh	r2, [r2, #4]
 8004f24:	b291      	uxth	r1, r2
 8004f26:	88fa      	ldrh	r2, [r7, #6]
 8004f28:	ea6f 0202 	mvn.w	r2, r2
 8004f2c:	b292      	uxth	r2, r2
 8004f2e:	400a      	ands	r2, r1
 8004f30:	b292      	uxth	r2, r2
 8004f32:	809a      	strh	r2, [r3, #4]
}
 8004f34:	f107 070c 	add.w	r7, r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bc80      	pop	{r7}
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40002800 	.word	0x40002800

08004f44 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
 8004f4e:	f04f 0300 	mov.w	r3, #0
 8004f52:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8004f54:	4b10      	ldr	r3, [pc, #64]	; (8004f98 <RTC_GetITStatus+0x54>)
 8004f56:	889b      	ldrh	r3, [r3, #4]
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	88fb      	ldrh	r3, [r7, #6]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	4013      	ands	r3, r2
 8004f62:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8004f64:	4b0c      	ldr	r3, [pc, #48]	; (8004f98 <RTC_GetITStatus+0x54>)
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	88fb      	ldrh	r3, [r7, #6]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d006      	beq.n	8004f82 <RTC_GetITStatus+0x3e>
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <RTC_GetITStatus+0x3e>
  {
    bitstatus = SET;
 8004f7a:	f04f 0301 	mov.w	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
 8004f80:	e002      	b.n	8004f88 <RTC_GetITStatus+0x44>
  }
  else
  {
    bitstatus = RESET;
 8004f82:	f04f 0300 	mov.w	r3, #0
 8004f86:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f107 0714 	add.w	r7, r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	40002800 	.word	0x40002800

08004f9c <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 8004fa6:	4b08      	ldr	r3, [pc, #32]	; (8004fc8 <RTC_ClearITPendingBit+0x2c>)
 8004fa8:	4a07      	ldr	r2, [pc, #28]	; (8004fc8 <RTC_ClearITPendingBit+0x2c>)
 8004faa:	8892      	ldrh	r2, [r2, #4]
 8004fac:	b291      	uxth	r1, r2
 8004fae:	88fa      	ldrh	r2, [r7, #6]
 8004fb0:	ea6f 0202 	mvn.w	r2, r2
 8004fb4:	b292      	uxth	r2, r2
 8004fb6:	400a      	ands	r2, r1
 8004fb8:	b292      	uxth	r2, r2
 8004fba:	809a      	strh	r2, [r3, #4]
}
 8004fbc:	f107 070c 	add.w	r7, r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bc80      	pop	{r7}
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40002800 	.word	0x40002800

08004fcc <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	4b91      	ldr	r3, [pc, #580]	; (800521c <TIM_DeInit+0x250>)
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d10c      	bne.n	8004ff6 <TIM_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004fdc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004fe0:	f04f 0101 	mov.w	r1, #1
 8004fe4:	f7ff fd86 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004fe8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004fec:	f04f 0100 	mov.w	r1, #0
 8004ff0:	f7ff fd80 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8004ff4:	e10e      	b.n	8005214 <TIM_DeInit+0x248>
  }     
  else if (TIMx == TIM2)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffc:	d10c      	bne.n	8005018 <TIM_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004ffe:	f04f 0001 	mov.w	r0, #1
 8005002:	f04f 0101 	mov.w	r1, #1
 8005006:	f7ff fd95 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800500a:	f04f 0001 	mov.w	r0, #1
 800500e:	f04f 0100 	mov.w	r1, #0
 8005012:	f7ff fd8f 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 8005016:	e0fd      	b.n	8005214 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM3)
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	4b81      	ldr	r3, [pc, #516]	; (8005220 <TIM_DeInit+0x254>)
 800501c:	429a      	cmp	r2, r3
 800501e:	d10c      	bne.n	800503a <TIM_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005020:	f04f 0002 	mov.w	r0, #2
 8005024:	f04f 0101 	mov.w	r1, #1
 8005028:	f7ff fd84 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800502c:	f04f 0002 	mov.w	r0, #2
 8005030:	f04f 0100 	mov.w	r1, #0
 8005034:	f7ff fd7e 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 8005038:	e0ec      	b.n	8005214 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM4)
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	4b79      	ldr	r3, [pc, #484]	; (8005224 <TIM_DeInit+0x258>)
 800503e:	429a      	cmp	r2, r3
 8005040:	d10c      	bne.n	800505c <TIM_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005042:	f04f 0004 	mov.w	r0, #4
 8005046:	f04f 0101 	mov.w	r1, #1
 800504a:	f7ff fd73 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800504e:	f04f 0004 	mov.w	r0, #4
 8005052:	f04f 0100 	mov.w	r1, #0
 8005056:	f7ff fd6d 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 800505a:	e0db      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM5)
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	4b72      	ldr	r3, [pc, #456]	; (8005228 <TIM_DeInit+0x25c>)
 8005060:	429a      	cmp	r2, r3
 8005062:	d10c      	bne.n	800507e <TIM_DeInit+0xb2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005064:	f04f 0008 	mov.w	r0, #8
 8005068:	f04f 0101 	mov.w	r1, #1
 800506c:	f7ff fd62 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005070:	f04f 0008 	mov.w	r0, #8
 8005074:	f04f 0100 	mov.w	r1, #0
 8005078:	f7ff fd5c 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 800507c:	e0ca      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM6)
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	4b6a      	ldr	r3, [pc, #424]	; (800522c <TIM_DeInit+0x260>)
 8005082:	429a      	cmp	r2, r3
 8005084:	d10c      	bne.n	80050a0 <TIM_DeInit+0xd4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005086:	f04f 0010 	mov.w	r0, #16
 800508a:	f04f 0101 	mov.w	r1, #1
 800508e:	f7ff fd51 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005092:	f04f 0010 	mov.w	r0, #16
 8005096:	f04f 0100 	mov.w	r1, #0
 800509a:	f7ff fd4b 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 800509e:	e0b9      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM7)
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	4b63      	ldr	r3, [pc, #396]	; (8005230 <TIM_DeInit+0x264>)
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d10c      	bne.n	80050c2 <TIM_DeInit+0xf6>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80050a8:	f04f 0020 	mov.w	r0, #32
 80050ac:	f04f 0101 	mov.w	r1, #1
 80050b0:	f7ff fd40 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 80050b4:	f04f 0020 	mov.w	r0, #32
 80050b8:	f04f 0100 	mov.w	r1, #0
 80050bc:	f7ff fd3a 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 80050c0:	e0a8      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM8)
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	4b5b      	ldr	r3, [pc, #364]	; (8005234 <TIM_DeInit+0x268>)
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d10c      	bne.n	80050e4 <TIM_DeInit+0x118>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 80050ca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80050ce:	f04f 0101 	mov.w	r1, #1
 80050d2:	f7ff fd0f 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 80050d6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80050da:	f04f 0100 	mov.w	r1, #0
 80050de:	f7ff fd09 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 80050e2:	e097      	b.n	8005214 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM9)
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	4b54      	ldr	r3, [pc, #336]	; (8005238 <TIM_DeInit+0x26c>)
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d10c      	bne.n	8005106 <TIM_DeInit+0x13a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80050ec:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80050f0:	f04f 0101 	mov.w	r1, #1
 80050f4:	f7ff fcfe 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80050f8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80050fc:	f04f 0100 	mov.w	r1, #0
 8005100:	f7ff fcf8 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8005104:	e086      	b.n	8005214 <TIM_DeInit+0x248>
   }  
  else if (TIMx == TIM10)
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	4b4c      	ldr	r3, [pc, #304]	; (800523c <TIM_DeInit+0x270>)
 800510a:	429a      	cmp	r2, r3
 800510c:	d10c      	bne.n	8005128 <TIM_DeInit+0x15c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800510e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005112:	f04f 0101 	mov.w	r1, #1
 8005116:	f7ff fced 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 800511a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800511e:	f04f 0100 	mov.w	r1, #0
 8005122:	f7ff fce7 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8005126:	e075      	b.n	8005214 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM11) 
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	4b45      	ldr	r3, [pc, #276]	; (8005240 <TIM_DeInit+0x274>)
 800512c:	429a      	cmp	r2, r3
 800512e:	d10c      	bne.n	800514a <TIM_DeInit+0x17e>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8005130:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005134:	f04f 0101 	mov.w	r1, #1
 8005138:	f7ff fcdc 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 800513c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005140:	f04f 0100 	mov.w	r1, #0
 8005144:	f7ff fcd6 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8005148:	e064      	b.n	8005214 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM12)
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	4b3d      	ldr	r3, [pc, #244]	; (8005244 <TIM_DeInit+0x278>)
 800514e:	429a      	cmp	r2, r3
 8005150:	d10c      	bne.n	800516c <TIM_DeInit+0x1a0>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8005152:	f04f 0040 	mov.w	r0, #64	; 0x40
 8005156:	f04f 0101 	mov.w	r1, #1
 800515a:	f7ff fceb 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 800515e:	f04f 0040 	mov.w	r0, #64	; 0x40
 8005162:	f04f 0100 	mov.w	r1, #0
 8005166:	f7ff fce5 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 800516a:	e053      	b.n	8005214 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM13) 
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	4b36      	ldr	r3, [pc, #216]	; (8005248 <TIM_DeInit+0x27c>)
 8005170:	429a      	cmp	r2, r3
 8005172:	d10c      	bne.n	800518e <TIM_DeInit+0x1c2>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8005174:	f04f 0080 	mov.w	r0, #128	; 0x80
 8005178:	f04f 0101 	mov.w	r1, #1
 800517c:	f7ff fcda 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8005180:	f04f 0080 	mov.w	r0, #128	; 0x80
 8005184:	f04f 0100 	mov.w	r1, #0
 8005188:	f7ff fcd4 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 800518c:	e042      	b.n	8005214 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM14) 
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	4b2e      	ldr	r3, [pc, #184]	; (800524c <TIM_DeInit+0x280>)
 8005192:	429a      	cmp	r2, r3
 8005194:	d10c      	bne.n	80051b0 <TIM_DeInit+0x1e4>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8005196:	f44f 7080 	mov.w	r0, #256	; 0x100
 800519a:	f04f 0101 	mov.w	r1, #1
 800519e:	f7ff fcc9 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 80051a2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80051a6:	f04f 0100 	mov.w	r1, #0
 80051aa:	f7ff fcc3 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 80051ae:	e031      	b.n	8005214 <TIM_DeInit+0x248>
  }        
  else if (TIMx == TIM15)
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	4b27      	ldr	r3, [pc, #156]	; (8005250 <TIM_DeInit+0x284>)
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d10c      	bne.n	80051d2 <TIM_DeInit+0x206>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 80051b8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80051bc:	f04f 0101 	mov.w	r1, #1
 80051c0:	f7ff fc98 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 80051c4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80051c8:	f04f 0100 	mov.w	r1, #0
 80051cc:	f7ff fc92 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 80051d0:	e020      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM16)
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	4b1f      	ldr	r3, [pc, #124]	; (8005254 <TIM_DeInit+0x288>)
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d10c      	bne.n	80051f4 <TIM_DeInit+0x228>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 80051da:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80051de:	f04f 0101 	mov.w	r1, #1
 80051e2:	f7ff fc87 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 80051e6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80051ea:	f04f 0100 	mov.w	r1, #0
 80051ee:	f7ff fc81 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 80051f2:	e00f      	b.n	8005214 <TIM_DeInit+0x248>
  } 
  else
  {
    if (TIMx == TIM17)
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	4b18      	ldr	r3, [pc, #96]	; (8005258 <TIM_DeInit+0x28c>)
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d10b      	bne.n	8005214 <TIM_DeInit+0x248>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 80051fc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005200:	f04f 0101 	mov.w	r1, #1
 8005204:	f7ff fc76 	bl	8004af4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8005208:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800520c:	f04f 0100 	mov.w	r1, #0
 8005210:	f7ff fc70 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    }  
  }
}
 8005214:	f107 0708 	add.w	r7, r7, #8
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40000400 	.word	0x40000400
 8005224:	40000800 	.word	0x40000800
 8005228:	40000c00 	.word	0x40000c00
 800522c:	40001000 	.word	0x40001000
 8005230:	40001400 	.word	0x40001400
 8005234:	40013400 	.word	0x40013400
 8005238:	40014c00 	.word	0x40014c00
 800523c:	40015000 	.word	0x40015000
 8005240:	40015400 	.word	0x40015400
 8005244:	40001800 	.word	0x40001800
 8005248:	40001c00 	.word	0x40001c00
 800524c:	40002000 	.word	0x40002000
 8005250:	40014000 	.word	0x40014000
 8005254:	40014400 	.word	0x40014400
 8005258:	40014800 	.word	0x40014800

0800525c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8005266:	f04f 0300 	mov.w	r3, #0
 800526a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	881b      	ldrh	r3, [r3, #0]
 8005270:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	4b2e      	ldr	r3, [pc, #184]	; (8005330 <TIM_TimeBaseInit+0xd4>)
 8005276:	429a      	cmp	r2, r3
 8005278:	d013      	beq.n	80052a2 <TIM_TimeBaseInit+0x46>
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	4b2d      	ldr	r3, [pc, #180]	; (8005334 <TIM_TimeBaseInit+0xd8>)
 800527e:	429a      	cmp	r2, r3
 8005280:	d00f      	beq.n	80052a2 <TIM_TimeBaseInit+0x46>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005288:	d00b      	beq.n	80052a2 <TIM_TimeBaseInit+0x46>
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	4b2a      	ldr	r3, [pc, #168]	; (8005338 <TIM_TimeBaseInit+0xdc>)
 800528e:	429a      	cmp	r2, r3
 8005290:	d007      	beq.n	80052a2 <TIM_TimeBaseInit+0x46>
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	4b29      	ldr	r3, [pc, #164]	; (800533c <TIM_TimeBaseInit+0xe0>)
 8005296:	429a      	cmp	r2, r3
 8005298:	d003      	beq.n	80052a2 <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4b28      	ldr	r3, [pc, #160]	; (8005340 <TIM_TimeBaseInit+0xe4>)
 800529e:	429a      	cmp	r2, r3
 80052a0:	d108      	bne.n	80052b4 <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	885a      	ldrh	r2, [r3, #2]
 80052ae:	89fb      	ldrh	r3, [r7, #14]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	4b23      	ldr	r3, [pc, #140]	; (8005344 <TIM_TimeBaseInit+0xe8>)
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d00c      	beq.n	80052d6 <TIM_TimeBaseInit+0x7a>
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	4b22      	ldr	r3, [pc, #136]	; (8005348 <TIM_TimeBaseInit+0xec>)
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d008      	beq.n	80052d6 <TIM_TimeBaseInit+0x7a>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80052c4:	89fb      	ldrh	r3, [r7, #14]
 80052c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ca:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	88da      	ldrh	r2, [r3, #6]
 80052d0:	89fb      	ldrh	r3, [r7, #14]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	89fa      	ldrh	r2, [r7, #14]
 80052da:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	889a      	ldrh	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	881a      	ldrh	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	4b10      	ldr	r3, [pc, #64]	; (8005330 <TIM_TimeBaseInit+0xd4>)
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d00f      	beq.n	8005314 <TIM_TimeBaseInit+0xb8>
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	4b0f      	ldr	r3, [pc, #60]	; (8005334 <TIM_TimeBaseInit+0xd8>)
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d00b      	beq.n	8005314 <TIM_TimeBaseInit+0xb8>
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	4b13      	ldr	r3, [pc, #76]	; (800534c <TIM_TimeBaseInit+0xf0>)
 8005300:	429a      	cmp	r2, r3
 8005302:	d007      	beq.n	8005314 <TIM_TimeBaseInit+0xb8>
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	4b12      	ldr	r3, [pc, #72]	; (8005350 <TIM_TimeBaseInit+0xf4>)
 8005308:	429a      	cmp	r2, r3
 800530a:	d003      	beq.n	8005314 <TIM_TimeBaseInit+0xb8>
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	4b11      	ldr	r3, [pc, #68]	; (8005354 <TIM_TimeBaseInit+0xf8>)
 8005310:	429a      	cmp	r2, r3
 8005312:	d104      	bne.n	800531e <TIM_TimeBaseInit+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	7a1b      	ldrb	r3, [r3, #8]
 8005318:	461a      	mov	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f04f 0201 	mov.w	r2, #1
 8005324:	829a      	strh	r2, [r3, #20]
}
 8005326:	f107 0714 	add.w	r7, r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	bc80      	pop	{r7}
 800532e:	4770      	bx	lr
 8005330:	40012c00 	.word	0x40012c00
 8005334:	40013400 	.word	0x40013400
 8005338:	40000400 	.word	0x40000400
 800533c:	40000800 	.word	0x40000800
 8005340:	40000c00 	.word	0x40000c00
 8005344:	40001000 	.word	0x40001000
 8005348:	40001400 	.word	0x40001400
 800534c:	40014000 	.word	0x40014000
 8005350:	40014400 	.word	0x40014400
 8005354:	40014800 	.word	0x40014800

08005358 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	817b      	strh	r3, [r7, #10]
 8005368:	f04f 0300 	mov.w	r3, #0
 800536c:	81fb      	strh	r3, [r7, #14]
 800536e:	f04f 0300 	mov.w	r3, #0
 8005372:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	8c1b      	ldrh	r3, [r3, #32]
 8005378:	b29b      	uxth	r3, r3
 800537a:	f023 0301 	bic.w	r3, r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	8c1b      	ldrh	r3, [r3, #32]
 8005388:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	889b      	ldrh	r3, [r3, #4]
 800538e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	8b1b      	ldrh	r3, [r3, #24]
 8005394:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8005396:	897b      	ldrh	r3, [r7, #10]
 8005398:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800539c:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800539e:	897b      	ldrh	r3, [r7, #10]
 80053a0:	f023 0303 	bic.w	r3, r3, #3
 80053a4:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	881a      	ldrh	r2, [r3, #0]
 80053aa:	897b      	ldrh	r3, [r7, #10]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80053b0:	89fb      	ldrh	r3, [r7, #14]
 80053b2:	f023 0302 	bic.w	r3, r3, #2
 80053b6:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	891a      	ldrh	r2, [r3, #8]
 80053bc:	89fb      	ldrh	r3, [r7, #14]
 80053be:	4313      	orrs	r3, r2
 80053c0:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	885a      	ldrh	r2, [r3, #2]
 80053c6:	89fb      	ldrh	r3, [r7, #14]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	4b24      	ldr	r3, [pc, #144]	; (8005460 <TIM_OC1Init+0x108>)
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d00f      	beq.n	80053f4 <TIM_OC1Init+0x9c>
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	4b23      	ldr	r3, [pc, #140]	; (8005464 <TIM_OC1Init+0x10c>)
 80053d8:	429a      	cmp	r2, r3
 80053da:	d00b      	beq.n	80053f4 <TIM_OC1Init+0x9c>
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	4b22      	ldr	r3, [pc, #136]	; (8005468 <TIM_OC1Init+0x110>)
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d007      	beq.n	80053f4 <TIM_OC1Init+0x9c>
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	4b21      	ldr	r3, [pc, #132]	; (800546c <TIM_OC1Init+0x114>)
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d003      	beq.n	80053f4 <TIM_OC1Init+0x9c>
     (TIMx == TIM16)|| (TIMx == TIM17))
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	4b20      	ldr	r3, [pc, #128]	; (8005470 <TIM_OC1Init+0x118>)
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d123      	bne.n	800543c <TIM_OC1Init+0xe4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 80053f4:	89fb      	ldrh	r3, [r7, #14]
 80053f6:	f023 0308 	bic.w	r3, r3, #8
 80053fa:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	895a      	ldrh	r2, [r3, #10]
 8005400:	89fb      	ldrh	r3, [r7, #14]
 8005402:	4313      	orrs	r3, r2
 8005404:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8005406:	89fb      	ldrh	r3, [r7, #14]
 8005408:	f023 0304 	bic.w	r3, r3, #4
 800540c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	889a      	ldrh	r2, [r3, #4]
 8005412:	89fb      	ldrh	r3, [r7, #14]
 8005414:	4313      	orrs	r3, r2
 8005416:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8005418:	89bb      	ldrh	r3, [r7, #12]
 800541a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800541e:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8005420:	89bb      	ldrh	r3, [r7, #12]
 8005422:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005426:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	899a      	ldrh	r2, [r3, #12]
 800542c:	89bb      	ldrh	r3, [r7, #12]
 800542e:	4313      	orrs	r3, r2
 8005430:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	89da      	ldrh	r2, [r3, #14]
 8005436:	89bb      	ldrh	r3, [r7, #12]
 8005438:	4313      	orrs	r3, r2
 800543a:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	89ba      	ldrh	r2, [r7, #12]
 8005440:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	897a      	ldrh	r2, [r7, #10]
 8005446:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	88da      	ldrh	r2, [r3, #6]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	89fa      	ldrh	r2, [r7, #14]
 8005454:	841a      	strh	r2, [r3, #32]
}
 8005456:	f107 0714 	add.w	r7, r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	bc80      	pop	{r7}
 800545e:	4770      	bx	lr
 8005460:	40012c00 	.word	0x40012c00
 8005464:	40013400 	.word	0x40013400
 8005468:	40014000 	.word	0x40014000
 800546c:	40014400 	.word	0x40014400
 8005470:	40014800 	.word	0x40014800

08005474 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	817b      	strh	r3, [r7, #10]
 8005484:	f04f 0300 	mov.w	r3, #0
 8005488:	81fb      	strh	r3, [r7, #14]
 800548a:	f04f 0300 	mov.w	r3, #0
 800548e:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	8c1b      	ldrh	r3, [r3, #32]
 8005494:	b29b      	uxth	r3, r3
 8005496:	f023 0310 	bic.w	r3, r3, #16
 800549a:	b29a      	uxth	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8c1b      	ldrh	r3, [r3, #32]
 80054a4:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	889b      	ldrh	r3, [r3, #4]
 80054aa:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	8b1b      	ldrh	r3, [r3, #24]
 80054b0:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 80054b2:	897b      	ldrh	r3, [r7, #10]
 80054b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054b8:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80054ba:	897b      	ldrh	r3, [r7, #10]
 80054bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c0:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	897b      	ldrh	r3, [r7, #10]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80054d2:	89fb      	ldrh	r3, [r7, #14]
 80054d4:	f023 0320 	bic.w	r3, r3, #32
 80054d8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	891b      	ldrh	r3, [r3, #8]
 80054de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	89fb      	ldrh	r3, [r7, #14]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	885b      	ldrh	r3, [r3, #2]
 80054ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	89fb      	ldrh	r3, [r7, #14]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	4b24      	ldr	r3, [pc, #144]	; (8005590 <TIM_OC2Init+0x11c>)
 80054fe:	429a      	cmp	r2, r3
 8005500:	d003      	beq.n	800550a <TIM_OC2Init+0x96>
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	4b23      	ldr	r3, [pc, #140]	; (8005594 <TIM_OC2Init+0x120>)
 8005506:	429a      	cmp	r2, r3
 8005508:	d12f      	bne.n	800556a <TIM_OC2Init+0xf6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 800550a:	89fb      	ldrh	r3, [r7, #14]
 800550c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005510:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	895b      	ldrh	r3, [r3, #10]
 8005516:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800551a:	b29a      	uxth	r2, r3
 800551c:	89fb      	ldrh	r3, [r7, #14]
 800551e:	4313      	orrs	r3, r2
 8005520:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8005522:	89fb      	ldrh	r3, [r7, #14]
 8005524:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005528:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	889b      	ldrh	r3, [r3, #4]
 800552e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005532:	b29a      	uxth	r2, r3
 8005534:	89fb      	ldrh	r3, [r7, #14]
 8005536:	4313      	orrs	r3, r2
 8005538:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 800553a:	89bb      	ldrh	r3, [r7, #12]
 800553c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005540:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8005542:	89bb      	ldrh	r3, [r7, #12]
 8005544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005548:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	899b      	ldrh	r3, [r3, #12]
 800554e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005552:	b29a      	uxth	r2, r3
 8005554:	89bb      	ldrh	r3, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	89db      	ldrh	r3, [r3, #14]
 800555e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005562:	b29a      	uxth	r2, r3
 8005564:	89bb      	ldrh	r3, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	89ba      	ldrh	r2, [r7, #12]
 800556e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	897a      	ldrh	r2, [r7, #10]
 8005574:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	88da      	ldrh	r2, [r3, #6]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	89fa      	ldrh	r2, [r7, #14]
 8005582:	841a      	strh	r2, [r3, #32]
}
 8005584:	f107 0714 	add.w	r7, r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	bc80      	pop	{r7}
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	40012c00 	.word	0x40012c00
 8005594:	40013400 	.word	0x40013400

08005598 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80055a2:	f04f 0300 	mov.w	r3, #0
 80055a6:	817b      	strh	r3, [r7, #10]
 80055a8:	f04f 0300 	mov.w	r3, #0
 80055ac:	81fb      	strh	r3, [r7, #14]
 80055ae:	f04f 0300 	mov.w	r3, #0
 80055b2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8c1b      	ldrh	r3, [r3, #32]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055be:	b29a      	uxth	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8c1b      	ldrh	r3, [r3, #32]
 80055c8:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	889b      	ldrh	r3, [r3, #4]
 80055ce:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	8b9b      	ldrh	r3, [r3, #28]
 80055d4:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 80055d6:	897b      	ldrh	r3, [r7, #10]
 80055d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055dc:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 80055de:	897b      	ldrh	r3, [r7, #10]
 80055e0:	f023 0303 	bic.w	r3, r3, #3
 80055e4:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	881a      	ldrh	r2, [r3, #0]
 80055ea:	897b      	ldrh	r3, [r7, #10]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80055f0:	89fb      	ldrh	r3, [r7, #14]
 80055f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055f6:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	891b      	ldrh	r3, [r3, #8]
 80055fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005600:	b29a      	uxth	r2, r3
 8005602:	89fb      	ldrh	r3, [r7, #14]
 8005604:	4313      	orrs	r3, r2
 8005606:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	885b      	ldrh	r3, [r3, #2]
 800560c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005610:	b29a      	uxth	r2, r3
 8005612:	89fb      	ldrh	r3, [r7, #14]
 8005614:	4313      	orrs	r3, r2
 8005616:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	4b24      	ldr	r3, [pc, #144]	; (80056ac <TIM_OC3Init+0x114>)
 800561c:	429a      	cmp	r2, r3
 800561e:	d003      	beq.n	8005628 <TIM_OC3Init+0x90>
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	4b23      	ldr	r3, [pc, #140]	; (80056b0 <TIM_OC3Init+0x118>)
 8005624:	429a      	cmp	r2, r3
 8005626:	d12f      	bne.n	8005688 <TIM_OC3Init+0xf0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8005628:	89fb      	ldrh	r3, [r7, #14]
 800562a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800562e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	895b      	ldrh	r3, [r3, #10]
 8005634:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005638:	b29a      	uxth	r2, r3
 800563a:	89fb      	ldrh	r3, [r7, #14]
 800563c:	4313      	orrs	r3, r2
 800563e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8005640:	89fb      	ldrh	r3, [r7, #14]
 8005642:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005646:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	889b      	ldrh	r3, [r3, #4]
 800564c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005650:	b29a      	uxth	r2, r3
 8005652:	89fb      	ldrh	r3, [r7, #14]
 8005654:	4313      	orrs	r3, r2
 8005656:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8005658:	89bb      	ldrh	r3, [r7, #12]
 800565a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800565e:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 8005660:	89bb      	ldrh	r3, [r7, #12]
 8005662:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005666:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	899b      	ldrh	r3, [r3, #12]
 800566c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005670:	b29a      	uxth	r2, r3
 8005672:	89bb      	ldrh	r3, [r7, #12]
 8005674:	4313      	orrs	r3, r2
 8005676:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	89db      	ldrh	r3, [r3, #14]
 800567c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005680:	b29a      	uxth	r2, r3
 8005682:	89bb      	ldrh	r3, [r7, #12]
 8005684:	4313      	orrs	r3, r2
 8005686:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	89ba      	ldrh	r2, [r7, #12]
 800568c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	897a      	ldrh	r2, [r7, #10]
 8005692:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	88da      	ldrh	r2, [r3, #6]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	89fa      	ldrh	r2, [r7, #14]
 80056a0:	841a      	strh	r2, [r3, #32]
}
 80056a2:	f107 0714 	add.w	r7, r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bc80      	pop	{r7}
 80056aa:	4770      	bx	lr
 80056ac:	40012c00 	.word	0x40012c00
 80056b0:	40013400 	.word	0x40013400

080056b4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80056be:	f04f 0300 	mov.w	r3, #0
 80056c2:	81bb      	strh	r3, [r7, #12]
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	817b      	strh	r3, [r7, #10]
 80056ca:	f04f 0300 	mov.w	r3, #0
 80056ce:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	8c1b      	ldrh	r3, [r3, #32]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056da:	b29a      	uxth	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	8c1b      	ldrh	r3, [r3, #32]
 80056e4:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	889b      	ldrh	r3, [r3, #4]
 80056ea:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	8b9b      	ldrh	r3, [r3, #28]
 80056f0:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 80056f2:	89bb      	ldrh	r3, [r7, #12]
 80056f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056f8:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 80056fa:	89bb      	ldrh	r3, [r7, #12]
 80056fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005700:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	881b      	ldrh	r3, [r3, #0]
 8005706:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800570a:	b29a      	uxth	r2, r3
 800570c:	89bb      	ldrh	r3, [r7, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8005712:	897b      	ldrh	r3, [r7, #10]
 8005714:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005718:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	891b      	ldrh	r3, [r3, #8]
 800571e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005722:	b29a      	uxth	r2, r3
 8005724:	897b      	ldrh	r3, [r7, #10]
 8005726:	4313      	orrs	r3, r2
 8005728:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	885b      	ldrh	r3, [r3, #2]
 800572e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005732:	b29a      	uxth	r2, r3
 8005734:	897b      	ldrh	r3, [r7, #10]
 8005736:	4313      	orrs	r3, r2
 8005738:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4b12      	ldr	r3, [pc, #72]	; (8005788 <TIM_OC4Init+0xd4>)
 800573e:	429a      	cmp	r2, r3
 8005740:	d003      	beq.n	800574a <TIM_OC4Init+0x96>
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	4b11      	ldr	r3, [pc, #68]	; (800578c <TIM_OC4Init+0xd8>)
 8005746:	429a      	cmp	r2, r3
 8005748:	d10b      	bne.n	8005762 <TIM_OC4Init+0xae>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 800574a:	89fb      	ldrh	r3, [r7, #14]
 800574c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005750:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	899b      	ldrh	r3, [r3, #12]
 8005756:	ea4f 1383 	mov.w	r3, r3, lsl #6
 800575a:	b29a      	uxth	r2, r3
 800575c:	89fb      	ldrh	r3, [r7, #14]
 800575e:	4313      	orrs	r3, r2
 8005760:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	89fa      	ldrh	r2, [r7, #14]
 8005766:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	89ba      	ldrh	r2, [r7, #12]
 800576c:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	88da      	ldrh	r2, [r3, #6]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	897a      	ldrh	r2, [r7, #10]
 800577c:	841a      	strh	r2, [r3, #32]
}
 800577e:	f107 0714 	add.w	r7, r7, #20
 8005782:	46bd      	mov	sp, r7
 8005784:	bc80      	pop	{r7}
 8005786:	4770      	bx	lr
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40013400 	.word	0x40013400

08005790 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	881b      	ldrh	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10f      	bne.n	80057c2 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80057a6:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057a8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80057aa:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057ac:	891b      	ldrh	r3, [r3, #8]
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f001 f9d4 	bl	8006b5c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	88db      	ldrh	r3, [r3, #6]
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	4619      	mov	r1, r3
 80057bc:	f001 f876 	bl	80068ac <TIM_SetIC1Prescaler>
 80057c0:	e036      	b.n	8005830 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	881b      	ldrh	r3, [r3, #0]
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	d10f      	bne.n	80057ea <TIM_ICInit+0x5a>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80057ce:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057d0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80057d2:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80057d4:	891b      	ldrh	r3, [r3, #8]
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f001 fa2e 	bl	8006c38 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	88db      	ldrh	r3, [r3, #6]
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	4619      	mov	r1, r3
 80057e4:	f001 f87e 	bl	80068e4 <TIM_SetIC2Prescaler>
 80057e8:	e022      	b.n	8005830 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	881b      	ldrh	r3, [r3, #0]
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d10f      	bne.n	8005812 <TIM_ICInit+0x82>
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 80057f6:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80057f8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 80057fa:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 80057fc:	891b      	ldrh	r3, [r3, #8]
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f001 fa96 	bl	8006d30 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	88db      	ldrh	r3, [r3, #6]
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4619      	mov	r1, r3
 800580c:	f001 f888 	bl	8006920 <TIM_SetIC3Prescaler>
 8005810:	e00e      	b.n	8005830 <TIM_ICInit+0xa0>
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8005816:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005818:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800581a:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800581c:	891b      	ldrh	r3, [r3, #8]
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f001 fafa 	bl	8006e18 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	88db      	ldrh	r3, [r3, #6]
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	4619      	mov	r1, r3
 800582c:	f001 f894 	bl	8006958 <TIM_SetIC4Prescaler>
  }
}
 8005830:	f107 0708 	add.w	r7, r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8005848:	f04f 0301 	mov.w	r3, #1
 800584c:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	885b      	ldrh	r3, [r3, #2]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d103      	bne.n	800585e <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8005856:	f04f 0302 	mov.w	r3, #2
 800585a:	81fb      	strh	r3, [r7, #14]
 800585c:	e002      	b.n	8005864 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	889b      	ldrh	r3, [r3, #4]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d103      	bne.n	8005874 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 800586c:	f04f 0302 	mov.w	r3, #2
 8005870:	81bb      	strh	r3, [r7, #12]
 8005872:	e002      	b.n	800587a <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8005874:	f04f 0301 	mov.w	r3, #1
 8005878:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	881b      	ldrh	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d11c      	bne.n	80058bc <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	8859      	ldrh	r1, [r3, #2]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 800588a:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800588c:	891b      	ldrh	r3, [r3, #8]
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f001 f964 	bl	8006b5c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	88db      	ldrh	r3, [r3, #6]
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	4619      	mov	r1, r3
 800589c:	f001 f806 	bl	80068ac <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	891b      	ldrh	r3, [r3, #8]
 80058a4:	89f9      	ldrh	r1, [r7, #14]
 80058a6:	89ba      	ldrh	r2, [r7, #12]
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f001 f9c5 	bl	8006c38 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	88db      	ldrh	r3, [r3, #6]
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	4619      	mov	r1, r3
 80058b6:	f001 f815 	bl	80068e4 <TIM_SetIC2Prescaler>
 80058ba:	e01b      	b.n	80058f4 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	8859      	ldrh	r1, [r3, #2]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80058c4:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80058c6:	891b      	ldrh	r3, [r3, #8]
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f001 f9b5 	bl	8006c38 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	88db      	ldrh	r3, [r3, #6]
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	4619      	mov	r1, r3
 80058d6:	f001 f805 	bl	80068e4 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	891b      	ldrh	r3, [r3, #8]
 80058de:	89f9      	ldrh	r1, [r7, #14]
 80058e0:	89ba      	ldrh	r2, [r7, #12]
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f001 f93a 	bl	8006b5c <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	88db      	ldrh	r3, [r3, #6]
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	4619      	mov	r1, r3
 80058f0:	f000 ffdc 	bl	80068ac <TIM_SetIC1Prescaler>
  }
}
 80058f4:	f107 0710 	add.w	r7, r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	881a      	ldrh	r2, [r3, #0]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	885b      	ldrh	r3, [r3, #2]
 800590e:	4313      	orrs	r3, r2
 8005910:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005916:	4313      	orrs	r3, r2
 8005918:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800591e:	4313      	orrs	r3, r2
 8005920:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005926:	4313      	orrs	r3, r2
 8005928:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800592e:	4313      	orrs	r3, r2
 8005930:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005936:	4313      	orrs	r3, r2
 8005938:	b29a      	uxth	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8005940:	f107 070c 	add.w	r7, r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	bc80      	pop	{r7}
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800595a:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f04f 0200 	mov.w	r2, #0
 8005962:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f04f 0200 	mov.w	r2, #0
 800596a:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f04f 0200 	mov.w	r2, #0
 8005972:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f04f 0200 	mov.w	r2, #0
 800597a:	721a      	strb	r2, [r3, #8]
}
 800597c:	f107 070c 	add.w	r7, r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	bc80      	pop	{r7}
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop

08005988 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f04f 0200 	mov.w	r2, #0
 8005996:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f04f 0200 	mov.w	r2, #0
 80059a6:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f04f 0200 	mov.w	r2, #0
 80059b6:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f04f 0200 	mov.w	r2, #0
 80059be:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f04f 0200 	mov.w	r2, #0
 80059c6:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f04f 0200 	mov.w	r2, #0
 80059ce:	81da      	strh	r2, [r3, #14]
}
 80059d0:	f107 070c 	add.w	r7, r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bc80      	pop	{r7}
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop

080059dc <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f04f 0200 	mov.w	r2, #0
 80059ea:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f04f 0200 	mov.w	r2, #0
 80059f2:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f04f 0201 	mov.w	r2, #1
 80059fa:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f04f 0200 	mov.w	r2, #0
 8005a02:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	811a      	strh	r2, [r3, #8]
}
 8005a0c:	f107 070c 	add.w	r7, r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop

08005a18 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f04f 0200 	mov.w	r2, #0
 8005a2e:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f04f 0200 	mov.w	r2, #0
 8005a3e:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f04f 0200 	mov.w	r2, #0
 8005a46:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f04f 0200 	mov.w	r2, #0
 8005a4e:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	819a      	strh	r2, [r3, #12]
}
 8005a58:	f107 070c 	add.w	r7, r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop

08005a64 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a70:	78fb      	ldrb	r3, [r7, #3]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d008      	beq.n	8005a88 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	881b      	ldrh	r3, [r3, #0]
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	801a      	strh	r2, [r3, #0]
 8005a86:	e007      	b.n	8005a98 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	f023 0301 	bic.w	r3, r3, #1
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	801a      	strh	r2, [r3, #0]
  }
}
 8005a98:	f107 070c 	add.w	r7, r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bc80      	pop	{r7}
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop

08005aa4 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	460b      	mov	r3, r1
 8005aae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005ab0:	78fb      	ldrb	r3, [r7, #3]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00c      	beq.n	8005ad0 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8005ace:	e00b      	b.n	8005ae8 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8005adc:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8005ae8:	f107 070c 	add.w	r7, r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bc80      	pop	{r7}
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop

08005af4 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	4613      	mov	r3, r2
 8005afe:	460a      	mov	r2, r1
 8005b00:	807a      	strh	r2, [r7, #2]
 8005b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005b04:	787b      	ldrb	r3, [r7, #1]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d008      	beq.n	8005b1c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	899b      	ldrh	r3, [r3, #12]
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	887b      	ldrh	r3, [r7, #2]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	819a      	strh	r2, [r3, #12]
 8005b1a:	e00a      	b.n	8005b32 <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	899b      	ldrh	r3, [r3, #12]
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	887b      	ldrh	r3, [r7, #2]
 8005b24:	ea6f 0303 	mvn.w	r3, r3
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	819a      	strh	r2, [r3, #12]
  }
}
 8005b32:	f107 070c 	add.w	r7, r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	460b      	mov	r3, r1
 8005b46:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	887a      	ldrh	r2, [r7, #2]
 8005b4c:	829a      	strh	r2, [r3, #20]
}
 8005b4e:	f107 070c 	add.w	r7, r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bc80      	pop	{r7}
 8005b56:	4770      	bx	lr

08005b58 <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	4613      	mov	r3, r2
 8005b62:	460a      	mov	r2, r1
 8005b64:	807a      	strh	r2, [r7, #2]
 8005b66:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005b68:	887a      	ldrh	r2, [r7, #2]
 8005b6a:	883b      	ldrh	r3, [r7, #0]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8005b76:	f107 070c 	add.w	r7, r7, #12
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bc80      	pop	{r7}
 8005b7e:	4770      	bx	lr

08005b80 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	460a      	mov	r2, r1
 8005b8c:	807a      	strh	r2, [r7, #2]
 8005b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005b90:	787b      	ldrb	r3, [r7, #1]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d008      	beq.n	8005ba8 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	899b      	ldrh	r3, [r3, #12]
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	887b      	ldrh	r3, [r7, #2]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	819a      	strh	r2, [r3, #12]
 8005ba6:	e00a      	b.n	8005bbe <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	899b      	ldrh	r3, [r3, #12]
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	887b      	ldrh	r3, [r7, #2]
 8005bb0:	ea6f 0303 	mvn.w	r3, r3
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	819a      	strh	r2, [r3, #12]
  }
}
 8005bbe:	f107 070c 	add.w	r7, r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr

08005bc8 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	891b      	ldrh	r3, [r3, #8]
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	f023 0307 	bic.w	r3, r3, #7
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	811a      	strh	r2, [r3, #8]
}
 8005be0:	f107 070c 	add.w	r7, r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bc80      	pop	{r7}
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop

08005bec <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8005bf8:	887b      	ldrh	r3, [r7, #2]
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	f000 f8d3 	bl	8005da8 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	891b      	ldrh	r3, [r3, #8]
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	f043 0307 	orr.w	r3, r3, #7
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	811a      	strh	r2, [r3, #8]
}
 8005c12:	f107 0708 	add.w	r7, r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop

08005c1c <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	8179      	strh	r1, [r7, #10]
 8005c26:	813a      	strh	r2, [r7, #8]
 8005c28:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005c2a:	897b      	ldrh	r3, [r7, #10]
 8005c2c:	2b60      	cmp	r3, #96	; 0x60
 8005c2e:	d108      	bne.n	8005c42 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005c30:	893a      	ldrh	r2, [r7, #8]
 8005c32:	88fb      	ldrh	r3, [r7, #6]
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	4611      	mov	r1, r2
 8005c38:	f04f 0201 	mov.w	r2, #1
 8005c3c:	f000 fffc 	bl	8006c38 <TI2_Config>
 8005c40:	e007      	b.n	8005c52 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005c42:	893a      	ldrh	r2, [r7, #8]
 8005c44:	88fb      	ldrh	r3, [r7, #6]
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	4611      	mov	r1, r2
 8005c4a:	f04f 0201 	mov.w	r2, #1
 8005c4e:	f000 ff85 	bl	8006b5c <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8005c52:	897b      	ldrh	r3, [r7, #10]
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	4619      	mov	r1, r3
 8005c58:	f000 f8a6 	bl	8005da8 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	891b      	ldrh	r3, [r3, #8]
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	f043 0307 	orr.w	r3, r3, #7
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	811a      	strh	r2, [r3, #8]
}
 8005c6c:	f107 0710 	add.w	r7, r7, #16
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	8179      	strh	r1, [r7, #10]
 8005c7e:	813a      	strh	r2, [r7, #8]
 8005c80:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005c88:	8979      	ldrh	r1, [r7, #10]
 8005c8a:	893a      	ldrh	r2, [r7, #8]
 8005c8c:	88fb      	ldrh	r3, [r7, #6]
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 f834 	bl	8005cfc <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	891b      	ldrh	r3, [r3, #8]
 8005c98:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8005c9a:	8afb      	ldrh	r3, [r7, #22]
 8005c9c:	f023 0307 	bic.w	r3, r3, #7
 8005ca0:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005ca2:	8afb      	ldrh	r3, [r7, #22]
 8005ca4:	f043 0307 	orr.w	r3, r3, #7
 8005ca8:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8005caa:	8afb      	ldrh	r3, [r7, #22]
 8005cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb0:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 8005cb2:	8afb      	ldrh	r3, [r7, #22]
 8005cb4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8005cb8:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8afa      	ldrh	r2, [r7, #22]
 8005cbe:	811a      	strh	r2, [r3, #8]
}
 8005cc0:	f107 0718 	add.w	r7, r7, #24
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	8179      	strh	r1, [r7, #10]
 8005cd2:	813a      	strh	r2, [r7, #8]
 8005cd4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005cd6:	8979      	ldrh	r1, [r7, #10]
 8005cd8:	893a      	ldrh	r2, [r7, #8]
 8005cda:	88fb      	ldrh	r3, [r7, #6]
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f000 f80d 	bl	8005cfc <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	891b      	ldrh	r3, [r3, #8]
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	811a      	strh	r2, [r3, #8]
}
 8005cf2:	f107 0710 	add.w	r7, r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop

08005cfc <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	8179      	strh	r1, [r7, #10]
 8005d06:	813a      	strh	r2, [r7, #8]
 8005d08:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8005d0a:	f04f 0300 	mov.w	r3, #0
 8005d0e:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	891b      	ldrh	r3, [r3, #8]
 8005d14:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8005d16:	8afb      	ldrh	r3, [r7, #22]
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8005d1c:	88fb      	ldrh	r3, [r7, #6]
 8005d1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	893b      	ldrh	r3, [r7, #8]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	897b      	ldrh	r3, [r7, #10]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	8afb      	ldrh	r3, [r7, #22]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8afa      	ldrh	r2, [r7, #22]
 8005d3a:	811a      	strh	r2, [r3, #8]
}
 8005d3c:	f107 071c 	add.w	r7, r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop

08005d48 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	4613      	mov	r3, r2
 8005d52:	460a      	mov	r2, r1
 8005d54:	807a      	strh	r2, [r7, #2]
 8005d56:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	887a      	ldrh	r2, [r7, #2]
 8005d5c:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	883a      	ldrh	r2, [r7, #0]
 8005d62:	829a      	strh	r2, [r3, #20]
}
 8005d64:	f107 070c 	add.w	r7, r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bc80      	pop	{r7}
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop

08005d70 <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	460b      	mov	r3, r1
 8005d7a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8005d7c:	f04f 0300 	mov.w	r3, #0
 8005d80:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	881b      	ldrh	r3, [r3, #0]
 8005d86:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8005d88:	89fb      	ldrh	r3, [r7, #14]
 8005d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d8e:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005d90:	89fa      	ldrh	r2, [r7, #14]
 8005d92:	887b      	ldrh	r3, [r7, #2]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	89fa      	ldrh	r2, [r7, #14]
 8005d9c:	801a      	strh	r2, [r3, #0]
}
 8005d9e:	f107 0714 	add.w	r7, r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bc80      	pop	{r7}
 8005da6:	4770      	bx	lr

08005da8 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8005db4:	f04f 0300 	mov.w	r3, #0
 8005db8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	891b      	ldrh	r3, [r3, #8]
 8005dbe:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8005dc0:	89fb      	ldrh	r3, [r7, #14]
 8005dc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc6:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005dc8:	89fa      	ldrh	r2, [r7, #14]
 8005dca:	887b      	ldrh	r3, [r7, #2]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	89fa      	ldrh	r2, [r7, #14]
 8005dd4:	811a      	strh	r2, [r3, #8]
}
 8005dd6:	f107 0714 	add.w	r7, r7, #20
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bc80      	pop	{r7}
 8005dde:	4770      	bx	lr

08005de0 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b087      	sub	sp, #28
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	8179      	strh	r1, [r7, #10]
 8005dea:	813a      	strh	r2, [r7, #8]
 8005dec:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8005dfa:	f04f 0300 	mov.w	r3, #0
 8005dfe:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	891b      	ldrh	r3, [r3, #8]
 8005e04:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8b1b      	ldrh	r3, [r3, #24]
 8005e0a:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	8c1b      	ldrh	r3, [r3, #32]
 8005e10:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8005e12:	8afb      	ldrh	r3, [r7, #22]
 8005e14:	f023 0307 	bic.w	r3, r3, #7
 8005e18:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8005e1a:	8afa      	ldrh	r2, [r7, #22]
 8005e1c:	897b      	ldrh	r3, [r7, #10]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8005e22:	8abb      	ldrh	r3, [r7, #20]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e28:	f023 0303 	bic.w	r3, r3, #3
 8005e2c:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8005e2e:	8abb      	ldrh	r3, [r7, #20]
 8005e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8005e3a:	8a7b      	ldrh	r3, [r7, #18]
 8005e3c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e40:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8005e42:	88fb      	ldrh	r3, [r7, #6]
 8005e44:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	893b      	ldrh	r3, [r7, #8]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	8a7b      	ldrh	r3, [r7, #18]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	8afa      	ldrh	r2, [r7, #22]
 8005e5a:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8aba      	ldrh	r2, [r7, #20]
 8005e60:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8a7a      	ldrh	r2, [r7, #18]
 8005e66:	841a      	strh	r2, [r3, #32]
}
 8005e68:	f107 071c 	add.w	r7, r7, #28
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop

08005e74 <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	8b1b      	ldrh	r3, [r3, #24]
 8005e8a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 8005e8c:	89fb      	ldrh	r3, [r7, #14]
 8005e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e92:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8005e94:	89fa      	ldrh	r2, [r7, #14]
 8005e96:	887b      	ldrh	r3, [r7, #2]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	89fa      	ldrh	r2, [r7, #14]
 8005ea0:	831a      	strh	r2, [r3, #24]
}
 8005ea2:	f107 0714 	add.w	r7, r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr

08005eac <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8005eb8:	f04f 0300 	mov.w	r3, #0
 8005ebc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	8b1b      	ldrh	r3, [r3, #24]
 8005ec2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 8005ec4:	89fb      	ldrh	r3, [r7, #14]
 8005ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eca:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8005ecc:	887b      	ldrh	r3, [r7, #2]
 8005ece:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	89fb      	ldrh	r3, [r7, #14]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	89fa      	ldrh	r2, [r7, #14]
 8005ede:	831a      	strh	r2, [r3, #24]
}
 8005ee0:	f107 0714 	add.w	r7, r7, #20
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop

08005eec <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005ef8:	f04f 0300 	mov.w	r3, #0
 8005efc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	8b9b      	ldrh	r3, [r3, #28]
 8005f02:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 8005f04:	89fb      	ldrh	r3, [r7, #14]
 8005f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f0a:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005f0c:	89fa      	ldrh	r2, [r7, #14]
 8005f0e:	887b      	ldrh	r3, [r7, #2]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	89fa      	ldrh	r2, [r7, #14]
 8005f18:	839a      	strh	r2, [r3, #28]
}
 8005f1a:	f107 0714 	add.w	r7, r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bc80      	pop	{r7}
 8005f22:	4770      	bx	lr

08005f24 <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b085      	sub	sp, #20
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	8b9b      	ldrh	r3, [r3, #28]
 8005f3a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 8005f3c:	89fb      	ldrh	r3, [r7, #14]
 8005f3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f42:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8005f44:	887b      	ldrh	r3, [r7, #2]
 8005f46:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	89fb      	ldrh	r3, [r7, #14]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	89fa      	ldrh	r2, [r7, #14]
 8005f56:	839a      	strh	r2, [r3, #28]
}
 8005f58:	f107 0714 	add.w	r7, r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bc80      	pop	{r7}
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop

08005f64 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d008      	beq.n	8005f88 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	801a      	strh	r2, [r3, #0]
 8005f86:	e007      	b.n	8005f98 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	881b      	ldrh	r3, [r3, #0]
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	801a      	strh	r2, [r3, #0]
  }
}
 8005f98:	f107 070c 	add.w	r7, r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bc80      	pop	{r7}
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop

08005fa4 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	460b      	mov	r3, r1
 8005fae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005fb0:	78fb      	ldrb	r3, [r7, #3]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d008      	beq.n	8005fc8 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	889b      	ldrh	r3, [r3, #4]
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	f043 0304 	orr.w	r3, r3, #4
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	809a      	strh	r2, [r3, #4]
 8005fc6:	e007      	b.n	8005fd8 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	889b      	ldrh	r3, [r3, #4]
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	f023 0304 	bic.w	r3, r3, #4
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	809a      	strh	r2, [r3, #4]
  }
}
 8005fd8:	f107 070c 	add.w	r7, r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bc80      	pop	{r7}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop

08005fe4 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005ff0:	78fb      	ldrb	r3, [r7, #3]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d008      	beq.n	8006008 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	889b      	ldrh	r3, [r3, #4]
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	f043 0308 	orr.w	r3, r3, #8
 8006000:	b29a      	uxth	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	809a      	strh	r2, [r3, #4]
 8006006:	e007      	b.n	8006018 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	889b      	ldrh	r3, [r3, #4]
 800600c:	b29b      	uxth	r3, r3
 800600e:	f023 0308 	bic.w	r3, r3, #8
 8006012:	b29a      	uxth	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	809a      	strh	r2, [r3, #4]
  }
}
 8006018:	f107 070c 	add.w	r7, r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop

08006024 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	460b      	mov	r3, r1
 800602e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006030:	78fb      	ldrb	r3, [r7, #3]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	889b      	ldrh	r3, [r3, #4]
 800603a:	b29b      	uxth	r3, r3
 800603c:	f043 0301 	orr.w	r3, r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	809a      	strh	r2, [r3, #4]
 8006046:	e007      	b.n	8006058 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	889b      	ldrh	r3, [r3, #4]
 800604c:	b29b      	uxth	r3, r3
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	b29a      	uxth	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	809a      	strh	r2, [r3, #4]
  }
}
 8006058:	f107 070c 	add.w	r7, r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	bc80      	pop	{r7}
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop

08006064 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	460b      	mov	r3, r1
 800606e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8006070:	f04f 0300 	mov.w	r3, #0
 8006074:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	8b1b      	ldrh	r3, [r3, #24]
 800607a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 800607c:	89fb      	ldrh	r3, [r7, #14]
 800607e:	f023 0308 	bic.w	r3, r3, #8
 8006082:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8006084:	89fa      	ldrh	r2, [r7, #14]
 8006086:	887b      	ldrh	r3, [r7, #2]
 8006088:	4313      	orrs	r3, r2
 800608a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	89fa      	ldrh	r2, [r7, #14]
 8006090:	831a      	strh	r2, [r3, #24]
}
 8006092:	f107 0714 	add.w	r7, r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	bc80      	pop	{r7}
 800609a:	4770      	bx	lr

0800609c <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	460b      	mov	r3, r1
 80060a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80060a8:	f04f 0300 	mov.w	r3, #0
 80060ac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	8b1b      	ldrh	r3, [r3, #24]
 80060b2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80060b4:	89fb      	ldrh	r3, [r7, #14]
 80060b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80060ba:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80060bc:	887b      	ldrh	r3, [r7, #2]
 80060be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80060c2:	b29a      	uxth	r2, r3
 80060c4:	89fb      	ldrh	r3, [r7, #14]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	89fa      	ldrh	r2, [r7, #14]
 80060ce:	831a      	strh	r2, [r3, #24]
}
 80060d0:	f107 0714 	add.w	r7, r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bc80      	pop	{r7}
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop

080060dc <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	460b      	mov	r3, r1
 80060e6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80060e8:	f04f 0300 	mov.w	r3, #0
 80060ec:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	8b9b      	ldrh	r3, [r3, #28]
 80060f2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80060f4:	89fb      	ldrh	r3, [r7, #14]
 80060f6:	f023 0308 	bic.w	r3, r3, #8
 80060fa:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80060fc:	89fa      	ldrh	r2, [r7, #14]
 80060fe:	887b      	ldrh	r3, [r7, #2]
 8006100:	4313      	orrs	r3, r2
 8006102:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	89fa      	ldrh	r2, [r7, #14]
 8006108:	839a      	strh	r2, [r3, #28]
}
 800610a:	f107 0714 	add.w	r7, r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	bc80      	pop	{r7}
 8006112:	4770      	bx	lr

08006114 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	460b      	mov	r3, r1
 800611e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	8b9b      	ldrh	r3, [r3, #28]
 800612a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800612c:	89fb      	ldrh	r3, [r7, #14]
 800612e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006132:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8006134:	887b      	ldrh	r3, [r7, #2]
 8006136:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800613a:	b29a      	uxth	r2, r3
 800613c:	89fb      	ldrh	r3, [r7, #14]
 800613e:	4313      	orrs	r3, r2
 8006140:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	89fa      	ldrh	r2, [r7, #14]
 8006146:	839a      	strh	r2, [r3, #28]
}
 8006148:	f107 0714 	add.w	r7, r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop

08006154 <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	460b      	mov	r3, r1
 800615e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	8b1b      	ldrh	r3, [r3, #24]
 800616a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 800616c:	89fb      	ldrh	r3, [r7, #14]
 800616e:	f023 0304 	bic.w	r3, r3, #4
 8006172:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8006174:	89fa      	ldrh	r2, [r7, #14]
 8006176:	887b      	ldrh	r3, [r7, #2]
 8006178:	4313      	orrs	r3, r2
 800617a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	89fa      	ldrh	r2, [r7, #14]
 8006180:	831a      	strh	r2, [r3, #24]
}
 8006182:	f107 0714 	add.w	r7, r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	bc80      	pop	{r7}
 800618a:	4770      	bx	lr

0800618c <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	460b      	mov	r3, r1
 8006196:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8b1b      	ldrh	r3, [r3, #24]
 80061a2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 80061a4:	89fb      	ldrh	r3, [r7, #14]
 80061a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061aa:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 80061ac:	887b      	ldrh	r3, [r7, #2]
 80061ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	89fb      	ldrh	r3, [r7, #14]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	89fa      	ldrh	r2, [r7, #14]
 80061be:	831a      	strh	r2, [r3, #24]
}
 80061c0:	f107 0714 	add.w	r7, r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop

080061cc <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	460b      	mov	r3, r1
 80061d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	8b9b      	ldrh	r3, [r3, #28]
 80061e2:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 80061e4:	89fb      	ldrh	r3, [r7, #14]
 80061e6:	f023 0304 	bic.w	r3, r3, #4
 80061ea:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80061ec:	89fa      	ldrh	r2, [r7, #14]
 80061ee:	887b      	ldrh	r3, [r7, #2]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	89fa      	ldrh	r2, [r7, #14]
 80061f8:	839a      	strh	r2, [r3, #28]
}
 80061fa:	f107 0714 	add.w	r7, r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	bc80      	pop	{r7}
 8006202:	4770      	bx	lr

08006204 <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	460b      	mov	r3, r1
 800620e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	8b9b      	ldrh	r3, [r3, #28]
 800621a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 800621c:	89fb      	ldrh	r3, [r7, #14]
 800621e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006222:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8006224:	887b      	ldrh	r3, [r7, #2]
 8006226:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800622a:	b29a      	uxth	r2, r3
 800622c:	89fb      	ldrh	r3, [r7, #14]
 800622e:	4313      	orrs	r3, r2
 8006230:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	89fa      	ldrh	r2, [r7, #14]
 8006236:	839a      	strh	r2, [r3, #28]
}
 8006238:	f107 0714 	add.w	r7, r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop

08006244 <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8006250:	f04f 0300 	mov.w	r3, #0
 8006254:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	8b1b      	ldrh	r3, [r3, #24]
 800625a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 800625c:	89fb      	ldrh	r3, [r7, #14]
 800625e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006262:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8006264:	89fa      	ldrh	r2, [r7, #14]
 8006266:	887b      	ldrh	r3, [r7, #2]
 8006268:	4313      	orrs	r3, r2
 800626a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	89fa      	ldrh	r2, [r7, #14]
 8006270:	831a      	strh	r2, [r3, #24]
}
 8006272:	f107 0714 	add.w	r7, r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	bc80      	pop	{r7}
 800627a:	4770      	bx	lr

0800627c <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8006288:	f04f 0300 	mov.w	r3, #0
 800628c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	8b1b      	ldrh	r3, [r3, #24]
 8006292:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 8006294:	89fb      	ldrh	r3, [r7, #14]
 8006296:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800629a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800629e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80062a0:	887b      	ldrh	r3, [r7, #2]
 80062a2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80062a6:	b29a      	uxth	r2, r3
 80062a8:	89fb      	ldrh	r3, [r7, #14]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	89fa      	ldrh	r2, [r7, #14]
 80062b2:	831a      	strh	r2, [r3, #24]
}
 80062b4:	f107 0714 	add.w	r7, r7, #20
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bc80      	pop	{r7}
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop

080062c0 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	8b9b      	ldrh	r3, [r3, #28]
 80062d6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 80062d8:	89fb      	ldrh	r3, [r7, #14]
 80062da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062de:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80062e0:	89fa      	ldrh	r2, [r7, #14]
 80062e2:	887b      	ldrh	r3, [r7, #2]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	89fa      	ldrh	r2, [r7, #14]
 80062ec:	839a      	strh	r2, [r3, #28]
}
 80062ee:	f107 0714 	add.w	r7, r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b085      	sub	sp, #20
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	460b      	mov	r3, r1
 8006302:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8006304:	f04f 0300 	mov.w	r3, #0
 8006308:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	8b9b      	ldrh	r3, [r3, #28]
 800630e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 8006310:	89fb      	ldrh	r3, [r7, #14]
 8006312:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8006316:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800631a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800631c:	887b      	ldrh	r3, [r7, #2]
 800631e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006322:	b29a      	uxth	r2, r3
 8006324:	89fb      	ldrh	r3, [r7, #14]
 8006326:	4313      	orrs	r3, r2
 8006328:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	89fa      	ldrh	r2, [r7, #14]
 800632e:	839a      	strh	r2, [r3, #28]
}
 8006330:	f107 0714 	add.w	r7, r7, #20
 8006334:	46bd      	mov	sp, r7
 8006336:	bc80      	pop	{r7}
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop

0800633c <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	8c1b      	ldrh	r3, [r3, #32]
 8006352:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 8006354:	89fb      	ldrh	r3, [r7, #14]
 8006356:	f023 0302 	bic.w	r3, r3, #2
 800635a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 800635c:	89fa      	ldrh	r2, [r7, #14]
 800635e:	887b      	ldrh	r3, [r7, #2]
 8006360:	4313      	orrs	r3, r2
 8006362:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	89fa      	ldrh	r2, [r7, #14]
 8006368:	841a      	strh	r2, [r3, #32]
}
 800636a:	f107 0714 	add.w	r7, r7, #20
 800636e:	46bd      	mov	sp, r7
 8006370:	bc80      	pop	{r7}
 8006372:	4770      	bx	lr

08006374 <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8006380:	f04f 0300 	mov.w	r3, #0
 8006384:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	8c1b      	ldrh	r3, [r3, #32]
 800638a:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 800638c:	89fb      	ldrh	r3, [r7, #14]
 800638e:	f023 0308 	bic.w	r3, r3, #8
 8006392:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8006394:	89fa      	ldrh	r2, [r7, #14]
 8006396:	887b      	ldrh	r3, [r7, #2]
 8006398:	4313      	orrs	r3, r2
 800639a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	89fa      	ldrh	r2, [r7, #14]
 80063a0:	841a      	strh	r2, [r3, #32]
}
 80063a2:	f107 0714 	add.w	r7, r7, #20
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bc80      	pop	{r7}
 80063aa:	4770      	bx	lr

080063ac <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	460b      	mov	r3, r1
 80063b6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80063b8:	f04f 0300 	mov.w	r3, #0
 80063bc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	8c1b      	ldrh	r3, [r3, #32]
 80063c2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 80063c4:	89fb      	ldrh	r3, [r7, #14]
 80063c6:	f023 0320 	bic.w	r3, r3, #32
 80063ca:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 80063cc:	887b      	ldrh	r3, [r7, #2]
 80063ce:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	89fb      	ldrh	r3, [r7, #14]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	89fa      	ldrh	r2, [r7, #14]
 80063de:	841a      	strh	r2, [r3, #32]
}
 80063e0:	f107 0714 	add.w	r7, r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80063f8:	f04f 0300 	mov.w	r3, #0
 80063fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	8c1b      	ldrh	r3, [r3, #32]
 8006402:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 8006404:	89fb      	ldrh	r3, [r7, #14]
 8006406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800640a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 800640c:	887b      	ldrh	r3, [r7, #2]
 800640e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006412:	b29a      	uxth	r2, r3
 8006414:	89fb      	ldrh	r3, [r7, #14]
 8006416:	4313      	orrs	r3, r2
 8006418:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	89fa      	ldrh	r2, [r7, #14]
 800641e:	841a      	strh	r2, [r3, #32]
}
 8006420:	f107 0714 	add.w	r7, r7, #20
 8006424:	46bd      	mov	sp, r7
 8006426:	bc80      	pop	{r7}
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop

0800642c <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8006438:	f04f 0300 	mov.w	r3, #0
 800643c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	8c1b      	ldrh	r3, [r3, #32]
 8006442:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 8006444:	89fb      	ldrh	r3, [r7, #14]
 8006446:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800644a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 800644c:	887b      	ldrh	r3, [r7, #2]
 800644e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006452:	b29a      	uxth	r2, r3
 8006454:	89fb      	ldrh	r3, [r7, #14]
 8006456:	4313      	orrs	r3, r2
 8006458:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	89fa      	ldrh	r2, [r7, #14]
 800645e:	841a      	strh	r2, [r3, #32]
}
 8006460:	f107 0714 	add.w	r7, r7, #20
 8006464:	46bd      	mov	sp, r7
 8006466:	bc80      	pop	{r7}
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop

0800646c <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800646c:	b480      	push	{r7}
 800646e:	b085      	sub	sp, #20
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	460b      	mov	r3, r1
 8006476:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8c1b      	ldrh	r3, [r3, #32]
 8006482:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 8006484:	89fb      	ldrh	r3, [r7, #14]
 8006486:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800648a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 800648c:	887b      	ldrh	r3, [r7, #2]
 800648e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006492:	b29a      	uxth	r2, r3
 8006494:	89fb      	ldrh	r3, [r7, #14]
 8006496:	4313      	orrs	r3, r2
 8006498:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	89fa      	ldrh	r2, [r7, #14]
 800649e:	841a      	strh	r2, [r3, #32]
}
 80064a0:	f107 0714 	add.w	r7, r7, #20
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bc80      	pop	{r7}
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop

080064ac <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	460b      	mov	r3, r1
 80064b6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80064b8:	f04f 0300 	mov.w	r3, #0
 80064bc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	8c1b      	ldrh	r3, [r3, #32]
 80064c2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 80064c4:	89fb      	ldrh	r3, [r7, #14]
 80064c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064ca:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80064cc:	887b      	ldrh	r3, [r7, #2]
 80064ce:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	89fb      	ldrh	r3, [r7, #14]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	89fa      	ldrh	r2, [r7, #14]
 80064de:	841a      	strh	r2, [r3, #32]
}
 80064e0:	f107 0714 	add.w	r7, r7, #20
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bc80      	pop	{r7}
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop

080064ec <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	4613      	mov	r3, r2
 80064f6:	460a      	mov	r2, r1
 80064f8:	807a      	strh	r2, [r7, #2]
 80064fa:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80064fc:	f04f 0300 	mov.w	r3, #0
 8006500:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
 8006502:	887b      	ldrh	r3, [r7, #2]
 8006504:	f04f 0201 	mov.w	r2, #1
 8006508:	fa02 f303 	lsl.w	r3, r2, r3
 800650c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	8c1b      	ldrh	r3, [r3, #32]
 8006512:	b29a      	uxth	r2, r3
 8006514:	89fb      	ldrh	r3, [r7, #14]
 8006516:	ea6f 0303 	mvn.w	r3, r3
 800651a:	b29b      	uxth	r3, r3
 800651c:	4013      	ands	r3, r2
 800651e:	b29a      	uxth	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	8c1b      	ldrh	r3, [r3, #32]
 8006528:	b29a      	uxth	r2, r3
 800652a:	8839      	ldrh	r1, [r7, #0]
 800652c:	887b      	ldrh	r3, [r7, #2]
 800652e:	fa01 f303 	lsl.w	r3, r1, r3
 8006532:	b29b      	uxth	r3, r3
 8006534:	4313      	orrs	r3, r2
 8006536:	b29a      	uxth	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	841a      	strh	r2, [r3, #32]
}
 800653c:	f107 0714 	add.w	r7, r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop

08006548 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	4613      	mov	r3, r2
 8006552:	460a      	mov	r2, r1
 8006554:	807a      	strh	r2, [r7, #2]
 8006556:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8006558:	f04f 0300 	mov.w	r3, #0
 800655c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
 800655e:	887b      	ldrh	r3, [r7, #2]
 8006560:	f04f 0204 	mov.w	r2, #4
 8006564:	fa02 f303 	lsl.w	r3, r2, r3
 8006568:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	8c1b      	ldrh	r3, [r3, #32]
 800656e:	b29a      	uxth	r2, r3
 8006570:	89fb      	ldrh	r3, [r7, #14]
 8006572:	ea6f 0303 	mvn.w	r3, r3
 8006576:	b29b      	uxth	r3, r3
 8006578:	4013      	ands	r3, r2
 800657a:	b29a      	uxth	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	8c1b      	ldrh	r3, [r3, #32]
 8006584:	b29a      	uxth	r2, r3
 8006586:	8839      	ldrh	r1, [r7, #0]
 8006588:	887b      	ldrh	r3, [r7, #2]
 800658a:	fa01 f303 	lsl.w	r3, r1, r3
 800658e:	b29b      	uxth	r3, r3
 8006590:	4313      	orrs	r3, r2
 8006592:	b29a      	uxth	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	841a      	strh	r2, [r3, #32]
}
 8006598:	f107 0714 	add.w	r7, r7, #20
 800659c:	46bd      	mov	sp, r7
 800659e:	bc80      	pop	{r7}
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop

080065a4 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	4613      	mov	r3, r2
 80065ae:	460a      	mov	r2, r1
 80065b0:	807a      	strh	r2, [r7, #2]
 80065b2:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 80065b4:	f04f 0300 	mov.w	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 80065ba:	f04f 0300 	mov.w	r3, #0
 80065be:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f103 0318 	add.w	r3, r3, #24
 80065ca:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 80065cc:	887b      	ldrh	r3, [r7, #2]
 80065ce:	f04f 0201 	mov.w	r2, #1
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	8c1b      	ldrh	r3, [r3, #32]
 80065dc:	b29a      	uxth	r2, r3
 80065de:	897b      	ldrh	r3, [r7, #10]
 80065e0:	ea6f 0303 	mvn.w	r3, r3
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	4013      	ands	r3, r2
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80065ee:	887b      	ldrh	r3, [r7, #2]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <TIM_SelectOCxM+0x56>
 80065f4:	887b      	ldrh	r3, [r7, #2]
 80065f6:	2b08      	cmp	r3, #8
 80065f8:	d113      	bne.n	8006622 <TIM_SelectOCxM+0x7e>
  {
    tmp += (TIM_Channel>>1);
 80065fa:	887b      	ldrh	r3, [r7, #2]
 80065fc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8006600:	b29b      	uxth	r3, r3
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	18d3      	adds	r3, r2, r3
 8006606:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	6812      	ldr	r2, [r2, #0]
 800660e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006612:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	6811      	ldr	r1, [r2, #0]
 800661a:	883a      	ldrh	r2, [r7, #0]
 800661c:	430a      	orrs	r2, r1
 800661e:	601a      	str	r2, [r3, #0]
 8006620:	e018      	b.n	8006654 <TIM_SelectOCxM+0xb0>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8006622:	887b      	ldrh	r3, [r7, #2]
 8006624:	f1a3 0304 	sub.w	r3, r3, #4
 8006628:	b29b      	uxth	r3, r3
 800662a:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800662e:	b29b      	uxth	r3, r3
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	18d3      	adds	r3, r2, r3
 8006634:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006640:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	6811      	ldr	r1, [r2, #0]
 8006648:	883a      	ldrh	r2, [r7, #0]
 800664a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800664e:	b292      	uxth	r2, r2
 8006650:	430a      	orrs	r2, r1
 8006652:	601a      	str	r2, [r3, #0]
  }
}
 8006654:	f107 0714 	add.w	r7, r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	bc80      	pop	{r7}
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop

08006660 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	460b      	mov	r3, r1
 800666a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800666c:	78fb      	ldrb	r3, [r7, #3]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d008      	beq.n	8006684 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	881b      	ldrh	r3, [r3, #0]
 8006676:	b29b      	uxth	r3, r3
 8006678:	f043 0302 	orr.w	r3, r3, #2
 800667c:	b29a      	uxth	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	801a      	strh	r2, [r3, #0]
 8006682:	e007      	b.n	8006694 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	b29b      	uxth	r3, r3
 800668a:	f023 0302 	bic.w	r3, r3, #2
 800668e:	b29a      	uxth	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	801a      	strh	r2, [r3, #0]
  }
}
 8006694:	f107 070c 	add.w	r7, r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop

080066a0 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80066ac:	887b      	ldrh	r3, [r7, #2]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d008      	beq.n	80066c4 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	881b      	ldrh	r3, [r3, #0]
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	f043 0304 	orr.w	r3, r3, #4
 80066bc:	b29a      	uxth	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	801a      	strh	r2, [r3, #0]
 80066c2:	e007      	b.n	80066d4 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	881b      	ldrh	r3, [r3, #0]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	f023 0304 	bic.w	r3, r3, #4
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	801a      	strh	r2, [r3, #0]
  }
}
 80066d4:	f107 070c 	add.w	r7, r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop

080066e0 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	460b      	mov	r3, r1
 80066ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80066ec:	78fb      	ldrb	r3, [r7, #3]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d008      	beq.n	8006704 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	889b      	ldrh	r3, [r3, #4]
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	809a      	strh	r2, [r3, #4]
 8006702:	e007      	b.n	8006714 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	889b      	ldrh	r3, [r3, #4]
 8006708:	b29b      	uxth	r3, r3
 800670a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800670e:	b29a      	uxth	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	809a      	strh	r2, [r3, #4]
  }
}
 8006714:	f107 070c 	add.w	r7, r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	bc80      	pop	{r7}
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop

08006720 <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	460b      	mov	r3, r1
 800672a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	881b      	ldrh	r3, [r3, #0]
 8006730:	b29b      	uxth	r3, r3
 8006732:	f023 0308 	bic.w	r3, r3, #8
 8006736:	b29a      	uxth	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29a      	uxth	r2, r3
 8006742:	887b      	ldrh	r3, [r7, #2]
 8006744:	4313      	orrs	r3, r2
 8006746:	b29a      	uxth	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	801a      	strh	r2, [r3, #0]
}
 800674c:	f107 070c 	add.w	r7, r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	bc80      	pop	{r7}
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop

08006758 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	889b      	ldrh	r3, [r3, #4]
 8006768:	b29b      	uxth	r3, r3
 800676a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800676e:	b29a      	uxth	r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	889b      	ldrh	r3, [r3, #4]
 8006778:	b29a      	uxth	r2, r3
 800677a:	887b      	ldrh	r3, [r7, #2]
 800677c:	4313      	orrs	r3, r2
 800677e:	b29a      	uxth	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	809a      	strh	r2, [r3, #4]
}
 8006784:	f107 070c 	add.w	r7, r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	bc80      	pop	{r7}
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop

08006790 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	891b      	ldrh	r3, [r3, #8]
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	f023 0307 	bic.w	r3, r3, #7
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	891b      	ldrh	r3, [r3, #8]
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	887b      	ldrh	r3, [r7, #2]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	811a      	strh	r2, [r3, #8]
}
 80067bc:	f107 070c 	add.w	r7, r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bc80      	pop	{r7}
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop

080067c8 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	460b      	mov	r3, r1
 80067d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	891b      	ldrh	r3, [r3, #8]
 80067d8:	b29b      	uxth	r3, r3
 80067da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067de:	b29a      	uxth	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	891b      	ldrh	r3, [r3, #8]
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	887b      	ldrh	r3, [r7, #2]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	811a      	strh	r2, [r3, #8]
}
 80067f4:	f107 070c 	add.w	r7, r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bc80      	pop	{r7}
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop

08006800 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	460b      	mov	r3, r1
 800680a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	887a      	ldrh	r2, [r7, #2]
 8006810:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8006812:	f107 070c 	add.w	r7, r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr

0800681c <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	887a      	ldrh	r2, [r7, #2]
 800682c:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 800682e:	f107 070c 	add.w	r7, r7, #12
 8006832:	46bd      	mov	sp, r7
 8006834:	bc80      	pop	{r7}
 8006836:	4770      	bx	lr

08006838 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	460b      	mov	r3, r1
 8006842:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	887a      	ldrh	r2, [r7, #2]
 8006848:	869a      	strh	r2, [r3, #52]	; 0x34
}
 800684a:	f107 070c 	add.w	r7, r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	bc80      	pop	{r7}
 8006852:	4770      	bx	lr

08006854 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	887a      	ldrh	r2, [r7, #2]
 8006864:	871a      	strh	r2, [r3, #56]	; 0x38
}
 8006866:	f107 070c 	add.w	r7, r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	bc80      	pop	{r7}
 800686e:	4770      	bx	lr

08006870 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	460b      	mov	r3, r1
 800687a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	887a      	ldrh	r2, [r7, #2]
 8006880:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8006882:	f107 070c 	add.w	r7, r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr

0800688c <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	887a      	ldrh	r2, [r7, #2]
 800689c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 80068a0:	f107 070c 	add.w	r7, r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop

080068ac <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	460b      	mov	r3, r1
 80068b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	8b1b      	ldrh	r3, [r3, #24]
 80068bc:	b29b      	uxth	r3, r3
 80068be:	f023 030c 	bic.w	r3, r3, #12
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	8b1b      	ldrh	r3, [r3, #24]
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	887b      	ldrh	r3, [r7, #2]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	831a      	strh	r2, [r3, #24]
}
 80068d8:	f107 070c 	add.w	r7, r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	bc80      	pop	{r7}
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop

080068e4 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	460b      	mov	r3, r1
 80068ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8b1b      	ldrh	r3, [r3, #24]
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80068fa:	b29a      	uxth	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	8b1b      	ldrh	r3, [r3, #24]
 8006904:	b29a      	uxth	r2, r3
 8006906:	887b      	ldrh	r3, [r7, #2]
 8006908:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800690c:	b29b      	uxth	r3, r3
 800690e:	4313      	orrs	r3, r2
 8006910:	b29a      	uxth	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	831a      	strh	r2, [r3, #24]
}
 8006916:	f107 070c 	add.w	r7, r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr

08006920 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	460b      	mov	r3, r1
 800692a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8b9b      	ldrh	r3, [r3, #28]
 8006930:	b29b      	uxth	r3, r3
 8006932:	f023 030c 	bic.w	r3, r3, #12
 8006936:	b29a      	uxth	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	8b9b      	ldrh	r3, [r3, #28]
 8006940:	b29a      	uxth	r2, r3
 8006942:	887b      	ldrh	r3, [r7, #2]
 8006944:	4313      	orrs	r3, r2
 8006946:	b29a      	uxth	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	839a      	strh	r2, [r3, #28]
}
 800694c:	f107 070c 	add.w	r7, r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	bc80      	pop	{r7}
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop

08006958 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	460b      	mov	r3, r1
 8006962:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	8b9b      	ldrh	r3, [r3, #28]
 8006968:	b29b      	uxth	r3, r3
 800696a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800696e:	b29a      	uxth	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	8b9b      	ldrh	r3, [r3, #28]
 8006978:	b29a      	uxth	r2, r3
 800697a:	887b      	ldrh	r3, [r7, #2]
 800697c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006980:	b29b      	uxth	r3, r3
 8006982:	4313      	orrs	r3, r2
 8006984:	b29a      	uxth	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	839a      	strh	r2, [r3, #28]
}
 800698a:	f107 070c 	add.w	r7, r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr

08006994 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	460b      	mov	r3, r1
 800699e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	887b      	ldrh	r3, [r7, #2]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	801a      	strh	r2, [r3, #0]
}
 80069c0:	f107 070c 	add.w	r7, r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bc80      	pop	{r7}
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop

080069cc <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80069d8:	b29b      	uxth	r3, r3
}
 80069da:	4618      	mov	r0, r3
 80069dc:	f107 070c 	add.w	r7, r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bc80      	pop	{r7}
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop

080069e8 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80069f4:	b29b      	uxth	r3, r3
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	f107 070c 	add.w	r7, r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bc80      	pop	{r7}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop

08006a04 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006a10:	b29b      	uxth	r3, r3
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	f107 070c 	add.w	r7, r7, #12
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bc80      	pop	{r7}
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop

08006a20 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006a2e:	b29b      	uxth	r3, r3
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	f107 070c 	add.w	r7, r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bc80      	pop	{r7}
 8006a3a:	4770      	bx	lr

08006a3c <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006a48:	b29b      	uxth	r3, r3
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f107 070c 	add.w	r7, r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop

08006a58 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a64:	b29b      	uxth	r3, r3
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	f107 070c 	add.w	r7, r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bc80      	pop	{r7}
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop

08006a74 <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	8a1b      	ldrh	r3, [r3, #16]
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	887b      	ldrh	r3, [r7, #2]
 8006a8e:	4013      	ands	r3, r2
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 8006a96:	f04f 0301 	mov.w	r3, #1
 8006a9a:	73fb      	strb	r3, [r7, #15]
 8006a9c:	e002      	b.n	8006aa4 <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f107 0714 	add.w	r7, r7, #20
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bc80      	pop	{r7}
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop

08006ab4 <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	460b      	mov	r3, r1
 8006abe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8006ac0:	887b      	ldrh	r3, [r7, #2]
 8006ac2:	ea6f 0303 	mvn.w	r3, r3
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	821a      	strh	r2, [r3, #16]
}
 8006acc:	f107 070c 	add.w	r7, r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bc80      	pop	{r7}
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop

08006ad8 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8006aea:	f04f 0300 	mov.w	r3, #0
 8006aee:	81bb      	strh	r3, [r7, #12]
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	8a1b      	ldrh	r3, [r3, #16]
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	887b      	ldrh	r3, [r7, #2]
 8006afe:	4013      	ands	r3, r2
 8006b00:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	899b      	ldrh	r3, [r3, #12]
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	887b      	ldrh	r3, [r7, #2]
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8006b0e:	89bb      	ldrh	r3, [r7, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d006      	beq.n	8006b22 <TIM_GetITStatus+0x4a>
 8006b14:	897b      	ldrh	r3, [r7, #10]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8006b1a:	f04f 0301 	mov.w	r3, #1
 8006b1e:	73fb      	strb	r3, [r7, #15]
 8006b20:	e002      	b.n	8006b28 <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8006b22:	f04f 0300 	mov.w	r3, #0
 8006b26:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f107 0714 	add.w	r7, r7, #20
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bc80      	pop	{r7}
 8006b34:	4770      	bx	lr
 8006b36:	bf00      	nop

08006b38 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	460b      	mov	r3, r1
 8006b42:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8006b44:	887b      	ldrh	r3, [r7, #2]
 8006b46:	ea6f 0303 	mvn.w	r3, r3
 8006b4a:	b29a      	uxth	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	821a      	strh	r2, [r3, #16]
}
 8006b50:	f107 070c 	add.w	r7, r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bc80      	pop	{r7}
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop

08006b5c <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	8179      	strh	r1, [r7, #10]
 8006b66:	813a      	strh	r2, [r7, #8]
 8006b68:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8006b6a:	f04f 0300 	mov.w	r3, #0
 8006b6e:	82bb      	strh	r3, [r7, #20]
 8006b70:	f04f 0300 	mov.w	r3, #0
 8006b74:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8c1b      	ldrh	r3, [r3, #32]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f023 0301 	bic.w	r3, r3, #1
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8b1b      	ldrh	r3, [r3, #24]
 8006b8a:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8c1b      	ldrh	r3, [r3, #32]
 8006b90:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8006b92:	8abb      	ldrh	r3, [r7, #20]
 8006b94:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8006b98:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8006b9a:	88fb      	ldrh	r3, [r7, #6]
 8006b9c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006ba0:	b29a      	uxth	r2, r3
 8006ba2:	893b      	ldrh	r3, [r7, #8]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	8abb      	ldrh	r3, [r7, #20]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	4b1c      	ldr	r3, [pc, #112]	; (8006c24 <TI1_Config+0xc8>)
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d013      	beq.n	8006bde <TI1_Config+0x82>
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	4b1b      	ldr	r3, [pc, #108]	; (8006c28 <TI1_Config+0xcc>)
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d00f      	beq.n	8006bde <TI1_Config+0x82>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc4:	d00b      	beq.n	8006bde <TI1_Config+0x82>
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4b18      	ldr	r3, [pc, #96]	; (8006c2c <TI1_Config+0xd0>)
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d007      	beq.n	8006bde <TI1_Config+0x82>
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <TI1_Config+0xd4>)
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d003      	beq.n	8006bde <TI1_Config+0x82>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4b16      	ldr	r3, [pc, #88]	; (8006c34 <TI1_Config+0xd8>)
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d10b      	bne.n	8006bf6 <TI1_Config+0x9a>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8006bde:	8afb      	ldrh	r3, [r7, #22]
 8006be0:	f023 0302 	bic.w	r3, r3, #2
 8006be4:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8006be6:	897a      	ldrh	r2, [r7, #10]
 8006be8:	8afb      	ldrh	r3, [r7, #22]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	f043 0301 	orr.w	r3, r3, #1
 8006bf2:	82fb      	strh	r3, [r7, #22]
 8006bf4:	e00a      	b.n	8006c0c <TI1_Config+0xb0>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006bf6:	8afb      	ldrh	r3, [r7, #22]
 8006bf8:	f023 030a 	bic.w	r3, r3, #10
 8006bfc:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8006bfe:	897a      	ldrh	r2, [r7, #10]
 8006c00:	8afb      	ldrh	r3, [r7, #22]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	f043 0301 	orr.w	r3, r3, #1
 8006c0a:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8aba      	ldrh	r2, [r7, #20]
 8006c10:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8afa      	ldrh	r2, [r7, #22]
 8006c16:	841a      	strh	r2, [r3, #32]
}
 8006c18:	f107 071c 	add.w	r7, r7, #28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bc80      	pop	{r7}
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	40012c00 	.word	0x40012c00
 8006c28:	40013400 	.word	0x40013400
 8006c2c:	40000400 	.word	0x40000400
 8006c30:	40000800 	.word	0x40000800
 8006c34:	40000c00 	.word	0x40000c00

08006c38 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b087      	sub	sp, #28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	8179      	strh	r1, [r7, #10]
 8006c42:	813a      	strh	r2, [r7, #8]
 8006c44:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8006c46:	f04f 0300 	mov.w	r3, #0
 8006c4a:	82bb      	strh	r3, [r7, #20]
 8006c4c:	f04f 0300 	mov.w	r3, #0
 8006c50:	82fb      	strh	r3, [r7, #22]
 8006c52:	f04f 0300 	mov.w	r3, #0
 8006c56:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8c1b      	ldrh	r3, [r3, #32]
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	f023 0310 	bic.w	r3, r3, #16
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	8b1b      	ldrh	r3, [r3, #24]
 8006c6c:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8c1b      	ldrh	r3, [r3, #32]
 8006c72:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8006c74:	897b      	ldrh	r3, [r7, #10]
 8006c76:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006c7a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8006c7c:	8abb      	ldrh	r3, [r7, #20]
 8006c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c82:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8006c86:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8006c8a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8006c8c:	88fb      	ldrh	r3, [r7, #6]
 8006c8e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	8abb      	ldrh	r3, [r7, #20]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8006c9a:	893b      	ldrh	r3, [r7, #8]
 8006c9c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	8abb      	ldrh	r3, [r7, #20]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8006ca8:	68fa      	ldr	r2, [r7, #12]
 8006caa:	4b1c      	ldr	r3, [pc, #112]	; (8006d1c <TI2_Config+0xe4>)
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d013      	beq.n	8006cd8 <TI2_Config+0xa0>
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	4b1b      	ldr	r3, [pc, #108]	; (8006d20 <TI2_Config+0xe8>)
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d00f      	beq.n	8006cd8 <TI2_Config+0xa0>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cbe:	d00b      	beq.n	8006cd8 <TI2_Config+0xa0>
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	4b18      	ldr	r3, [pc, #96]	; (8006d24 <TI2_Config+0xec>)
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d007      	beq.n	8006cd8 <TI2_Config+0xa0>
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	4b17      	ldr	r3, [pc, #92]	; (8006d28 <TI2_Config+0xf0>)
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d003      	beq.n	8006cd8 <TI2_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	4b16      	ldr	r3, [pc, #88]	; (8006d2c <TI2_Config+0xf4>)
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d10b      	bne.n	8006cf0 <TI2_Config+0xb8>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8006cd8:	8afb      	ldrh	r3, [r7, #22]
 8006cda:	f023 0320 	bic.w	r3, r3, #32
 8006cde:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8006ce0:	8a7a      	ldrh	r2, [r7, #18]
 8006ce2:	8afb      	ldrh	r3, [r7, #22]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	f043 0310 	orr.w	r3, r3, #16
 8006cec:	82fb      	strh	r3, [r7, #22]
 8006cee:	e00a      	b.n	8006d06 <TI2_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006cf0:	8afb      	ldrh	r3, [r7, #22]
 8006cf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cf6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8006cf8:	897a      	ldrh	r2, [r7, #10]
 8006cfa:	8afb      	ldrh	r3, [r7, #22]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	f043 0310 	orr.w	r3, r3, #16
 8006d04:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	8aba      	ldrh	r2, [r7, #20]
 8006d0a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8afa      	ldrh	r2, [r7, #22]
 8006d10:	841a      	strh	r2, [r3, #32]
}
 8006d12:	f107 071c 	add.w	r7, r7, #28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bc80      	pop	{r7}
 8006d1a:	4770      	bx	lr
 8006d1c:	40012c00 	.word	0x40012c00
 8006d20:	40013400 	.word	0x40013400
 8006d24:	40000400 	.word	0x40000400
 8006d28:	40000800 	.word	0x40000800
 8006d2c:	40000c00 	.word	0x40000c00

08006d30 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	8179      	strh	r1, [r7, #10]
 8006d3a:	813a      	strh	r2, [r7, #8]
 8006d3c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8006d3e:	f04f 0300 	mov.w	r3, #0
 8006d42:	82bb      	strh	r3, [r7, #20]
 8006d44:	f04f 0300 	mov.w	r3, #0
 8006d48:	82fb      	strh	r3, [r7, #22]
 8006d4a:	f04f 0300 	mov.w	r3, #0
 8006d4e:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8c1b      	ldrh	r3, [r3, #32]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d5a:	b29a      	uxth	r2, r3
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8b9b      	ldrh	r3, [r3, #28]
 8006d64:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	8c1b      	ldrh	r3, [r3, #32]
 8006d6a:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8006d6c:	897b      	ldrh	r3, [r7, #10]
 8006d6e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006d72:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 8006d74:	8abb      	ldrh	r3, [r7, #20]
 8006d76:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8006d7a:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8006d7c:	88fb      	ldrh	r3, [r7, #6]
 8006d7e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	893b      	ldrh	r3, [r7, #8]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	8abb      	ldrh	r3, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	4b1c      	ldr	r3, [pc, #112]	; (8006e04 <TI3_Config+0xd4>)
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d013      	beq.n	8006dc0 <TI3_Config+0x90>
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	4b1b      	ldr	r3, [pc, #108]	; (8006e08 <TI3_Config+0xd8>)
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d00f      	beq.n	8006dc0 <TI3_Config+0x90>
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006da6:	d00b      	beq.n	8006dc0 <TI3_Config+0x90>
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	4b18      	ldr	r3, [pc, #96]	; (8006e0c <TI3_Config+0xdc>)
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d007      	beq.n	8006dc0 <TI3_Config+0x90>
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	4b17      	ldr	r3, [pc, #92]	; (8006e10 <TI3_Config+0xe0>)
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d003      	beq.n	8006dc0 <TI3_Config+0x90>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	4b16      	ldr	r3, [pc, #88]	; (8006e14 <TI3_Config+0xe4>)
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d10b      	bne.n	8006dd8 <TI3_Config+0xa8>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8006dc0:	8afb      	ldrh	r3, [r7, #22]
 8006dc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006dc6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8006dc8:	8a7a      	ldrh	r2, [r7, #18]
 8006dca:	8afb      	ldrh	r3, [r7, #22]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dd4:	82fb      	strh	r3, [r7, #22]
 8006dd6:	e00a      	b.n	8006dee <TI3_Config+0xbe>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006dd8:	8afb      	ldrh	r3, [r7, #22]
 8006dda:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006dde:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8006de0:	897a      	ldrh	r2, [r7, #10]
 8006de2:	8afb      	ldrh	r3, [r7, #22]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dec:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8aba      	ldrh	r2, [r7, #20]
 8006df2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8afa      	ldrh	r2, [r7, #22]
 8006df8:	841a      	strh	r2, [r3, #32]
}
 8006dfa:	f107 071c 	add.w	r7, r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bc80      	pop	{r7}
 8006e02:	4770      	bx	lr
 8006e04:	40012c00 	.word	0x40012c00
 8006e08:	40013400 	.word	0x40013400
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40000c00 	.word	0x40000c00

08006e18 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	8179      	strh	r1, [r7, #10]
 8006e22:	813a      	strh	r2, [r7, #8]
 8006e24:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8006e26:	f04f 0300 	mov.w	r3, #0
 8006e2a:	82bb      	strh	r3, [r7, #20]
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	82fb      	strh	r3, [r7, #22]
 8006e32:	f04f 0300 	mov.w	r3, #0
 8006e36:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8c1b      	ldrh	r3, [r3, #32]
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8b9b      	ldrh	r3, [r3, #28]
 8006e4c:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8c1b      	ldrh	r3, [r3, #32]
 8006e52:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8006e54:	897b      	ldrh	r3, [r7, #10]
 8006e56:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006e5a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8006e5c:	8abb      	ldrh	r3, [r7, #20]
 8006e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e62:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8006e66:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8006e6a:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8006e6c:	893b      	ldrh	r3, [r7, #8]
 8006e6e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	8abb      	ldrh	r3, [r7, #20]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8006e7a:	88fb      	ldrh	r3, [r7, #6]
 8006e7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	8abb      	ldrh	r3, [r7, #20]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	4b1e      	ldr	r3, [pc, #120]	; (8006f04 <TI4_Config+0xec>)
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d013      	beq.n	8006eb8 <TI4_Config+0xa0>
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	4b1d      	ldr	r3, [pc, #116]	; (8006f08 <TI4_Config+0xf0>)
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d00f      	beq.n	8006eb8 <TI4_Config+0xa0>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e9e:	d00b      	beq.n	8006eb8 <TI4_Config+0xa0>
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	4b1a      	ldr	r3, [pc, #104]	; (8006f0c <TI4_Config+0xf4>)
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d007      	beq.n	8006eb8 <TI4_Config+0xa0>
 8006ea8:	68fa      	ldr	r2, [r7, #12]
 8006eaa:	4b19      	ldr	r3, [pc, #100]	; (8006f10 <TI4_Config+0xf8>)
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d003      	beq.n	8006eb8 <TI4_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8006eb0:	68fa      	ldr	r2, [r7, #12]
 8006eb2:	4b18      	ldr	r3, [pc, #96]	; (8006f14 <TI4_Config+0xfc>)
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d10b      	bne.n	8006ed0 <TI4_Config+0xb8>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8006eb8:	8afb      	ldrh	r3, [r7, #22]
 8006eba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ebe:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8006ec0:	8a7a      	ldrh	r2, [r7, #18]
 8006ec2:	8afb      	ldrh	r3, [r7, #22]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006ecc:	82fb      	strh	r3, [r7, #22]
 8006ece:	e00e      	b.n	8006eee <TI4_Config+0xd6>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8006ed0:	8afb      	ldrh	r3, [r7, #22]
 8006ed2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ed6:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8006eda:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8006ede:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8006ee0:	897a      	ldrh	r2, [r7, #10]
 8006ee2:	8afb      	ldrh	r3, [r7, #22]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006eec:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	8aba      	ldrh	r2, [r7, #20]
 8006ef2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8afa      	ldrh	r2, [r7, #22]
 8006ef8:	841a      	strh	r2, [r3, #32]
}
 8006efa:	f107 071c 	add.w	r7, r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bc80      	pop	{r7}
 8006f02:	4770      	bx	lr
 8006f04:	40012c00 	.word	0x40012c00
 8006f08:	40013400 	.word	0x40013400
 8006f0c:	40000400 	.word	0x40000400
 8006f10:	40000800 	.word	0x40000800
 8006f14:	40000c00 	.word	0x40000c00

08006f18 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	4b2b      	ldr	r3, [pc, #172]	; (8006fd0 <USART_DeInit+0xb8>)
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d10c      	bne.n	8006f42 <USART_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8006f28:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006f2c:	f04f 0101 	mov.w	r1, #1
 8006f30:	f7fd fde0 	bl	8004af4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006f34:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006f38:	f04f 0100 	mov.w	r1, #0
 8006f3c:	f7fd fdda 	bl	8004af4 <RCC_APB2PeriphResetCmd>
 8006f40:	e042      	b.n	8006fc8 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART2)
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	4b23      	ldr	r3, [pc, #140]	; (8006fd4 <USART_DeInit+0xbc>)
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d10c      	bne.n	8006f64 <USART_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8006f4a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006f4e:	f04f 0101 	mov.w	r1, #1
 8006f52:	f7fd fdef 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8006f56:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006f5a:	f04f 0100 	mov.w	r1, #0
 8006f5e:	f7fd fde9 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 8006f62:	e031      	b.n	8006fc8 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART3)
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	4b1c      	ldr	r3, [pc, #112]	; (8006fd8 <USART_DeInit+0xc0>)
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d10c      	bne.n	8006f86 <USART_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8006f6c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006f70:	f04f 0101 	mov.w	r1, #1
 8006f74:	f7fd fdde 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8006f78:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006f7c:	f04f 0100 	mov.w	r1, #0
 8006f80:	f7fd fdd8 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 8006f84:	e020      	b.n	8006fc8 <USART_DeInit+0xb0>
  }    
  else if (USARTx == UART4)
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	4b14      	ldr	r3, [pc, #80]	; (8006fdc <USART_DeInit+0xc4>)
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d10c      	bne.n	8006fa8 <USART_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8006f8e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006f92:	f04f 0101 	mov.w	r1, #1
 8006f96:	f7fd fdcd 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8006f9a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006f9e:	f04f 0100 	mov.w	r1, #0
 8006fa2:	f7fd fdc7 	bl	8004b34 <RCC_APB1PeriphResetCmd>
 8006fa6:	e00f      	b.n	8006fc8 <USART_DeInit+0xb0>
  }    
  else
  {
    if (USARTx == UART5)
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	4b0d      	ldr	r3, [pc, #52]	; (8006fe0 <USART_DeInit+0xc8>)
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d10b      	bne.n	8006fc8 <USART_DeInit+0xb0>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8006fb0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006fb4:	f04f 0101 	mov.w	r1, #1
 8006fb8:	f7fd fdbc 	bl	8004b34 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8006fbc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006fc0:	f04f 0100 	mov.w	r1, #0
 8006fc4:	f7fd fdb6 	bl	8004b34 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8006fc8:	f107 0708 	add.w	r7, r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}
 8006fd0:	40013800 	.word	0x40013800
 8006fd4:	40004400 	.word	0x40004400
 8006fd8:	40004800 	.word	0x40004800
 8006fdc:	40004c00 	.word	0x40004c00
 8006fe0:	40005000 	.word	0x40005000

08006fe4 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b08c      	sub	sp, #48	; 0x30
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8006fee:	f04f 0300 	mov.w	r3, #0
 8006ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ff4:	f04f 0300 	mov.w	r3, #0
 8006ff8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8006ffa:	f04f 0300 	mov.w	r3, #0
 8006ffe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8007000:	f04f 0300 	mov.w	r3, #0
 8007004:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8007006:	f04f 0300 	mov.w	r3, #0
 800700a:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	8a1b      	ldrh	r3, [r3, #16]
 8007014:	b29b      	uxth	r3, r3
 8007016:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8007018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800701a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800701e:	4013      	ands	r3, r2
 8007020:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	88db      	ldrh	r3, [r3, #6]
 8007026:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007028:	4313      	orrs	r3, r2
 800702a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800702c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800702e:	b29a      	uxth	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	899b      	ldrh	r3, [r3, #12]
 8007038:	b29b      	uxth	r3, r3
 800703a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800703c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800703e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8007042:	4013      	ands	r3, r2
 8007044:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	889a      	ldrh	r2, [r3, #4]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	891b      	ldrh	r3, [r3, #8]
 800704e:	4313      	orrs	r3, r2
 8007050:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8007056:	4313      	orrs	r3, r2
 8007058:	b29b      	uxth	r3, r3
 800705a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800705c:	4313      	orrs	r3, r2
 800705e:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8007060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007062:	b29a      	uxth	r2, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	8a9b      	ldrh	r3, [r3, #20]
 800706c:	b29b      	uxth	r3, r3
 800706e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8007070:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007072:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8007076:	4013      	ands	r3, r2
 8007078:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	899b      	ldrh	r3, [r3, #12]
 800707e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007080:	4313      	orrs	r3, r2
 8007082:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8007084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007086:	b29a      	uxth	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800708c:	f107 0308 	add.w	r3, r7, #8
 8007090:	4618      	mov	r0, r3
 8007092:	f7fd fc11 	bl	80048b8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	4b37      	ldr	r3, [pc, #220]	; (8007178 <USART_Init+0x194>)
 800709a:	429a      	cmp	r2, r3
 800709c:	d102      	bne.n	80070a4 <USART_Init+0xc0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a2:	e001      	b.n	80070a8 <USART_Init+0xc4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	899b      	ldrh	r3, [r3, #12]
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	b21b      	sxth	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	da0f      	bge.n	80070d6 <USART_Init+0xf2>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80070b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070b8:	4613      	mov	r3, r2
 80070ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80070be:	189b      	adds	r3, r3, r2
 80070c0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80070c4:	189a      	adds	r2, r3, r2
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80070ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
 80070d4:	e00e      	b.n	80070f4 <USART_Init+0x110>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80070d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070d8:	4613      	mov	r3, r2
 80070da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80070de:	189b      	adds	r3, r3, r2
 80070e0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80070e4:	189a      	adds	r2, r3, r2
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80070ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80070f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070f6:	4b21      	ldr	r3, [pc, #132]	; (800717c <USART_Init+0x198>)
 80070f8:	fba3 1302 	umull	r1, r3, r3, r2
 80070fc:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8007100:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007104:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8007106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007108:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800710c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8007110:	fb02 f303 	mul.w	r3, r2, r3
 8007114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	899b      	ldrh	r3, [r3, #12]
 800711e:	b29b      	uxth	r3, r3
 8007120:	b29b      	uxth	r3, r3
 8007122:	b21b      	sxth	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	da0f      	bge.n	8007148 <USART_Init+0x164>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8007128:	6a3b      	ldr	r3, [r7, #32]
 800712a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800712e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007132:	4b12      	ldr	r3, [pc, #72]	; (800717c <USART_Init+0x198>)
 8007134:	fba3 1302 	umull	r1, r3, r3, r2
 8007138:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007142:	4313      	orrs	r3, r2
 8007144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007146:	e00e      	b.n	8007166 <USART_Init+0x182>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8007148:	6a3b      	ldr	r3, [r7, #32]
 800714a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800714e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007152:	4b0a      	ldr	r3, [pc, #40]	; (800717c <USART_Init+0x198>)
 8007154:	fba3 1302 	umull	r1, r3, r3, r2
 8007158:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800715c:	f003 030f 	and.w	r3, r3, #15
 8007160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007162:	4313      	orrs	r3, r2
 8007164:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8007166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007168:	b29a      	uxth	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	811a      	strh	r2, [r3, #8]
}
 800716e:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	40013800 	.word	0x40013800
 800717c:	51eb851f 	.word	0x51eb851f

08007180 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800718e:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f04f 0200 	mov.w	r2, #0
 8007196:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f04f 0200 	mov.w	r2, #0
 800719e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f04f 0200 	mov.w	r2, #0
 80071a6:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f04f 020c 	mov.w	r2, #12
 80071ae:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f04f 0200 	mov.w	r2, #0
 80071b6:	819a      	strh	r2, [r3, #12]
}
 80071b8:	f107 070c 	add.w	r7, r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop

080071c4 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 80071ce:	f04f 0300 	mov.w	r3, #0
 80071d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	8a1b      	ldrh	r3, [r3, #16]
 80071d8:	b29b      	uxth	r3, r3
 80071da:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 80071e2:	4013      	ands	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	881a      	ldrh	r2, [r3, #0]
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80071ee:	4313      	orrs	r3, r2
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	889b      	ldrh	r3, [r3, #4]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	88db      	ldrh	r3, [r3, #6]
 80071fe:	4313      	orrs	r3, r2
 8007200:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	b29a      	uxth	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	821a      	strh	r2, [r3, #16]
}
 8007210:	f107 0714 	add.w	r7, r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop

0800721c <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f04f 0200 	mov.w	r2, #0
 8007232:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f04f 0200 	mov.w	r2, #0
 800723a:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f04f 0200 	mov.w	r2, #0
 8007242:	80da      	strh	r2, [r3, #6]
}
 8007244:	f107 070c 	add.w	r7, r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	bc80      	pop	{r7}
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop

08007250 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	460b      	mov	r3, r1
 800725a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d008      	beq.n	8007274 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	899b      	ldrh	r3, [r3, #12]
 8007266:	b29b      	uxth	r3, r3
 8007268:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800726c:	b29a      	uxth	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	819a      	strh	r2, [r3, #12]
 8007272:	e007      	b.n	8007284 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	899b      	ldrh	r3, [r3, #12]
 8007278:	b29b      	uxth	r3, r3
 800727a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800727e:	b29a      	uxth	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	819a      	strh	r2, [r3, #12]
  }
}
 8007284:	f107 070c 	add.w	r7, r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	bc80      	pop	{r7}
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop

08007290 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	4613      	mov	r3, r2
 800729a:	460a      	mov	r2, r1
 800729c:	807a      	strh	r2, [r7, #2]
 800729e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	613b      	str	r3, [r7, #16]
 80072a6:	f04f 0300 	mov.w	r3, #0
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	f04f 0300 	mov.w	r3, #0
 80072b0:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80072bc:	887b      	ldrh	r3, [r7, #2]
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80072c8:	887b      	ldrh	r3, [r7, #2]
 80072ca:	f003 031f 	and.w	r3, r3, #31
 80072ce:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f04f 0201 	mov.w	r2, #1
 80072d6:	fa02 f303 	lsl.w	r3, r2, r3
 80072da:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d104      	bne.n	80072ec <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	f103 030c 	add.w	r3, r3, #12
 80072e8:	617b      	str	r3, [r7, #20]
 80072ea:	e00b      	b.n	8007304 <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d104      	bne.n	80072fc <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	f103 0310 	add.w	r3, r3, #16
 80072f8:	617b      	str	r3, [r7, #20]
 80072fa:	e003      	b.n	8007304 <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f103 0314 	add.w	r3, r3, #20
 8007302:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8007304:	787b      	ldrb	r3, [r7, #1]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d006      	beq.n	8007318 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	6811      	ldr	r1, [r2, #0]
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	430a      	orrs	r2, r1
 8007314:	601a      	str	r2, [r3, #0]
 8007316:	e007      	b.n	8007328 <USART_ITConfig+0x98>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	697a      	ldr	r2, [r7, #20]
 800731c:	6811      	ldr	r1, [r2, #0]
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	ea6f 0202 	mvn.w	r2, r2
 8007324:	400a      	ands	r2, r1
 8007326:	601a      	str	r2, [r3, #0]
  }
}
 8007328:	f107 071c 	add.w	r7, r7, #28
 800732c:	46bd      	mov	sp, r7
 800732e:	bc80      	pop	{r7}
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop

08007334 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	4613      	mov	r3, r2
 800733e:	460a      	mov	r2, r1
 8007340:	807a      	strh	r2, [r7, #2]
 8007342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8007344:	787b      	ldrb	r3, [r7, #1]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d008      	beq.n	800735c <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	8a9b      	ldrh	r3, [r3, #20]
 800734e:	b29a      	uxth	r2, r3
 8007350:	887b      	ldrh	r3, [r7, #2]
 8007352:	4313      	orrs	r3, r2
 8007354:	b29a      	uxth	r2, r3
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	829a      	strh	r2, [r3, #20]
 800735a:	e00a      	b.n	8007372 <USART_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8a9b      	ldrh	r3, [r3, #20]
 8007360:	b29a      	uxth	r2, r3
 8007362:	887b      	ldrh	r3, [r7, #2]
 8007364:	ea6f 0303 	mvn.w	r3, r3
 8007368:	b29b      	uxth	r3, r3
 800736a:	4013      	ands	r3, r2
 800736c:	b29a      	uxth	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	829a      	strh	r2, [r3, #20]
  }
}
 8007372:	f107 070c 	add.w	r7, r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	bc80      	pop	{r7}
 800737a:	4770      	bx	lr

0800737c <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	460b      	mov	r3, r1
 8007386:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	8a1b      	ldrh	r3, [r3, #16]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f023 030f 	bic.w	r3, r3, #15
 8007392:	b29a      	uxth	r2, r3
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	8a1b      	ldrh	r3, [r3, #16]
 800739c:	b29a      	uxth	r2, r3
 800739e:	78fb      	ldrb	r3, [r7, #3]
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	4313      	orrs	r3, r2
 80073a4:	b29a      	uxth	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	821a      	strh	r2, [r3, #16]
}
 80073aa:	f107 070c 	add.w	r7, r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bc80      	pop	{r7}
 80073b2:	4770      	bx	lr

080073b4 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	460b      	mov	r3, r1
 80073be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	899b      	ldrh	r3, [r3, #12]
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	899b      	ldrh	r3, [r3, #12]
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	887b      	ldrh	r3, [r7, #2]
 80073d8:	4313      	orrs	r3, r2
 80073da:	b29a      	uxth	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	819a      	strh	r2, [r3, #12]
}
 80073e0:	f107 070c 	add.w	r7, r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bc80      	pop	{r7}
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop

080073ec <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	460b      	mov	r3, r1
 80073f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d008      	beq.n	8007410 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	899b      	ldrh	r3, [r3, #12]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f043 0302 	orr.w	r3, r3, #2
 8007408:	b29a      	uxth	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	819a      	strh	r2, [r3, #12]
 800740e:	e007      	b.n	8007420 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	899b      	ldrh	r3, [r3, #12]
 8007414:	b29b      	uxth	r3, r3
 8007416:	f023 0302 	bic.w	r3, r3, #2
 800741a:	b29a      	uxth	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	819a      	strh	r2, [r3, #12]
  }
}
 8007420:	f107 070c 	add.w	r7, r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	bc80      	pop	{r7}
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop

0800742c <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	8a1b      	ldrh	r3, [r3, #16]
 800743c:	b29b      	uxth	r3, r3
 800743e:	f023 0320 	bic.w	r3, r3, #32
 8007442:	b29a      	uxth	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	8a1b      	ldrh	r3, [r3, #16]
 800744c:	b29a      	uxth	r2, r3
 800744e:	887b      	ldrh	r3, [r7, #2]
 8007450:	4313      	orrs	r3, r2
 8007452:	b29a      	uxth	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	821a      	strh	r2, [r3, #16]
}
 8007458:	f107 070c 	add.w	r7, r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	bc80      	pop	{r7}
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop

08007464 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	460b      	mov	r3, r1
 800746e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d008      	beq.n	8007488 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	8a1b      	ldrh	r3, [r3, #16]
 800747a:	b29b      	uxth	r3, r3
 800747c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007480:	b29a      	uxth	r2, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	821a      	strh	r2, [r3, #16]
 8007486:	e007      	b.n	8007498 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	8a1b      	ldrh	r3, [r3, #16]
 800748c:	b29b      	uxth	r3, r3
 800748e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007492:	b29a      	uxth	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	821a      	strh	r2, [r3, #16]
  }
}
 8007498:	f107 070c 	add.w	r7, r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	bc80      	pop	{r7}
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop

080074a4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	460b      	mov	r3, r1
 80074ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80074b0:	887b      	ldrh	r3, [r7, #2]
 80074b2:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 80074b6:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 80074ba:	b29a      	uxth	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	809a      	strh	r2, [r3, #4]
}
 80074c0:	f107 070c 	add.w	r7, r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bc80      	pop	{r7}
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop

080074cc <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	889b      	ldrh	r3, [r3, #4]
 80074d8:	b29b      	uxth	r3, r3
 80074da:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 80074de:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 80074e2:	b29b      	uxth	r3, r3
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	f107 070c 	add.w	r7, r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bc80      	pop	{r7}
 80074ee:	4770      	bx	lr

080074f0 <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	899b      	ldrh	r3, [r3, #12]
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	f043 0301 	orr.w	r3, r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	819a      	strh	r2, [r3, #12]
}
 8007508:	f107 070c 	add.w	r7, r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	bc80      	pop	{r7}
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop

08007514 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	460b      	mov	r3, r1
 800751e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	8b1b      	ldrh	r3, [r3, #24]
 8007524:	b29b      	uxth	r3, r3
 8007526:	b2db      	uxtb	r3, r3
 8007528:	b29a      	uxth	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	8b1b      	ldrh	r3, [r3, #24]
 8007532:	b29a      	uxth	r2, r3
 8007534:	78fb      	ldrb	r3, [r7, #3]
 8007536:	b29b      	uxth	r3, r3
 8007538:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800753c:	b29b      	uxth	r3, r3
 800753e:	4313      	orrs	r3, r2
 8007540:	b29a      	uxth	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	831a      	strh	r2, [r3, #24]
}
 8007546:	f107 070c 	add.w	r7, r7, #12
 800754a:	46bd      	mov	sp, r7
 800754c:	bc80      	pop	{r7}
 800754e:	4770      	bx	lr

08007550 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	460b      	mov	r3, r1
 800755a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	8b1b      	ldrh	r3, [r3, #24]
 8007560:	b29b      	uxth	r3, r3
 8007562:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007566:	b29a      	uxth	r2, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	8b1b      	ldrh	r3, [r3, #24]
 8007570:	b29a      	uxth	r2, r3
 8007572:	78fb      	ldrb	r3, [r7, #3]
 8007574:	b29b      	uxth	r3, r3
 8007576:	4313      	orrs	r3, r2
 8007578:	b29a      	uxth	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	831a      	strh	r2, [r3, #24]
}
 800757e:	f107 070c 	add.w	r7, r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	bc80      	pop	{r7}
 8007586:	4770      	bx	lr

08007588 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	460b      	mov	r3, r1
 8007592:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007594:	78fb      	ldrb	r3, [r7, #3]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d008      	beq.n	80075ac <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	8a9b      	ldrh	r3, [r3, #20]
 800759e:	b29b      	uxth	r3, r3
 80075a0:	f043 0320 	orr.w	r3, r3, #32
 80075a4:	b29a      	uxth	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	829a      	strh	r2, [r3, #20]
 80075aa:	e007      	b.n	80075bc <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	8a9b      	ldrh	r3, [r3, #20]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f023 0320 	bic.w	r3, r3, #32
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	829a      	strh	r2, [r3, #20]
  }
}
 80075bc:	f107 070c 	add.w	r7, r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bc80      	pop	{r7}
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop

080075c8 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80075d4:	78fb      	ldrb	r3, [r7, #3]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d008      	beq.n	80075ec <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	8a9b      	ldrh	r3, [r3, #20]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	f043 0310 	orr.w	r3, r3, #16
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	829a      	strh	r2, [r3, #20]
 80075ea:	e007      	b.n	80075fc <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	8a9b      	ldrh	r3, [r3, #20]
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	f023 0310 	bic.w	r3, r3, #16
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	829a      	strh	r2, [r3, #20]
  }
}
 80075fc:	f107 070c 	add.w	r7, r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	bc80      	pop	{r7}
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop

08007608 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	460b      	mov	r3, r1
 8007612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007614:	78fb      	ldrb	r3, [r7, #3]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d008      	beq.n	800762c <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	8a9b      	ldrh	r3, [r3, #20]
 800761e:	b29b      	uxth	r3, r3
 8007620:	f043 0308 	orr.w	r3, r3, #8
 8007624:	b29a      	uxth	r2, r3
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	829a      	strh	r2, [r3, #20]
 800762a:	e007      	b.n	800763c <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	8a9b      	ldrh	r3, [r3, #20]
 8007630:	b29b      	uxth	r3, r3
 8007632:	f023 0308 	bic.w	r3, r3, #8
 8007636:	b29a      	uxth	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	829a      	strh	r2, [r3, #20]
  }
}
 800763c:	f107 070c 	add.w	r7, r7, #12
 8007640:	46bd      	mov	sp, r7
 8007642:	bc80      	pop	{r7}
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop

08007648 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	460b      	mov	r3, r1
 8007652:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007654:	78fb      	ldrb	r3, [r7, #3]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00a      	beq.n	8007670 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	899b      	ldrh	r3, [r3, #12]
 800765e:	b29b      	uxth	r3, r3
 8007660:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007664:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007668:	b29a      	uxth	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	819a      	strh	r2, [r3, #12]
 800766e:	e009      	b.n	8007684 <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	899b      	ldrh	r3, [r3, #12]
 8007674:	b29b      	uxth	r3, r3
 8007676:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800767a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800767e:	b29a      	uxth	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	819a      	strh	r2, [r3, #12]
  }
}
 8007684:	f107 070c 	add.w	r7, r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop

08007690 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800769c:	78fb      	ldrb	r3, [r7, #3]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d008      	beq.n	80076b4 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	8a9b      	ldrh	r3, [r3, #20]
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	829a      	strh	r2, [r3, #20]
 80076b2:	e007      	b.n	80076c4 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	8a9b      	ldrh	r3, [r3, #20]
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076be:	b29a      	uxth	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	829a      	strh	r2, [r3, #20]
  }
}
 80076c4:	f107 070c 	add.w	r7, r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bc80      	pop	{r7}
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop

080076d0 <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	8a9b      	ldrh	r3, [r3, #20]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f023 0304 	bic.w	r3, r3, #4
 80076e6:	b29a      	uxth	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	8a9b      	ldrh	r3, [r3, #20]
 80076f0:	b29a      	uxth	r2, r3
 80076f2:	887b      	ldrh	r3, [r7, #2]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	829a      	strh	r2, [r3, #20]
}
 80076fc:	f107 070c 	add.w	r7, r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	bc80      	pop	{r7}
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop

08007708 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	460b      	mov	r3, r1
 8007712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8007714:	78fb      	ldrb	r3, [r7, #3]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d008      	beq.n	800772c <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	8a9b      	ldrh	r3, [r3, #20]
 800771e:	b29b      	uxth	r3, r3
 8007720:	f043 0302 	orr.w	r3, r3, #2
 8007724:	b29a      	uxth	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	829a      	strh	r2, [r3, #20]
 800772a:	e007      	b.n	800773c <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	8a9b      	ldrh	r3, [r3, #20]
 8007730:	b29b      	uxth	r3, r3
 8007732:	f023 0302 	bic.w	r3, r3, #2
 8007736:	b29a      	uxth	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	829a      	strh	r2, [r3, #20]
  }
}
 800773c:	f107 070c 	add.w	r7, r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	bc80      	pop	{r7}
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop

08007748 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	460b      	mov	r3, r1
 8007752:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8007754:	f04f 0300 	mov.w	r3, #0
 8007758:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	881b      	ldrh	r3, [r3, #0]
 800775e:	b29a      	uxth	r2, r3
 8007760:	887b      	ldrh	r3, [r7, #2]
 8007762:	4013      	ands	r3, r2
 8007764:	b29b      	uxth	r3, r3
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <USART_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 800776a:	f04f 0301 	mov.w	r3, #1
 800776e:	73fb      	strb	r3, [r7, #15]
 8007770:	e002      	b.n	8007778 <USART_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8007772:	f04f 0300 	mov.w	r3, #0
 8007776:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007778:	7bfb      	ldrb	r3, [r7, #15]
}
 800777a:	4618      	mov	r0, r3
 800777c:	f107 0714 	add.w	r7, r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	bc80      	pop	{r7}
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop

08007788 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	460b      	mov	r3, r1
 8007792:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8007794:	887b      	ldrh	r3, [r7, #2]
 8007796:	ea6f 0303 	mvn.w	r3, r3
 800779a:	b29a      	uxth	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	801a      	strh	r2, [r3, #0]
}
 80077a0:	f107 070c 	add.w	r7, r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bc80      	pop	{r7}
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop

080077ac <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b087      	sub	sp, #28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	460b      	mov	r3, r1
 80077b6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80077b8:	f04f 0300 	mov.w	r3, #0
 80077bc:	60fb      	str	r3, [r7, #12]
 80077be:	f04f 0300 	mov.w	r3, #0
 80077c2:	617b      	str	r3, [r7, #20]
 80077c4:	f04f 0300 	mov.w	r3, #0
 80077c8:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80077ca:	f04f 0300 	mov.w	r3, #0
 80077ce:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80077d0:	887b      	ldrh	r3, [r7, #2]
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80077dc:	887b      	ldrh	r3, [r7, #2]
 80077de:	f003 031f 	and.w	r3, r3, #31
 80077e2:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	f04f 0201 	mov.w	r2, #1
 80077ea:	fa02 f303 	lsl.w	r3, r2, r3
 80077ee:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d106      	bne.n	8007804 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	899b      	ldrh	r3, [r3, #12]
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	697a      	ldr	r2, [r7, #20]
 80077fe:	4013      	ands	r3, r2
 8007800:	617b      	str	r3, [r7, #20]
 8007802:	e00f      	b.n	8007824 <USART_GetITStatus+0x78>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2b02      	cmp	r3, #2
 8007808:	d106      	bne.n	8007818 <USART_GetITStatus+0x6c>
  {
    itmask &= USARTx->CR2;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	8a1b      	ldrh	r3, [r3, #16]
 800780e:	b29b      	uxth	r3, r3
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	4013      	ands	r3, r2
 8007814:	617b      	str	r3, [r7, #20]
 8007816:	e005      	b.n	8007824 <USART_GetITStatus+0x78>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	8a9b      	ldrh	r3, [r3, #20]
 800781c:	b29b      	uxth	r3, r3
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	4013      	ands	r3, r2
 8007822:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8007824:	887b      	ldrh	r3, [r7, #2]
 8007826:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800782a:	b29b      	uxth	r3, r3
 800782c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f04f 0201 	mov.w	r2, #1
 8007834:	fa02 f303 	lsl.w	r3, r2, r3
 8007838:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	881b      	ldrh	r3, [r3, #0]
 800783e:	b29b      	uxth	r3, r3
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4013      	ands	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d006      	beq.n	800785a <USART_GetITStatus+0xae>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <USART_GetITStatus+0xae>
  {
    bitstatus = SET;
 8007852:	f04f 0301 	mov.w	r3, #1
 8007856:	74fb      	strb	r3, [r7, #19]
 8007858:	e002      	b.n	8007860 <USART_GetITStatus+0xb4>
  }
  else
  {
    bitstatus = RESET;
 800785a:	f04f 0300 	mov.w	r3, #0
 800785e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8007860:	7cfb      	ldrb	r3, [r7, #19]
}
 8007862:	4618      	mov	r0, r3
 8007864:	f107 071c 	add.w	r7, r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	bc80      	pop	{r7}
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop

08007870 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	460b      	mov	r3, r1
 800787a:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800787c:	f04f 0300 	mov.w	r3, #0
 8007880:	81fb      	strh	r3, [r7, #14]
 8007882:	f04f 0300 	mov.w	r3, #0
 8007886:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8007888:	887b      	ldrh	r3, [r7, #2]
 800788a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800788e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8007890:	89fb      	ldrh	r3, [r7, #14]
 8007892:	f04f 0201 	mov.w	r2, #1
 8007896:	fa02 f303 	lsl.w	r3, r2, r3
 800789a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800789c:	89bb      	ldrh	r3, [r7, #12]
 800789e:	ea6f 0303 	mvn.w	r3, r3
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	801a      	strh	r2, [r3, #0]
}
 80078a8:	f107 0714 	add.w	r7, r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bc80      	pop	{r7}
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop

080078b4 <asctime>:
 80078b4:	b570      	push	{r4, r5, r6, lr}
 80078b6:	f240 0458 	movw	r4, #88	; 0x58
 80078ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80078be:	b082      	sub	sp, #8
 80078c0:	4606      	mov	r6, r0
 80078c2:	6825      	ldr	r5, [r4, #0]
 80078c4:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80078c6:	b129      	cbz	r1, 80078d4 <asctime+0x20>
 80078c8:	4630      	mov	r0, r6
 80078ca:	b002      	add	sp, #8
 80078cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80078d0:	f000 b80e 	b.w	80078f0 <asctime_r>
 80078d4:	201a      	movs	r0, #26
 80078d6:	9101      	str	r1, [sp, #4]
 80078d8:	f000 f85c 	bl	8007994 <malloc>
 80078dc:	6823      	ldr	r3, [r4, #0]
 80078de:	9901      	ldr	r1, [sp, #4]
 80078e0:	221a      	movs	r2, #26
 80078e2:	6428      	str	r0, [r5, #64]	; 0x40
 80078e4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80078e6:	f000 fc1b 	bl	8008120 <memset>
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80078ee:	e7eb      	b.n	80078c8 <asctime+0x14>

080078f0 <asctime_r>:
 80078f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078f4:	4604      	mov	r4, r0
 80078f6:	6907      	ldr	r7, [r0, #16]
 80078f8:	f64e 4534 	movw	r5, #60468	; 0xec34
 80078fc:	6982      	ldr	r2, [r0, #24]
 80078fe:	b087      	sub	sp, #28
 8007900:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8007904:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007908:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800790c:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007910:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8007914:	460e      	mov	r6, r1
 8007916:	6827      	ldr	r7, [r4, #0]
 8007918:	f105 0318 	add.w	r3, r5, #24
 800791c:	6964      	ldr	r4, [r4, #20]
 800791e:	f64e 71a8 	movw	r1, #61352	; 0xefa8
 8007922:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007926:	4630      	mov	r0, r6
 8007928:	f6c0 0100 	movt	r1, #2048	; 0x800
 800792c:	18aa      	adds	r2, r5, r2
 800792e:	f8cd 8000 	str.w	r8, [sp]
 8007932:	444b      	add	r3, r9
 8007934:	f204 746c 	addw	r4, r4, #1900	; 0x76c
 8007938:	f8cd c004 	str.w	ip, [sp, #4]
 800793c:	f8cd e008 	str.w	lr, [sp, #8]
 8007940:	9703      	str	r7, [sp, #12]
 8007942:	9404      	str	r4, [sp, #16]
 8007944:	f001 f95c 	bl	8008c00 <sprintf>
 8007948:	4630      	mov	r0, r6
 800794a:	b007      	add	sp, #28
 800794c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007950 <atoi>:
 8007950:	2100      	movs	r1, #0
 8007952:	220a      	movs	r2, #10
 8007954:	f001 bbbc 	b.w	80090d0 <strtol>

08007958 <_atoi_r>:
 8007958:	2200      	movs	r2, #0
 800795a:	230a      	movs	r3, #10
 800795c:	f001 bb16 	b.w	8008f8c <_strtol_r>

08007960 <localtime>:
 8007960:	b570      	push	{r4, r5, r6, lr}
 8007962:	f240 0458 	movw	r4, #88	; 0x58
 8007966:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800796a:	4606      	mov	r6, r0
 800796c:	6825      	ldr	r5, [r4, #0]
 800796e:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8007970:	b121      	cbz	r1, 800797c <localtime+0x1c>
 8007972:	4630      	mov	r0, r6
 8007974:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007978:	f000 b808 	b.w	800798c <localtime_r>
 800797c:	2024      	movs	r0, #36	; 0x24
 800797e:	f000 f809 	bl	8007994 <malloc>
 8007982:	6823      	ldr	r3, [r4, #0]
 8007984:	63e8      	str	r0, [r5, #60]	; 0x3c
 8007986:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8007988:	e7f3      	b.n	8007972 <localtime+0x12>
 800798a:	bf00      	nop

0800798c <localtime_r>:
 800798c:	2200      	movs	r2, #0
 800798e:	f000 bf4b 	b.w	8008828 <_mktm_r>
 8007992:	bf00      	nop

08007994 <malloc>:
 8007994:	f240 0358 	movw	r3, #88	; 0x58
 8007998:	4601      	mov	r1, r0
 800799a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800799e:	6818      	ldr	r0, [r3, #0]
 80079a0:	f000 b808 	b.w	80079b4 <_malloc_r>

080079a4 <free>:
 80079a4:	f240 0358 	movw	r3, #88	; 0x58
 80079a8:	4601      	mov	r1, r0
 80079aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079ae:	6818      	ldr	r0, [r3, #0]
 80079b0:	f003 bee0 	b.w	800b774 <_free_r>

080079b4 <_malloc_r>:
 80079b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b8:	f101 040b 	add.w	r4, r1, #11
 80079bc:	2c16      	cmp	r4, #22
 80079be:	b083      	sub	sp, #12
 80079c0:	4607      	mov	r7, r0
 80079c2:	d930      	bls.n	8007a26 <_malloc_r+0x72>
 80079c4:	f024 0407 	bic.w	r4, r4, #7
 80079c8:	0fe3      	lsrs	r3, r4, #31
 80079ca:	428c      	cmp	r4, r1
 80079cc:	bf2c      	ite	cs
 80079ce:	4619      	movcs	r1, r3
 80079d0:	f043 0101 	orrcc.w	r1, r3, #1
 80079d4:	2900      	cmp	r1, #0
 80079d6:	d12f      	bne.n	8007a38 <_malloc_r+0x84>
 80079d8:	4638      	mov	r0, r7
 80079da:	f001 f8d7 	bl	8008b8c <__malloc_lock>
 80079de:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80079e2:	d22e      	bcs.n	8007a42 <_malloc_r+0x8e>
 80079e4:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80079e8:	f240 164c 	movw	r6, #332	; 0x14c
 80079ec:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80079f0:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 80079f4:	68d3      	ldr	r3, [r2, #12]
 80079f6:	4293      	cmp	r3, r2
 80079f8:	f000 8211 	beq.w	8007e1e <_malloc_r+0x46a>
 80079fc:	6859      	ldr	r1, [r3, #4]
 80079fe:	f103 0808 	add.w	r8, r3, #8
 8007a02:	68da      	ldr	r2, [r3, #12]
 8007a04:	4638      	mov	r0, r7
 8007a06:	f021 0403 	bic.w	r4, r1, #3
 8007a0a:	6899      	ldr	r1, [r3, #8]
 8007a0c:	191b      	adds	r3, r3, r4
 8007a0e:	685c      	ldr	r4, [r3, #4]
 8007a10:	60ca      	str	r2, [r1, #12]
 8007a12:	f044 0401 	orr.w	r4, r4, #1
 8007a16:	6091      	str	r1, [r2, #8]
 8007a18:	605c      	str	r4, [r3, #4]
 8007a1a:	f001 f8b9 	bl	8008b90 <__malloc_unlock>
 8007a1e:	4640      	mov	r0, r8
 8007a20:	b003      	add	sp, #12
 8007a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a26:	2300      	movs	r3, #0
 8007a28:	2410      	movs	r4, #16
 8007a2a:	428c      	cmp	r4, r1
 8007a2c:	bf2c      	ite	cs
 8007a2e:	4619      	movcs	r1, r3
 8007a30:	f043 0101 	orrcc.w	r1, r3, #1
 8007a34:	2900      	cmp	r1, #0
 8007a36:	d0cf      	beq.n	80079d8 <_malloc_r+0x24>
 8007a38:	230c      	movs	r3, #12
 8007a3a:	f04f 0800 	mov.w	r8, #0
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	e7ed      	b.n	8007a1e <_malloc_r+0x6a>
 8007a42:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8007a46:	bf04      	itt	eq
 8007a48:	ea4f 0cd4 	moveq.w	ip, r4, lsr #3
 8007a4c:	ea4f 054c 	moveq.w	r5, ip, lsl #1
 8007a50:	f040 808f 	bne.w	8007b72 <_malloc_r+0x1be>
 8007a54:	f240 164c 	movw	r6, #332	; 0x14c
 8007a58:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8007a5c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8007a60:	68eb      	ldr	r3, [r5, #12]
 8007a62:	429d      	cmp	r5, r3
 8007a64:	d106      	bne.n	8007a74 <_malloc_r+0xc0>
 8007a66:	e00d      	b.n	8007a84 <_malloc_r+0xd0>
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	f280 8155 	bge.w	8007d18 <_malloc_r+0x364>
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	429d      	cmp	r5, r3
 8007a72:	d007      	beq.n	8007a84 <_malloc_r+0xd0>
 8007a74:	6859      	ldr	r1, [r3, #4]
 8007a76:	f021 0103 	bic.w	r1, r1, #3
 8007a7a:	1b0a      	subs	r2, r1, r4
 8007a7c:	2a0f      	cmp	r2, #15
 8007a7e:	ddf3      	ble.n	8007a68 <_malloc_r+0xb4>
 8007a80:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007a84:	f10c 0c01 	add.w	ip, ip, #1
 8007a88:	f240 124c 	movw	r2, #332	; 0x14c
 8007a8c:	6933      	ldr	r3, [r6, #16]
 8007a8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007a92:	f102 0e08 	add.w	lr, r2, #8
 8007a96:	4573      	cmp	r3, lr
 8007a98:	bf08      	it	eq
 8007a9a:	f8d2 9004 	ldreq.w	r9, [r2, #4]
 8007a9e:	d022      	beq.n	8007ae6 <_malloc_r+0x132>
 8007aa0:	6858      	ldr	r0, [r3, #4]
 8007aa2:	f020 0003 	bic.w	r0, r0, #3
 8007aa6:	1b01      	subs	r1, r0, r4
 8007aa8:	290f      	cmp	r1, #15
 8007aaa:	f300 8184 	bgt.w	8007db6 <_malloc_r+0x402>
 8007aae:	2900      	cmp	r1, #0
 8007ab0:	f8c2 e014 	str.w	lr, [r2, #20]
 8007ab4:	f8c2 e010 	str.w	lr, [r2, #16]
 8007ab8:	da66      	bge.n	8007b88 <_malloc_r+0x1d4>
 8007aba:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007abe:	f080 814e 	bcs.w	8007d5e <_malloc_r+0x3aa>
 8007ac2:	08c1      	lsrs	r1, r0, #3
 8007ac4:	f04f 0801 	mov.w	r8, #1
 8007ac8:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
 8007acc:	1089      	asrs	r1, r1, #2
 8007ace:	fa08 f801 	lsl.w	r8, r8, r1
 8007ad2:	6851      	ldr	r1, [r2, #4]
 8007ad4:	6885      	ldr	r5, [r0, #8]
 8007ad6:	60d8      	str	r0, [r3, #12]
 8007ad8:	ea48 0901 	orr.w	r9, r8, r1
 8007adc:	f8c2 9004 	str.w	r9, [r2, #4]
 8007ae0:	609d      	str	r5, [r3, #8]
 8007ae2:	60eb      	str	r3, [r5, #12]
 8007ae4:	6083      	str	r3, [r0, #8]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8007aec:	fa02 f303 	lsl.w	r3, r2, r3
 8007af0:	454b      	cmp	r3, r9
 8007af2:	d854      	bhi.n	8007b9e <_malloc_r+0x1ea>
 8007af4:	ea19 0f03 	tst.w	r9, r3
 8007af8:	d10d      	bne.n	8007b16 <_malloc_r+0x162>
 8007afa:	4093      	lsls	r3, r2
 8007afc:	f02c 0c03 	bic.w	ip, ip, #3
 8007b00:	ea19 0f03 	tst.w	r9, r3
 8007b04:	f10c 0c04 	add.w	ip, ip, #4
 8007b08:	d105      	bne.n	8007b16 <_malloc_r+0x162>
 8007b0a:	005b      	lsls	r3, r3, #1
 8007b0c:	f10c 0c04 	add.w	ip, ip, #4
 8007b10:	ea19 0f03 	tst.w	r9, r3
 8007b14:	d0f9      	beq.n	8007b0a <_malloc_r+0x156>
 8007b16:	eb06 09cc 	add.w	r9, r6, ip, lsl #3
 8007b1a:	46e0      	mov	r8, ip
 8007b1c:	4648      	mov	r0, r9
 8007b1e:	68c2      	ldr	r2, [r0, #12]
 8007b20:	4290      	cmp	r0, r2
 8007b22:	d107      	bne.n	8007b34 <_malloc_r+0x180>
 8007b24:	e15b      	b.n	8007dde <_malloc_r+0x42a>
 8007b26:	2900      	cmp	r1, #0
 8007b28:	f280 8183 	bge.w	8007e32 <_malloc_r+0x47e>
 8007b2c:	68d2      	ldr	r2, [r2, #12]
 8007b2e:	4290      	cmp	r0, r2
 8007b30:	f000 8155 	beq.w	8007dde <_malloc_r+0x42a>
 8007b34:	6855      	ldr	r5, [r2, #4]
 8007b36:	f025 0503 	bic.w	r5, r5, #3
 8007b3a:	1b29      	subs	r1, r5, r4
 8007b3c:	290f      	cmp	r1, #15
 8007b3e:	ddf2      	ble.n	8007b26 <_malloc_r+0x172>
 8007b40:	4690      	mov	r8, r2
 8007b42:	1913      	adds	r3, r2, r4
 8007b44:	68d5      	ldr	r5, [r2, #12]
 8007b46:	f044 0001 	orr.w	r0, r4, #1
 8007b4a:	f858 4f08 	ldr.w	r4, [r8, #8]!
 8007b4e:	f041 0c01 	orr.w	ip, r1, #1
 8007b52:	6050      	str	r0, [r2, #4]
 8007b54:	4638      	mov	r0, r7
 8007b56:	f8c3 c004 	str.w	ip, [r3, #4]
 8007b5a:	60e5      	str	r5, [r4, #12]
 8007b5c:	60ac      	str	r4, [r5, #8]
 8007b5e:	6173      	str	r3, [r6, #20]
 8007b60:	6133      	str	r3, [r6, #16]
 8007b62:	f8c3 e00c 	str.w	lr, [r3, #12]
 8007b66:	f8c3 e008 	str.w	lr, [r3, #8]
 8007b6a:	5059      	str	r1, [r3, r1]
 8007b6c:	f001 f810 	bl	8008b90 <__malloc_unlock>
 8007b70:	e755      	b.n	8007a1e <_malloc_r+0x6a>
 8007b72:	f1bc 0f04 	cmp.w	ip, #4
 8007b76:	f200 80de 	bhi.w	8007d36 <_malloc_r+0x382>
 8007b7a:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8007b7e:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8007b82:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8007b86:	e765      	b.n	8007a54 <_malloc_r+0xa0>
 8007b88:	181a      	adds	r2, r3, r0
 8007b8a:	f103 0808 	add.w	r8, r3, #8
 8007b8e:	4638      	mov	r0, r7
 8007b90:	6853      	ldr	r3, [r2, #4]
 8007b92:	f043 0301 	orr.w	r3, r3, #1
 8007b96:	6053      	str	r3, [r2, #4]
 8007b98:	f000 fffa 	bl	8008b90 <__malloc_unlock>
 8007b9c:	e73f      	b.n	8007a1e <_malloc_r+0x6a>
 8007b9e:	68b5      	ldr	r5, [r6, #8]
 8007ba0:	686b      	ldr	r3, [r5, #4]
 8007ba2:	f023 0a03 	bic.w	sl, r3, #3
 8007ba6:	4554      	cmp	r4, sl
 8007ba8:	d804      	bhi.n	8007bb4 <_malloc_r+0x200>
 8007baa:	ebc4 030a 	rsb	r3, r4, sl
 8007bae:	2b0f      	cmp	r3, #15
 8007bb0:	f300 80a4 	bgt.w	8007cfc <_malloc_r+0x348>
 8007bb4:	f640 29ac 	movw	r9, #2732	; 0xaac
 8007bb8:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8007bbc:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8007bc0:	eb05 020a 	add.w	r2, r5, sl
 8007bc4:	3101      	adds	r1, #1
 8007bc6:	f8d9 3000 	ldr.w	r3, [r9]
 8007bca:	4423      	add	r3, r4
 8007bcc:	bf08      	it	eq
 8007bce:	f103 0b10 	addeq.w	fp, r3, #16
 8007bd2:	d006      	beq.n	8007be2 <_malloc_r+0x22e>
 8007bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bd8:	330f      	adds	r3, #15
 8007bda:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007bde:	f023 0b0f 	bic.w	fp, r3, #15
 8007be2:	4638      	mov	r0, r7
 8007be4:	4659      	mov	r1, fp
 8007be6:	9201      	str	r2, [sp, #4]
 8007be8:	f000 ffd4 	bl	8008b94 <_sbrk_r>
 8007bec:	9a01      	ldr	r2, [sp, #4]
 8007bee:	1c41      	adds	r1, r0, #1
 8007bf0:	4680      	mov	r8, r0
 8007bf2:	f000 8168 	beq.w	8007ec6 <_malloc_r+0x512>
 8007bf6:	4282      	cmp	r2, r0
 8007bf8:	f200 8131 	bhi.w	8007e5e <_malloc_r+0x4aa>
 8007bfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007c00:	4542      	cmp	r2, r8
 8007c02:	445b      	add	r3, fp
 8007c04:	f8c9 3004 	str.w	r3, [r9, #4]
 8007c08:	f000 8166 	beq.w	8007ed8 <_malloc_r+0x524>
 8007c0c:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8007c10:	f240 104c 	movw	r0, #332	; 0x14c
 8007c14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007c18:	3101      	adds	r1, #1
 8007c1a:	bf17      	itett	ne
 8007c1c:	ebc2 0208 	rsbne	r2, r2, r8
 8007c20:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8007c24:	189b      	addne	r3, r3, r2
 8007c26:	f8c9 3004 	strne.w	r3, [r9, #4]
 8007c2a:	f018 0307 	ands.w	r3, r8, #7
 8007c2e:	4638      	mov	r0, r7
 8007c30:	bf1f      	itttt	ne
 8007c32:	f1c3 0208 	rsbne	r2, r3, #8
 8007c36:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8007c3a:	4490      	addne	r8, r2
 8007c3c:	f103 0208 	addne.w	r2, r3, #8
 8007c40:	eb08 030b 	add.w	r3, r8, fp
 8007c44:	bf08      	it	eq
 8007c46:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8007c4a:	051b      	lsls	r3, r3, #20
 8007c4c:	0d1b      	lsrs	r3, r3, #20
 8007c4e:	ebc3 0b02 	rsb	fp, r3, r2
 8007c52:	4659      	mov	r1, fp
 8007c54:	f000 ff9e 	bl	8008b94 <_sbrk_r>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	f000 8149 	beq.w	8007ef0 <_malloc_r+0x53c>
 8007c5e:	ebc8 0100 	rsb	r1, r8, r0
 8007c62:	4459      	add	r1, fp
 8007c64:	f041 0101 	orr.w	r1, r1, #1
 8007c68:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007c6c:	42b5      	cmp	r5, r6
 8007c6e:	f640 22ac 	movw	r2, #2732	; 0xaac
 8007c72:	f8c6 8008 	str.w	r8, [r6, #8]
 8007c76:	445b      	add	r3, fp
 8007c78:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007c7c:	f8c8 1004 	str.w	r1, [r8, #4]
 8007c80:	f8c9 3004 	str.w	r3, [r9, #4]
 8007c84:	d018      	beq.n	8007cb8 <_malloc_r+0x304>
 8007c86:	f1ba 0f0f 	cmp.w	sl, #15
 8007c8a:	f240 810b 	bls.w	8007ea4 <_malloc_r+0x4f0>
 8007c8e:	f1aa 000c 	sub.w	r0, sl, #12
 8007c92:	6869      	ldr	r1, [r5, #4]
 8007c94:	f020 0007 	bic.w	r0, r0, #7
 8007c98:	f04f 0c05 	mov.w	ip, #5
 8007c9c:	eb05 0e00 	add.w	lr, r5, r0
 8007ca0:	280f      	cmp	r0, #15
 8007ca2:	f001 0101 	and.w	r1, r1, #1
 8007ca6:	ea40 0101 	orr.w	r1, r0, r1
 8007caa:	6069      	str	r1, [r5, #4]
 8007cac:	f8ce c004 	str.w	ip, [lr, #4]
 8007cb0:	f8ce c008 	str.w	ip, [lr, #8]
 8007cb4:	f200 8120 	bhi.w	8007ef8 <_malloc_r+0x544>
 8007cb8:	f640 22ac 	movw	r2, #2732	; 0xaac
 8007cbc:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8007cc0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007cc4:	68b5      	ldr	r5, [r6, #8]
 8007cc6:	428b      	cmp	r3, r1
 8007cc8:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8007ccc:	bf88      	it	hi
 8007cce:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8007cd0:	f640 22ac 	movw	r2, #2732	; 0xaac
 8007cd4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007cd8:	428b      	cmp	r3, r1
 8007cda:	bf88      	it	hi
 8007cdc:	6313      	strhi	r3, [r2, #48]	; 0x30
 8007cde:	686a      	ldr	r2, [r5, #4]
 8007ce0:	f022 0203 	bic.w	r2, r2, #3
 8007ce4:	4294      	cmp	r4, r2
 8007ce6:	ebc4 0302 	rsb	r3, r4, r2
 8007cea:	d801      	bhi.n	8007cf0 <_malloc_r+0x33c>
 8007cec:	2b0f      	cmp	r3, #15
 8007cee:	dc05      	bgt.n	8007cfc <_malloc_r+0x348>
 8007cf0:	4638      	mov	r0, r7
 8007cf2:	f04f 0800 	mov.w	r8, #0
 8007cf6:	f000 ff4b 	bl	8008b90 <__malloc_unlock>
 8007cfa:	e690      	b.n	8007a1e <_malloc_r+0x6a>
 8007cfc:	192a      	adds	r2, r5, r4
 8007cfe:	f043 0301 	orr.w	r3, r3, #1
 8007d02:	f044 0401 	orr.w	r4, r4, #1
 8007d06:	4638      	mov	r0, r7
 8007d08:	606c      	str	r4, [r5, #4]
 8007d0a:	f105 0808 	add.w	r8, r5, #8
 8007d0e:	6053      	str	r3, [r2, #4]
 8007d10:	60b2      	str	r2, [r6, #8]
 8007d12:	f000 ff3d 	bl	8008b90 <__malloc_unlock>
 8007d16:	e682      	b.n	8007a1e <_malloc_r+0x6a>
 8007d18:	1859      	adds	r1, r3, r1
 8007d1a:	68da      	ldr	r2, [r3, #12]
 8007d1c:	689c      	ldr	r4, [r3, #8]
 8007d1e:	4638      	mov	r0, r7
 8007d20:	684d      	ldr	r5, [r1, #4]
 8007d22:	f103 0808 	add.w	r8, r3, #8
 8007d26:	f045 0501 	orr.w	r5, r5, #1
 8007d2a:	60e2      	str	r2, [r4, #12]
 8007d2c:	6094      	str	r4, [r2, #8]
 8007d2e:	604d      	str	r5, [r1, #4]
 8007d30:	f000 ff2e 	bl	8008b90 <__malloc_unlock>
 8007d34:	e673      	b.n	8007a1e <_malloc_r+0x6a>
 8007d36:	f1bc 0f14 	cmp.w	ip, #20
 8007d3a:	bf9c      	itt	ls
 8007d3c:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8007d40:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8007d44:	f67f ae86 	bls.w	8007a54 <_malloc_r+0xa0>
 8007d48:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8007d4c:	f200 8093 	bhi.w	8007e76 <_malloc_r+0x4c2>
 8007d50:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8007d54:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8007d58:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8007d5c:	e67a      	b.n	8007a54 <_malloc_r+0xa0>
 8007d5e:	0a42      	lsrs	r2, r0, #9
 8007d60:	2a04      	cmp	r2, #4
 8007d62:	d975      	bls.n	8007e50 <_malloc_r+0x49c>
 8007d64:	2a14      	cmp	r2, #20
 8007d66:	bf9c      	itt	ls
 8007d68:	f102 095b 	addls.w	r9, r2, #91	; 0x5b
 8007d6c:	ea4f 0549 	movls.w	r5, r9, lsl #1
 8007d70:	d908      	bls.n	8007d84 <_malloc_r+0x3d0>
 8007d72:	2a54      	cmp	r2, #84	; 0x54
 8007d74:	f200 80c9 	bhi.w	8007f0a <_malloc_r+0x556>
 8007d78:	ea4f 3910 	mov.w	r9, r0, lsr #12
 8007d7c:	f109 096e 	add.w	r9, r9, #110	; 0x6e
 8007d80:	ea4f 0549 	mov.w	r5, r9, lsl #1
 8007d84:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8007d88:	f240 184c 	movw	r8, #332	; 0x14c
 8007d8c:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8007d90:	68aa      	ldr	r2, [r5, #8]
 8007d92:	42aa      	cmp	r2, r5
 8007d94:	d079      	beq.n	8007e8a <_malloc_r+0x4d6>
 8007d96:	6851      	ldr	r1, [r2, #4]
 8007d98:	f021 0103 	bic.w	r1, r1, #3
 8007d9c:	4288      	cmp	r0, r1
 8007d9e:	d202      	bcs.n	8007da6 <_malloc_r+0x3f2>
 8007da0:	6892      	ldr	r2, [r2, #8]
 8007da2:	4295      	cmp	r5, r2
 8007da4:	d1f7      	bne.n	8007d96 <_malloc_r+0x3e2>
 8007da6:	68d0      	ldr	r0, [r2, #12]
 8007da8:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8007dac:	60d8      	str	r0, [r3, #12]
 8007dae:	609a      	str	r2, [r3, #8]
 8007db0:	60d3      	str	r3, [r2, #12]
 8007db2:	6083      	str	r3, [r0, #8]
 8007db4:	e697      	b.n	8007ae6 <_malloc_r+0x132>
 8007db6:	191d      	adds	r5, r3, r4
 8007db8:	f041 0601 	orr.w	r6, r1, #1
 8007dbc:	6155      	str	r5, [r2, #20]
 8007dbe:	f044 0401 	orr.w	r4, r4, #1
 8007dc2:	6115      	str	r5, [r2, #16]
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	605c      	str	r4, [r3, #4]
 8007dc8:	f103 0808 	add.w	r8, r3, #8
 8007dcc:	f8c5 e00c 	str.w	lr, [r5, #12]
 8007dd0:	f8c5 e008 	str.w	lr, [r5, #8]
 8007dd4:	606e      	str	r6, [r5, #4]
 8007dd6:	5069      	str	r1, [r5, r1]
 8007dd8:	f000 feda 	bl	8008b90 <__malloc_unlock>
 8007ddc:	e61f      	b.n	8007a1e <_malloc_r+0x6a>
 8007dde:	f108 0801 	add.w	r8, r8, #1
 8007de2:	3008      	adds	r0, #8
 8007de4:	f018 0f03 	tst.w	r8, #3
 8007de8:	f47f ae99 	bne.w	8007b1e <_malloc_r+0x16a>
 8007dec:	464a      	mov	r2, r9
 8007dee:	f01c 0f03 	tst.w	ip, #3
 8007df2:	f1a2 0108 	sub.w	r1, r2, #8
 8007df6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007dfa:	f000 809e 	beq.w	8007f3a <_malloc_r+0x586>
 8007dfe:	6812      	ldr	r2, [r2, #0]
 8007e00:	428a      	cmp	r2, r1
 8007e02:	d0f4      	beq.n	8007dee <_malloc_r+0x43a>
 8007e04:	6872      	ldr	r2, [r6, #4]
 8007e06:	005b      	lsls	r3, r3, #1
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	f63f aec8 	bhi.w	8007b9e <_malloc_r+0x1ea>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f43f aec5 	beq.w	8007b9e <_malloc_r+0x1ea>
 8007e14:	421a      	tst	r2, r3
 8007e16:	f000 8095 	beq.w	8007f44 <_malloc_r+0x590>
 8007e1a:	46c4      	mov	ip, r8
 8007e1c:	e67b      	b.n	8007b16 <_malloc_r+0x162>
 8007e1e:	f103 0208 	add.w	r2, r3, #8
 8007e22:	695b      	ldr	r3, [r3, #20]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	bf08      	it	eq
 8007e28:	f10c 0c02 	addeq.w	ip, ip, #2
 8007e2c:	f43f ae2c 	beq.w	8007a88 <_malloc_r+0xd4>
 8007e30:	e5e4      	b.n	80079fc <_malloc_r+0x48>
 8007e32:	4690      	mov	r8, r2
 8007e34:	1955      	adds	r5, r2, r5
 8007e36:	68d3      	ldr	r3, [r2, #12]
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8007e3e:	6869      	ldr	r1, [r5, #4]
 8007e40:	60d3      	str	r3, [r2, #12]
 8007e42:	f041 0101 	orr.w	r1, r1, #1
 8007e46:	609a      	str	r2, [r3, #8]
 8007e48:	6069      	str	r1, [r5, #4]
 8007e4a:	f000 fea1 	bl	8008b90 <__malloc_unlock>
 8007e4e:	e5e6      	b.n	8007a1e <_malloc_r+0x6a>
 8007e50:	ea4f 1990 	mov.w	r9, r0, lsr #6
 8007e54:	f109 0938 	add.w	r9, r9, #56	; 0x38
 8007e58:	ea4f 0549 	mov.w	r5, r9, lsl #1
 8007e5c:	e792      	b.n	8007d84 <_malloc_r+0x3d0>
 8007e5e:	42b5      	cmp	r5, r6
 8007e60:	f240 134c 	movw	r3, #332	; 0x14c
 8007e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007e68:	f43f aec8 	beq.w	8007bfc <_malloc_r+0x248>
 8007e6c:	689d      	ldr	r5, [r3, #8]
 8007e6e:	686a      	ldr	r2, [r5, #4]
 8007e70:	f022 0203 	bic.w	r2, r2, #3
 8007e74:	e736      	b.n	8007ce4 <_malloc_r+0x330>
 8007e76:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8007e7a:	d819      	bhi.n	8007eb0 <_malloc_r+0x4fc>
 8007e7c:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8007e80:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8007e84:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8007e88:	e5e4      	b.n	8007a54 <_malloc_r+0xa0>
 8007e8a:	2501      	movs	r5, #1
 8007e8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e90:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8007e94:	4610      	mov	r0, r2
 8007e96:	fa05 f509 	lsl.w	r5, r5, r9
 8007e9a:	ea45 0901 	orr.w	r9, r5, r1
 8007e9e:	f8c8 9004 	str.w	r9, [r8, #4]
 8007ea2:	e783      	b.n	8007dac <_malloc_r+0x3f8>
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	4645      	mov	r5, r8
 8007ea8:	f8c8 3004 	str.w	r3, [r8, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	e719      	b.n	8007ce4 <_malloc_r+0x330>
 8007eb0:	f240 5354 	movw	r3, #1364	; 0x554
 8007eb4:	459c      	cmp	ip, r3
 8007eb6:	d80b      	bhi.n	8007ed0 <_malloc_r+0x51c>
 8007eb8:	ea4f 4c94 	mov.w	ip, r4, lsr #18
 8007ebc:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
 8007ec0:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8007ec4:	e5c6      	b.n	8007a54 <_malloc_r+0xa0>
 8007ec6:	68b5      	ldr	r5, [r6, #8]
 8007ec8:	686a      	ldr	r2, [r5, #4]
 8007eca:	f022 0203 	bic.w	r2, r2, #3
 8007ece:	e709      	b.n	8007ce4 <_malloc_r+0x330>
 8007ed0:	25fc      	movs	r5, #252	; 0xfc
 8007ed2:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 8007ed6:	e5bd      	b.n	8007a54 <_malloc_r+0xa0>
 8007ed8:	0511      	lsls	r1, r2, #20
 8007eda:	0d09      	lsrs	r1, r1, #20
 8007edc:	2900      	cmp	r1, #0
 8007ede:	f47f ae95 	bne.w	8007c0c <_malloc_r+0x258>
 8007ee2:	68b2      	ldr	r2, [r6, #8]
 8007ee4:	eb0b 010a 	add.w	r1, fp, sl
 8007ee8:	f041 0101 	orr.w	r1, r1, #1
 8007eec:	6051      	str	r1, [r2, #4]
 8007eee:	e6e3      	b.n	8007cb8 <_malloc_r+0x304>
 8007ef0:	2101      	movs	r1, #1
 8007ef2:	f04f 0b00 	mov.w	fp, #0
 8007ef6:	e6b7      	b.n	8007c68 <_malloc_r+0x2b4>
 8007ef8:	4638      	mov	r0, r7
 8007efa:	f105 0108 	add.w	r1, r5, #8
 8007efe:	9201      	str	r2, [sp, #4]
 8007f00:	f003 fc38 	bl	800b774 <_free_r>
 8007f04:	9a01      	ldr	r2, [sp, #4]
 8007f06:	6853      	ldr	r3, [r2, #4]
 8007f08:	e6d6      	b.n	8007cb8 <_malloc_r+0x304>
 8007f0a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007f0e:	d806      	bhi.n	8007f1e <_malloc_r+0x56a>
 8007f10:	ea4f 39d0 	mov.w	r9, r0, lsr #15
 8007f14:	f109 0977 	add.w	r9, r9, #119	; 0x77
 8007f18:	ea4f 0549 	mov.w	r5, r9, lsl #1
 8007f1c:	e732      	b.n	8007d84 <_malloc_r+0x3d0>
 8007f1e:	f240 5154 	movw	r1, #1364	; 0x554
 8007f22:	25fc      	movs	r5, #252	; 0xfc
 8007f24:	428a      	cmp	r2, r1
 8007f26:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8007f2a:	bf9e      	ittt	ls
 8007f2c:	ea4f 4990 	movls.w	r9, r0, lsr #18
 8007f30:	f109 097c 	addls.w	r9, r9, #124	; 0x7c
 8007f34:	ea4f 0549 	movls.w	r5, r9, lsl #1
 8007f38:	e724      	b.n	8007d84 <_malloc_r+0x3d0>
 8007f3a:	6872      	ldr	r2, [r6, #4]
 8007f3c:	ea22 0203 	bic.w	r2, r2, r3
 8007f40:	6072      	str	r2, [r6, #4]
 8007f42:	e760      	b.n	8007e06 <_malloc_r+0x452>
 8007f44:	005b      	lsls	r3, r3, #1
 8007f46:	f108 0804 	add.w	r8, r8, #4
 8007f4a:	e763      	b.n	8007e14 <_malloc_r+0x460>

08007f4c <memccpy>:
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	b2d2      	uxtb	r2, r2
 8007f50:	b4f0      	push	{r4, r5, r6, r7}
 8007f52:	d91b      	bls.n	8007f8c <memccpy+0x40>
 8007f54:	ea41 0400 	orr.w	r4, r1, r0
 8007f58:	f014 0f03 	tst.w	r4, #3
 8007f5c:	d116      	bne.n	8007f8c <memccpy+0x40>
 8007f5e:	eb02 2702 	add.w	r7, r2, r2, lsl #8
 8007f62:	eb02 2707 	add.w	r7, r2, r7, lsl #8
 8007f66:	eb02 2707 	add.w	r7, r2, r7, lsl #8
 8007f6a:	468c      	mov	ip, r1
 8007f6c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f70:	ea87 0405 	eor.w	r4, r7, r5
 8007f74:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
 8007f78:	ea26 0404 	bic.w	r4, r6, r4
 8007f7c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8007f80:	d112      	bne.n	8007fa8 <memccpy+0x5c>
 8007f82:	3b04      	subs	r3, #4
 8007f84:	f840 5b04 	str.w	r5, [r0], #4
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d8ee      	bhi.n	8007f6a <memccpy+0x1e>
 8007f8c:	3901      	subs	r1, #1
 8007f8e:	18c3      	adds	r3, r0, r3
 8007f90:	4298      	cmp	r0, r3
 8007f92:	d007      	beq.n	8007fa4 <memccpy+0x58>
 8007f94:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007f98:	42a2      	cmp	r2, r4
 8007f9a:	f800 4b01 	strb.w	r4, [r0], #1
 8007f9e:	d1f7      	bne.n	8007f90 <memccpy+0x44>
 8007fa0:	bcf0      	pop	{r4, r5, r6, r7}
 8007fa2:	4770      	bx	lr
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	e7fb      	b.n	8007fa0 <memccpy+0x54>
 8007fa8:	4661      	mov	r1, ip
 8007faa:	e7ef      	b.n	8007f8c <memccpy+0x40>

08007fac <memcpy>:
 8007fac:	2a03      	cmp	r2, #3
 8007fae:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fb2:	d809      	bhi.n	8007fc8 <memcpy+0x1c>
 8007fb4:	b12a      	cbz	r2, 8007fc2 <memcpy+0x16>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	5ccc      	ldrb	r4, [r1, r3]
 8007fba:	54c4      	strb	r4, [r0, r3]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d1fa      	bne.n	8007fb8 <memcpy+0xc>
 8007fc2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fc6:	4770      	bx	lr
 8007fc8:	0783      	lsls	r3, r0, #30
 8007fca:	4402      	add	r2, r0
 8007fcc:	d00e      	beq.n	8007fec <memcpy+0x40>
 8007fce:	1c44      	adds	r4, r0, #1
 8007fd0:	1c4d      	adds	r5, r1, #1
 8007fd2:	f815 7c01 	ldrb.w	r7, [r5, #-1]
 8007fd6:	f004 0603 	and.w	r6, r4, #3
 8007fda:	4623      	mov	r3, r4
 8007fdc:	3401      	adds	r4, #1
 8007fde:	4629      	mov	r1, r5
 8007fe0:	3501      	adds	r5, #1
 8007fe2:	f804 7c02 	strb.w	r7, [r4, #-2]
 8007fe6:	2e00      	cmp	r6, #0
 8007fe8:	d1f3      	bne.n	8007fd2 <memcpy+0x26>
 8007fea:	e000      	b.n	8007fee <memcpy+0x42>
 8007fec:	4603      	mov	r3, r0
 8007fee:	f011 0403 	ands.w	r4, r1, #3
 8007ff2:	d06d      	beq.n	80080d0 <memcpy+0x124>
 8007ff4:	1ad7      	subs	r7, r2, r3
 8007ff6:	1b0d      	subs	r5, r1, r4
 8007ff8:	2f03      	cmp	r7, #3
 8007ffa:	682e      	ldr	r6, [r5, #0]
 8007ffc:	dd19      	ble.n	8008032 <memcpy+0x86>
 8007ffe:	f1c4 0c04 	rsb	ip, r4, #4
 8008002:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8008006:	1d1c      	adds	r4, r3, #4
 8008008:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800800c:	f855 7f04 	ldr.w	r7, [r5, #4]!
 8008010:	ebc4 0902 	rsb	r9, r4, r2
 8008014:	4623      	mov	r3, r4
 8008016:	3104      	adds	r1, #4
 8008018:	3404      	adds	r4, #4
 800801a:	f1b9 0f03 	cmp.w	r9, #3
 800801e:	fa26 fa08 	lsr.w	sl, r6, r8
 8008022:	fa07 fb0c 	lsl.w	fp, r7, ip
 8008026:	463e      	mov	r6, r7
 8008028:	ea4b 070a 	orr.w	r7, fp, sl
 800802c:	f844 7c08 	str.w	r7, [r4, #-8]
 8008030:	dcec      	bgt.n	800800c <memcpy+0x60>
 8008032:	429a      	cmp	r2, r3
 8008034:	d9c5      	bls.n	8007fc2 <memcpy+0x16>
 8008036:	3301      	adds	r3, #1
 8008038:	3101      	adds	r1, #1
 800803a:	3201      	adds	r2, #1
 800803c:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 8008040:	3301      	adds	r3, #1
 8008042:	3101      	adds	r1, #1
 8008044:	4293      	cmp	r3, r2
 8008046:	f803 4c02 	strb.w	r4, [r3, #-2]
 800804a:	d1f7      	bne.n	800803c <memcpy+0x90>
 800804c:	e7b9      	b.n	8007fc2 <memcpy+0x16>
 800804e:	680c      	ldr	r4, [r1, #0]
 8008050:	3340      	adds	r3, #64	; 0x40
 8008052:	3140      	adds	r1, #64	; 0x40
 8008054:	f843 4c40 	str.w	r4, [r3, #-64]
 8008058:	f851 4c3c 	ldr.w	r4, [r1, #-60]
 800805c:	f843 4c3c 	str.w	r4, [r3, #-60]
 8008060:	f851 4c38 	ldr.w	r4, [r1, #-56]
 8008064:	f843 4c38 	str.w	r4, [r3, #-56]
 8008068:	f851 4c34 	ldr.w	r4, [r1, #-52]
 800806c:	f843 4c34 	str.w	r4, [r3, #-52]
 8008070:	f851 4c30 	ldr.w	r4, [r1, #-48]
 8008074:	f843 4c30 	str.w	r4, [r3, #-48]
 8008078:	f851 4c2c 	ldr.w	r4, [r1, #-44]
 800807c:	f843 4c2c 	str.w	r4, [r3, #-44]
 8008080:	f851 4c28 	ldr.w	r4, [r1, #-40]
 8008084:	f843 4c28 	str.w	r4, [r3, #-40]
 8008088:	f851 4c24 	ldr.w	r4, [r1, #-36]
 800808c:	f843 4c24 	str.w	r4, [r3, #-36]
 8008090:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8008094:	f843 4c20 	str.w	r4, [r3, #-32]
 8008098:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 800809c:	f843 4c1c 	str.w	r4, [r3, #-28]
 80080a0:	f851 4c18 	ldr.w	r4, [r1, #-24]
 80080a4:	f843 4c18 	str.w	r4, [r3, #-24]
 80080a8:	f851 4c14 	ldr.w	r4, [r1, #-20]
 80080ac:	f843 4c14 	str.w	r4, [r3, #-20]
 80080b0:	f851 4c10 	ldr.w	r4, [r1, #-16]
 80080b4:	f843 4c10 	str.w	r4, [r3, #-16]
 80080b8:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 80080bc:	f843 4c0c 	str.w	r4, [r3, #-12]
 80080c0:	f851 4c08 	ldr.w	r4, [r1, #-8]
 80080c4:	f843 4c08 	str.w	r4, [r3, #-8]
 80080c8:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80080cc:	f843 4c04 	str.w	r4, [r3, #-4]
 80080d0:	1ad4      	subs	r4, r2, r3
 80080d2:	2c3f      	cmp	r4, #63	; 0x3f
 80080d4:	dcbb      	bgt.n	800804e <memcpy+0xa2>
 80080d6:	e011      	b.n	80080fc <memcpy+0x150>
 80080d8:	680c      	ldr	r4, [r1, #0]
 80080da:	3310      	adds	r3, #16
 80080dc:	3110      	adds	r1, #16
 80080de:	f843 4c10 	str.w	r4, [r3, #-16]
 80080e2:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 80080e6:	f843 4c0c 	str.w	r4, [r3, #-12]
 80080ea:	f851 4c08 	ldr.w	r4, [r1, #-8]
 80080ee:	f843 4c08 	str.w	r4, [r3, #-8]
 80080f2:	f851 4c04 	ldr.w	r4, [r1, #-4]
 80080f6:	f843 4c04 	str.w	r4, [r3, #-4]
 80080fa:	1ad4      	subs	r4, r2, r3
 80080fc:	2c0f      	cmp	r4, #15
 80080fe:	dceb      	bgt.n	80080d8 <memcpy+0x12c>
 8008100:	2c03      	cmp	r4, #3
 8008102:	dd96      	ble.n	8008032 <memcpy+0x86>
 8008104:	1d1c      	adds	r4, r3, #4
 8008106:	1d0d      	adds	r5, r1, #4
 8008108:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800810c:	1b16      	subs	r6, r2, r4
 800810e:	4623      	mov	r3, r4
 8008110:	4629      	mov	r1, r5
 8008112:	3404      	adds	r4, #4
 8008114:	3504      	adds	r5, #4
 8008116:	2e03      	cmp	r6, #3
 8008118:	f844 7c08 	str.w	r7, [r4, #-8]
 800811c:	dcf4      	bgt.n	8008108 <memcpy+0x15c>
 800811e:	e788      	b.n	8008032 <memcpy+0x86>

08008120 <memset>:
 8008120:	2a03      	cmp	r2, #3
 8008122:	b2c9      	uxtb	r1, r1
 8008124:	b470      	push	{r4, r5, r6}
 8008126:	d808      	bhi.n	800813a <memset+0x1a>
 8008128:	b12a      	cbz	r2, 8008136 <memset+0x16>
 800812a:	4603      	mov	r3, r0
 800812c:	1812      	adds	r2, r2, r0
 800812e:	f803 1b01 	strb.w	r1, [r3], #1
 8008132:	4293      	cmp	r3, r2
 8008134:	d1fb      	bne.n	800812e <memset+0xe>
 8008136:	bc70      	pop	{r4, r5, r6}
 8008138:	4770      	bx	lr
 800813a:	0783      	lsls	r3, r0, #30
 800813c:	4402      	add	r2, r0
 800813e:	d009      	beq.n	8008154 <memset+0x34>
 8008140:	1c44      	adds	r4, r0, #1
 8008142:	f004 0503 	and.w	r5, r4, #3
 8008146:	4623      	mov	r3, r4
 8008148:	f804 1c01 	strb.w	r1, [r4, #-1]
 800814c:	3401      	adds	r4, #1
 800814e:	2d00      	cmp	r5, #0
 8008150:	d1f7      	bne.n	8008142 <memset+0x22>
 8008152:	e000      	b.n	8008156 <memset+0x36>
 8008154:	4603      	mov	r3, r0
 8008156:	1ad5      	subs	r5, r2, r3
 8008158:	eb01 2401 	add.w	r4, r1, r1, lsl #8
 800815c:	2d3f      	cmp	r5, #63	; 0x3f
 800815e:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 8008162:	dd2c      	ble.n	80081be <memset+0x9e>
 8008164:	601c      	str	r4, [r3, #0]
 8008166:	3340      	adds	r3, #64	; 0x40
 8008168:	1ad5      	subs	r5, r2, r3
 800816a:	f843 4c3c 	str.w	r4, [r3, #-60]
 800816e:	2d3f      	cmp	r5, #63	; 0x3f
 8008170:	f843 4c38 	str.w	r4, [r3, #-56]
 8008174:	f843 4c34 	str.w	r4, [r3, #-52]
 8008178:	f843 4c30 	str.w	r4, [r3, #-48]
 800817c:	f843 4c2c 	str.w	r4, [r3, #-44]
 8008180:	f843 4c28 	str.w	r4, [r3, #-40]
 8008184:	f843 4c24 	str.w	r4, [r3, #-36]
 8008188:	f843 4c20 	str.w	r4, [r3, #-32]
 800818c:	f843 4c1c 	str.w	r4, [r3, #-28]
 8008190:	f843 4c18 	str.w	r4, [r3, #-24]
 8008194:	f843 4c14 	str.w	r4, [r3, #-20]
 8008198:	f843 4c10 	str.w	r4, [r3, #-16]
 800819c:	f843 4c0c 	str.w	r4, [r3, #-12]
 80081a0:	f843 4c08 	str.w	r4, [r3, #-8]
 80081a4:	f843 4c04 	str.w	r4, [r3, #-4]
 80081a8:	dcdc      	bgt.n	8008164 <memset+0x44>
 80081aa:	e008      	b.n	80081be <memset+0x9e>
 80081ac:	601c      	str	r4, [r3, #0]
 80081ae:	3310      	adds	r3, #16
 80081b0:	1ad5      	subs	r5, r2, r3
 80081b2:	f843 4c0c 	str.w	r4, [r3, #-12]
 80081b6:	f843 4c08 	str.w	r4, [r3, #-8]
 80081ba:	f843 4c04 	str.w	r4, [r3, #-4]
 80081be:	2d0f      	cmp	r5, #15
 80081c0:	dcf4      	bgt.n	80081ac <memset+0x8c>
 80081c2:	2d03      	cmp	r5, #3
 80081c4:	dd08      	ble.n	80081d8 <memset+0xb8>
 80081c6:	1d1d      	adds	r5, r3, #4
 80081c8:	1b56      	subs	r6, r2, r5
 80081ca:	f845 4c04 	str.w	r4, [r5, #-4]
 80081ce:	2e03      	cmp	r6, #3
 80081d0:	462b      	mov	r3, r5
 80081d2:	f105 0504 	add.w	r5, r5, #4
 80081d6:	dcf7      	bgt.n	80081c8 <memset+0xa8>
 80081d8:	429a      	cmp	r2, r3
 80081da:	d9ac      	bls.n	8008136 <memset+0x16>
 80081dc:	3301      	adds	r3, #1
 80081de:	3201      	adds	r2, #1
 80081e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80081e4:	3301      	adds	r3, #1
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d1fa      	bne.n	80081e0 <memset+0xc0>
 80081ea:	e7a4      	b.n	8008136 <memset+0x16>

080081ec <validate_structure>:
 80081ec:	6801      	ldr	r1, [r0, #0]
 80081ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081f2:	293b      	cmp	r1, #59	; 0x3b
 80081f4:	b082      	sub	sp, #8
 80081f6:	4604      	mov	r4, r0
 80081f8:	f200 80e4 	bhi.w	80083c4 <validate_structure+0x1d8>
 80081fc:	6841      	ldr	r1, [r0, #4]
 80081fe:	293b      	cmp	r1, #59	; 0x3b
 8008200:	f200 80cd 	bhi.w	800839e <validate_structure+0x1b2>
 8008204:	68a1      	ldr	r1, [r4, #8]
 8008206:	2917      	cmp	r1, #23
 8008208:	f200 80b7 	bhi.w	800837a <validate_structure+0x18e>
 800820c:	6925      	ldr	r5, [r4, #16]
 800820e:	2d0b      	cmp	r5, #11
 8008210:	f300 809d 	bgt.w	800834e <validate_structure+0x162>
 8008214:	6963      	ldr	r3, [r4, #20]
 8008216:	079a      	lsls	r2, r3, #30
 8008218:	d14a      	bne.n	80082b0 <validate_structure+0xc4>
 800821a:	f248 521f 	movw	r2, #34079	; 0x851f
 800821e:	17d9      	asrs	r1, r3, #31
 8008220:	f2c5 12eb 	movt	r2, #20971	; 0x51eb
 8008224:	fb82 6003 	smull	r6, r0, r2, r3
 8008228:	ebc1 1160 	rsb	r1, r1, r0, asr #5
 800822c:	2064      	movs	r0, #100	; 0x64
 800822e:	fb00 3111 	mls	r1, r0, r1, r3
 8008232:	b381      	cbz	r1, 8008296 <validate_structure+0xaa>
 8008234:	68e2      	ldr	r2, [r4, #12]
 8008236:	271d      	movs	r7, #29
 8008238:	2a00      	cmp	r2, #0
 800823a:	dc3d      	bgt.n	80082b8 <validate_structure+0xcc>
 800823c:	f64e 4070 	movw	r0, #60528	; 0xec70
 8008240:	f248 561f 	movw	r6, #34079	; 0x851f
 8008244:	4629      	mov	r1, r5
 8008246:	f6c0 0000 	movt	r0, #2048	; 0x800
 800824a:	f2c5 16eb 	movt	r6, #20971	; 0x51eb
 800824e:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8008252:	f44f 78c8 	mov.w	r8, #400	; 0x190
 8008256:	e008      	b.n	800826a <validate_structure+0x7e>
 8008258:	2901      	cmp	r1, #1
 800825a:	bf08      	it	eq
 800825c:	463b      	moveq	r3, r7
 800825e:	d001      	beq.n	8008264 <validate_structure+0x78>
 8008260:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8008264:	18d2      	adds	r2, r2, r3
 8008266:	2a00      	cmp	r2, #0
 8008268:	dc6c      	bgt.n	8008344 <validate_structure+0x158>
 800826a:	f111 31ff 	adds.w	r1, r1, #4294967295
 800826e:	d2f3      	bcs.n	8008258 <validate_structure+0x6c>
 8008270:	6961      	ldr	r1, [r4, #20]
 8008272:	1e4b      	subs	r3, r1, #1
 8008274:	6163      	str	r3, [r4, #20]
 8008276:	079f      	lsls	r7, r3, #30
 8008278:	f040 80c3 	bne.w	8008402 <validate_structure+0x216>
 800827c:	fb86 5703 	smull	r5, r7, r6, r3
 8008280:	17dd      	asrs	r5, r3, #31
 8008282:	ebc5 1567 	rsb	r5, r5, r7, asr #5
 8008286:	fb0c 3315 	mls	r3, ip, r5, r3
 800828a:	2b00      	cmp	r3, #0
 800828c:	f000 80ad 	beq.w	80083ea <validate_structure+0x1fe>
 8008290:	271d      	movs	r7, #29
 8008292:	210b      	movs	r1, #11
 8008294:	e7e4      	b.n	8008260 <validate_structure+0x74>
 8008296:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800829a:	fb82 0203 	smull	r0, r2, r2, r3
 800829e:	17d9      	asrs	r1, r3, #31
 80082a0:	ebc1 12e2 	rsb	r2, r1, r2, asr #7
 80082a4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80082a8:	fb01 3312 	mls	r3, r1, r2, r3
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0c1      	beq.n	8008234 <validate_structure+0x48>
 80082b0:	68e2      	ldr	r2, [r4, #12]
 80082b2:	271c      	movs	r7, #28
 80082b4:	2a00      	cmp	r2, #0
 80082b6:	ddc1      	ble.n	800823c <validate_structure+0x50>
 80082b8:	f64e 4670 	movw	r6, #60528	; 0xec70
 80082bc:	f248 5c1f 	movw	ip, #34079	; 0x851f
 80082c0:	f6c0 0600 	movt	r6, #2048	; 0x800
 80082c4:	f04f 0800 	mov.w	r8, #0
 80082c8:	f2c5 1ceb 	movt	ip, #20971	; 0x51eb
 80082cc:	f04f 0964 	mov.w	r9, #100	; 0x64
 80082d0:	f44f 7ac8 	mov.w	sl, #400	; 0x190
 80082d4:	1c6b      	adds	r3, r5, #1
 80082d6:	2100      	movs	r1, #0
 80082d8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80082dc:	e00a      	b.n	80082f4 <validate_structure+0x108>
 80082de:	5868      	ldr	r0, [r5, r1]
 80082e0:	4290      	cmp	r0, r2
 80082e2:	ebc0 0202 	rsb	r2, r0, r2
 80082e6:	da2f      	bge.n	8008348 <validate_structure+0x15c>
 80082e8:	2b0c      	cmp	r3, #12
 80082ea:	6123      	str	r3, [r4, #16]
 80082ec:	60e2      	str	r2, [r4, #12]
 80082ee:	d00a      	beq.n	8008306 <validate_structure+0x11a>
 80082f0:	3301      	adds	r3, #1
 80082f2:	3104      	adds	r1, #4
 80082f4:	2b02      	cmp	r3, #2
 80082f6:	d1f2      	bne.n	80082de <validate_structure+0xf2>
 80082f8:	4297      	cmp	r7, r2
 80082fa:	ebc7 0202 	rsb	r2, r7, r2
 80082fe:	da23      	bge.n	8008348 <validate_structure+0x15c>
 8008300:	60e2      	str	r2, [r4, #12]
 8008302:	6123      	str	r3, [r4, #16]
 8008304:	e7f4      	b.n	80082f0 <validate_structure+0x104>
 8008306:	6961      	ldr	r1, [r4, #20]
 8008308:	f8c4 8010 	str.w	r8, [r4, #16]
 800830c:	1c4b      	adds	r3, r1, #1
 800830e:	6163      	str	r3, [r4, #20]
 8008310:	0798      	lsls	r0, r3, #30
 8008312:	d114      	bne.n	800833e <validate_structure+0x152>
 8008314:	fb8c 0503 	smull	r0, r5, ip, r3
 8008318:	17d8      	asrs	r0, r3, #31
 800831a:	ebc0 1065 	rsb	r0, r0, r5, asr #5
 800831e:	fb09 3310 	mls	r3, r9, r0, r3
 8008322:	b94b      	cbnz	r3, 8008338 <validate_structure+0x14c>
 8008324:	f201 716d 	addw	r1, r1, #1901	; 0x76d
 8008328:	fb8c 3001 	smull	r3, r0, ip, r1
 800832c:	17cb      	asrs	r3, r1, #31
 800832e:	ebc3 13e0 	rsb	r3, r3, r0, asr #7
 8008332:	fb0a 1113 	mls	r1, sl, r3, r1
 8008336:	b911      	cbnz	r1, 800833e <validate_structure+0x152>
 8008338:	271d      	movs	r7, #29
 800833a:	2500      	movs	r5, #0
 800833c:	e7ca      	b.n	80082d4 <validate_structure+0xe8>
 800833e:	271c      	movs	r7, #28
 8008340:	2500      	movs	r5, #0
 8008342:	e7c7      	b.n	80082d4 <validate_structure+0xe8>
 8008344:	6121      	str	r1, [r4, #16]
 8008346:	60e2      	str	r2, [r4, #12]
 8008348:	b002      	add	sp, #8
 800834a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800834e:	220c      	movs	r2, #12
 8008350:	4629      	mov	r1, r5
 8008352:	4668      	mov	r0, sp
 8008354:	f002 f96a 	bl	800a62c <div>
 8008358:	e89d 0028 	ldmia.w	sp, {r3, r5}
 800835c:	6962      	ldr	r2, [r4, #20]
 800835e:	2d00      	cmp	r5, #0
 8008360:	4413      	add	r3, r2
 8008362:	bfa8      	it	ge
 8008364:	6125      	strge	r5, [r4, #16]
 8008366:	6163      	str	r3, [r4, #20]
 8008368:	f6bf af55 	bge.w	8008216 <validate_structure+0x2a>
 800836c:	f105 020c 	add.w	r2, r5, #12
 8008370:	3b01      	subs	r3, #1
 8008372:	4615      	mov	r5, r2
 8008374:	6122      	str	r2, [r4, #16]
 8008376:	6163      	str	r3, [r4, #20]
 8008378:	e74d      	b.n	8008216 <validate_structure+0x2a>
 800837a:	2218      	movs	r2, #24
 800837c:	4668      	mov	r0, sp
 800837e:	f002 f955 	bl	800a62c <div>
 8008382:	9b01      	ldr	r3, [sp, #4]
 8008384:	68e1      	ldr	r1, [r4, #12]
 8008386:	9a00      	ldr	r2, [sp, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	60a3      	str	r3, [r4, #8]
 800838c:	440a      	add	r2, r1
 800838e:	60e2      	str	r2, [r4, #12]
 8008390:	f6bf af3c 	bge.w	800820c <validate_structure+0x20>
 8008394:	3318      	adds	r3, #24
 8008396:	3a01      	subs	r2, #1
 8008398:	60a3      	str	r3, [r4, #8]
 800839a:	60e2      	str	r2, [r4, #12]
 800839c:	e736      	b.n	800820c <validate_structure+0x20>
 800839e:	223c      	movs	r2, #60	; 0x3c
 80083a0:	4668      	mov	r0, sp
 80083a2:	f002 f943 	bl	800a62c <div>
 80083a6:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80083aa:	68a1      	ldr	r1, [r4, #8]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	4411      	add	r1, r2
 80083b0:	bfa8      	it	ge
 80083b2:	6063      	strge	r3, [r4, #4]
 80083b4:	60a1      	str	r1, [r4, #8]
 80083b6:	f6bf af26 	bge.w	8008206 <validate_structure+0x1a>
 80083ba:	333c      	adds	r3, #60	; 0x3c
 80083bc:	3901      	subs	r1, #1
 80083be:	6063      	str	r3, [r4, #4]
 80083c0:	60a1      	str	r1, [r4, #8]
 80083c2:	e720      	b.n	8008206 <validate_structure+0x1a>
 80083c4:	223c      	movs	r2, #60	; 0x3c
 80083c6:	4668      	mov	r0, sp
 80083c8:	f002 f930 	bl	800a62c <div>
 80083cc:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80083d0:	6861      	ldr	r1, [r4, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	4411      	add	r1, r2
 80083d6:	bfa8      	it	ge
 80083d8:	6023      	strge	r3, [r4, #0]
 80083da:	6061      	str	r1, [r4, #4]
 80083dc:	f6bf af0f 	bge.w	80081fe <validate_structure+0x12>
 80083e0:	333c      	adds	r3, #60	; 0x3c
 80083e2:	3901      	subs	r1, #1
 80083e4:	6023      	str	r3, [r4, #0]
 80083e6:	6061      	str	r1, [r4, #4]
 80083e8:	e709      	b.n	80081fe <validate_structure+0x12>
 80083ea:	f201 716b 	addw	r1, r1, #1899	; 0x76b
 80083ee:	fb86 3501 	smull	r3, r5, r6, r1
 80083f2:	17cb      	asrs	r3, r1, #31
 80083f4:	ebc3 13e5 	rsb	r3, r3, r5, asr #7
 80083f8:	fb08 1113 	mls	r1, r8, r3, r1
 80083fc:	2900      	cmp	r1, #0
 80083fe:	f43f af47 	beq.w	8008290 <validate_structure+0xa4>
 8008402:	271c      	movs	r7, #28
 8008404:	210b      	movs	r1, #11
 8008406:	e72b      	b.n	8008260 <validate_structure+0x74>

08008408 <mktime>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	b083      	sub	sp, #12
 800840e:	4605      	mov	r5, r0
 8008410:	f003 fa7a 	bl	800b908 <__gettzinfo>
 8008414:	4681      	mov	r9, r0
 8008416:	4628      	mov	r0, r5
 8008418:	f7ff fee8 	bl	80081ec <validate_structure>
 800841c:	686a      	ldr	r2, [r5, #4]
 800841e:	682e      	ldr	r6, [r5, #0]
 8008420:	f64e 4370 	movw	r3, #60528	; 0xec70
 8008424:	68a8      	ldr	r0, [r5, #8]
 8008426:	f6c0 0300 	movt	r3, #2048	; 0x800
 800842a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800842e:	6929      	ldr	r1, [r5, #16]
 8008430:	68ec      	ldr	r4, [r5, #12]
 8008432:	eb06 0682 	add.w	r6, r6, r2, lsl #2
 8008436:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800843a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800843e:	3c01      	subs	r4, #1
 8008440:	fb02 6200 	mla	r2, r2, r0, r6
 8008444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008446:	2901      	cmp	r1, #1
 8008448:	6969      	ldr	r1, [r5, #20]
 800844a:	9201      	str	r2, [sp, #4]
 800844c:	eb04 0203 	add.w	r2, r4, r3
 8008450:	dd02      	ble.n	8008458 <mktime+0x50>
 8008452:	078b      	lsls	r3, r1, #30
 8008454:	f000 80bb 	beq.w	80085ce <mktime+0x1c6>
 8008458:	f501 531c 	add.w	r3, r1, #9984	; 0x2700
 800845c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8008460:	3310      	adds	r3, #16
 8008462:	61ea      	str	r2, [r5, #28]
 8008464:	4283      	cmp	r3, r0
 8008466:	f200 810d 	bhi.w	8008684 <mktime+0x27c>
 800846a:	2946      	cmp	r1, #70	; 0x46
 800846c:	f300 8086 	bgt.w	800857c <mktime+0x174>
 8008470:	d04b      	beq.n	800850a <mktime+0x102>
 8008472:	2945      	cmp	r1, #69	; 0x45
 8008474:	d046      	beq.n	8008504 <mktime+0xfc>
 8008476:	f248 561f 	movw	r6, #34079	; 0x851f
 800847a:	2345      	movs	r3, #69	; 0x45
 800847c:	f2c5 16eb 	movt	r6, #20971	; 0x51eb
 8008480:	f04f 0a64 	mov.w	sl, #100	; 0x64
 8008484:	f44f 7bc8 	mov.w	fp, #400	; 0x190
 8008488:	17df      	asrs	r7, r3, #31
 800848a:	f013 0f03 	tst.w	r3, #3
 800848e:	fb86 0c03 	smull	r0, ip, r6, r3
 8008492:	f240 106d 	movw	r0, #365	; 0x16d
 8008496:	d112      	bne.n	80084be <mktime+0xb6>
 8008498:	f203 746c 	addw	r4, r3, #1900	; 0x76c
 800849c:	ebc7 176c 	rsb	r7, r7, ip, asr #5
 80084a0:	f44f 70b7 	mov.w	r0, #366	; 0x16e
 80084a4:	fb86 8c04 	smull	r8, ip, r6, r4
 80084a8:	ea4f 78e4 	mov.w	r8, r4, asr #31
 80084ac:	fb0a 3717 	mls	r7, sl, r7, r3
 80084b0:	ebc8 18ec 	rsb	r8, r8, ip, asr #7
 80084b4:	b91f      	cbnz	r7, 80084be <mktime+0xb6>
 80084b6:	fb0b 4418 	mls	r4, fp, r8, r4
 80084ba:	b104      	cbz	r4, 80084be <mktime+0xb6>
 80084bc:	3801      	subs	r0, #1
 80084be:	3b01      	subs	r3, #1
 80084c0:	1a12      	subs	r2, r2, r0
 80084c2:	428b      	cmp	r3, r1
 80084c4:	d1e0      	bne.n	8008488 <mktime+0x80>
 80084c6:	0788      	lsls	r0, r1, #30
 80084c8:	d11c      	bne.n	8008504 <mktime+0xfc>
 80084ca:	f248 531f 	movw	r3, #34079	; 0x851f
 80084ce:	17c8      	asrs	r0, r1, #31
 80084d0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80084d4:	fb83 6401 	smull	r6, r4, r3, r1
 80084d8:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 80084dc:	2464      	movs	r4, #100	; 0x64
 80084de:	fb04 1010 	mls	r0, r4, r0, r1
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f040 80c1 	bne.w	800866a <mktime+0x262>
 80084e8:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 80084ec:	fb83 7300 	smull	r7, r3, r3, r0
 80084f0:	17c4      	asrs	r4, r0, #31
 80084f2:	ebc4 13e3 	rsb	r3, r4, r3, asr #7
 80084f6:	f44f 74c8 	mov.w	r4, #400	; 0x190
 80084fa:	fb04 0013 	mls	r0, r4, r3, r0
 80084fe:	2800      	cmp	r0, #0
 8008500:	f000 80b3 	beq.w	800866a <mktime+0x262>
 8008504:	f240 136d 	movw	r3, #365	; 0x16d
 8008508:	1ad2      	subs	r2, r2, r3
 800850a:	f242 4493 	movw	r4, #9363	; 0x2493
 800850e:	1d13      	adds	r3, r2, #4
 8008510:	f2c9 2449 	movt	r4, #37449	; 0x9249
 8008514:	17de      	asrs	r6, r3, #31
 8008516:	fb84 8003 	smull	r8, r0, r4, r3
 800851a:	f44f 44a3 	mov.w	r4, #20864	; 0x5180
 800851e:	f2c0 0401 	movt	r4, #1
 8008522:	18c0      	adds	r0, r0, r3
 8008524:	ebc6 00a0 	rsb	r0, r6, r0, asr #2
 8008528:	9e01      	ldr	r6, [sp, #4]
 800852a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800852e:	1a18      	subs	r0, r3, r0
 8008530:	f640 23e4 	movw	r3, #2788	; 0xae4
 8008534:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008538:	bf48      	it	mi
 800853a:	3007      	addmi	r0, #7
 800853c:	61a8      	str	r0, [r5, #24]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	6a28      	ldr	r0, [r5, #32]
 8008542:	fb04 6402 	mla	r4, r4, r2, r6
 8008546:	2801      	cmp	r0, #1
 8008548:	bfb4      	ite	lt
 800854a:	4607      	movlt	r7, r0
 800854c:	2701      	movge	r7, #1
 800854e:	b14b      	cbz	r3, 8008564 <mktime+0x15c>
 8008550:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008554:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8008558:	4283      	cmp	r3, r0
 800855a:	d047      	beq.n	80085ec <mktime+0x1e4>
 800855c:	f000 f896 	bl	800868c <__tzcalc_limits>
 8008560:	2800      	cmp	r0, #0
 8008562:	d143      	bne.n	80085ec <mktime+0x1e4>
 8008564:	463e      	mov	r6, r7
 8008566:	2e01      	cmp	r6, #1
 8008568:	bf0c      	ite	eq
 800856a:	f8d9 003c 	ldreq.w	r0, [r9, #60]	; 0x3c
 800856e:	f8d9 0020 	ldrne.w	r0, [r9, #32]
 8008572:	622e      	str	r6, [r5, #32]
 8008574:	1820      	adds	r0, r4, r0
 8008576:	b003      	add	sp, #12
 8008578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800857c:	f248 571f 	movw	r7, #34079	; 0x851f
 8008580:	2346      	movs	r3, #70	; 0x46
 8008582:	f2c5 17eb 	movt	r7, #20971	; 0x51eb
 8008586:	f04f 0a64 	mov.w	sl, #100	; 0x64
 800858a:	f44f 7bc8 	mov.w	fp, #400	; 0x190
 800858e:	17de      	asrs	r6, r3, #31
 8008590:	f013 0f03 	tst.w	r3, #3
 8008594:	fb87 8c03 	smull	r8, ip, r7, r3
 8008598:	f240 106d 	movw	r0, #365	; 0x16d
 800859c:	d112      	bne.n	80085c4 <mktime+0x1bc>
 800859e:	f203 746c 	addw	r4, r3, #1900	; 0x76c
 80085a2:	ebc6 166c 	rsb	r6, r6, ip, asr #5
 80085a6:	f44f 70b7 	mov.w	r0, #366	; 0x16e
 80085aa:	fb87 8c04 	smull	r8, ip, r7, r4
 80085ae:	ea4f 78e4 	mov.w	r8, r4, asr #31
 80085b2:	fb0a 3616 	mls	r6, sl, r6, r3
 80085b6:	ebc8 18ec 	rsb	r8, r8, ip, asr #7
 80085ba:	b91e      	cbnz	r6, 80085c4 <mktime+0x1bc>
 80085bc:	fb0b 4418 	mls	r4, fp, r8, r4
 80085c0:	b104      	cbz	r4, 80085c4 <mktime+0x1bc>
 80085c2:	3801      	subs	r0, #1
 80085c4:	3301      	adds	r3, #1
 80085c6:	1812      	adds	r2, r2, r0
 80085c8:	428b      	cmp	r3, r1
 80085ca:	d1e0      	bne.n	800858e <mktime+0x186>
 80085cc:	e79d      	b.n	800850a <mktime+0x102>
 80085ce:	f248 531f 	movw	r3, #34079	; 0x851f
 80085d2:	17c8      	asrs	r0, r1, #31
 80085d4:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80085d8:	fb83 6401 	smull	r6, r4, r3, r1
 80085dc:	ebc0 1064 	rsb	r0, r0, r4, asr #5
 80085e0:	2464      	movs	r4, #100	; 0x64
 80085e2:	fb04 1010 	mls	r0, r4, r0, r1
 80085e6:	b380      	cbz	r0, 800864a <mktime+0x242>
 80085e8:	3201      	adds	r2, #1
 80085ea:	e735      	b.n	8008458 <mktime+0x50>
 80085ec:	f8d9 6038 	ldr.w	r6, [r9, #56]	; 0x38
 80085f0:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 80085f4:	f8d9 2020 	ldr.w	r2, [r9, #32]
 80085f8:	1af1      	subs	r1, r6, r3
 80085fa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80085fe:	428c      	cmp	r4, r1
 8008600:	ebc2 0606 	rsb	r6, r2, r6
 8008604:	bfac      	ite	ge
 8008606:	2100      	movge	r1, #0
 8008608:	2101      	movlt	r1, #1
 800860a:	42b4      	cmp	r4, r6
 800860c:	bfb8      	it	lt
 800860e:	2100      	movlt	r1, #0
 8008610:	2900      	cmp	r1, #0
 8008612:	d1a7      	bne.n	8008564 <mktime+0x15c>
 8008614:	f8d9 1000 	ldr.w	r1, [r9]
 8008618:	1ac0      	subs	r0, r0, r3
 800861a:	b349      	cbz	r1, 8008670 <mktime+0x268>
 800861c:	42b4      	cmp	r4, r6
 800861e:	bfac      	ite	ge
 8008620:	2600      	movge	r6, #0
 8008622:	2601      	movlt	r6, #1
 8008624:	4284      	cmp	r4, r0
 8008626:	bfb8      	it	lt
 8008628:	2600      	movlt	r6, #0
 800862a:	2f00      	cmp	r7, #0
 800862c:	db9b      	blt.n	8008566 <mktime+0x15e>
 800862e:	4077      	eors	r7, r6
 8008630:	2f01      	cmp	r7, #1
 8008632:	d198      	bne.n	8008566 <mktime+0x15e>
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	b906      	cbnz	r6, 800863a <mktime+0x232>
 8008638:	425b      	negs	r3, r3
 800863a:	682a      	ldr	r2, [r5, #0]
 800863c:	18e4      	adds	r4, r4, r3
 800863e:	4628      	mov	r0, r5
 8008640:	18d3      	adds	r3, r2, r3
 8008642:	602b      	str	r3, [r5, #0]
 8008644:	f7ff fdd2 	bl	80081ec <validate_structure>
 8008648:	e78d      	b.n	8008566 <mktime+0x15e>
 800864a:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 800864e:	fb83 7300 	smull	r7, r3, r3, r0
 8008652:	17c4      	asrs	r4, r0, #31
 8008654:	ebc4 13e3 	rsb	r3, r4, r3, asr #7
 8008658:	f44f 74c8 	mov.w	r4, #400	; 0x190
 800865c:	fb04 0013 	mls	r0, r4, r3, r0
 8008660:	2800      	cmp	r0, #0
 8008662:	f47f aef9 	bne.w	8008458 <mktime+0x50>
 8008666:	3201      	adds	r2, #1
 8008668:	e6f6      	b.n	8008458 <mktime+0x50>
 800866a:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 800866e:	e74b      	b.n	8008508 <mktime+0x100>
 8008670:	4284      	cmp	r4, r0
 8008672:	bfb4      	ite	lt
 8008674:	2000      	movlt	r0, #0
 8008676:	2001      	movge	r0, #1
 8008678:	42b4      	cmp	r4, r6
 800867a:	bfac      	ite	ge
 800867c:	4606      	movge	r6, r0
 800867e:	f040 0601 	orrlt.w	r6, r0, #1
 8008682:	e7d2      	b.n	800862a <mktime+0x222>
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	e775      	b.n	8008576 <mktime+0x16e>
 800868a:	bf00      	nop

0800868c <__tzcalc_limits>:
 800868c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008690:	b085      	sub	sp, #20
 8008692:	4606      	mov	r6, r0
 8008694:	f003 f938 	bl	800b908 <__gettzinfo>
 8008698:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800869c:	4604      	mov	r4, r0
 800869e:	2000      	movs	r0, #0
 80086a0:	429e      	cmp	r6, r3
 80086a2:	f340 80a0 	ble.w	80087e6 <__tzcalc_limits+0x15a>
 80086a6:	f248 531f 	movw	r3, #34079	; 0x851f
 80086aa:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80086ae:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80086b2:	f2a6 716d 	subw	r1, r6, #1901	; 0x76d
 80086b6:	18b2      	adds	r2, r6, r2
 80086b8:	f46f 60f6 	mvn.w	r0, #1968	; 0x7b0
 80086bc:	fb83 7506 	smull	r7, r5, r3, r6
 80086c0:	eb06 0800 	add.w	r8, r6, r0
 80086c4:	17f0      	asrs	r0, r6, #31
 80086c6:	f2a6 79b2 	subw	r9, r6, #1970	; 0x7b2
 80086ca:	fb83 7c01 	smull	r7, ip, r3, r1
 80086ce:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80086d2:	fb83 7a02 	smull	r7, sl, r3, r2
 80086d6:	ebc0 1365 	rsb	r3, r0, r5, asr #5
 80086da:	ebc0 10e5 	rsb	r0, r0, r5, asr #7
 80086de:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80086e2:	f240 176d 	movw	r7, #365	; 0x16d
 80086e6:	17c9      	asrs	r1, r1, #31
 80086e8:	fb05 6010 	mls	r0, r5, r0, r6
 80086ec:	2564      	movs	r5, #100	; 0x64
 80086ee:	fb07 8709 	mla	r7, r7, r9, r8
 80086f2:	17d2      	asrs	r2, r2, #31
 80086f4:	fb05 6313 	mls	r3, r5, r3, r6
 80086f8:	eba1 116c 	sub.w	r1, r1, ip, asr #5
 80086fc:	f1d0 0001 	rsbs	r0, r0, #1
 8008700:	4439      	add	r1, r7
 8008702:	f64e 45d0 	movw	r5, #60624	; 0xecd0
 8008706:	f242 4893 	movw	r8, #9363	; 0x2493
 800870a:	f44f 47a3 	mov.w	r7, #20864	; 0x5180
 800870e:	bf38      	it	cc
 8008710:	2000      	movcc	r0, #0
 8008712:	f6c0 0500 	movt	r5, #2048	; 0x800
 8008716:	f2c9 2849 	movt	r8, #37449	; 0x9249
 800871a:	9301      	str	r3, [sp, #4]
 800871c:	ebc2 13ea 	rsb	r3, r2, sl, asr #7
 8008720:	eb01 0b03 	add.w	fp, r1, r3
 8008724:	4622      	mov	r2, r4
 8008726:	2100      	movs	r1, #0
 8008728:	f2c0 0701 	movt	r7, #1
 800872c:	9002      	str	r0, [sp, #8]
 800872e:	f006 0003 	and.w	r0, r6, #3
 8008732:	6066      	str	r6, [r4, #4]
 8008734:	9003      	str	r0, [sp, #12]
 8008736:	7a13      	ldrb	r3, [r2, #8]
 8008738:	2b4a      	cmp	r3, #74	; 0x4a
 800873a:	d05c      	beq.n	80087f6 <__tzcalc_limits+0x16a>
 800873c:	2b44      	cmp	r3, #68	; 0x44
 800873e:	d06c      	beq.n	800881a <__tzcalc_limits+0x18e>
 8008740:	9803      	ldr	r0, [sp, #12]
 8008742:	9b02      	ldr	r3, [sp, #8]
 8008744:	2800      	cmp	r0, #0
 8008746:	d051      	beq.n	80087ec <__tzcalc_limits+0x160>
 8008748:	f8d2 900c 	ldr.w	r9, [r2, #12]
 800874c:	005e      	lsls	r6, r3, #1
 800874e:	18f6      	adds	r6, r6, r3
 8008750:	f1b9 0f01 	cmp.w	r9, #1
 8008754:	eb05 1606 	add.w	r6, r5, r6, lsl #4
 8008758:	dd62      	ble.n	8008820 <__tzcalc_limits+0x194>
 800875a:	f1a6 0a08 	sub.w	sl, r6, #8
 800875e:	1f30      	subs	r0, r6, #4
 8008760:	eb0a 0a89 	add.w	sl, sl, r9, lsl #2
 8008764:	465b      	mov	r3, fp
 8008766:	4694      	mov	ip, r2
 8008768:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800876c:	4550      	cmp	r0, sl
 800876e:	4413      	add	r3, r2
 8008770:	d1fa      	bne.n	8008768 <__tzcalc_limits+0xdc>
 8008772:	f109 39ff 	add.w	r9, r9, #4294967295
 8008776:	4662      	mov	r2, ip
 8008778:	ea4f 0989 	mov.w	r9, r9, lsl #2
 800877c:	1d18      	adds	r0, r3, #4
 800877e:	9000      	str	r0, [sp, #0]
 8008780:	f856 9009 	ldr.w	r9, [r6, r9]
 8008784:	fb88 0a00 	smull	r0, sl, r8, r0
 8008788:	9800      	ldr	r0, [sp, #0]
 800878a:	4482      	add	sl, r0
 800878c:	ea4f 7ce0 	mov.w	ip, r0, asr #31
 8008790:	ebcc 0caa 	rsb	ip, ip, sl, asr #2
 8008794:	ebcc 0ccc 	rsb	ip, ip, ip, lsl #3
 8008798:	ebcc 0c00 	rsb	ip, ip, r0
 800879c:	6950      	ldr	r0, [r2, #20]
 800879e:	ebb0 0c0c 	subs.w	ip, r0, ip
 80087a2:	6910      	ldr	r0, [r2, #16]
 80087a4:	bf48      	it	mi
 80087a6:	f10c 0c07 	addmi.w	ip, ip, #7
 80087aa:	1e46      	subs	r6, r0, #1
 80087ac:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 80087b0:	44b4      	add	ip, r6
 80087b2:	45cc      	cmp	ip, r9
 80087b4:	db04      	blt.n	80087c0 <__tzcalc_limits+0x134>
 80087b6:	4648      	mov	r0, r9
 80087b8:	f1ac 0c07 	sub.w	ip, ip, #7
 80087bc:	4584      	cmp	ip, r0
 80087be:	dafb      	bge.n	80087b8 <__tzcalc_limits+0x12c>
 80087c0:	4463      	add	r3, ip
 80087c2:	6996      	ldr	r6, [r2, #24]
 80087c4:	3101      	adds	r1, #1
 80087c6:	6a10      	ldr	r0, [r2, #32]
 80087c8:	2902      	cmp	r1, #2
 80087ca:	fb07 6603 	mla	r6, r7, r3, r6
 80087ce:	4430      	add	r0, r6
 80087d0:	f842 0f1c 	str.w	r0, [r2, #28]!
 80087d4:	d1af      	bne.n	8008736 <__tzcalc_limits+0xaa>
 80087d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80087d8:	2001      	movs	r0, #1
 80087da:	69e2      	ldr	r2, [r4, #28]
 80087dc:	429a      	cmp	r2, r3
 80087de:	bfac      	ite	ge
 80087e0:	2300      	movge	r3, #0
 80087e2:	2301      	movlt	r3, #1
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	b005      	add	sp, #20
 80087e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ec:	9e01      	ldr	r6, [sp, #4]
 80087ee:	2e00      	cmp	r6, #0
 80087f0:	bf18      	it	ne
 80087f2:	2301      	movne	r3, #1
 80087f4:	e7a8      	b.n	8008748 <__tzcalc_limits+0xbc>
 80087f6:	6950      	ldr	r0, [r2, #20]
 80087f8:	9e03      	ldr	r6, [sp, #12]
 80087fa:	eb00 030b 	add.w	r3, r0, fp
 80087fe:	b93e      	cbnz	r6, 8008810 <__tzcalc_limits+0x184>
 8008800:	9e01      	ldr	r6, [sp, #4]
 8008802:	b12e      	cbz	r6, 8008810 <__tzcalc_limits+0x184>
 8008804:	283b      	cmp	r0, #59	; 0x3b
 8008806:	bfd4      	ite	le
 8008808:	2000      	movle	r0, #0
 800880a:	2001      	movgt	r0, #1
 800880c:	181b      	adds	r3, r3, r0
 800880e:	e7d8      	b.n	80087c2 <__tzcalc_limits+0x136>
 8008810:	9e02      	ldr	r6, [sp, #8]
 8008812:	2e00      	cmp	r6, #0
 8008814:	d1f6      	bne.n	8008804 <__tzcalc_limits+0x178>
 8008816:	9802      	ldr	r0, [sp, #8]
 8008818:	e7f8      	b.n	800880c <__tzcalc_limits+0x180>
 800881a:	6953      	ldr	r3, [r2, #20]
 800881c:	445b      	add	r3, fp
 800881e:	e7d0      	b.n	80087c2 <__tzcalc_limits+0x136>
 8008820:	465b      	mov	r3, fp
 8008822:	f04f 0900 	mov.w	r9, #0
 8008826:	e7a9      	b.n	800877c <__tzcalc_limits+0xf0>

08008828 <_mktm_r>:
 8008828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	4681      	mov	r9, r0
 800882e:	460f      	mov	r7, r1
 8008830:	4690      	mov	r8, r2
 8008832:	f003 f869 	bl	800b908 <__gettzinfo>
 8008836:	f8d9 2000 	ldr.w	r2, [r9]
 800883a:	f244 5307 	movw	r3, #17671	; 0x4507
 800883e:	f44f 41a3 	mov.w	r1, #20864	; 0x5180
 8008842:	f2cc 232e 	movt	r3, #49710	; 0xc22e
 8008846:	f2c0 0101 	movt	r1, #1
 800884a:	4682      	mov	sl, r0
 800884c:	fb83 0302 	smull	r0, r3, r3, r2
 8008850:	17d0      	asrs	r0, r2, #31
 8008852:	189b      	adds	r3, r3, r2
 8008854:	ebc0 4323 	rsb	r3, r0, r3, asr #16
 8008858:	fb01 2213 	mls	r2, r1, r3, r2
 800885c:	2a00      	cmp	r2, #0
 800885e:	da04      	bge.n	800886a <_mktm_r+0x42>
 8008860:	f502 32a8 	add.w	r2, r2, #86016	; 0x15000
 8008864:	3b01      	subs	r3, #1
 8008866:	f502 72c0 	add.w	r2, r2, #384	; 0x180
 800886a:	f24b 31c5 	movw	r1, #46021	; 0xb3c5
 800886e:	f242 4093 	movw	r0, #9363	; 0x2493
 8008872:	f2c9 11a2 	movt	r1, #37282	; 0x91a2
 8008876:	f2c9 2049 	movt	r0, #37449	; 0x9249
 800887a:	17d6      	asrs	r6, r2, #31
 800887c:	f648 0489 	movw	r4, #34953	; 0x8889
 8008880:	fb81 c502 	smull	ip, r5, r1, r2
 8008884:	1d19      	adds	r1, r3, #4
 8008886:	f6c8 0488 	movt	r4, #34952	; 0x8888
 800888a:	f04f 0b64 	mov.w	fp, #100	; 0x64
 800888e:	18ad      	adds	r5, r5, r2
 8008890:	fb80 c001 	smull	ip, r0, r0, r1
 8008894:	ebc6 25e5 	rsb	r5, r6, r5, asr #11
 8008898:	f44f 6c61 	mov.w	ip, #3600	; 0xe10
 800889c:	60bd      	str	r5, [r7, #8]
 800889e:	1840      	adds	r0, r0, r1
 80088a0:	17ce      	asrs	r6, r1, #31
 80088a2:	fb0c 2215 	mls	r2, ip, r5, r2
 80088a6:	ebc6 00a0 	rsb	r0, r6, r0, asr #2
 80088aa:	f64e 46d0 	movw	r6, #60624	; 0xecd0
 80088ae:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 80088b2:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 80088b6:	f6c0 0600 	movt	r6, #2048	; 0x800
 80088ba:	fb84 5402 	smull	r5, r4, r4, r2
 80088be:	17d5      	asrs	r5, r2, #31
 80088c0:	1a08      	subs	r0, r1, r0
 80088c2:	4414      	add	r4, r2
 80088c4:	bf48      	it	mi
 80088c6:	3007      	addmi	r0, #7
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	61b8      	str	r0, [r7, #24]
 80088cc:	ebc5 1464 	rsb	r4, r5, r4, asr #5
 80088d0:	607c      	str	r4, [r7, #4]
 80088d2:	f248 501f 	movw	r0, #34079	; 0x851f
 80088d6:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 80088da:	f2c5 10eb 	movt	r0, #20971	; 0x51eb
 80088de:	eba2 0284 	sub.w	r2, r2, r4, lsl #2
 80088e2:	f240 74b2 	movw	r4, #1970	; 0x7b2
 80088e6:	603a      	str	r2, [r7, #0]
 80088e8:	da02      	bge.n	80088f0 <_mktm_r+0xc8>
 80088ea:	e04b      	b.n	8008984 <_mktm_r+0x15c>
 80088ec:	3401      	adds	r4, #1
 80088ee:	1a9b      	subs	r3, r3, r2
 80088f0:	17e5      	asrs	r5, r4, #31
 80088f2:	07a1      	lsls	r1, r4, #30
 80088f4:	fb80 1204 	smull	r1, r2, r0, r4
 80088f8:	d105      	bne.n	8008906 <_mktm_r+0xde>
 80088fa:	ebc5 1262 	rsb	r2, r5, r2, asr #5
 80088fe:	2101      	movs	r1, #1
 8008900:	fb0b 4212 	mls	r2, fp, r2, r4
 8008904:	b94a      	cbnz	r2, 800891a <_mktm_r+0xf2>
 8008906:	fb80 2104 	smull	r2, r1, r0, r4
 800890a:	ebc5 11e1 	rsb	r1, r5, r1, asr #7
 800890e:	fb0c 4111 	mls	r1, ip, r1, r4
 8008912:	f1d1 0101 	rsbs	r1, r1, #1
 8008916:	bf38      	it	cc
 8008918:	2100      	movcc	r1, #0
 800891a:	eb06 0281 	add.w	r2, r6, r1, lsl #2
 800891e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8008920:	4293      	cmp	r3, r2
 8008922:	dae3      	bge.n	80088ec <_mktm_r+0xc4>
 8008924:	004a      	lsls	r2, r1, #1
 8008926:	61fb      	str	r3, [r7, #28]
 8008928:	1851      	adds	r1, r2, r1
 800892a:	f2a4 726c 	subw	r2, r4, #1900	; 0x76c
 800892e:	617a      	str	r2, [r7, #20]
 8008930:	2200      	movs	r2, #0
 8008932:	0109      	lsls	r1, r1, #4
 8008934:	613a      	str	r2, [r7, #16]
 8008936:	eb06 0b01 	add.w	fp, r6, r1
 800893a:	5875      	ldr	r5, [r6, r1]
 800893c:	42ab      	cmp	r3, r5
 800893e:	db08      	blt.n	8008952 <_mktm_r+0x12a>
 8008940:	465a      	mov	r2, fp
 8008942:	2601      	movs	r6, #1
 8008944:	613e      	str	r6, [r7, #16]
 8008946:	1b5b      	subs	r3, r3, r5
 8008948:	f852 5f04 	ldr.w	r5, [r2, #4]!
 800894c:	3601      	adds	r6, #1
 800894e:	429d      	cmp	r5, r3
 8008950:	ddf8      	ble.n	8008944 <_mktm_r+0x11c>
 8008952:	3301      	adds	r3, #1
 8008954:	60fb      	str	r3, [r7, #12]
 8008956:	f1b8 0f00 	cmp.w	r8, #0
 800895a:	d028      	beq.n	80089ae <_mktm_r+0x186>
 800895c:	2300      	movs	r3, #0
 800895e:	4638      	mov	r0, r7
 8008960:	623b      	str	r3, [r7, #32]
 8008962:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008966:	fb80 2104 	smull	r2, r1, r0, r4
 800896a:	ebc5 11e1 	rsb	r1, r5, r1, asr #7
 800896e:	fb0c 4111 	mls	r1, ip, r1, r4
 8008972:	f1d1 0101 	rsbs	r1, r1, #1
 8008976:	bf38      	it	cc
 8008978:	2100      	movcc	r1, #0
 800897a:	eb06 0281 	add.w	r2, r6, r1, lsl #2
 800897e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8008980:	189b      	adds	r3, r3, r2
 8008982:	d5cf      	bpl.n	8008924 <_mktm_r+0xfc>
 8008984:	3c01      	subs	r4, #1
 8008986:	f014 0f03 	tst.w	r4, #3
 800898a:	fb80 5204 	smull	r5, r2, r0, r4
 800898e:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8008992:	d1e8      	bne.n	8008966 <_mktm_r+0x13e>
 8008994:	ebc5 1262 	rsb	r2, r5, r2, asr #5
 8008998:	2101      	movs	r1, #1
 800899a:	fb0b 4212 	mls	r2, fp, r2, r4
 800899e:	2a00      	cmp	r2, #0
 80089a0:	d0e1      	beq.n	8008966 <_mktm_r+0x13e>
 80089a2:	eb06 0281 	add.w	r2, r6, r1, lsl #2
 80089a6:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80089a8:	189b      	adds	r3, r3, r2
 80089aa:	d4eb      	bmi.n	8008984 <_mktm_r+0x15c>
 80089ac:	e7ba      	b.n	8008924 <_mktm_r+0xfc>
 80089ae:	f001 fe39 	bl	800a624 <__tz_lock>
 80089b2:	f640 23e4 	movw	r3, #2788	; 0xae4
 80089b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d15c      	bne.n	8008a7a <_mktm_r+0x252>
 80089c0:	f8c7 8020 	str.w	r8, [r7, #32]
 80089c4:	f8da 0020 	ldr.w	r0, [sl, #32]
 80089c8:	f24b 33c5 	movw	r3, #46021	; 0xb3c5
 80089cc:	17c2      	asrs	r2, r0, #31
 80089ce:	f2c9 13a2 	movt	r3, #37282	; 0x91a2
 80089d2:	f648 0589 	movw	r5, #34953	; 0x8889
 80089d6:	f6c8 0588 	movt	r5, #34952	; 0x8888
 80089da:	6879      	ldr	r1, [r7, #4]
 80089dc:	fb83 6e00 	smull	r6, lr, r3, r0
 80089e0:	68be      	ldr	r6, [r7, #8]
 80089e2:	683c      	ldr	r4, [r7, #0]
 80089e4:	4486      	add	lr, r0
 80089e6:	ea4f 2eee 	mov.w	lr, lr, asr #11
 80089ea:	ebc2 030e 	rsb	r3, r2, lr
 80089ee:	1af2      	subs	r2, r6, r3
 80089f0:	f44f 6661 	mov.w	r6, #3600	; 0xe10
 80089f4:	60ba      	str	r2, [r7, #8]
 80089f6:	fb06 0313 	mls	r3, r6, r3, r0
 80089fa:	fb85 c003 	smull	ip, r0, r5, r3
 80089fe:	17de      	asrs	r6, r3, #31
 8008a00:	18c0      	adds	r0, r0, r3
 8008a02:	ebc6 1060 	rsb	r0, r6, r0, asr #5
 8008a06:	1a09      	subs	r1, r1, r0
 8008a08:	6079      	str	r1, [r7, #4]
 8008a0a:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 8008a0e:	eba3 0380 	sub.w	r3, r3, r0, lsl #2
 8008a12:	1ae3      	subs	r3, r4, r3
 8008a14:	603b      	str	r3, [r7, #0]
 8008a16:	2b3b      	cmp	r3, #59	; 0x3b
 8008a18:	dd52      	ble.n	8008ac0 <_mktm_r+0x298>
 8008a1a:	3101      	adds	r1, #1
 8008a1c:	3b3c      	subs	r3, #60	; 0x3c
 8008a1e:	6079      	str	r1, [r7, #4]
 8008a20:	603b      	str	r3, [r7, #0]
 8008a22:	293b      	cmp	r1, #59	; 0x3b
 8008a24:	dd45      	ble.n	8008ab2 <_mktm_r+0x28a>
 8008a26:	3201      	adds	r2, #1
 8008a28:	393c      	subs	r1, #60	; 0x3c
 8008a2a:	60ba      	str	r2, [r7, #8]
 8008a2c:	6079      	str	r1, [r7, #4]
 8008a2e:	2a17      	cmp	r2, #23
 8008a30:	dd4d      	ble.n	8008ace <_mktm_r+0x2a6>
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	69f9      	ldr	r1, [r7, #28]
 8008a36:	3301      	adds	r3, #1
 8008a38:	3101      	adds	r1, #1
 8008a3a:	2b06      	cmp	r3, #6
 8008a3c:	61f9      	str	r1, [r7, #28]
 8008a3e:	bfc8      	it	gt
 8008a40:	2300      	movgt	r3, #0
 8008a42:	6939      	ldr	r1, [r7, #16]
 8008a44:	3a18      	subs	r2, #24
 8008a46:	61bb      	str	r3, [r7, #24]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	60ba      	str	r2, [r7, #8]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	60fb      	str	r3, [r7, #12]
 8008a50:	f85b 2021 	ldr.w	r2, [fp, r1, lsl #2]
 8008a54:	4293      	cmp	r3, r2
 8008a56:	dd0b      	ble.n	8008a70 <_mktm_r+0x248>
 8008a58:	3101      	adds	r1, #1
 8008a5a:	1a9b      	subs	r3, r3, r2
 8008a5c:	290c      	cmp	r1, #12
 8008a5e:	6139      	str	r1, [r7, #16]
 8008a60:	60fb      	str	r3, [r7, #12]
 8008a62:	d105      	bne.n	8008a70 <_mktm_r+0x248>
 8008a64:	697a      	ldr	r2, [r7, #20]
 8008a66:	2300      	movs	r3, #0
 8008a68:	613b      	str	r3, [r7, #16]
 8008a6a:	3201      	adds	r2, #1
 8008a6c:	61fb      	str	r3, [r7, #28]
 8008a6e:	617a      	str	r2, [r7, #20]
 8008a70:	f001 fdda 	bl	800a628 <__tz_unlock>
 8008a74:	4638      	mov	r0, r7
 8008a76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7a:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008a7e:	42a3      	cmp	r3, r4
 8008a80:	d004      	beq.n	8008a8c <_mktm_r+0x264>
 8008a82:	4620      	mov	r0, r4
 8008a84:	f7ff fe02 	bl	800868c <__tzcalc_limits>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d04a      	beq.n	8008b22 <_mktm_r+0x2fa>
 8008a8c:	f8da 3000 	ldr.w	r3, [sl]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d036      	beq.n	8008b02 <_mktm_r+0x2da>
 8008a94:	f8d9 3000 	ldr.w	r3, [r9]
 8008a98:	f8da 201c 	ldr.w	r2, [sl, #28]
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	db44      	blt.n	8008b2a <_mktm_r+0x302>
 8008aa0:	f8da 2038 	ldr.w	r2, [sl, #56]	; 0x38
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	da40      	bge.n	8008b2a <_mktm_r+0x302>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	623b      	str	r3, [r7, #32]
 8008aac:	f8da 003c 	ldr.w	r0, [sl, #60]	; 0x3c
 8008ab0:	e78a      	b.n	80089c8 <_mktm_r+0x1a0>
 8008ab2:	2900      	cmp	r1, #0
 8008ab4:	dabb      	bge.n	8008a2e <_mktm_r+0x206>
 8008ab6:	3a01      	subs	r2, #1
 8008ab8:	313c      	adds	r1, #60	; 0x3c
 8008aba:	60ba      	str	r2, [r7, #8]
 8008abc:	6079      	str	r1, [r7, #4]
 8008abe:	e7b6      	b.n	8008a2e <_mktm_r+0x206>
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	daae      	bge.n	8008a22 <_mktm_r+0x1fa>
 8008ac4:	3901      	subs	r1, #1
 8008ac6:	333c      	adds	r3, #60	; 0x3c
 8008ac8:	6079      	str	r1, [r7, #4]
 8008aca:	603b      	str	r3, [r7, #0]
 8008acc:	e7a9      	b.n	8008a22 <_mktm_r+0x1fa>
 8008ace:	2a00      	cmp	r2, #0
 8008ad0:	dace      	bge.n	8008a70 <_mktm_r+0x248>
 8008ad2:	69f9      	ldr	r1, [r7, #28]
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	3901      	subs	r1, #1
 8008ad8:	61f9      	str	r1, [r7, #28]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	bf48      	it	mi
 8008ade:	2306      	movmi	r3, #6
 8008ae0:	61bb      	str	r3, [r7, #24]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	3218      	adds	r2, #24
 8008ae6:	60ba      	str	r2, [r7, #8]
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1bf      	bne.n	8008a70 <_mktm_r+0x248>
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	d41c      	bmi.n	8008b30 <_mktm_r+0x308>
 8008af6:	613b      	str	r3, [r7, #16]
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	f85b 3003 	ldr.w	r3, [fp, r3]
 8008afe:	60fb      	str	r3, [r7, #12]
 8008b00:	e7b6      	b.n	8008a70 <_mktm_r+0x248>
 8008b02:	f8d9 3000 	ldr.w	r3, [r9]
 8008b06:	f8da 201c 	ldr.w	r2, [sl, #28]
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	dacc      	bge.n	8008aa8 <_mktm_r+0x280>
 8008b0e:	f8da 2038 	ldr.w	r2, [sl, #56]	; 0x38
 8008b12:	4293      	cmp	r3, r2
 8008b14:	bfac      	ite	ge
 8008b16:	2300      	movge	r3, #0
 8008b18:	2301      	movlt	r3, #1
 8008b1a:	623b      	str	r3, [r7, #32]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1c5      	bne.n	8008aac <_mktm_r+0x284>
 8008b20:	e750      	b.n	80089c4 <_mktm_r+0x19c>
 8008b22:	f04f 33ff 	mov.w	r3, #4294967295
 8008b26:	623b      	str	r3, [r7, #32]
 8008b28:	e74c      	b.n	80089c4 <_mktm_r+0x19c>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	623b      	str	r3, [r7, #32]
 8008b2e:	e749      	b.n	80089c4 <_mktm_r+0x19c>
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	220b      	movs	r2, #11
 8008b34:	613a      	str	r2, [r7, #16]
 8008b36:	3b01      	subs	r3, #1
 8008b38:	617b      	str	r3, [r7, #20]
 8008b3a:	079a      	lsls	r2, r3, #30
 8008b3c:	d015      	beq.n	8008b6a <_mktm_r+0x342>
 8008b3e:	17da      	asrs	r2, r3, #31
 8008b40:	f248 511f 	movw	r1, #34079	; 0x851f
 8008b44:	f2c5 11eb 	movt	r1, #20971	; 0x51eb
 8008b48:	fb81 5103 	smull	r5, r1, r1, r3
 8008b4c:	ebc2 12e1 	rsb	r2, r2, r1, asr #7
 8008b50:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008b54:	fb01 3312 	mls	r3, r1, r2, r3
 8008b58:	f1d3 0201 	rsbs	r2, r3, #1
 8008b5c:	bf38      	it	cc
 8008b5e:	2200      	movcc	r2, #0
 8008b60:	f202 126d 	addw	r2, r2, #365	; 0x16d
 8008b64:	232c      	movs	r3, #44	; 0x2c
 8008b66:	61fa      	str	r2, [r7, #28]
 8008b68:	e7c7      	b.n	8008afa <_mktm_r+0x2d2>
 8008b6a:	f248 511f 	movw	r1, #34079	; 0x851f
 8008b6e:	17da      	asrs	r2, r3, #31
 8008b70:	f2c5 11eb 	movt	r1, #20971	; 0x51eb
 8008b74:	fb81 0103 	smull	r0, r1, r1, r3
 8008b78:	2064      	movs	r0, #100	; 0x64
 8008b7a:	ebc2 1161 	rsb	r1, r2, r1, asr #5
 8008b7e:	fb00 3111 	mls	r1, r0, r1, r3
 8008b82:	2900      	cmp	r1, #0
 8008b84:	d0dc      	beq.n	8008b40 <_mktm_r+0x318>
 8008b86:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8008b8a:	e7eb      	b.n	8008b64 <_mktm_r+0x33c>

08008b8c <__malloc_lock>:
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop

08008b90 <__malloc_unlock>:
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop

08008b94 <_sbrk_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	f640 4400 	movw	r4, #3072	; 0xc00
 8008b9a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	4608      	mov	r0, r1
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	f7fa f8bb 	bl	8002d20 <_sbrk>
 8008baa:	1c43      	adds	r3, r0, #1
 8008bac:	d000      	beq.n	8008bb0 <_sbrk_r+0x1c>
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	6823      	ldr	r3, [r4, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d0fb      	beq.n	8008bae <_sbrk_r+0x1a>
 8008bb6:	602b      	str	r3, [r5, #0]
 8008bb8:	bd38      	pop	{r3, r4, r5, pc}
 8008bba:	bf00      	nop

08008bbc <_sprintf_r>:
 8008bbc:	b40c      	push	{r2, r3}
 8008bbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bc0:	b09d      	sub	sp, #116	; 0x74
 8008bc2:	ac22      	add	r4, sp, #136	; 0x88
 8008bc4:	460e      	mov	r6, r1
 8008bc6:	a902      	add	r1, sp, #8
 8008bc8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008bcc:	f854 2b04 	ldr.w	r2, [r4], #4
 8008bd0:	f44f 7702 	mov.w	r7, #520	; 0x208
 8008bd4:	9504      	str	r5, [sp, #16]
 8008bd6:	4623      	mov	r3, r4
 8008bd8:	9507      	str	r5, [sp, #28]
 8008bda:	9602      	str	r6, [sp, #8]
 8008bdc:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008be0:	f8ad 7014 	strh.w	r7, [sp, #20]
 8008be4:	9606      	str	r6, [sp, #24]
 8008be6:	f8ad 5016 	strh.w	r5, [sp, #22]
 8008bea:	9401      	str	r4, [sp, #4]
 8008bec:	f000 fa7e 	bl	80090ec <_svfprintf_r>
 8008bf0:	9b02      	ldr	r3, [sp, #8]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	701a      	strb	r2, [r3, #0]
 8008bf6:	b01d      	add	sp, #116	; 0x74
 8008bf8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008bfc:	b002      	add	sp, #8
 8008bfe:	4770      	bx	lr

08008c00 <sprintf>:
 8008c00:	b40e      	push	{r1, r2, r3}
 8008c02:	f240 0358 	movw	r3, #88	; 0x58
 8008c06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c08:	b09c      	sub	sp, #112	; 0x70
 8008c0a:	ac21      	add	r4, sp, #132	; 0x84
 8008c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c10:	4606      	mov	r6, r0
 8008c12:	a902      	add	r1, sp, #8
 8008c14:	f854 2b04 	ldr.w	r2, [r4], #4
 8008c18:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008c1c:	6818      	ldr	r0, [r3, #0]
 8008c1e:	f44f 7702 	mov.w	r7, #520	; 0x208
 8008c22:	4623      	mov	r3, r4
 8008c24:	9504      	str	r5, [sp, #16]
 8008c26:	9507      	str	r5, [sp, #28]
 8008c28:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008c2c:	9602      	str	r6, [sp, #8]
 8008c2e:	f8ad 7014 	strh.w	r7, [sp, #20]
 8008c32:	9606      	str	r6, [sp, #24]
 8008c34:	f8ad 5016 	strh.w	r5, [sp, #22]
 8008c38:	9401      	str	r4, [sp, #4]
 8008c3a:	f000 fa57 	bl	80090ec <_svfprintf_r>
 8008c3e:	9b02      	ldr	r3, [sp, #8]
 8008c40:	2200      	movs	r2, #0
 8008c42:	701a      	strb	r2, [r3, #0]
 8008c44:	b01c      	add	sp, #112	; 0x70
 8008c46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008c4a:	b003      	add	sp, #12
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop

08008c50 <strchr>:
 8008c50:	b2c9      	uxtb	r1, r1
 8008c52:	b4f0      	push	{r4, r5, r6, r7}
 8008c54:	2900      	cmp	r1, #0
 8008c56:	d04b      	beq.n	8008cf0 <strchr+0xa0>
 8008c58:	0783      	lsls	r3, r0, #30
 8008c5a:	d00f      	beq.n	8008c7c <strchr+0x2c>
 8008c5c:	7803      	ldrb	r3, [r0, #0]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d073      	beq.n	8008d4a <strchr+0xfa>
 8008c62:	4299      	cmp	r1, r3
 8008c64:	d042      	beq.n	8008cec <strchr+0x9c>
 8008c66:	1c43      	adds	r3, r0, #1
 8008c68:	e005      	b.n	8008c76 <strchr+0x26>
 8008c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c6e:	2a00      	cmp	r2, #0
 8008c70:	d03b      	beq.n	8008cea <strchr+0x9a>
 8008c72:	4291      	cmp	r1, r2
 8008c74:	d03a      	beq.n	8008cec <strchr+0x9c>
 8008c76:	079a      	lsls	r2, r3, #30
 8008c78:	4618      	mov	r0, r3
 8008c7a:	d1f6      	bne.n	8008c6a <strchr+0x1a>
 8008c7c:	6803      	ldr	r3, [r0, #0]
 8008c7e:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 8008c82:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8008c86:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8008c8a:	ea22 0203 	bic.w	r2, r2, r3
 8008c8e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008c92:	d11c      	bne.n	8008cce <strchr+0x7e>
 8008c94:	407b      	eors	r3, r7
 8008c96:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8008c9a:	ea22 0303 	bic.w	r3, r2, r3
 8008c9e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008ca2:	d114      	bne.n	8008cce <strchr+0x7e>
 8008ca4:	1d02      	adds	r2, r0, #4
 8008ca6:	e002      	b.n	8008cae <strchr+0x5e>
 8008ca8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8008cac:	d10f      	bne.n	8008cce <strchr+0x7e>
 8008cae:	4610      	mov	r0, r2
 8008cb0:	f852 3b04 	ldr.w	r3, [r2], #4
 8008cb4:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 8008cb8:	ea87 0403 	eor.w	r4, r7, r3
 8008cbc:	ea26 0303 	bic.w	r3, r6, r3
 8008cc0:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8008cc4:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008cc8:	ea25 0404 	bic.w	r4, r5, r4
 8008ccc:	d0ec      	beq.n	8008ca8 <strchr+0x58>
 8008cce:	7803      	ldrb	r3, [r0, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d03a      	beq.n	8008d4a <strchr+0xfa>
 8008cd4:	4299      	cmp	r1, r3
 8008cd6:	d009      	beq.n	8008cec <strchr+0x9c>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	e001      	b.n	8008ce0 <strchr+0x90>
 8008cdc:	4291      	cmp	r1, r2
 8008cde:	d005      	beq.n	8008cec <strchr+0x9c>
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ce6:	2a00      	cmp	r2, #0
 8008ce8:	d1f8      	bne.n	8008cdc <strchr+0x8c>
 8008cea:	4610      	mov	r0, r2
 8008cec:	bcf0      	pop	{r4, r5, r6, r7}
 8008cee:	4770      	bx	lr
 8008cf0:	0781      	lsls	r1, r0, #30
 8008cf2:	d00d      	beq.n	8008d10 <strchr+0xc0>
 8008cf4:	7803      	ldrb	r3, [r0, #0]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d0f8      	beq.n	8008cec <strchr+0x9c>
 8008cfa:	1c43      	adds	r3, r0, #1
 8008cfc:	e002      	b.n	8008d04 <strchr+0xb4>
 8008cfe:	7802      	ldrb	r2, [r0, #0]
 8008d00:	2a00      	cmp	r2, #0
 8008d02:	d0f3      	beq.n	8008cec <strchr+0x9c>
 8008d04:	f013 0f03 	tst.w	r3, #3
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f103 0301 	add.w	r3, r3, #1
 8008d0e:	d1f6      	bne.n	8008cfe <strchr+0xae>
 8008d10:	6803      	ldr	r3, [r0, #0]
 8008d12:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8008d16:	ea22 0303 	bic.w	r3, r2, r3
 8008d1a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008d1e:	d10a      	bne.n	8008d36 <strchr+0xe6>
 8008d20:	1d02      	adds	r2, r0, #4
 8008d22:	4610      	mov	r0, r2
 8008d24:	f852 1b04 	ldr.w	r1, [r2], #4
 8008d28:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 8008d2c:	ea24 0101 	bic.w	r1, r4, r1
 8008d30:	f011 3f80 	tst.w	r1, #2155905152	; 0x80808080
 8008d34:	d0f5      	beq.n	8008d22 <strchr+0xd2>
 8008d36:	7803      	ldrb	r3, [r0, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d0d7      	beq.n	8008cec <strchr+0x9c>
 8008d3c:	1c43      	adds	r3, r0, #1
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3301      	adds	r3, #1
 8008d42:	7802      	ldrb	r2, [r0, #0]
 8008d44:	2a00      	cmp	r2, #0
 8008d46:	d1fa      	bne.n	8008d3e <strchr+0xee>
 8008d48:	e7d0      	b.n	8008cec <strchr+0x9c>
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	e7ce      	b.n	8008cec <strchr+0x9c>
 8008d4e:	bf00      	nop

08008d50 <strcmp>:
 8008d50:	ea80 0201 	eor.w	r2, r0, r1
 8008d54:	f012 0f03 	tst.w	r2, #3
 8008d58:	f040 803a 	bne.w	8008dd0 <strcmp_unaligned>
 8008d5c:	f010 0203 	ands.w	r2, r0, #3
 8008d60:	f020 0003 	bic.w	r0, r0, #3
 8008d64:	f021 0103 	bic.w	r1, r1, #3
 8008d68:	f850 cb04 	ldr.w	ip, [r0], #4
 8008d6c:	bf08      	it	eq
 8008d6e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008d72:	d00d      	beq.n	8008d90 <strcmp+0x40>
 8008d74:	f082 0203 	eor.w	r2, r2, #3
 8008d78:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008d7c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8008d80:	fa23 f202 	lsr.w	r2, r3, r2
 8008d84:	f851 3b04 	ldr.w	r3, [r1], #4
 8008d88:	ea4c 0c02 	orr.w	ip, ip, r2
 8008d8c:	ea43 0302 	orr.w	r3, r3, r2
 8008d90:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8008d94:	459c      	cmp	ip, r3
 8008d96:	bf01      	itttt	eq
 8008d98:	ea22 020c 	biceq.w	r2, r2, ip
 8008d9c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8008da0:	f850 cb04 	ldreq.w	ip, [r0], #4
 8008da4:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008da8:	d0f2      	beq.n	8008d90 <strcmp+0x40>
 8008daa:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8008dae:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8008db2:	2801      	cmp	r0, #1
 8008db4:	bf28      	it	cs
 8008db6:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8008dba:	bf08      	it	eq
 8008dbc:	0a1b      	lsreq	r3, r3, #8
 8008dbe:	d0f4      	beq.n	8008daa <strcmp+0x5a>
 8008dc0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8008dc4:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8008dc8:	eba0 0003 	sub.w	r0, r0, r3
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop

08008dd0 <strcmp_unaligned>:
 8008dd0:	f010 0f03 	tst.w	r0, #3
 8008dd4:	d00a      	beq.n	8008dec <strcmp_unaligned+0x1c>
 8008dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dde:	2a01      	cmp	r2, #1
 8008de0:	bf28      	it	cs
 8008de2:	429a      	cmpcs	r2, r3
 8008de4:	d0f4      	beq.n	8008dd0 <strcmp_unaligned>
 8008de6:	eba2 0003 	sub.w	r0, r2, r3
 8008dea:	4770      	bx	lr
 8008dec:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8008df0:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8008df4:	f04f 0201 	mov.w	r2, #1
 8008df8:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8008dfc:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8008e00:	f001 0c03 	and.w	ip, r1, #3
 8008e04:	f021 0103 	bic.w	r1, r1, #3
 8008e08:	f850 4b04 	ldr.w	r4, [r0], #4
 8008e0c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e10:	f1bc 0f02 	cmp.w	ip, #2
 8008e14:	d026      	beq.n	8008e64 <strcmp_unaligned+0x94>
 8008e16:	d84b      	bhi.n	8008eb0 <strcmp_unaligned+0xe0>
 8008e18:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8008e1c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8008e20:	eba4 0302 	sub.w	r3, r4, r2
 8008e24:	ea23 0304 	bic.w	r3, r3, r4
 8008e28:	d10d      	bne.n	8008e46 <strcmp_unaligned+0x76>
 8008e2a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8008e2e:	bf08      	it	eq
 8008e30:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008e34:	d10a      	bne.n	8008e4c <strcmp_unaligned+0x7c>
 8008e36:	ea8c 0c04 	eor.w	ip, ip, r4
 8008e3a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8008e3e:	d10c      	bne.n	8008e5a <strcmp_unaligned+0x8a>
 8008e40:	f850 4b04 	ldr.w	r4, [r0], #4
 8008e44:	e7e8      	b.n	8008e18 <strcmp_unaligned+0x48>
 8008e46:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8008e4a:	e05c      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008e4c:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8008e50:	d152      	bne.n	8008ef8 <strcmp_unaligned+0x128>
 8008e52:	780d      	ldrb	r5, [r1, #0]
 8008e54:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8008e58:	e055      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008e5a:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8008e5e:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8008e62:	e050      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008e64:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8008e68:	eba4 0302 	sub.w	r3, r4, r2
 8008e6c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008e70:	ea23 0304 	bic.w	r3, r3, r4
 8008e74:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8008e78:	d117      	bne.n	8008eaa <strcmp_unaligned+0xda>
 8008e7a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8008e7e:	bf08      	it	eq
 8008e80:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008e84:	d107      	bne.n	8008e96 <strcmp_unaligned+0xc6>
 8008e86:	ea8c 0c04 	eor.w	ip, ip, r4
 8008e8a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8008e8e:	d108      	bne.n	8008ea2 <strcmp_unaligned+0xd2>
 8008e90:	f850 4b04 	ldr.w	r4, [r0], #4
 8008e94:	e7e6      	b.n	8008e64 <strcmp_unaligned+0x94>
 8008e96:	041b      	lsls	r3, r3, #16
 8008e98:	d12e      	bne.n	8008ef8 <strcmp_unaligned+0x128>
 8008e9a:	880d      	ldrh	r5, [r1, #0]
 8008e9c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008ea0:	e031      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008ea2:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8008ea6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008eaa:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8008eae:	e02a      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008eb0:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8008eb4:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8008eb8:	eba4 0302 	sub.w	r3, r4, r2
 8008ebc:	ea23 0304 	bic.w	r3, r3, r4
 8008ec0:	d10d      	bne.n	8008ede <strcmp_unaligned+0x10e>
 8008ec2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8008ec6:	bf08      	it	eq
 8008ec8:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008ecc:	d10a      	bne.n	8008ee4 <strcmp_unaligned+0x114>
 8008ece:	ea8c 0c04 	eor.w	ip, ip, r4
 8008ed2:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8008ed6:	d10a      	bne.n	8008eee <strcmp_unaligned+0x11e>
 8008ed8:	f850 4b04 	ldr.w	r4, [r0], #4
 8008edc:	e7e8      	b.n	8008eb0 <strcmp_unaligned+0xe0>
 8008ede:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8008ee2:	e010      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008ee4:	f014 0fff 	tst.w	r4, #255	; 0xff
 8008ee8:	d006      	beq.n	8008ef8 <strcmp_unaligned+0x128>
 8008eea:	f851 5b04 	ldr.w	r5, [r1], #4
 8008eee:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8008ef2:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8008ef6:	e006      	b.n	8008f06 <strcmp_unaligned+0x136>
 8008ef8:	f04f 0000 	mov.w	r0, #0
 8008efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f00:	f85d 5b04 	ldr.w	r5, [sp], #4
 8008f04:	4770      	bx	lr
 8008f06:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8008f0a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8008f0e:	2801      	cmp	r0, #1
 8008f10:	bf28      	it	cs
 8008f12:	4290      	cmpcs	r0, r2
 8008f14:	bf04      	itt	eq
 8008f16:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8008f1a:	0a2d      	lsreq	r5, r5, #8
 8008f1c:	d0f3      	beq.n	8008f06 <strcmp_unaligned+0x136>
 8008f1e:	eba2 0000 	sub.w	r0, r2, r0
 8008f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f26:	f85d 5b04 	ldr.w	r5, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <strlen>:
 8008f2c:	f020 0103 	bic.w	r1, r0, #3
 8008f30:	f010 0003 	ands.w	r0, r0, #3
 8008f34:	f1c0 0000 	rsb	r0, r0, #0
 8008f38:	f851 3b04 	ldr.w	r3, [r1], #4
 8008f3c:	f100 0c04 	add.w	ip, r0, #4
 8008f40:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008f44:	f06f 0200 	mvn.w	r2, #0
 8008f48:	bf1c      	itt	ne
 8008f4a:	fa22 f20c 	lsrne.w	r2, r2, ip
 8008f4e:	4313      	orrne	r3, r2
 8008f50:	f04f 0c01 	mov.w	ip, #1
 8008f54:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8008f58:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8008f5c:	eba3 020c 	sub.w	r2, r3, ip
 8008f60:	ea22 0203 	bic.w	r2, r2, r3
 8008f64:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8008f68:	bf04      	itt	eq
 8008f6a:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008f6e:	3004      	addeq	r0, #4
 8008f70:	d0f4      	beq.n	8008f5c <strlen+0x30>
 8008f72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f76:	bf1f      	itttt	ne
 8008f78:	3001      	addne	r0, #1
 8008f7a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8008f7e:	3001      	addne	r0, #1
 8008f80:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8008f84:	bf18      	it	ne
 8008f86:	3001      	addne	r0, #1
 8008f88:	4770      	bx	lr
 8008f8a:	bf00      	nop

08008f8c <_strtol_r>:
 8008f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f90:	f240 545c 	movw	r4, #1372	; 0x55c
 8008f94:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8008f98:	b085      	sub	sp, #20
 8008f9a:	4699      	mov	r9, r3
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	f8d4 8000 	ldr.w	r8, [r4]
 8008fa2:	9102      	str	r1, [sp, #8]
 8008fa4:	9003      	str	r0, [sp, #12]
 8008fa6:	461c      	mov	r4, r3
 8008fa8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008fac:	eb08 0105 	add.w	r1, r8, r5
 8008fb0:	4623      	mov	r3, r4
 8008fb2:	7849      	ldrb	r1, [r1, #1]
 8008fb4:	f001 0108 	and.w	r1, r1, #8
 8008fb8:	b2c9      	uxtb	r1, r1
 8008fba:	2900      	cmp	r1, #0
 8008fbc:	d1f3      	bne.n	8008fa6 <_strtol_r+0x1a>
 8008fbe:	2d2d      	cmp	r5, #45	; 0x2d
 8008fc0:	d07b      	beq.n	80090ba <_strtol_r+0x12e>
 8008fc2:	2d2b      	cmp	r5, #43	; 0x2b
 8008fc4:	bf05      	ittet	eq
 8008fc6:	4624      	moveq	r4, r4
 8008fc8:	460b      	moveq	r3, r1
 8008fca:	460b      	movne	r3, r1
 8008fcc:	f814 5b01 	ldrbeq.w	r5, [r4], #1
 8008fd0:	f039 0110 	bics.w	r1, r9, #16
 8008fd4:	d112      	bne.n	8008ffc <_strtol_r+0x70>
 8008fd6:	f1d9 0001 	rsbs	r0, r9, #1
 8008fda:	bf38      	it	cc
 8008fdc:	2000      	movcc	r0, #0
 8008fde:	2d30      	cmp	r5, #48	; 0x30
 8008fe0:	d004      	beq.n	8008fec <_strtol_r+0x60>
 8008fe2:	b158      	cbz	r0, 8008ffc <_strtol_r+0x70>
 8008fe4:	f04f 090a 	mov.w	r9, #10
 8008fe8:	46cb      	mov	fp, r9
 8008fea:	e008      	b.n	8008ffe <_strtol_r+0x72>
 8008fec:	7821      	ldrb	r1, [r4, #0]
 8008fee:	f001 01df 	and.w	r1, r1, #223	; 0xdf
 8008ff2:	2958      	cmp	r1, #88	; 0x58
 8008ff4:	d065      	beq.n	80090c2 <_strtol_r+0x136>
 8008ff6:	b108      	cbz	r0, 8008ffc <_strtol_r+0x70>
 8008ff8:	f04f 0908 	mov.w	r9, #8
 8008ffc:	46cb      	mov	fp, r9
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	4659      	mov	r1, fp
 8009002:	bf0c      	ite	eq
 8009004:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000
 8009008:	f04f 4600 	movne.w	r6, #2147483648	; 0x80000000
 800900c:	e88d 000c 	stmia.w	sp, {r2, r3}
 8009010:	4630      	mov	r0, r6
 8009012:	2700      	movs	r7, #0
 8009014:	f004 fb4e 	bl	800d6b4 <__aeabi_uidivmod>
 8009018:	4630      	mov	r0, r6
 800901a:	468a      	mov	sl, r1
 800901c:	4659      	mov	r1, fp
 800901e:	f004 fa1b 	bl	800d458 <__aeabi_uidiv>
 8009022:	46bc      	mov	ip, r7
 8009024:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009028:	e016      	b.n	8009058 <_strtol_r+0xcc>
 800902a:	3d30      	subs	r5, #48	; 0x30
 800902c:	45a9      	cmp	r9, r5
 800902e:	dd25      	ble.n	800907c <_strtol_r+0xf0>
 8009030:	4584      	cmp	ip, r0
 8009032:	bf94      	ite	ls
 8009034:	2100      	movls	r1, #0
 8009036:	2101      	movhi	r1, #1
 8009038:	ea51 77d7 	orrs.w	r7, r1, r7, lsr #31
 800903c:	d129      	bne.n	8009092 <_strtol_r+0x106>
 800903e:	4555      	cmp	r5, sl
 8009040:	bfd4      	ite	le
 8009042:	2100      	movle	r1, #0
 8009044:	2101      	movgt	r1, #1
 8009046:	4584      	cmp	ip, r0
 8009048:	bf18      	it	ne
 800904a:	2100      	movne	r1, #0
 800904c:	bb09      	cbnz	r1, 8009092 <_strtol_r+0x106>
 800904e:	fb0b 5c0c 	mla	ip, fp, ip, r5
 8009052:	2701      	movs	r7, #1
 8009054:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009058:	eb08 0105 	add.w	r1, r8, r5
 800905c:	7849      	ldrb	r1, [r1, #1]
 800905e:	f001 0604 	and.w	r6, r1, #4
 8009062:	b2f6      	uxtb	r6, r6
 8009064:	2e00      	cmp	r6, #0
 8009066:	d1e0      	bne.n	800902a <_strtol_r+0x9e>
 8009068:	f011 0103 	ands.w	r1, r1, #3
 800906c:	d006      	beq.n	800907c <_strtol_r+0xf0>
 800906e:	2901      	cmp	r1, #1
 8009070:	bf14      	ite	ne
 8009072:	2157      	movne	r1, #87	; 0x57
 8009074:	2137      	moveq	r1, #55	; 0x37
 8009076:	1a6d      	subs	r5, r5, r1
 8009078:	45a9      	cmp	r9, r5
 800907a:	dcd9      	bgt.n	8009030 <_strtol_r+0xa4>
 800907c:	1c79      	adds	r1, r7, #1
 800907e:	d00b      	beq.n	8009098 <_strtol_r+0x10c>
 8009080:	b9c3      	cbnz	r3, 80090b4 <_strtol_r+0x128>
 8009082:	4660      	mov	r0, ip
 8009084:	b112      	cbz	r2, 800908c <_strtol_r+0x100>
 8009086:	b997      	cbnz	r7, 80090ae <_strtol_r+0x122>
 8009088:	9b02      	ldr	r3, [sp, #8]
 800908a:	6013      	str	r3, [r2, #0]
 800908c:	b005      	add	sp, #20
 800908e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009092:	f04f 37ff 	mov.w	r7, #4294967295
 8009096:	e7dd      	b.n	8009054 <_strtol_r+0xc8>
 8009098:	9903      	ldr	r1, [sp, #12]
 800909a:	2b00      	cmp	r3, #0
 800909c:	bf0c      	ite	eq
 800909e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80090a2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 80090a6:	2322      	movs	r3, #34	; 0x22
 80090a8:	600b      	str	r3, [r1, #0]
 80090aa:	2a00      	cmp	r2, #0
 80090ac:	d0ee      	beq.n	800908c <_strtol_r+0x100>
 80090ae:	3c01      	subs	r4, #1
 80090b0:	9402      	str	r4, [sp, #8]
 80090b2:	e7e9      	b.n	8009088 <_strtol_r+0xfc>
 80090b4:	f1cc 0c00 	rsb	ip, ip, #0
 80090b8:	e7e3      	b.n	8009082 <_strtol_r+0xf6>
 80090ba:	f814 5b01 	ldrb.w	r5, [r4], #1
 80090be:	2301      	movs	r3, #1
 80090c0:	e786      	b.n	8008fd0 <_strtol_r+0x44>
 80090c2:	f04f 0910 	mov.w	r9, #16
 80090c6:	7865      	ldrb	r5, [r4, #1]
 80090c8:	46cb      	mov	fp, r9
 80090ca:	3402      	adds	r4, #2
 80090cc:	e797      	b.n	8008ffe <_strtol_r+0x72>
 80090ce:	bf00      	nop

080090d0 <strtol>:
 80090d0:	b430      	push	{r4, r5}
 80090d2:	f240 0458 	movw	r4, #88	; 0x58
 80090d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80090da:	460d      	mov	r5, r1
 80090dc:	4613      	mov	r3, r2
 80090de:	4601      	mov	r1, r0
 80090e0:	462a      	mov	r2, r5
 80090e2:	6820      	ldr	r0, [r4, #0]
 80090e4:	bc30      	pop	{r4, r5}
 80090e6:	f7ff bf51 	b.w	8008f8c <_strtol_r>
 80090ea:	bf00      	nop

080090ec <_svfprintf_r>:
 80090ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f0:	b0c9      	sub	sp, #292	; 0x124
 80090f2:	4689      	mov	r9, r1
 80090f4:	4614      	mov	r4, r2
 80090f6:	9311      	str	r3, [sp, #68]	; 0x44
 80090f8:	2600      	movs	r6, #0
 80090fa:	900f      	str	r0, [sp, #60]	; 0x3c
 80090fc:	f002 fc46 	bl	800b98c <_localeconv_r>
 8009100:	2700      	movs	r7, #0
 8009102:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
 8009106:	6800      	ldr	r0, [r0, #0]
 8009108:	901c      	str	r0, [sp, #112]	; 0x70
 800910a:	f7ff ff0f 	bl	8008f2c <strlen>
 800910e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009116:	b21b      	sxth	r3, r3
 8009118:	901d      	str	r0, [sp, #116]	; 0x74
 800911a:	b123      	cbz	r3, 8009126 <_svfprintf_r+0x3a>
 800911c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f001 80dd 	beq.w	800a2e0 <_svfprintf_r+0x11f4>
 8009126:	f10d 0be0 	add.w	fp, sp, #224	; 0xe0
 800912a:	f64e 75d8 	movw	r5, #61400	; 0xefd8
 800912e:	46d8      	mov	r8, fp
 8009130:	f64e 76d4 	movw	r6, #61396	; 0xefd4
 8009134:	f64e 77d0 	movw	r7, #61392	; 0xefd0
 8009138:	940a      	str	r4, [sp, #40]	; 0x28
 800913a:	f64e 74cc 	movw	r4, #61388	; 0xefcc
 800913e:	2300      	movs	r3, #0
 8009140:	f6c0 0500 	movt	r5, #2048	; 0x800
 8009144:	f6c0 0600 	movt	r6, #2048	; 0x800
 8009148:	f6c0 0700 	movt	r7, #2048	; 0x800
 800914c:	f6c0 0400 	movt	r4, #2048	; 0x800
 8009150:	9312      	str	r3, [sp, #72]	; 0x48
 8009152:	931a      	str	r3, [sp, #104]	; 0x68
 8009154:	9320      	str	r3, [sp, #128]	; 0x80
 8009156:	930c      	str	r3, [sp, #48]	; 0x30
 8009158:	9518      	str	r5, [sp, #96]	; 0x60
 800915a:	9619      	str	r6, [sp, #100]	; 0x64
 800915c:	9716      	str	r7, [sp, #88]	; 0x58
 800915e:	9417      	str	r4, [sp, #92]	; 0x5c
 8009160:	f8cd b0ac 	str.w	fp, [sp, #172]	; 0xac
 8009164:	932d      	str	r3, [sp, #180]	; 0xb4
 8009166:	932c      	str	r3, [sp, #176]	; 0xb0
 8009168:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800916c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800916e:	782b      	ldrb	r3, [r5, #0]
 8009170:	2b25      	cmp	r3, #37	; 0x25
 8009172:	bf18      	it	ne
 8009174:	2b00      	cmpne	r3, #0
 8009176:	f000 80b9 	beq.w	80092ec <_svfprintf_r+0x200>
 800917a:	1c6a      	adds	r2, r5, #1
 800917c:	4616      	mov	r6, r2
 800917e:	3201      	adds	r2, #1
 8009180:	7833      	ldrb	r3, [r6, #0]
 8009182:	2b25      	cmp	r3, #37	; 0x25
 8009184:	bf18      	it	ne
 8009186:	2b00      	cmpne	r3, #0
 8009188:	d1f8      	bne.n	800917c <_svfprintf_r+0x90>
 800918a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800918c:	1b37      	subs	r7, r6, r4
 800918e:	d010      	beq.n	80091b2 <_svfprintf_r+0xc6>
 8009190:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009192:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009194:	3401      	adds	r4, #1
 8009196:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009198:	2c07      	cmp	r4, #7
 800919a:	e888 0081 	stmia.w	r8, {r0, r7}
 800919e:	443d      	add	r5, r7
 80091a0:	942c      	str	r4, [sp, #176]	; 0xb0
 80091a2:	bfd8      	it	le
 80091a4:	f108 0808 	addle.w	r8, r8, #8
 80091a8:	952d      	str	r5, [sp, #180]	; 0xb4
 80091aa:	dc7e      	bgt.n	80092aa <_svfprintf_r+0x1be>
 80091ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80091ae:	19e4      	adds	r4, r4, r7
 80091b0:	940c      	str	r4, [sp, #48]	; 0x30
 80091b2:	7833      	ldrb	r3, [r6, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 87d3 	beq.w	800a160 <_svfprintf_r+0x1074>
 80091ba:	1c75      	adds	r5, r6, #1
 80091bc:	7877      	ldrb	r7, [r6, #1]
 80091be:	2300      	movs	r3, #0
 80091c0:	f04f 39ff 	mov.w	r9, #4294967295
 80091c4:	930d      	str	r3, [sp, #52]	; 0x34
 80091c6:	2020      	movs	r0, #32
 80091c8:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 80091cc:	212b      	movs	r1, #43	; 0x2b
 80091ce:	9308      	str	r3, [sp, #32]
 80091d0:	462b      	mov	r3, r5
 80091d2:	950a      	str	r5, [sp, #40]	; 0x28
 80091d4:	3301      	adds	r3, #1
 80091d6:	f1a7 0220 	sub.w	r2, r7, #32
 80091da:	2a58      	cmp	r2, #88	; 0x58
 80091dc:	f200 8248 	bhi.w	8009670 <_svfprintf_r+0x584>
 80091e0:	e8df f012 	tbh	[pc, r2, lsl #1]
 80091e4:	024602ec 	.word	0x024602ec
 80091e8:	02db0246 	.word	0x02db0246
 80091ec:	02460246 	.word	0x02460246
 80091f0:	02460246 	.word	0x02460246
 80091f4:	02460246 	.word	0x02460246
 80091f8:	008602e1 	.word	0x008602e1
 80091fc:	005d0246 	.word	0x005d0246
 8009200:	0246008a 	.word	0x0246008a
 8009204:	00af00a9 	.word	0x00af00a9
 8009208:	00af00af 	.word	0x00af00af
 800920c:	00af00af 	.word	0x00af00af
 8009210:	00af00af 	.word	0x00af00af
 8009214:	00af00af 	.word	0x00af00af
 8009218:	02460246 	.word	0x02460246
 800921c:	02460246 	.word	0x02460246
 8009220:	02460246 	.word	0x02460246
 8009224:	02460246 	.word	0x02460246
 8009228:	02460246 	.word	0x02460246
 800922c:	018400c0 	.word	0x018400c0
 8009230:	01840246 	.word	0x01840246
 8009234:	02460246 	.word	0x02460246
 8009238:	02460246 	.word	0x02460246
 800923c:	024601bc 	.word	0x024601bc
 8009240:	01c20246 	.word	0x01c20246
 8009244:	02460246 	.word	0x02460246
 8009248:	02460246 	.word	0x02460246
 800924c:	01df0246 	.word	0x01df0246
 8009250:	02460246 	.word	0x02460246
 8009254:	024601ec 	.word	0x024601ec
 8009258:	02460246 	.word	0x02460246
 800925c:	02460246 	.word	0x02460246
 8009260:	02460246 	.word	0x02460246
 8009264:	02460246 	.word	0x02460246
 8009268:	02710246 	.word	0x02710246
 800926c:	01840258 	.word	0x01840258
 8009270:	01840184 	.word	0x01840184
 8009274:	0258026b 	.word	0x0258026b
 8009278:	02460246 	.word	0x02460246
 800927c:	0246023c 	.word	0x0246023c
 8009280:	028502b5 	.word	0x028502b5
 8009284:	020b029a 	.word	0x020b029a
 8009288:	02110246 	.word	0x02110246
 800928c:	02c70246 	.word	0x02c70246
 8009290:	02460246 	.word	0x02460246
 8009294:	02f5      	.short	0x02f5
 8009296:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8009298:	9211      	str	r2, [sp, #68]	; 0x44
 800929a:	4276      	negs	r6, r6
 800929c:	960d      	str	r6, [sp, #52]	; 0x34
 800929e:	9f08      	ldr	r7, [sp, #32]
 80092a0:	f047 0704 	orr.w	r7, r7, #4
 80092a4:	9708      	str	r7, [sp, #32]
 80092a6:	781f      	ldrb	r7, [r3, #0]
 80092a8:	e794      	b.n	80091d4 <_svfprintf_r+0xe8>
 80092aa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80092ac:	aa2b      	add	r2, sp, #172	; 0xac
 80092ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092b0:	f003 f878 	bl	800c3a4 <__ssprint_r>
 80092b4:	b948      	cbnz	r0, 80092ca <_svfprintf_r+0x1de>
 80092b6:	46d8      	mov	r8, fp
 80092b8:	e778      	b.n	80091ac <_svfprintf_r+0xc0>
 80092ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80092bc:	aa2b      	add	r2, sp, #172	; 0xac
 80092be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092c0:	f003 f870 	bl	800c3a4 <__ssprint_r>
 80092c4:	2800      	cmp	r0, #0
 80092c6:	f000 8370 	beq.w	80099aa <_svfprintf_r+0x8be>
 80092ca:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80092ce:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80092d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80092d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092d8:	b21b      	sxth	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	bf18      	it	ne
 80092de:	f04f 34ff 	movne.w	r4, #4294967295
 80092e2:	940c      	str	r4, [sp, #48]	; 0x30
 80092e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80092e6:	b049      	add	sp, #292	; 0x124
 80092e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80092ee:	e760      	b.n	80091b2 <_svfprintf_r+0xc6>
 80092f0:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
 80092f4:	781f      	ldrb	r7, [r3, #0]
 80092f6:	e76d      	b.n	80091d4 <_svfprintf_r+0xe8>
 80092f8:	461c      	mov	r4, r3
 80092fa:	f814 7b01 	ldrb.w	r7, [r4], #1
 80092fe:	2f2a      	cmp	r7, #42	; 0x2a
 8009300:	f001 8166 	beq.w	800a5d0 <_svfprintf_r+0x14e4>
 8009304:	f1a7 0230 	sub.w	r2, r7, #48	; 0x30
 8009308:	2a09      	cmp	r2, #9
 800930a:	bf84      	itt	hi
 800930c:	4623      	movhi	r3, r4
 800930e:	f04f 0900 	movhi.w	r9, #0
 8009312:	f63f af60 	bhi.w	80091d6 <_svfprintf_r+0xea>
 8009316:	f04f 0900 	mov.w	r9, #0
 800931a:	f814 7b01 	ldrb.w	r7, [r4], #1
 800931e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8009322:	eb02 0949 	add.w	r9, r2, r9, lsl #1
 8009326:	f1a7 0230 	sub.w	r2, r7, #48	; 0x30
 800932a:	2a09      	cmp	r2, #9
 800932c:	4623      	mov	r3, r4
 800932e:	d9f4      	bls.n	800931a <_svfprintf_r+0x22e>
 8009330:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8009334:	e74f      	b.n	80091d6 <_svfprintf_r+0xea>
 8009336:	9e08      	ldr	r6, [sp, #32]
 8009338:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800933c:	9608      	str	r6, [sp, #32]
 800933e:	781f      	ldrb	r7, [r3, #0]
 8009340:	e748      	b.n	80091d4 <_svfprintf_r+0xe8>
 8009342:	461c      	mov	r4, r3
 8009344:	2200      	movs	r2, #0
 8009346:	f1a7 0630 	sub.w	r6, r7, #48	; 0x30
 800934a:	f814 7b01 	ldrb.w	r7, [r4], #1
 800934e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009352:	f1a7 0530 	sub.w	r5, r7, #48	; 0x30
 8009356:	4623      	mov	r3, r4
 8009358:	2d09      	cmp	r5, #9
 800935a:	eb06 0242 	add.w	r2, r6, r2, lsl #1
 800935e:	d9f2      	bls.n	8009346 <_svfprintf_r+0x25a>
 8009360:	920d      	str	r2, [sp, #52]	; 0x34
 8009362:	e738      	b.n	80091d6 <_svfprintf_r+0xea>
 8009364:	9c08      	ldr	r4, [sp, #32]
 8009366:	930a      	str	r3, [sp, #40]	; 0x28
 8009368:	f044 0410 	orr.w	r4, r4, #16
 800936c:	9408      	str	r4, [sp, #32]
 800936e:	9d08      	ldr	r5, [sp, #32]
 8009370:	06ad      	lsls	r5, r5, #26
 8009372:	f140 8194 	bpl.w	800969e <_svfprintf_r+0x5b2>
 8009376:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8009378:	1df3      	adds	r3, r6, #7
 800937a:	f023 0307 	bic.w	r3, r3, #7
 800937e:	f103 0408 	add.w	r4, r3, #8
 8009382:	9411      	str	r4, [sp, #68]	; 0x44
 8009384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009388:	4614      	mov	r4, r2
 800938a:	461d      	mov	r5, r3
 800938c:	2a00      	cmp	r2, #0
 800938e:	f173 0600 	sbcs.w	r6, r3, #0
 8009392:	f2c0 85ff 	blt.w	8009f94 <_svfprintf_r+0xea8>
 8009396:	ea54 0005 	orrs.w	r0, r4, r5
 800939a:	f04f 0301 	mov.w	r3, #1
 800939e:	bf0c      	ite	eq
 80093a0:	2200      	moveq	r2, #0
 80093a2:	2201      	movne	r2, #1
 80093a4:	f1b9 0f00 	cmp.w	r9, #0
 80093a8:	bfa2      	ittt	ge
 80093aa:	9e08      	ldrge	r6, [sp, #32]
 80093ac:	f026 0680 	bicge.w	r6, r6, #128	; 0x80
 80093b0:	9608      	strge	r6, [sp, #32]
 80093b2:	f1b9 0f00 	cmp.w	r9, #0
 80093b6:	bf18      	it	ne
 80093b8:	f042 0201 	orrne.w	r2, r2, #1
 80093bc:	2a00      	cmp	r2, #0
 80093be:	f000 835c 	beq.w	8009a7a <_svfprintf_r+0x98e>
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	f000 849f 	beq.w	8009d06 <_svfprintf_r+0xc1a>
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	f000 847a 	beq.w	8009cc2 <_svfprintf_r+0xbd6>
 80093ce:	f10d 00df 	add.w	r0, sp, #223	; 0xdf
 80093d2:	46bc      	mov	ip, r7
 80093d4:	08e1      	lsrs	r1, r4, #3
 80093d6:	2607      	movs	r6, #7
 80093d8:	ea04 0206 	and.w	r2, r4, r6
 80093dc:	ea41 7145 	orr.w	r1, r1, r5, lsl #29
 80093e0:	08ee      	lsrs	r6, r5, #3
 80093e2:	460c      	mov	r4, r1
 80093e4:	4635      	mov	r5, r6
 80093e6:	4603      	mov	r3, r0
 80093e8:	3230      	adds	r2, #48	; 0x30
 80093ea:	3801      	subs	r0, #1
 80093ec:	ea54 0705 	orrs.w	r7, r4, r5
 80093f0:	b2d2      	uxtb	r2, r2
 80093f2:	701a      	strb	r2, [r3, #0]
 80093f4:	d1ee      	bne.n	80093d4 <_svfprintf_r+0x2e8>
 80093f6:	9c08      	ldr	r4, [sp, #32]
 80093f8:	4667      	mov	r7, ip
 80093fa:	9314      	str	r3, [sp, #80]	; 0x50
 80093fc:	07e4      	lsls	r4, r4, #31
 80093fe:	f100 85bd 	bmi.w	8009f7c <_svfprintf_r+0xe90>
 8009402:	ebc3 050b 	rsb	r5, r3, fp
 8009406:	950e      	str	r5, [sp, #56]	; 0x38
 8009408:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 800940c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800940e:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8009412:	454e      	cmp	r6, r9
 8009414:	bfb8      	it	lt
 8009416:	464e      	movlt	r6, r9
 8009418:	f04f 0900 	mov.w	r9, #0
 800941c:	960b      	str	r6, [sp, #44]	; 0x2c
 800941e:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
 8009422:	b12b      	cbz	r3, 8009430 <_svfprintf_r+0x344>
 8009424:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8009428:	f109 0901 	add.w	r9, r9, #1
 800942c:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8009430:	9b08      	ldr	r3, [sp, #32]
 8009432:	f013 0302 	ands.w	r3, r3, #2
 8009436:	9313      	str	r3, [sp, #76]	; 0x4c
 8009438:	d002      	beq.n	8009440 <_svfprintf_r+0x354>
 800943a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800943c:	3402      	adds	r4, #2
 800943e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009440:	9d08      	ldr	r5, [sp, #32]
 8009442:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8009446:	9515      	str	r5, [sp, #84]	; 0x54
 8009448:	f040 81d7 	bne.w	80097fa <_svfprintf_r+0x70e>
 800944c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800944e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009450:	1b66      	subs	r6, r4, r5
 8009452:	2e00      	cmp	r6, #0
 8009454:	f340 81d1 	ble.w	80097fa <_svfprintf_r+0x70e>
 8009458:	2e10      	cmp	r6, #16
 800945a:	f64e 5a38 	movw	sl, #60728	; 0xed38
 800945e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009460:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8009464:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009466:	dd28      	ble.n	80094ba <_svfprintf_r+0x3ce>
 8009468:	9721      	str	r7, [sp, #132]	; 0x84
 800946a:	f04f 0910 	mov.w	r9, #16
 800946e:	4657      	mov	r7, sl
 8009470:	46b2      	mov	sl, r6
 8009472:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8009474:	e004      	b.n	8009480 <_svfprintf_r+0x394>
 8009476:	f1aa 0a10 	sub.w	sl, sl, #16
 800947a:	f1ba 0f10 	cmp.w	sl, #16
 800947e:	dd19      	ble.n	80094b4 <_svfprintf_r+0x3c8>
 8009480:	3401      	adds	r4, #1
 8009482:	3510      	adds	r5, #16
 8009484:	2c07      	cmp	r4, #7
 8009486:	e888 0280 	stmia.w	r8, {r7, r9}
 800948a:	942c      	str	r4, [sp, #176]	; 0xb0
 800948c:	f108 0808 	add.w	r8, r8, #8
 8009490:	952d      	str	r5, [sp, #180]	; 0xb4
 8009492:	ddf0      	ble.n	8009476 <_svfprintf_r+0x38a>
 8009494:	4630      	mov	r0, r6
 8009496:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009498:	aa2b      	add	r2, sp, #172	; 0xac
 800949a:	46d8      	mov	r8, fp
 800949c:	f002 ff82 	bl	800c3a4 <__ssprint_r>
 80094a0:	2800      	cmp	r0, #0
 80094a2:	f47f af12 	bne.w	80092ca <_svfprintf_r+0x1de>
 80094a6:	f1aa 0a10 	sub.w	sl, sl, #16
 80094aa:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 80094ac:	f1ba 0f10 	cmp.w	sl, #16
 80094b0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80094b2:	dce5      	bgt.n	8009480 <_svfprintf_r+0x394>
 80094b4:	4656      	mov	r6, sl
 80094b6:	46ba      	mov	sl, r7
 80094b8:	9f21      	ldr	r7, [sp, #132]	; 0x84
 80094ba:	3401      	adds	r4, #1
 80094bc:	f8c8 a000 	str.w	sl, [r8]
 80094c0:	2c07      	cmp	r4, #7
 80094c2:	f8c8 6004 	str.w	r6, [r8, #4]
 80094c6:	4435      	add	r5, r6
 80094c8:	942c      	str	r4, [sp, #176]	; 0xb0
 80094ca:	952d      	str	r5, [sp, #180]	; 0xb4
 80094cc:	bfd8      	it	le
 80094ce:	f108 0808 	addle.w	r8, r8, #8
 80094d2:	f340 8193 	ble.w	80097fc <_svfprintf_r+0x710>
 80094d6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80094d8:	aa2b      	add	r2, sp, #172	; 0xac
 80094da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094dc:	f002 ff62 	bl	800c3a4 <__ssprint_r>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	f47f aef2 	bne.w	80092ca <_svfprintf_r+0x1de>
 80094e6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 80094e8:	46d8      	mov	r8, fp
 80094ea:	e187      	b.n	80097fc <_svfprintf_r+0x710>
 80094ec:	9c08      	ldr	r4, [sp, #32]
 80094ee:	930a      	str	r3, [sp, #40]	; 0x28
 80094f0:	0721      	lsls	r1, r4, #28
 80094f2:	f140 857c 	bpl.w	8009fee <_svfprintf_r+0xf02>
 80094f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80094f8:	1de9      	adds	r1, r5, #7
 80094fa:	f021 0107 	bic.w	r1, r1, #7
 80094fe:	f101 0608 	add.w	r6, r1, #8
 8009502:	9611      	str	r6, [sp, #68]	; 0x44
 8009504:	680e      	ldr	r6, [r1, #0]
 8009506:	684d      	ldr	r5, [r1, #4]
 8009508:	4630      	mov	r0, r6
 800950a:	4629      	mov	r1, r5
 800950c:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
 8009510:	4630      	mov	r0, r6
 8009512:	4629      	mov	r1, r5
 8009514:	f002 ff1e 	bl	800c354 <__fpclassifyd>
 8009518:	2801      	cmp	r0, #1
 800951a:	4630      	mov	r0, r6
 800951c:	f040 854b 	bne.w	8009fb6 <_svfprintf_r+0xeca>
 8009520:	2200      	movs	r2, #0
 8009522:	2300      	movs	r3, #0
 8009524:	4629      	mov	r1, r5
 8009526:	f004 fe57 	bl	800e1d8 <__aeabi_dcmplt>
 800952a:	2800      	cmp	r0, #0
 800952c:	f040 8765 	bne.w	800a3fa <_svfprintf_r+0x130e>
 8009530:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 8009534:	2403      	movs	r4, #3
 8009536:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8009538:	940b      	str	r4, [sp, #44]	; 0x2c
 800953a:	2500      	movs	r5, #0
 800953c:	9c08      	ldr	r4, [sp, #32]
 800953e:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
 8009542:	9510      	str	r5, [sp, #64]	; 0x40
 8009544:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8009548:	2f47      	cmp	r7, #71	; 0x47
 800954a:	bfd8      	it	le
 800954c:	464e      	movle	r6, r9
 800954e:	2503      	movs	r5, #3
 8009550:	9614      	str	r6, [sp, #80]	; 0x50
 8009552:	2600      	movs	r6, #0
 8009554:	9408      	str	r4, [sp, #32]
 8009556:	950e      	str	r5, [sp, #56]	; 0x38
 8009558:	961b      	str	r6, [sp, #108]	; 0x6c
 800955a:	e762      	b.n	8009422 <_svfprintf_r+0x336>
 800955c:	9f08      	ldr	r7, [sp, #32]
 800955e:	f047 0708 	orr.w	r7, r7, #8
 8009562:	9708      	str	r7, [sp, #32]
 8009564:	781f      	ldrb	r7, [r3, #0]
 8009566:	e635      	b.n	80091d4 <_svfprintf_r+0xe8>
 8009568:	9c08      	ldr	r4, [sp, #32]
 800956a:	930a      	str	r3, [sp, #40]	; 0x28
 800956c:	f044 0410 	orr.w	r4, r4, #16
 8009570:	9408      	str	r4, [sp, #32]
 8009572:	9d08      	ldr	r5, [sp, #32]
 8009574:	f015 0320 	ands.w	r3, r5, #32
 8009578:	f000 80bf 	beq.w	80096fa <_svfprintf_r+0x60e>
 800957c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800957e:	2300      	movs	r3, #0
 8009580:	1df2      	adds	r2, r6, #7
 8009582:	f022 0207 	bic.w	r2, r2, #7
 8009586:	f102 0408 	add.w	r4, r2, #8
 800958a:	9411      	str	r4, [sp, #68]	; 0x44
 800958c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8009590:	ea54 0605 	orrs.w	r6, r4, r5
 8009594:	bf0c      	ite	eq
 8009596:	2200      	moveq	r2, #0
 8009598:	2201      	movne	r2, #1
 800959a:	2100      	movs	r1, #0
 800959c:	f88d 108b 	strb.w	r1, [sp, #139]	; 0x8b
 80095a0:	e700      	b.n	80093a4 <_svfprintf_r+0x2b8>
 80095a2:	9c08      	ldr	r4, [sp, #32]
 80095a4:	930a      	str	r3, [sp, #40]	; 0x28
 80095a6:	f044 0410 	orr.w	r4, r4, #16
 80095aa:	9408      	str	r4, [sp, #32]
 80095ac:	9d08      	ldr	r5, [sp, #32]
 80095ae:	06ad      	lsls	r5, r5, #26
 80095b0:	f140 80e4 	bpl.w	800977c <_svfprintf_r+0x690>
 80095b4:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80095b6:	2301      	movs	r3, #1
 80095b8:	1df2      	adds	r2, r6, #7
 80095ba:	e7e2      	b.n	8009582 <_svfprintf_r+0x496>
 80095bc:	9d08      	ldr	r5, [sp, #32]
 80095be:	f64e 74dc 	movw	r4, #61404	; 0xefdc
 80095c2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80095c6:	930a      	str	r3, [sp, #40]	; 0x28
 80095c8:	06a9      	lsls	r1, r5, #26
 80095ca:	941a      	str	r4, [sp, #104]	; 0x68
 80095cc:	f140 8109 	bpl.w	80097e2 <_svfprintf_r+0x6f6>
 80095d0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80095d2:	1df3      	adds	r3, r6, #7
 80095d4:	f023 0307 	bic.w	r3, r3, #7
 80095d8:	f103 0408 	add.w	r4, r3, #8
 80095dc:	9411      	str	r4, [sp, #68]	; 0x44
 80095de:	e9d3 4500 	ldrd	r4, r5, [r3]
 80095e2:	9e08      	ldr	r6, [sp, #32]
 80095e4:	07f6      	lsls	r6, r6, #31
 80095e6:	f100 83db 	bmi.w	8009da0 <_svfprintf_r+0xcb4>
 80095ea:	ea54 0005 	orrs.w	r0, r4, r5
 80095ee:	f04f 0302 	mov.w	r3, #2
 80095f2:	bf0c      	ite	eq
 80095f4:	2200      	moveq	r2, #0
 80095f6:	2201      	movne	r2, #1
 80095f8:	e7cf      	b.n	800959a <_svfprintf_r+0x4ae>
 80095fa:	9f08      	ldr	r7, [sp, #32]
 80095fc:	f047 0720 	orr.w	r7, r7, #32
 8009600:	9708      	str	r7, [sp, #32]
 8009602:	781f      	ldrb	r7, [r3, #0]
 8009604:	e5e6      	b.n	80091d4 <_svfprintf_r+0xe8>
 8009606:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8009608:	2400      	movs	r4, #0
 800960a:	f88d 408b 	strb.w	r4, [sp, #139]	; 0x8b
 800960e:	930a      	str	r3, [sp, #40]	; 0x28
 8009610:	6836      	ldr	r6, [r6, #0]
 8009612:	9614      	str	r6, [sp, #80]	; 0x50
 8009614:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8009616:	1d35      	adds	r5, r6, #4
 8009618:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800961a:	2e00      	cmp	r6, #0
 800961c:	f000 86dc 	beq.w	800a3d8 <_svfprintf_r+0x12ec>
 8009620:	f1b9 0f00 	cmp.w	r9, #0
 8009624:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009626:	f2c0 86a8 	blt.w	800a37a <_svfprintf_r+0x128e>
 800962a:	4621      	mov	r1, r4
 800962c:	464a      	mov	r2, r9
 800962e:	f002 f9bf 	bl	800b9b0 <memchr>
 8009632:	2800      	cmp	r0, #0
 8009634:	f000 8741 	beq.w	800a4ba <_svfprintf_r+0x13ce>
 8009638:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800963a:	9410      	str	r4, [sp, #64]	; 0x40
 800963c:	1b80      	subs	r0, r0, r6
 800963e:	900e      	str	r0, [sp, #56]	; 0x38
 8009640:	4548      	cmp	r0, r9
 8009642:	f340 85a2 	ble.w	800a18a <_svfprintf_r+0x109e>
 8009646:	9511      	str	r5, [sp, #68]	; 0x44
 8009648:	ea29 74e9 	bic.w	r4, r9, r9, asr #31
 800964c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800964e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009650:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 8009654:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009658:	951b      	str	r5, [sp, #108]	; 0x6c
 800965a:	e6e2      	b.n	8009422 <_svfprintf_r+0x336>
 800965c:	781f      	ldrb	r7, [r3, #0]
 800965e:	461a      	mov	r2, r3
 8009660:	2f6c      	cmp	r7, #108	; 0x6c
 8009662:	f000 858a 	beq.w	800a17a <_svfprintf_r+0x108e>
 8009666:	9e08      	ldr	r6, [sp, #32]
 8009668:	f046 0610 	orr.w	r6, r6, #16
 800966c:	9608      	str	r6, [sp, #32]
 800966e:	e5b1      	b.n	80091d4 <_svfprintf_r+0xe8>
 8009670:	930a      	str	r3, [sp, #40]	; 0x28
 8009672:	2f00      	cmp	r7, #0
 8009674:	f000 8574 	beq.w	800a160 <_svfprintf_r+0x1074>
 8009678:	2401      	movs	r4, #1
 800967a:	2300      	movs	r3, #0
 800967c:	ad2e      	add	r5, sp, #184	; 0xb8
 800967e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009680:	f88d 70b8 	strb.w	r7, [sp, #184]	; 0xb8
 8009684:	940e      	str	r4, [sp, #56]	; 0x38
 8009686:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 800968a:	9514      	str	r5, [sp, #80]	; 0x50
 800968c:	2500      	movs	r5, #0
 800968e:	9510      	str	r5, [sp, #64]	; 0x40
 8009690:	951b      	str	r5, [sp, #108]	; 0x6c
 8009692:	e6cd      	b.n	8009430 <_svfprintf_r+0x344>
 8009694:	9d08      	ldr	r5, [sp, #32]
 8009696:	930a      	str	r3, [sp, #40]	; 0x28
 8009698:	06ad      	lsls	r5, r5, #26
 800969a:	f53f ae6c 	bmi.w	8009376 <_svfprintf_r+0x28a>
 800969e:	9d08      	ldr	r5, [sp, #32]
 80096a0:	06ec      	lsls	r4, r5, #27
 80096a2:	f140 84ad 	bpl.w	800a000 <_svfprintf_r+0xf14>
 80096a6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80096a8:	3604      	adds	r6, #4
 80096aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80096ae:	9611      	str	r6, [sp, #68]	; 0x44
 80096b0:	461c      	mov	r4, r3
 80096b2:	461a      	mov	r2, r3
 80096b4:	17dd      	asrs	r5, r3, #31
 80096b6:	462b      	mov	r3, r5
 80096b8:	e668      	b.n	800938c <_svfprintf_r+0x2a0>
 80096ba:	9c08      	ldr	r4, [sp, #32]
 80096bc:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80096c0:	9408      	str	r4, [sp, #32]
 80096c2:	781f      	ldrb	r7, [r3, #0]
 80096c4:	e586      	b.n	80091d4 <_svfprintf_r+0xe8>
 80096c6:	930a      	str	r3, [sp, #40]	; 0x28
 80096c8:	f04f 0901 	mov.w	r9, #1
 80096cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096ce:	2200      	movs	r2, #0
 80096d0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80096d2:	ae2e      	add	r6, sp, #184	; 0xb8
 80096d4:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	3404      	adds	r4, #4
 80096dc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80096e0:	9411      	str	r4, [sp, #68]	; 0x44
 80096e2:	f88d 208b 	strb.w	r2, [sp, #139]	; 0x8b
 80096e6:	9614      	str	r6, [sp, #80]	; 0x50
 80096e8:	f88d 30b8 	strb.w	r3, [sp, #184]	; 0xb8
 80096ec:	e7ce      	b.n	800968c <_svfprintf_r+0x5a0>
 80096ee:	9d08      	ldr	r5, [sp, #32]
 80096f0:	930a      	str	r3, [sp, #40]	; 0x28
 80096f2:	f015 0320 	ands.w	r3, r5, #32
 80096f6:	f47f af41 	bne.w	800957c <_svfprintf_r+0x490>
 80096fa:	9c08      	ldr	r4, [sp, #32]
 80096fc:	f014 0210 	ands.w	r2, r4, #16
 8009700:	f000 848c 	beq.w	800a01c <_svfprintf_r+0xf30>
 8009704:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009706:	1d2e      	adds	r6, r5, #4
 8009708:	9611      	str	r6, [sp, #68]	; 0x44
 800970a:	682a      	ldr	r2, [r5, #0]
 800970c:	4614      	mov	r4, r2
 800970e:	3200      	adds	r2, #0
 8009710:	bf18      	it	ne
 8009712:	2201      	movne	r2, #1
 8009714:	2500      	movs	r5, #0
 8009716:	e740      	b.n	800959a <_svfprintf_r+0x4ae>
 8009718:	930a      	str	r3, [sp, #40]	; 0x28
 800971a:	2778      	movs	r7, #120	; 0x78
 800971c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800971e:	f64e 76f0 	movw	r6, #61424	; 0xeff0
 8009722:	9d08      	ldr	r5, [sp, #32]
 8009724:	f6c0 0600 	movt	r6, #2048	; 0x800
 8009728:	1d1c      	adds	r4, r3, #4
 800972a:	9411      	str	r4, [sp, #68]	; 0x44
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	f045 0502 	orr.w	r5, r5, #2
 8009732:	9508      	str	r5, [sp, #32]
 8009734:	2500      	movs	r5, #0
 8009736:	2330      	movs	r3, #48	; 0x30
 8009738:	4614      	mov	r4, r2
 800973a:	1b52      	subs	r2, r2, r5
 800973c:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8009740:	bf18      	it	ne
 8009742:	2201      	movne	r2, #1
 8009744:	f88d 708d 	strb.w	r7, [sp, #141]	; 0x8d
 8009748:	961a      	str	r6, [sp, #104]	; 0x68
 800974a:	2302      	movs	r3, #2
 800974c:	e725      	b.n	800959a <_svfprintf_r+0x4ae>
 800974e:	9f08      	ldr	r7, [sp, #32]
 8009750:	930a      	str	r3, [sp, #40]	; 0x28
 8009752:	06ba      	lsls	r2, r7, #26
 8009754:	f140 8480 	bpl.w	800a058 <_svfprintf_r+0xf6c>
 8009758:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 800975c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800975e:	f109 0904 	add.w	r9, r9, #4
 8009762:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8009766:	17d1      	asrs	r1, r2, #31
 8009768:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800976c:	601a      	str	r2, [r3, #0]
 800976e:	6059      	str	r1, [r3, #4]
 8009770:	e4fc      	b.n	800916c <_svfprintf_r+0x80>
 8009772:	9d08      	ldr	r5, [sp, #32]
 8009774:	930a      	str	r3, [sp, #40]	; 0x28
 8009776:	06ad      	lsls	r5, r5, #26
 8009778:	f53f af1c 	bmi.w	80095b4 <_svfprintf_r+0x4c8>
 800977c:	9c08      	ldr	r4, [sp, #32]
 800977e:	06e4      	lsls	r4, r4, #27
 8009780:	f140 8485 	bpl.w	800a08e <_svfprintf_r+0xfa2>
 8009784:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009786:	1d2e      	adds	r6, r5, #4
 8009788:	9611      	str	r6, [sp, #68]	; 0x44
 800978a:	682a      	ldr	r2, [r5, #0]
 800978c:	2301      	movs	r3, #1
 800978e:	4614      	mov	r4, r2
 8009790:	3200      	adds	r2, #0
 8009792:	bf18      	it	ne
 8009794:	2201      	movne	r2, #1
 8009796:	2500      	movs	r5, #0
 8009798:	e6ff      	b.n	800959a <_svfprintf_r+0x4ae>
 800979a:	9f08      	ldr	r7, [sp, #32]
 800979c:	f047 0701 	orr.w	r7, r7, #1
 80097a0:	9708      	str	r7, [sp, #32]
 80097a2:	781f      	ldrb	r7, [r3, #0]
 80097a4:	e516      	b.n	80091d4 <_svfprintf_r+0xe8>
 80097a6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80097a8:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80097aa:	6824      	ldr	r4, [r4, #0]
 80097ac:	1d2a      	adds	r2, r5, #4
 80097ae:	2c00      	cmp	r4, #0
 80097b0:	940d      	str	r4, [sp, #52]	; 0x34
 80097b2:	f6ff ad70 	blt.w	8009296 <_svfprintf_r+0x1aa>
 80097b6:	781f      	ldrb	r7, [r3, #0]
 80097b8:	9211      	str	r2, [sp, #68]	; 0x44
 80097ba:	e50b      	b.n	80091d4 <_svfprintf_r+0xe8>
 80097bc:	f89d 208b 	ldrb.w	r2, [sp, #139]	; 0x8b
 80097c0:	2a00      	cmp	r2, #0
 80097c2:	f040 83f5 	bne.w	8009fb0 <_svfprintf_r+0xec4>
 80097c6:	f88d 008b 	strb.w	r0, [sp, #139]	; 0x8b
 80097ca:	781f      	ldrb	r7, [r3, #0]
 80097cc:	e502      	b.n	80091d4 <_svfprintf_r+0xe8>
 80097ce:	9d08      	ldr	r5, [sp, #32]
 80097d0:	f64e 76f0 	movw	r6, #61424	; 0xeff0
 80097d4:	f6c0 0600 	movt	r6, #2048	; 0x800
 80097d8:	930a      	str	r3, [sp, #40]	; 0x28
 80097da:	06a9      	lsls	r1, r5, #26
 80097dc:	961a      	str	r6, [sp, #104]	; 0x68
 80097de:	f53f aef7 	bmi.w	80095d0 <_svfprintf_r+0x4e4>
 80097e2:	9d08      	ldr	r5, [sp, #32]
 80097e4:	06ea      	lsls	r2, r5, #27
 80097e6:	f140 842b 	bpl.w	800a040 <_svfprintf_r+0xf54>
 80097ea:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80097ec:	2500      	movs	r5, #0
 80097ee:	3604      	adds	r6, #4
 80097f0:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80097f4:	9611      	str	r6, [sp, #68]	; 0x44
 80097f6:	461c      	mov	r4, r3
 80097f8:	e6f3      	b.n	80095e2 <_svfprintf_r+0x4f6>
 80097fa:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 80097fc:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 8009800:	b18b      	cbz	r3, 8009826 <_svfprintf_r+0x73a>
 8009802:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009804:	f10d 038b 	add.w	r3, sp, #139	; 0x8b
 8009808:	f8c8 3000 	str.w	r3, [r8]
 800980c:	2301      	movs	r3, #1
 800980e:	3401      	adds	r4, #1
 8009810:	f8c8 3004 	str.w	r3, [r8, #4]
 8009814:	2c07      	cmp	r4, #7
 8009816:	441d      	add	r5, r3
 8009818:	942c      	str	r4, [sp, #176]	; 0xb0
 800981a:	bfd8      	it	le
 800981c:	f108 0808 	addle.w	r8, r8, #8
 8009820:	952d      	str	r5, [sp, #180]	; 0xb4
 8009822:	f300 81e6 	bgt.w	8009bf2 <_svfprintf_r+0xb06>
 8009826:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8009828:	b186      	cbz	r6, 800984c <_svfprintf_r+0x760>
 800982a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800982c:	ab23      	add	r3, sp, #140	; 0x8c
 800982e:	f8c8 3000 	str.w	r3, [r8]
 8009832:	2302      	movs	r3, #2
 8009834:	3401      	adds	r4, #1
 8009836:	f8c8 3004 	str.w	r3, [r8, #4]
 800983a:	2c07      	cmp	r4, #7
 800983c:	441d      	add	r5, r3
 800983e:	942c      	str	r4, [sp, #176]	; 0xb0
 8009840:	bfd8      	it	le
 8009842:	f108 0808 	addle.w	r8, r8, #8
 8009846:	952d      	str	r5, [sp, #180]	; 0xb4
 8009848:	f300 81de 	bgt.w	8009c08 <_svfprintf_r+0xb1c>
 800984c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800984e:	2b80      	cmp	r3, #128	; 0x80
 8009850:	f000 8127 	beq.w	8009aa2 <_svfprintf_r+0x9b6>
 8009854:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009856:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009858:	ebc3 0904 	rsb	r9, r3, r4
 800985c:	f1b9 0f00 	cmp.w	r9, #0
 8009860:	dd42      	ble.n	80098e8 <_svfprintf_r+0x7fc>
 8009862:	f1b9 0f10 	cmp.w	r9, #16
 8009866:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009868:	bfd8      	it	le
 800986a:	4e98      	ldrle	r6, [pc, #608]	; (8009acc <_svfprintf_r+0x9e0>)
 800986c:	dd27      	ble.n	80098be <_svfprintf_r+0x7d2>
 800986e:	4e97      	ldr	r6, [pc, #604]	; (8009acc <_svfprintf_r+0x9e0>)
 8009870:	f04f 0a10 	mov.w	sl, #16
 8009874:	9710      	str	r7, [sp, #64]	; 0x40
 8009876:	4637      	mov	r7, r6
 8009878:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800987a:	e004      	b.n	8009886 <_svfprintf_r+0x79a>
 800987c:	f1a9 0910 	sub.w	r9, r9, #16
 8009880:	f1b9 0f10 	cmp.w	r9, #16
 8009884:	dd19      	ble.n	80098ba <_svfprintf_r+0x7ce>
 8009886:	3401      	adds	r4, #1
 8009888:	3510      	adds	r5, #16
 800988a:	2c07      	cmp	r4, #7
 800988c:	e888 0480 	stmia.w	r8, {r7, sl}
 8009890:	942c      	str	r4, [sp, #176]	; 0xb0
 8009892:	f108 0808 	add.w	r8, r8, #8
 8009896:	952d      	str	r5, [sp, #180]	; 0xb4
 8009898:	ddf0      	ble.n	800987c <_svfprintf_r+0x790>
 800989a:	4630      	mov	r0, r6
 800989c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800989e:	aa2b      	add	r2, sp, #172	; 0xac
 80098a0:	46d8      	mov	r8, fp
 80098a2:	f002 fd7f 	bl	800c3a4 <__ssprint_r>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f47f ad0f 	bne.w	80092ca <_svfprintf_r+0x1de>
 80098ac:	f1a9 0910 	sub.w	r9, r9, #16
 80098b0:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 80098b2:	f1b9 0f10 	cmp.w	r9, #16
 80098b6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80098b8:	dce5      	bgt.n	8009886 <_svfprintf_r+0x79a>
 80098ba:	463e      	mov	r6, r7
 80098bc:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80098be:	3401      	adds	r4, #1
 80098c0:	e888 0240 	stmia.w	r8, {r6, r9}
 80098c4:	2c07      	cmp	r4, #7
 80098c6:	444d      	add	r5, r9
 80098c8:	942c      	str	r4, [sp, #176]	; 0xb0
 80098ca:	bfd8      	it	le
 80098cc:	f108 0808 	addle.w	r8, r8, #8
 80098d0:	952d      	str	r5, [sp, #180]	; 0xb4
 80098d2:	dd09      	ble.n	80098e8 <_svfprintf_r+0x7fc>
 80098d4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80098d6:	aa2b      	add	r2, sp, #172	; 0xac
 80098d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098da:	f002 fd63 	bl	800c3a4 <__ssprint_r>
 80098de:	2800      	cmp	r0, #0
 80098e0:	f47f acf3 	bne.w	80092ca <_svfprintf_r+0x1de>
 80098e4:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 80098e6:	46d8      	mov	r8, fp
 80098e8:	9e08      	ldr	r6, [sp, #32]
 80098ea:	05f1      	lsls	r1, r6, #23
 80098ec:	d462      	bmi.n	80099b4 <_svfprintf_r+0x8c8>
 80098ee:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80098f0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80098f2:	3401      	adds	r4, #1
 80098f4:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80098f6:	2c07      	cmp	r4, #7
 80098f8:	443d      	add	r5, r7
 80098fa:	e888 00c0 	stmia.w	r8, {r6, r7}
 80098fe:	952d      	str	r5, [sp, #180]	; 0xb4
 8009900:	942c      	str	r4, [sp, #176]	; 0xb0
 8009902:	f300 8167 	bgt.w	8009bd4 <_svfprintf_r+0xae8>
 8009906:	f108 0808 	add.w	r8, r8, #8
 800990a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800990e:	f019 0f04 	tst.w	r9, #4
 8009912:	d03f      	beq.n	8009994 <_svfprintf_r+0x8a8>
 8009914:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009916:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009918:	1be6      	subs	r6, r4, r7
 800991a:	2e00      	cmp	r6, #0
 800991c:	dd3a      	ble.n	8009994 <_svfprintf_r+0x8a8>
 800991e:	2e10      	cmp	r6, #16
 8009920:	f64e 5a38 	movw	sl, #60728	; 0xed38
 8009924:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009926:	f6c0 0a00 	movt	sl, #2048	; 0x800
 800992a:	dd20      	ble.n	800996e <_svfprintf_r+0x882>
 800992c:	2710      	movs	r7, #16
 800992e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8009932:	e002      	b.n	800993a <_svfprintf_r+0x84e>
 8009934:	3e10      	subs	r6, #16
 8009936:	2e10      	cmp	r6, #16
 8009938:	dd19      	ble.n	800996e <_svfprintf_r+0x882>
 800993a:	3401      	adds	r4, #1
 800993c:	3510      	adds	r5, #16
 800993e:	2c07      	cmp	r4, #7
 8009940:	f8c8 a000 	str.w	sl, [r8]
 8009944:	f8c8 7004 	str.w	r7, [r8, #4]
 8009948:	f108 0808 	add.w	r8, r8, #8
 800994c:	942c      	str	r4, [sp, #176]	; 0xb0
 800994e:	952d      	str	r5, [sp, #180]	; 0xb4
 8009950:	ddf0      	ble.n	8009934 <_svfprintf_r+0x848>
 8009952:	4648      	mov	r0, r9
 8009954:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009956:	aa2b      	add	r2, sp, #172	; 0xac
 8009958:	46d8      	mov	r8, fp
 800995a:	f002 fd23 	bl	800c3a4 <__ssprint_r>
 800995e:	2800      	cmp	r0, #0
 8009960:	f47f acb3 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009964:	3e10      	subs	r6, #16
 8009966:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009968:	2e10      	cmp	r6, #16
 800996a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800996c:	dce5      	bgt.n	800993a <_svfprintf_r+0x84e>
 800996e:	3401      	adds	r4, #1
 8009970:	f8c8 a000 	str.w	sl, [r8]
 8009974:	2c07      	cmp	r4, #7
 8009976:	f8c8 6004 	str.w	r6, [r8, #4]
 800997a:	4435      	add	r5, r6
 800997c:	942c      	str	r4, [sp, #176]	; 0xb0
 800997e:	952d      	str	r5, [sp, #180]	; 0xb4
 8009980:	dd08      	ble.n	8009994 <_svfprintf_r+0x8a8>
 8009982:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009984:	aa2b      	add	r2, sp, #172	; 0xac
 8009986:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009988:	f002 fd0c 	bl	800c3a4 <__ssprint_r>
 800998c:	2800      	cmp	r0, #0
 800998e:	f47f ac9c 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009992:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009994:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009996:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009998:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800999a:	42b7      	cmp	r7, r6
 800999c:	bfac      	ite	ge
 800999e:	19e4      	addge	r4, r4, r7
 80099a0:	19a4      	addlt	r4, r4, r6
 80099a2:	940c      	str	r4, [sp, #48]	; 0x30
 80099a4:	2d00      	cmp	r5, #0
 80099a6:	f47f ac88 	bne.w	80092ba <_svfprintf_r+0x1ce>
 80099aa:	2300      	movs	r3, #0
 80099ac:	46d8      	mov	r8, fp
 80099ae:	932c      	str	r3, [sp, #176]	; 0xb0
 80099b0:	f7ff bbdc 	b.w	800916c <_svfprintf_r+0x80>
 80099b4:	2f65      	cmp	r7, #101	; 0x65
 80099b6:	f340 80c3 	ble.w	8009b40 <_svfprintf_r+0xa54>
 80099ba:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
 80099be:	2200      	movs	r2, #0
 80099c0:	2300      	movs	r3, #0
 80099c2:	f004 fbff 	bl	800e1c4 <__aeabi_dcmpeq>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	f000 8129 	beq.w	8009c1e <_svfprintf_r+0xb32>
 80099cc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80099ce:	f24f 030c 	movw	r3, #61452	; 0xf00c
 80099d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80099d6:	f8c8 3000 	str.w	r3, [r8]
 80099da:	3401      	adds	r4, #1
 80099dc:	2301      	movs	r3, #1
 80099de:	2c07      	cmp	r4, #7
 80099e0:	f8c8 3004 	str.w	r3, [r8, #4]
 80099e4:	441d      	add	r5, r3
 80099e6:	942c      	str	r4, [sp, #176]	; 0xb0
 80099e8:	952d      	str	r5, [sp, #180]	; 0xb4
 80099ea:	bfd8      	it	le
 80099ec:	f108 0808 	addle.w	r8, r8, #8
 80099f0:	f300 8355 	bgt.w	800a09e <_svfprintf_r+0xfb2>
 80099f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80099f6:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80099f8:	42bb      	cmp	r3, r7
 80099fa:	db04      	blt.n	8009a06 <_svfprintf_r+0x91a>
 80099fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a00:	f019 0f01 	tst.w	r9, #1
 8009a04:	d081      	beq.n	800990a <_svfprintf_r+0x81e>
 8009a06:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009a08:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009a0a:	3401      	adds	r4, #1
 8009a0c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8009a0e:	2c07      	cmp	r4, #7
 8009a10:	4435      	add	r5, r6
 8009a12:	f8c8 6004 	str.w	r6, [r8, #4]
 8009a16:	f8c8 7000 	str.w	r7, [r8]
 8009a1a:	bfd8      	it	le
 8009a1c:	f108 0808 	addle.w	r8, r8, #8
 8009a20:	952d      	str	r5, [sp, #180]	; 0xb4
 8009a22:	942c      	str	r4, [sp, #176]	; 0xb0
 8009a24:	f300 8448 	bgt.w	800a2b8 <_svfprintf_r+0x11cc>
 8009a28:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009a2a:	1e67      	subs	r7, r4, #1
 8009a2c:	2f00      	cmp	r7, #0
 8009a2e:	f77f af6c 	ble.w	800990a <_svfprintf_r+0x81e>
 8009a32:	2f10      	cmp	r7, #16
 8009a34:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009a36:	f340 81c6 	ble.w	8009dc6 <_svfprintf_r+0xcda>
 8009a3a:	f04f 0910 	mov.w	r9, #16
 8009a3e:	4e23      	ldr	r6, [pc, #140]	; (8009acc <_svfprintf_r+0x9e0>)
 8009a40:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8009a44:	e003      	b.n	8009a4e <_svfprintf_r+0x962>
 8009a46:	3f10      	subs	r7, #16
 8009a48:	2f10      	cmp	r7, #16
 8009a4a:	f340 81bd 	ble.w	8009dc8 <_svfprintf_r+0xcdc>
 8009a4e:	3401      	adds	r4, #1
 8009a50:	3510      	adds	r5, #16
 8009a52:	2c07      	cmp	r4, #7
 8009a54:	e888 0240 	stmia.w	r8, {r6, r9}
 8009a58:	942c      	str	r4, [sp, #176]	; 0xb0
 8009a5a:	f108 0808 	add.w	r8, r8, #8
 8009a5e:	952d      	str	r5, [sp, #180]	; 0xb4
 8009a60:	ddf1      	ble.n	8009a46 <_svfprintf_r+0x95a>
 8009a62:	4650      	mov	r0, sl
 8009a64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a66:	aa2b      	add	r2, sp, #172	; 0xac
 8009a68:	46d8      	mov	r8, fp
 8009a6a:	f002 fc9b 	bl	800c3a4 <__ssprint_r>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	f47f ac2b 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009a74:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009a76:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009a78:	e7e5      	b.n	8009a46 <_svfprintf_r+0x95a>
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f040 80b5 	bne.w	8009bea <_svfprintf_r+0xafe>
 8009a80:	9c08      	ldr	r4, [sp, #32]
 8009a82:	07e0      	lsls	r0, r4, #31
 8009a84:	bf5c      	itt	pl
 8009a86:	930e      	strpl	r3, [sp, #56]	; 0x38
 8009a88:	f8cd b050 	strpl.w	fp, [sp, #80]	; 0x50
 8009a8c:	f57f acbc 	bpl.w	8009408 <_svfprintf_r+0x31c>
 8009a90:	ab48      	add	r3, sp, #288	; 0x120
 8009a92:	2230      	movs	r2, #48	; 0x30
 8009a94:	f803 2d41 	strb.w	r2, [r3, #-65]!
 8009a98:	ebc3 050b 	rsb	r5, r3, fp
 8009a9c:	9314      	str	r3, [sp, #80]	; 0x50
 8009a9e:	950e      	str	r5, [sp, #56]	; 0x38
 8009aa0:	e4b2      	b.n	8009408 <_svfprintf_r+0x31c>
 8009aa2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009aa4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009aa6:	ebc6 0904 	rsb	r9, r6, r4
 8009aaa:	f1b9 0f00 	cmp.w	r9, #0
 8009aae:	f77f aed1 	ble.w	8009854 <_svfprintf_r+0x768>
 8009ab2:	f1b9 0f10 	cmp.w	r9, #16
 8009ab6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009ab8:	bfd8      	it	le
 8009aba:	4e04      	ldrle	r6, [pc, #16]	; (8009acc <_svfprintf_r+0x9e0>)
 8009abc:	dd29      	ble.n	8009b12 <_svfprintf_r+0xa26>
 8009abe:	4e03      	ldr	r6, [pc, #12]	; (8009acc <_svfprintf_r+0x9e0>)
 8009ac0:	f04f 0a10 	mov.w	sl, #16
 8009ac4:	9713      	str	r7, [sp, #76]	; 0x4c
 8009ac6:	4637      	mov	r7, r6
 8009ac8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8009aca:	e006      	b.n	8009ada <_svfprintf_r+0x9ee>
 8009acc:	0800ed48 	.word	0x0800ed48
 8009ad0:	f1a9 0910 	sub.w	r9, r9, #16
 8009ad4:	f1b9 0f10 	cmp.w	r9, #16
 8009ad8:	dd19      	ble.n	8009b0e <_svfprintf_r+0xa22>
 8009ada:	3401      	adds	r4, #1
 8009adc:	3510      	adds	r5, #16
 8009ade:	2c07      	cmp	r4, #7
 8009ae0:	e888 0480 	stmia.w	r8, {r7, sl}
 8009ae4:	942c      	str	r4, [sp, #176]	; 0xb0
 8009ae6:	f108 0808 	add.w	r8, r8, #8
 8009aea:	952d      	str	r5, [sp, #180]	; 0xb4
 8009aec:	ddf0      	ble.n	8009ad0 <_svfprintf_r+0x9e4>
 8009aee:	4630      	mov	r0, r6
 8009af0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009af2:	aa2b      	add	r2, sp, #172	; 0xac
 8009af4:	46d8      	mov	r8, fp
 8009af6:	f002 fc55 	bl	800c3a4 <__ssprint_r>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	f47f abe5 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009b00:	f1a9 0910 	sub.w	r9, r9, #16
 8009b04:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009b06:	f1b9 0f10 	cmp.w	r9, #16
 8009b0a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009b0c:	dce5      	bgt.n	8009ada <_svfprintf_r+0x9ee>
 8009b0e:	463e      	mov	r6, r7
 8009b10:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8009b12:	3401      	adds	r4, #1
 8009b14:	e888 0240 	stmia.w	r8, {r6, r9}
 8009b18:	2c07      	cmp	r4, #7
 8009b1a:	444d      	add	r5, r9
 8009b1c:	942c      	str	r4, [sp, #176]	; 0xb0
 8009b1e:	bfd8      	it	le
 8009b20:	f108 0808 	addle.w	r8, r8, #8
 8009b24:	952d      	str	r5, [sp, #180]	; 0xb4
 8009b26:	f77f ae95 	ble.w	8009854 <_svfprintf_r+0x768>
 8009b2a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009b2c:	aa2b      	add	r2, sp, #172	; 0xac
 8009b2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b30:	f002 fc38 	bl	800c3a4 <__ssprint_r>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f47f abc8 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009b3a:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009b3c:	46d8      	mov	r8, fp
 8009b3e:	e689      	b.n	8009854 <_svfprintf_r+0x768>
 8009b40:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009b42:	2c01      	cmp	r4, #1
 8009b44:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009b46:	f340 81cd 	ble.w	8009ee4 <_svfprintf_r+0xdf8>
 8009b4a:	3401      	adds	r4, #1
 8009b4c:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009b4e:	3501      	adds	r5, #1
 8009b50:	2301      	movs	r3, #1
 8009b52:	2c07      	cmp	r4, #7
 8009b54:	f8c8 3004 	str.w	r3, [r8, #4]
 8009b58:	f8c8 6000 	str.w	r6, [r8]
 8009b5c:	bfd8      	it	le
 8009b5e:	f108 0808 	addle.w	r8, r8, #8
 8009b62:	952d      	str	r5, [sp, #180]	; 0xb4
 8009b64:	942c      	str	r4, [sp, #176]	; 0xb0
 8009b66:	f300 81cf 	bgt.w	8009f08 <_svfprintf_r+0xe1c>
 8009b6a:	3401      	adds	r4, #1
 8009b6c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009b6e:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8009b70:	2c07      	cmp	r4, #7
 8009b72:	4435      	add	r5, r6
 8009b74:	f8c8 6004 	str.w	r6, [r8, #4]
 8009b78:	f8c8 7000 	str.w	r7, [r8]
 8009b7c:	bfd8      	it	le
 8009b7e:	f108 0808 	addle.w	r8, r8, #8
 8009b82:	942c      	str	r4, [sp, #176]	; 0xb0
 8009b84:	952d      	str	r5, [sp, #180]	; 0xb4
 8009b86:	f300 81cb 	bgt.w	8009f20 <_svfprintf_r+0xe34>
 8009b8a:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	; 0x78
 8009b8e:	2200      	movs	r2, #0
 8009b90:	2300      	movs	r3, #0
 8009b92:	f004 fb17 	bl	800e1c4 <__aeabi_dcmpeq>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	f040 80c4 	bne.w	8009d24 <_svfprintf_r+0xc38>
 8009b9c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009b9e:	3401      	adds	r4, #1
 8009ba0:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009ba2:	1e7b      	subs	r3, r7, #1
 8009ba4:	f8c8 3004 	str.w	r3, [r8, #4]
 8009ba8:	1c72      	adds	r2, r6, #1
 8009baa:	2c07      	cmp	r4, #7
 8009bac:	f8c8 2000 	str.w	r2, [r8]
 8009bb0:	441d      	add	r5, r3
 8009bb2:	942c      	str	r4, [sp, #176]	; 0xb0
 8009bb4:	952d      	str	r5, [sp, #180]	; 0xb4
 8009bb6:	f300 80e7 	bgt.w	8009d88 <_svfprintf_r+0xc9c>
 8009bba:	f108 0808 	add.w	r8, r8, #8
 8009bbe:	3401      	adds	r4, #1
 8009bc0:	9f20      	ldr	r7, [sp, #128]	; 0x80
 8009bc2:	2c07      	cmp	r4, #7
 8009bc4:	ab27      	add	r3, sp, #156	; 0x9c
 8009bc6:	443d      	add	r5, r7
 8009bc8:	e888 0088 	stmia.w	r8, {r3, r7}
 8009bcc:	952d      	str	r5, [sp, #180]	; 0xb4
 8009bce:	942c      	str	r4, [sp, #176]	; 0xb0
 8009bd0:	f77f ae99 	ble.w	8009906 <_svfprintf_r+0x81a>
 8009bd4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009bd6:	aa2b      	add	r2, sp, #172	; 0xac
 8009bd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bda:	f002 fbe3 	bl	800c3a4 <__ssprint_r>
 8009bde:	2800      	cmp	r0, #0
 8009be0:	f47f ab73 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009be4:	46d8      	mov	r8, fp
 8009be6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009be8:	e68f      	b.n	800990a <_svfprintf_r+0x81e>
 8009bea:	920e      	str	r2, [sp, #56]	; 0x38
 8009bec:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
 8009bf0:	e40a      	b.n	8009408 <_svfprintf_r+0x31c>
 8009bf2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009bf4:	aa2b      	add	r2, sp, #172	; 0xac
 8009bf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bf8:	f002 fbd4 	bl	800c3a4 <__ssprint_r>
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f47f ab64 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009c02:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009c04:	46d8      	mov	r8, fp
 8009c06:	e60e      	b.n	8009826 <_svfprintf_r+0x73a>
 8009c08:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009c0a:	aa2b      	add	r2, sp, #172	; 0xac
 8009c0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c0e:	f002 fbc9 	bl	800c3a4 <__ssprint_r>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f47f ab59 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009c18:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009c1a:	46d8      	mov	r8, fp
 8009c1c:	e616      	b.n	800984c <_svfprintf_r+0x760>
 8009c1e:	9f24      	ldr	r7, [sp, #144]	; 0x90
 8009c20:	2f00      	cmp	r7, #0
 8009c22:	f340 8247 	ble.w	800a0b4 <_svfprintf_r+0xfc8>
 8009c26:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009c28:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 8009c2c:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009c2e:	454e      	cmp	r6, r9
 8009c30:	bfa8      	it	ge
 8009c32:	464e      	movge	r6, r9
 8009c34:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009c36:	2e00      	cmp	r6, #0
 8009c38:	eb04 0a07 	add.w	sl, r4, r7
 8009c3c:	dd0f      	ble.n	8009c5e <_svfprintf_r+0xb72>
 8009c3e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009c40:	19ad      	adds	r5, r5, r6
 8009c42:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009c44:	3401      	adds	r4, #1
 8009c46:	f8c8 6004 	str.w	r6, [r8, #4]
 8009c4a:	2c07      	cmp	r4, #7
 8009c4c:	f8c8 0000 	str.w	r0, [r8]
 8009c50:	bfd8      	it	le
 8009c52:	f108 0808 	addle.w	r8, r8, #8
 8009c56:	952d      	str	r5, [sp, #180]	; 0xb4
 8009c58:	942c      	str	r4, [sp, #176]	; 0xb0
 8009c5a:	f300 839c 	bgt.w	800a396 <_svfprintf_r+0x12aa>
 8009c5e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8009c60:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
 8009c64:	1ba7      	subs	r7, r4, r6
 8009c66:	2f00      	cmp	r7, #0
 8009c68:	f340 80d3 	ble.w	8009e12 <_svfprintf_r+0xd26>
 8009c6c:	2f10      	cmp	r7, #16
 8009c6e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009c70:	bfd8      	it	le
 8009c72:	4eb1      	ldrle	r6, [pc, #708]	; (8009f38 <_svfprintf_r+0xe4c>)
 8009c74:	f340 80b8 	ble.w	8009de8 <_svfprintf_r+0xcfc>
 8009c78:	4eaf      	ldr	r6, [pc, #700]	; (8009f38 <_svfprintf_r+0xe4c>)
 8009c7a:	f04f 0910 	mov.w	r9, #16
 8009c7e:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009c82:	46ba      	mov	sl, r7
 8009c84:	4637      	mov	r7, r6
 8009c86:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8009c88:	e005      	b.n	8009c96 <_svfprintf_r+0xbaa>
 8009c8a:	f1aa 0a10 	sub.w	sl, sl, #16
 8009c8e:	f1ba 0f10 	cmp.w	sl, #16
 8009c92:	f340 80a5 	ble.w	8009de0 <_svfprintf_r+0xcf4>
 8009c96:	3401      	adds	r4, #1
 8009c98:	3510      	adds	r5, #16
 8009c9a:	2c07      	cmp	r4, #7
 8009c9c:	e888 0280 	stmia.w	r8, {r7, r9}
 8009ca0:	942c      	str	r4, [sp, #176]	; 0xb0
 8009ca2:	f108 0808 	add.w	r8, r8, #8
 8009ca6:	952d      	str	r5, [sp, #180]	; 0xb4
 8009ca8:	ddef      	ble.n	8009c8a <_svfprintf_r+0xb9e>
 8009caa:	4630      	mov	r0, r6
 8009cac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cae:	aa2b      	add	r2, sp, #172	; 0xac
 8009cb0:	46d8      	mov	r8, fp
 8009cb2:	f002 fb77 	bl	800c3a4 <__ssprint_r>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	f47f ab07 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009cbc:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009cbe:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009cc0:	e7e3      	b.n	8009c8a <_svfprintf_r+0xb9e>
 8009cc2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8009cc4:	f10d 01df 	add.w	r1, sp, #223	; 0xdf
 8009cc8:	46c2      	mov	sl, r8
 8009cca:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8009cce:	f04f 080f 	mov.w	r8, #15
 8009cd2:	0923      	lsrs	r3, r4, #4
 8009cd4:	ea04 0208 	and.w	r2, r4, r8
 8009cd8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009cdc:	18b2      	adds	r2, r6, r2
 8009cde:	ea4f 1c15 	mov.w	ip, r5, lsr #4
 8009ce2:	461c      	mov	r4, r3
 8009ce4:	4665      	mov	r5, ip
 8009ce6:	7812      	ldrb	r2, [r2, #0]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	3901      	subs	r1, #1
 8009cec:	ea54 0905 	orrs.w	r9, r4, r5
 8009cf0:	7002      	strb	r2, [r0, #0]
 8009cf2:	d1ec      	bne.n	8009cce <_svfprintf_r+0xbe2>
 8009cf4:	ebc0 030b 	rsb	r3, r0, fp
 8009cf8:	9014      	str	r0, [sp, #80]	; 0x50
 8009cfa:	46d0      	mov	r8, sl
 8009cfc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8009d00:	930e      	str	r3, [sp, #56]	; 0x38
 8009d02:	f7ff bb81 	b.w	8009408 <_svfprintf_r+0x31c>
 8009d06:	2d00      	cmp	r5, #0
 8009d08:	bf08      	it	eq
 8009d0a:	2c0a      	cmpeq	r4, #10
 8009d0c:	f080 8116 	bcs.w	8009f3c <_svfprintf_r+0xe50>
 8009d10:	ab48      	add	r3, sp, #288	; 0x120
 8009d12:	3430      	adds	r4, #48	; 0x30
 8009d14:	f803 4d41 	strb.w	r4, [r3, #-65]!
 8009d18:	ebc3 050b 	rsb	r5, r3, fp
 8009d1c:	9314      	str	r3, [sp, #80]	; 0x50
 8009d1e:	950e      	str	r5, [sp, #56]	; 0x38
 8009d20:	f7ff bb72 	b.w	8009408 <_svfprintf_r+0x31c>
 8009d24:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009d26:	1e77      	subs	r7, r6, #1
 8009d28:	2f00      	cmp	r7, #0
 8009d2a:	f77f af48 	ble.w	8009bbe <_svfprintf_r+0xad2>
 8009d2e:	2f10      	cmp	r7, #16
 8009d30:	4e81      	ldr	r6, [pc, #516]	; (8009f38 <_svfprintf_r+0xe4c>)
 8009d32:	bfc4      	itt	gt
 8009d34:	f04f 0910 	movgt.w	r9, #16
 8009d38:	f8dd a03c 	ldrgt.w	sl, [sp, #60]	; 0x3c
 8009d3c:	dc03      	bgt.n	8009d46 <_svfprintf_r+0xc5a>
 8009d3e:	e01a      	b.n	8009d76 <_svfprintf_r+0xc8a>
 8009d40:	3f10      	subs	r7, #16
 8009d42:	2f10      	cmp	r7, #16
 8009d44:	dd17      	ble.n	8009d76 <_svfprintf_r+0xc8a>
 8009d46:	3401      	adds	r4, #1
 8009d48:	3510      	adds	r5, #16
 8009d4a:	2c07      	cmp	r4, #7
 8009d4c:	e888 0240 	stmia.w	r8, {r6, r9}
 8009d50:	942c      	str	r4, [sp, #176]	; 0xb0
 8009d52:	f108 0808 	add.w	r8, r8, #8
 8009d56:	952d      	str	r5, [sp, #180]	; 0xb4
 8009d58:	ddf2      	ble.n	8009d40 <_svfprintf_r+0xc54>
 8009d5a:	4650      	mov	r0, sl
 8009d5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d5e:	aa2b      	add	r2, sp, #172	; 0xac
 8009d60:	46d8      	mov	r8, fp
 8009d62:	f002 fb1f 	bl	800c3a4 <__ssprint_r>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	f47f aaaf 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009d6c:	3f10      	subs	r7, #16
 8009d6e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009d70:	2f10      	cmp	r7, #16
 8009d72:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009d74:	dce7      	bgt.n	8009d46 <_svfprintf_r+0xc5a>
 8009d76:	3401      	adds	r4, #1
 8009d78:	e888 00c0 	stmia.w	r8, {r6, r7}
 8009d7c:	2c07      	cmp	r4, #7
 8009d7e:	443d      	add	r5, r7
 8009d80:	942c      	str	r4, [sp, #176]	; 0xb0
 8009d82:	952d      	str	r5, [sp, #180]	; 0xb4
 8009d84:	f77f af19 	ble.w	8009bba <_svfprintf_r+0xace>
 8009d88:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009d8a:	aa2b      	add	r2, sp, #172	; 0xac
 8009d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d8e:	f002 fb09 	bl	800c3a4 <__ssprint_r>
 8009d92:	2800      	cmp	r0, #0
 8009d94:	f47f aa99 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009d98:	46d8      	mov	r8, fp
 8009d9a:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009d9c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009d9e:	e70e      	b.n	8009bbe <_svfprintf_r+0xad2>
 8009da0:	2200      	movs	r2, #0
 8009da2:	2302      	movs	r3, #2
 8009da4:	ea54 0105 	orrs.w	r1, r4, r5
 8009da8:	f43f abf7 	beq.w	800959a <_svfprintf_r+0x4ae>
 8009dac:	9e08      	ldr	r6, [sp, #32]
 8009dae:	2330      	movs	r3, #48	; 0x30
 8009db0:	f88d 708d 	strb.w	r7, [sp, #141]	; 0x8d
 8009db4:	2201      	movs	r2, #1
 8009db6:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8009dba:	f046 0602 	orr.w	r6, r6, #2
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	9608      	str	r6, [sp, #32]
 8009dc2:	f7ff bbea 	b.w	800959a <_svfprintf_r+0x4ae>
 8009dc6:	4e5c      	ldr	r6, [pc, #368]	; (8009f38 <_svfprintf_r+0xe4c>)
 8009dc8:	3401      	adds	r4, #1
 8009dca:	f8c8 6000 	str.w	r6, [r8]
 8009dce:	2c07      	cmp	r4, #7
 8009dd0:	f8c8 7004 	str.w	r7, [r8, #4]
 8009dd4:	443d      	add	r5, r7
 8009dd6:	942c      	str	r4, [sp, #176]	; 0xb0
 8009dd8:	952d      	str	r5, [sp, #180]	; 0xb4
 8009dda:	f77f ad94 	ble.w	8009906 <_svfprintf_r+0x81a>
 8009dde:	e6f9      	b.n	8009bd4 <_svfprintf_r+0xae8>
 8009de0:	463e      	mov	r6, r7
 8009de2:	4657      	mov	r7, sl
 8009de4:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8009de8:	3401      	adds	r4, #1
 8009dea:	e888 00c0 	stmia.w	r8, {r6, r7}
 8009dee:	2c07      	cmp	r4, #7
 8009df0:	443d      	add	r5, r7
 8009df2:	942c      	str	r4, [sp, #176]	; 0xb0
 8009df4:	bfd8      	it	le
 8009df6:	f108 0808 	addle.w	r8, r8, #8
 8009dfa:	952d      	str	r5, [sp, #180]	; 0xb4
 8009dfc:	dd09      	ble.n	8009e12 <_svfprintf_r+0xd26>
 8009dfe:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009e00:	aa2b      	add	r2, sp, #172	; 0xac
 8009e02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e04:	f002 face 	bl	800c3a4 <__ssprint_r>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	f47f aa5e 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009e0e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009e10:	46d8      	mov	r8, fp
 8009e12:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009e14:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009e16:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009e18:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	eb06 0709 	add.w	r7, r6, r9
 8009e22:	db42      	blt.n	8009eaa <_svfprintf_r+0xdbe>
 8009e24:	9e08      	ldr	r6, [sp, #32]
 8009e26:	07f2      	lsls	r2, r6, #31
 8009e28:	d43f      	bmi.n	8009eaa <_svfprintf_r+0xdbe>
 8009e2a:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009e2c:	ebc7 060a 	rsb	r6, r7, sl
 8009e30:	1ae3      	subs	r3, r4, r3
 8009e32:	42b3      	cmp	r3, r6
 8009e34:	bfb8      	it	lt
 8009e36:	461e      	movlt	r6, r3
 8009e38:	2e00      	cmp	r6, #0
 8009e3a:	dd0e      	ble.n	8009e5a <_svfprintf_r+0xd6e>
 8009e3c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009e3e:	19ad      	adds	r5, r5, r6
 8009e40:	f8c8 7000 	str.w	r7, [r8]
 8009e44:	3401      	adds	r4, #1
 8009e46:	f8c8 6004 	str.w	r6, [r8, #4]
 8009e4a:	2c07      	cmp	r4, #7
 8009e4c:	952d      	str	r5, [sp, #180]	; 0xb4
 8009e4e:	942c      	str	r4, [sp, #176]	; 0xb0
 8009e50:	bfd8      	it	le
 8009e52:	f108 0808 	addle.w	r8, r8, #8
 8009e56:	f300 82a9 	bgt.w	800a3ac <_svfprintf_r+0x12c0>
 8009e5a:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
 8009e5e:	1b9f      	subs	r7, r3, r6
 8009e60:	2f00      	cmp	r7, #0
 8009e62:	f77f ad52 	ble.w	800990a <_svfprintf_r+0x81e>
 8009e66:	2f10      	cmp	r7, #16
 8009e68:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009e6a:	ddac      	ble.n	8009dc6 <_svfprintf_r+0xcda>
 8009e6c:	f04f 0910 	mov.w	r9, #16
 8009e70:	4e31      	ldr	r6, [pc, #196]	; (8009f38 <_svfprintf_r+0xe4c>)
 8009e72:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8009e76:	e002      	b.n	8009e7e <_svfprintf_r+0xd92>
 8009e78:	3f10      	subs	r7, #16
 8009e7a:	2f10      	cmp	r7, #16
 8009e7c:	dda4      	ble.n	8009dc8 <_svfprintf_r+0xcdc>
 8009e7e:	3401      	adds	r4, #1
 8009e80:	3510      	adds	r5, #16
 8009e82:	2c07      	cmp	r4, #7
 8009e84:	e888 0240 	stmia.w	r8, {r6, r9}
 8009e88:	942c      	str	r4, [sp, #176]	; 0xb0
 8009e8a:	f108 0808 	add.w	r8, r8, #8
 8009e8e:	952d      	str	r5, [sp, #180]	; 0xb4
 8009e90:	ddf2      	ble.n	8009e78 <_svfprintf_r+0xd8c>
 8009e92:	4650      	mov	r0, sl
 8009e94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e96:	aa2b      	add	r2, sp, #172	; 0xac
 8009e98:	46d8      	mov	r8, fp
 8009e9a:	f002 fa83 	bl	800c3a4 <__ssprint_r>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f47f aa13 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009ea4:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009ea6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009ea8:	e7e6      	b.n	8009e78 <_svfprintf_r+0xd8c>
 8009eaa:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009eac:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009eae:	19ad      	adds	r5, r5, r6
 8009eb0:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8009eb2:	3401      	adds	r4, #1
 8009eb4:	2c07      	cmp	r4, #7
 8009eb6:	f8c8 6000 	str.w	r6, [r8]
 8009eba:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009ebc:	f8c8 6004 	str.w	r6, [r8, #4]
 8009ec0:	bfd8      	it	le
 8009ec2:	f108 0808 	addle.w	r8, r8, #8
 8009ec6:	952d      	str	r5, [sp, #180]	; 0xb4
 8009ec8:	942c      	str	r4, [sp, #176]	; 0xb0
 8009eca:	ddae      	ble.n	8009e2a <_svfprintf_r+0xd3e>
 8009ecc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009ece:	aa2b      	add	r2, sp, #172	; 0xac
 8009ed0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ed2:	f002 fa67 	bl	800c3a4 <__ssprint_r>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	f47f a9f7 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009edc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009ede:	46d8      	mov	r8, fp
 8009ee0:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009ee2:	e7a2      	b.n	8009e2a <_svfprintf_r+0xd3e>
 8009ee4:	9e08      	ldr	r6, [sp, #32]
 8009ee6:	07f3      	lsls	r3, r6, #31
 8009ee8:	f53f ae2f 	bmi.w	8009b4a <_svfprintf_r+0xa5e>
 8009eec:	3401      	adds	r4, #1
 8009eee:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009ef0:	3501      	adds	r5, #1
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	2c07      	cmp	r4, #7
 8009ef6:	f8c8 3004 	str.w	r3, [r8, #4]
 8009efa:	f8c8 6000 	str.w	r6, [r8]
 8009efe:	952d      	str	r5, [sp, #180]	; 0xb4
 8009f00:	942c      	str	r4, [sp, #176]	; 0xb0
 8009f02:	f77f ae5a 	ble.w	8009bba <_svfprintf_r+0xace>
 8009f06:	e73f      	b.n	8009d88 <_svfprintf_r+0xc9c>
 8009f08:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009f0a:	aa2b      	add	r2, sp, #172	; 0xac
 8009f0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f0e:	f002 fa49 	bl	800c3a4 <__ssprint_r>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	f47f a9d9 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009f18:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009f1a:	46d8      	mov	r8, fp
 8009f1c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009f1e:	e624      	b.n	8009b6a <_svfprintf_r+0xa7e>
 8009f20:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009f22:	aa2b      	add	r2, sp, #172	; 0xac
 8009f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f26:	f002 fa3d 	bl	800c3a4 <__ssprint_r>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	f47f a9cd 	bne.w	80092ca <_svfprintf_r+0x1de>
 8009f30:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 8009f32:	46d8      	mov	r8, fp
 8009f34:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8009f36:	e628      	b.n	8009b8a <_svfprintf_r+0xa9e>
 8009f38:	0800ed48 	.word	0x0800ed48
 8009f3c:	f10d 06df 	add.w	r6, sp, #223	; 0xdf
 8009f40:	4620      	mov	r0, r4
 8009f42:	4629      	mov	r1, r5
 8009f44:	220a      	movs	r2, #10
 8009f46:	2300      	movs	r3, #0
 8009f48:	f004 f996 	bl	800e278 <__aeabi_uldivmod>
 8009f4c:	46b2      	mov	sl, r6
 8009f4e:	4620      	mov	r0, r4
 8009f50:	4629      	mov	r1, r5
 8009f52:	2300      	movs	r3, #0
 8009f54:	3e01      	subs	r6, #1
 8009f56:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8009f5a:	220a      	movs	r2, #10
 8009f5c:	f88a 4000 	strb.w	r4, [sl]
 8009f60:	f004 f98a 	bl	800e278 <__aeabi_uldivmod>
 8009f64:	4604      	mov	r4, r0
 8009f66:	460d      	mov	r5, r1
 8009f68:	ea54 0005 	orrs.w	r0, r4, r5
 8009f6c:	d1e8      	bne.n	8009f40 <_svfprintf_r+0xe54>
 8009f6e:	ebca 030b 	rsb	r3, sl, fp
 8009f72:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 8009f76:	930e      	str	r3, [sp, #56]	; 0x38
 8009f78:	f7ff ba46 	b.w	8009408 <_svfprintf_r+0x31c>
 8009f7c:	2a30      	cmp	r2, #48	; 0x30
 8009f7e:	f000 8223 	beq.w	800a3c8 <_svfprintf_r+0x12dc>
 8009f82:	ebc0 040b 	rsb	r4, r0, fp
 8009f86:	2230      	movs	r2, #48	; 0x30
 8009f88:	9014      	str	r0, [sp, #80]	; 0x50
 8009f8a:	940e      	str	r4, [sp, #56]	; 0x38
 8009f8c:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009f90:	f7ff ba3a 	b.w	8009408 <_svfprintf_r+0x31c>
 8009f94:	4264      	negs	r4, r4
 8009f96:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009f9a:	232d      	movs	r3, #45	; 0x2d
 8009f9c:	ea54 0105 	orrs.w	r1, r4, r5
 8009fa0:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 8009fa4:	bf0c      	ite	eq
 8009fa6:	2200      	moveq	r2, #0
 8009fa8:	2201      	movne	r2, #1
 8009faa:	2301      	movs	r3, #1
 8009fac:	f7ff b9fa 	b.w	80093a4 <_svfprintf_r+0x2b8>
 8009fb0:	781f      	ldrb	r7, [r3, #0]
 8009fb2:	f7ff b90f 	b.w	80091d4 <_svfprintf_r+0xe8>
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	f002 f9cc 	bl	800c354 <__fpclassifyd>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	f040 80ff 	bne.w	800a1c0 <_svfprintf_r+0x10d4>
 8009fc2:	9e08      	ldr	r6, [sp, #32]
 8009fc4:	f04f 0903 	mov.w	r9, #3
 8009fc8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8009fca:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8009fcc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8009fd0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8009fd4:	2f47      	cmp	r7, #71	; 0x47
 8009fd6:	bfd8      	it	le
 8009fd8:	462c      	movle	r4, r5
 8009fda:	9010      	str	r0, [sp, #64]	; 0x40
 8009fdc:	9414      	str	r4, [sp, #80]	; 0x50
 8009fde:	9608      	str	r6, [sp, #32]
 8009fe0:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 8009fe4:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009fe8:	901b      	str	r0, [sp, #108]	; 0x6c
 8009fea:	f7ff ba1a 	b.w	8009422 <_svfprintf_r+0x336>
 8009fee:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8009ff0:	1de1      	adds	r1, r4, #7
 8009ff2:	f021 0107 	bic.w	r1, r1, #7
 8009ff6:	f101 0508 	add.w	r5, r1, #8
 8009ffa:	9511      	str	r5, [sp, #68]	; 0x44
 8009ffc:	f7ff ba82 	b.w	8009504 <_svfprintf_r+0x418>
 800a000:	9c08      	ldr	r4, [sp, #32]
 800a002:	0660      	lsls	r0, r4, #25
 800a004:	f140 814e 	bpl.w	800a2a4 <_svfprintf_r+0x11b8>
 800a008:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a00a:	3604      	adds	r6, #4
 800a00c:	f936 4c04 	ldrsh.w	r4, [r6, #-4]
 800a010:	9611      	str	r6, [sp, #68]	; 0x44
 800a012:	4622      	mov	r2, r4
 800a014:	17e5      	asrs	r5, r4, #31
 800a016:	462b      	mov	r3, r5
 800a018:	f7ff b9b8 	b.w	800938c <_svfprintf_r+0x2a0>
 800a01c:	9c08      	ldr	r4, [sp, #32]
 800a01e:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800a022:	f000 80c2 	beq.w	800a1aa <_svfprintf_r+0x10be>
 800a026:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a028:	4613      	mov	r3, r2
 800a02a:	8834      	ldrh	r4, [r6, #0]
 800a02c:	2500      	movs	r5, #0
 800a02e:	3604      	adds	r6, #4
 800a030:	ea54 0005 	orrs.w	r0, r4, r5
 800a034:	9611      	str	r6, [sp, #68]	; 0x44
 800a036:	bf0c      	ite	eq
 800a038:	2200      	moveq	r2, #0
 800a03a:	2201      	movne	r2, #1
 800a03c:	f7ff baad 	b.w	800959a <_svfprintf_r+0x4ae>
 800a040:	9c08      	ldr	r4, [sp, #32]
 800a042:	0663      	lsls	r3, r4, #25
 800a044:	f140 8144 	bpl.w	800a2d0 <_svfprintf_r+0x11e4>
 800a048:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a04a:	2500      	movs	r5, #0
 800a04c:	3604      	adds	r6, #4
 800a04e:	f836 4c04 	ldrh.w	r4, [r6, #-4]
 800a052:	9611      	str	r6, [sp, #68]	; 0x44
 800a054:	f7ff bac5 	b.w	80095e2 <_svfprintf_r+0x4f6>
 800a058:	9c08      	ldr	r4, [sp, #32]
 800a05a:	06e3      	lsls	r3, r4, #27
 800a05c:	d40e      	bmi.n	800a07c <_svfprintf_r+0xf90>
 800a05e:	9f08      	ldr	r7, [sp, #32]
 800a060:	067e      	lsls	r6, r7, #25
 800a062:	d50b      	bpl.n	800a07c <_svfprintf_r+0xf90>
 800a064:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 800a068:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a06a:	f109 0904 	add.w	r9, r9, #4
 800a06e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800a072:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800a076:	801c      	strh	r4, [r3, #0]
 800a078:	f7ff b878 	b.w	800916c <_svfprintf_r+0x80>
 800a07c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a07e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a080:	3504      	adds	r5, #4
 800a082:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800a086:	9511      	str	r5, [sp, #68]	; 0x44
 800a088:	601e      	str	r6, [r3, #0]
 800a08a:	f7ff b86f 	b.w	800916c <_svfprintf_r+0x80>
 800a08e:	9c08      	ldr	r4, [sp, #32]
 800a090:	0660      	lsls	r0, r4, #25
 800a092:	f140 8084 	bpl.w	800a19e <_svfprintf_r+0x10b2>
 800a096:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a098:	2301      	movs	r3, #1
 800a09a:	8834      	ldrh	r4, [r6, #0]
 800a09c:	e7c6      	b.n	800a02c <_svfprintf_r+0xf40>
 800a09e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a0a0:	aa2b      	add	r2, sp, #172	; 0xac
 800a0a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0a4:	f002 f97e 	bl	800c3a4 <__ssprint_r>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	f47f a90e 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a0ae:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a0b0:	46d8      	mov	r8, fp
 800a0b2:	e49f      	b.n	80099f4 <_svfprintf_r+0x908>
 800a0b4:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a0b6:	f24f 030c 	movw	r3, #61452	; 0xf00c
 800a0ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 800a0be:	f8c8 3000 	str.w	r3, [r8]
 800a0c2:	3401      	adds	r4, #1
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	2c07      	cmp	r4, #7
 800a0c8:	f8c8 3004 	str.w	r3, [r8, #4]
 800a0cc:	441d      	add	r5, r3
 800a0ce:	942c      	str	r4, [sp, #176]	; 0xb0
 800a0d0:	952d      	str	r5, [sp, #180]	; 0xb4
 800a0d2:	bfd8      	it	le
 800a0d4:	f108 0808 	addle.w	r8, r8, #8
 800a0d8:	f300 8112 	bgt.w	800a300 <_svfprintf_r+0x1214>
 800a0dc:	b93f      	cbnz	r7, 800a0ee <_svfprintf_r+0x1002>
 800a0de:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a0e0:	b92e      	cbnz	r6, 800a0ee <_svfprintf_r+0x1002>
 800a0e2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0e6:	f019 0f01 	tst.w	r9, #1
 800a0ea:	f43f ac0e 	beq.w	800990a <_svfprintf_r+0x81e>
 800a0ee:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a0f0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a0f2:	19ad      	adds	r5, r5, r6
 800a0f4:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800a0f6:	3401      	adds	r4, #1
 800a0f8:	2c07      	cmp	r4, #7
 800a0fa:	f8c8 6000 	str.w	r6, [r8]
 800a0fe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a100:	f8c8 6004 	str.w	r6, [r8, #4]
 800a104:	bfd8      	it	le
 800a106:	f108 0808 	addle.w	r8, r8, #8
 800a10a:	952d      	str	r5, [sp, #180]	; 0xb4
 800a10c:	942c      	str	r4, [sp, #176]	; 0xb0
 800a10e:	f300 8122 	bgt.w	800a356 <_svfprintf_r+0x126a>
 800a112:	427f      	negs	r7, r7
 800a114:	2f00      	cmp	r7, #0
 800a116:	f340 8118 	ble.w	800a34a <_svfprintf_r+0x125e>
 800a11a:	2f10      	cmp	r7, #16
 800a11c:	4ead      	ldr	r6, [pc, #692]	; (800a3d4 <_svfprintf_r+0x12e8>)
 800a11e:	bfc4      	itt	gt
 800a120:	f04f 0910 	movgt.w	r9, #16
 800a124:	f8dd a03c 	ldrgt.w	sl, [sp, #60]	; 0x3c
 800a128:	dc04      	bgt.n	800a134 <_svfprintf_r+0x1048>
 800a12a:	e0f8      	b.n	800a31e <_svfprintf_r+0x1232>
 800a12c:	3f10      	subs	r7, #16
 800a12e:	2f10      	cmp	r7, #16
 800a130:	f340 80f5 	ble.w	800a31e <_svfprintf_r+0x1232>
 800a134:	3401      	adds	r4, #1
 800a136:	3510      	adds	r5, #16
 800a138:	2c07      	cmp	r4, #7
 800a13a:	e888 0240 	stmia.w	r8, {r6, r9}
 800a13e:	942c      	str	r4, [sp, #176]	; 0xb0
 800a140:	f108 0808 	add.w	r8, r8, #8
 800a144:	952d      	str	r5, [sp, #180]	; 0xb4
 800a146:	ddf1      	ble.n	800a12c <_svfprintf_r+0x1040>
 800a148:	4650      	mov	r0, sl
 800a14a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a14c:	aa2b      	add	r2, sp, #172	; 0xac
 800a14e:	46d8      	mov	r8, fp
 800a150:	f002 f928 	bl	800c3a4 <__ssprint_r>
 800a154:	2800      	cmp	r0, #0
 800a156:	f47f a8b8 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a15a:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a15c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a15e:	e7e5      	b.n	800a12c <_svfprintf_r+0x1040>
 800a160:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a162:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a166:	2b00      	cmp	r3, #0
 800a168:	f43f a8b1 	beq.w	80092ce <_svfprintf_r+0x1e2>
 800a16c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a16e:	4649      	mov	r1, r9
 800a170:	aa2b      	add	r2, sp, #172	; 0xac
 800a172:	f002 f917 	bl	800c3a4 <__ssprint_r>
 800a176:	f7ff b8aa 	b.w	80092ce <_svfprintf_r+0x1e2>
 800a17a:	9d08      	ldr	r5, [sp, #32]
 800a17c:	3301      	adds	r3, #1
 800a17e:	7857      	ldrb	r7, [r2, #1]
 800a180:	f045 0520 	orr.w	r5, r5, #32
 800a184:	9508      	str	r5, [sp, #32]
 800a186:	f7ff b825 	b.w	80091d4 <_svfprintf_r+0xe8>
 800a18a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a18c:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 800a190:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
 800a194:	9511      	str	r5, [sp, #68]	; 0x44
 800a196:	960b      	str	r6, [sp, #44]	; 0x2c
 800a198:	941b      	str	r4, [sp, #108]	; 0x6c
 800a19a:	f7ff b942 	b.w	8009422 <_svfprintf_r+0x336>
 800a19e:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a1a0:	1d25      	adds	r5, r4, #4
 800a1a2:	9511      	str	r5, [sp, #68]	; 0x44
 800a1a4:	6822      	ldr	r2, [r4, #0]
 800a1a6:	f7ff baf1 	b.w	800978c <_svfprintf_r+0x6a0>
 800a1aa:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a1ac:	1d25      	adds	r5, r4, #4
 800a1ae:	9511      	str	r5, [sp, #68]	; 0x44
 800a1b0:	6822      	ldr	r2, [r4, #0]
 800a1b2:	4614      	mov	r4, r2
 800a1b4:	3200      	adds	r2, #0
 800a1b6:	bf18      	it	ne
 800a1b8:	2201      	movne	r2, #1
 800a1ba:	2500      	movs	r5, #0
 800a1bc:	f7ff b9ed 	b.w	800959a <_svfprintf_r+0x4ae>
 800a1c0:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a1c4:	f027 0a20 	bic.w	sl, r7, #32
 800a1c8:	bf08      	it	eq
 800a1ca:	f04f 0906 	moveq.w	r9, #6
 800a1ce:	d007      	beq.n	800a1e0 <_svfprintf_r+0x10f4>
 800a1d0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a1d4:	d104      	bne.n	800a1e0 <_svfprintf_r+0x10f4>
 800a1d6:	f1b9 0f00 	cmp.w	r9, #0
 800a1da:	bf08      	it	eq
 800a1dc:	f04f 0901 	moveq.w	r9, #1
 800a1e0:	9c08      	ldr	r4, [sp, #32]
 800a1e2:	2d00      	cmp	r5, #0
 800a1e4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800a1e8:	9413      	str	r4, [sp, #76]	; 0x4c
 800a1ea:	f2c0 80c1 	blt.w	800a370 <_svfprintf_r+0x1284>
 800a1ee:	2400      	movs	r4, #0
 800a1f0:	9410      	str	r4, [sp, #64]	; 0x40
 800a1f2:	f1ba 0246 	subs.w	r2, sl, #70	; 0x46
 800a1f6:	4251      	negs	r1, r2
 800a1f8:	4151      	adcs	r1, r2
 800a1fa:	2900      	cmp	r1, #0
 800a1fc:	f040 8102 	bne.w	800a404 <_svfprintf_r+0x1318>
 800a200:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 800a204:	f040 8172 	bne.w	800a4ec <_svfprintf_r+0x1400>
 800a208:	f109 0401 	add.w	r4, r9, #1
 800a20c:	2102      	movs	r1, #2
 800a20e:	9401      	str	r4, [sp, #4]
 800a210:	4632      	mov	r2, r6
 800a212:	9100      	str	r1, [sp, #0]
 800a214:	462b      	mov	r3, r5
 800a216:	a924      	add	r1, sp, #144	; 0x90
 800a218:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a21a:	9102      	str	r1, [sp, #8]
 800a21c:	a925      	add	r1, sp, #148	; 0x94
 800a21e:	9103      	str	r1, [sp, #12]
 800a220:	a926      	add	r1, sp, #152	; 0x98
 800a222:	9104      	str	r1, [sp, #16]
 800a224:	f000 fabc 	bl	800a7a0 <_dtoa_r>
 800a228:	1904      	adds	r4, r0, r4
 800a22a:	9014      	str	r0, [sp, #80]	; 0x50
 800a22c:	4630      	mov	r0, r6
 800a22e:	2200      	movs	r2, #0
 800a230:	2300      	movs	r3, #0
 800a232:	4629      	mov	r1, r5
 800a234:	f003 ffc6 	bl	800e1c4 <__aeabi_dcmpeq>
 800a238:	b950      	cbnz	r0, 800a250 <_svfprintf_r+0x1164>
 800a23a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a23c:	429c      	cmp	r4, r3
 800a23e:	bf98      	it	ls
 800a240:	461c      	movls	r4, r3
 800a242:	d905      	bls.n	800a250 <_svfprintf_r+0x1164>
 800a244:	2230      	movs	r2, #48	; 0x30
 800a246:	f803 2b01 	strb.w	r2, [r3], #1
 800a24a:	42a3      	cmp	r3, r4
 800a24c:	9326      	str	r3, [sp, #152]	; 0x98
 800a24e:	d1fa      	bne.n	800a246 <_svfprintf_r+0x115a>
 800a250:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a252:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a256:	ebc5 0404 	rsb	r4, r5, r4
 800a25a:	9412      	str	r4, [sp, #72]	; 0x48
 800a25c:	f000 8100 	beq.w	800a460 <_svfprintf_r+0x1374>
 800a260:	2f65      	cmp	r7, #101	; 0x65
 800a262:	f340 81dd 	ble.w	800a620 <_svfprintf_r+0x1534>
 800a266:	2f66      	cmp	r7, #102	; 0x66
 800a268:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a26a:	f000 8170 	beq.w	800a54e <_svfprintf_r+0x1462>
 800a26e:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a270:	42a2      	cmp	r2, r4
 800a272:	f2c0 812e 	blt.w	800a4d2 <_svfprintf_r+0x13e6>
 800a276:	9d08      	ldr	r5, [sp, #32]
 800a278:	07e9      	lsls	r1, r5, #31
 800a27a:	f100 817f 	bmi.w	800a57c <_svfprintf_r+0x1490>
 800a27e:	2767      	movs	r7, #103	; 0x67
 800a280:	ea22 76e2 	bic.w	r6, r2, r2, asr #31
 800a284:	920e      	str	r2, [sp, #56]	; 0x38
 800a286:	960b      	str	r6, [sp, #44]	; 0x2c
 800a288:	921b      	str	r2, [sp, #108]	; 0x6c
 800a28a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a28c:	2c00      	cmp	r4, #0
 800a28e:	f000 80de 	beq.w	800a44e <_svfprintf_r+0x1362>
 800a292:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800a294:	232d      	movs	r3, #45	; 0x2d
 800a296:	2600      	movs	r6, #0
 800a298:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 800a29c:	9610      	str	r6, [sp, #64]	; 0x40
 800a29e:	9508      	str	r5, [sp, #32]
 800a2a0:	f7ff b8c0 	b.w	8009424 <_svfprintf_r+0x338>
 800a2a4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a2a6:	1d25      	adds	r5, r4, #4
 800a2a8:	9511      	str	r5, [sp, #68]	; 0x44
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	461c      	mov	r4, r3
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	17dd      	asrs	r5, r3, #31
 800a2b2:	462b      	mov	r3, r5
 800a2b4:	f7ff b86a 	b.w	800938c <_svfprintf_r+0x2a0>
 800a2b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a2ba:	aa2b      	add	r2, sp, #172	; 0xac
 800a2bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2be:	f002 f871 	bl	800c3a4 <__ssprint_r>
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	f47f a801 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a2c8:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a2ca:	46d8      	mov	r8, fp
 800a2cc:	f7ff bbac 	b.w	8009a28 <_svfprintf_r+0x93c>
 800a2d0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a2d2:	1d25      	adds	r5, r4, #4
 800a2d4:	9511      	str	r5, [sp, #68]	; 0x44
 800a2d6:	6823      	ldr	r3, [r4, #0]
 800a2d8:	2500      	movs	r5, #0
 800a2da:	461c      	mov	r4, r3
 800a2dc:	f7ff b981 	b.w	80095e2 <_svfprintf_r+0x4f6>
 800a2e0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a2e2:	2140      	movs	r1, #64	; 0x40
 800a2e4:	f7fd fb66 	bl	80079b4 <_malloc_r>
 800a2e8:	f8c9 0000 	str.w	r0, [r9]
 800a2ec:	f8c9 0010 	str.w	r0, [r9, #16]
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	f000 8188 	beq.w	800a606 <_svfprintf_r+0x151a>
 800a2f6:	2340      	movs	r3, #64	; 0x40
 800a2f8:	f8c9 3014 	str.w	r3, [r9, #20]
 800a2fc:	f7fe bf13 	b.w	8009126 <_svfprintf_r+0x3a>
 800a300:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a302:	aa2b      	add	r2, sp, #172	; 0xac
 800a304:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a306:	f002 f84d 	bl	800c3a4 <__ssprint_r>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	f47e afdd 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a310:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800a312:	46d8      	mov	r8, fp
 800a314:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a316:	2f00      	cmp	r7, #0
 800a318:	f47f aee9 	bne.w	800a0ee <_svfprintf_r+0x1002>
 800a31c:	e6df      	b.n	800a0de <_svfprintf_r+0xff2>
 800a31e:	3401      	adds	r4, #1
 800a320:	e888 00c0 	stmia.w	r8, {r6, r7}
 800a324:	2c07      	cmp	r4, #7
 800a326:	443d      	add	r5, r7
 800a328:	942c      	str	r4, [sp, #176]	; 0xb0
 800a32a:	bfd8      	it	le
 800a32c:	f108 0808 	addle.w	r8, r8, #8
 800a330:	952d      	str	r5, [sp, #180]	; 0xb4
 800a332:	dd0a      	ble.n	800a34a <_svfprintf_r+0x125e>
 800a334:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a336:	aa2b      	add	r2, sp, #172	; 0xac
 800a338:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a33a:	f002 f833 	bl	800c3a4 <__ssprint_r>
 800a33e:	2800      	cmp	r0, #0
 800a340:	f47e afc3 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a344:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a346:	46d8      	mov	r8, fp
 800a348:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a34a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800a34c:	3401      	adds	r4, #1
 800a34e:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a350:	f8c8 6000 	str.w	r6, [r8]
 800a354:	e53b      	b.n	8009dce <_svfprintf_r+0xce2>
 800a356:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a358:	aa2b      	add	r2, sp, #172	; 0xac
 800a35a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a35c:	f002 f822 	bl	800c3a4 <__ssprint_r>
 800a360:	2800      	cmp	r0, #0
 800a362:	f47e afb2 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a366:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800a368:	46d8      	mov	r8, fp
 800a36a:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a36c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800a36e:	e6d0      	b.n	800a112 <_svfprintf_r+0x1026>
 800a370:	242d      	movs	r4, #45	; 0x2d
 800a372:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800a376:	9410      	str	r4, [sp, #64]	; 0x40
 800a378:	e73b      	b.n	800a1f2 <_svfprintf_r+0x1106>
 800a37a:	9410      	str	r4, [sp, #64]	; 0x40
 800a37c:	f7fe fdd6 	bl	8008f2c <strlen>
 800a380:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 800a384:	9511      	str	r5, [sp, #68]	; 0x44
 800a386:	941b      	str	r4, [sp, #108]	; 0x6c
 800a388:	ea20 79e0 	bic.w	r9, r0, r0, asr #31
 800a38c:	900e      	str	r0, [sp, #56]	; 0x38
 800a38e:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800a392:	f7ff b846 	b.w	8009422 <_svfprintf_r+0x336>
 800a396:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a398:	aa2b      	add	r2, sp, #172	; 0xac
 800a39a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a39c:	f002 f802 	bl	800c3a4 <__ssprint_r>
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	f47e af92 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a3a6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a3a8:	46d8      	mov	r8, fp
 800a3aa:	e458      	b.n	8009c5e <_svfprintf_r+0xb72>
 800a3ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a3ae:	aa2b      	add	r2, sp, #172	; 0xac
 800a3b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3b2:	f001 fff7 	bl	800c3a4 <__ssprint_r>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	f47e af87 	bne.w	80092ca <_svfprintf_r+0x1de>
 800a3bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a3be:	46d8      	mov	r8, fp
 800a3c0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800a3c2:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 800a3c4:	1afb      	subs	r3, r7, r3
 800a3c6:	e548      	b.n	8009e5a <_svfprintf_r+0xd6e>
 800a3c8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800a3ca:	ebc6 060b 	rsb	r6, r6, fp
 800a3ce:	960e      	str	r6, [sp, #56]	; 0x38
 800a3d0:	f7ff b81a 	b.w	8009408 <_svfprintf_r+0x31c>
 800a3d4:	0800ed48 	.word	0x0800ed48
 800a3d8:	f1b9 0f06 	cmp.w	r9, #6
 800a3dc:	bf34      	ite	cc
 800a3de:	464b      	movcc	r3, r9
 800a3e0:	2306      	movcs	r3, #6
 800a3e2:	f24f 0404 	movw	r4, #61444	; 0xf004
 800a3e6:	ea23 76e3 	bic.w	r6, r3, r3, asr #31
 800a3ea:	f6c0 0400 	movt	r4, #2048	; 0x800
 800a3ee:	930e      	str	r3, [sp, #56]	; 0x38
 800a3f0:	960b      	str	r6, [sp, #44]	; 0x2c
 800a3f2:	9511      	str	r5, [sp, #68]	; 0x44
 800a3f4:	9414      	str	r4, [sp, #80]	; 0x50
 800a3f6:	f7ff b949 	b.w	800968c <_svfprintf_r+0x5a0>
 800a3fa:	232d      	movs	r3, #45	; 0x2d
 800a3fc:	f88d 308b 	strb.w	r3, [sp, #139]	; 0x8b
 800a400:	f7ff b898 	b.w	8009534 <_svfprintf_r+0x448>
 800a404:	2003      	movs	r0, #3
 800a406:	9000      	str	r0, [sp, #0]
 800a408:	4632      	mov	r2, r6
 800a40a:	a824      	add	r0, sp, #144	; 0x90
 800a40c:	462b      	mov	r3, r5
 800a40e:	9002      	str	r0, [sp, #8]
 800a410:	ac26      	add	r4, sp, #152	; 0x98
 800a412:	a825      	add	r0, sp, #148	; 0x94
 800a414:	f8cd 9004 	str.w	r9, [sp, #4]
 800a418:	9003      	str	r0, [sp, #12]
 800a41a:	9404      	str	r4, [sp, #16]
 800a41c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a41e:	9107      	str	r1, [sp, #28]
 800a420:	f000 f9be 	bl	800a7a0 <_dtoa_r>
 800a424:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a428:	9907      	ldr	r1, [sp, #28]
 800a42a:	9014      	str	r0, [sp, #80]	; 0x50
 800a42c:	d102      	bne.n	800a434 <_svfprintf_r+0x1348>
 800a42e:	9c08      	ldr	r4, [sp, #32]
 800a430:	07e3      	lsls	r3, r4, #31
 800a432:	d512      	bpl.n	800a45a <_svfprintf_r+0x136e>
 800a434:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a436:	eb00 0409 	add.w	r4, r0, r9
 800a43a:	2900      	cmp	r1, #0
 800a43c:	f43f aef6 	beq.w	800a22c <_svfprintf_r+0x1140>
 800a440:	7803      	ldrb	r3, [r0, #0]
 800a442:	2b30      	cmp	r3, #48	; 0x30
 800a444:	f000 80a2 	beq.w	800a58c <_svfprintf_r+0x14a0>
 800a448:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a44a:	18e4      	adds	r4, r4, r3
 800a44c:	e6ee      	b.n	800a22c <_svfprintf_r+0x1140>
 800a44e:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800a450:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 800a454:	9608      	str	r6, [sp, #32]
 800a456:	f7fe bfe4 	b.w	8009422 <_svfprintf_r+0x336>
 800a45a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a45c:	1a1b      	subs	r3, r3, r0
 800a45e:	9312      	str	r3, [sp, #72]	; 0x48
 800a460:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a462:	1cdd      	adds	r5, r3, #3
 800a464:	461a      	mov	r2, r3
 800a466:	db02      	blt.n	800a46e <_svfprintf_r+0x1382>
 800a468:	4599      	cmp	r9, r3
 800a46a:	f6bf af00 	bge.w	800a26e <_svfprintf_r+0x1182>
 800a46e:	3f02      	subs	r7, #2
 800a470:	3b01      	subs	r3, #1
 800a472:	f88d 709c 	strb.w	r7, [sp, #156]	; 0x9c
 800a476:	2b00      	cmp	r3, #0
 800a478:	9324      	str	r3, [sp, #144]	; 0x90
 800a47a:	f2c0 80b7 	blt.w	800a5ec <_svfprintf_r+0x1500>
 800a47e:	222b      	movs	r2, #43	; 0x2b
 800a480:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 800a484:	2b09      	cmp	r3, #9
 800a486:	dc33      	bgt.n	800a4f0 <_svfprintf_r+0x1404>
 800a488:	2230      	movs	r2, #48	; 0x30
 800a48a:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
 800a48e:	aa28      	add	r2, sp, #160	; 0xa0
 800a490:	3330      	adds	r3, #48	; 0x30
 800a492:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800a496:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a498:	ab27      	add	r3, sp, #156	; 0x9c
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	9320      	str	r3, [sp, #128]	; 0x80
 800a49e:	2c01      	cmp	r4, #1
 800a4a0:	4423      	add	r3, r4
 800a4a2:	930e      	str	r3, [sp, #56]	; 0x38
 800a4a4:	f340 8089 	ble.w	800a5ba <_svfprintf_r+0x14ce>
 800a4a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4aa:	2400      	movs	r4, #0
 800a4ac:	941b      	str	r4, [sp, #108]	; 0x6c
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	930e      	str	r3, [sp, #56]	; 0x38
 800a4b2:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
 800a4b6:	950b      	str	r5, [sp, #44]	; 0x2c
 800a4b8:	e6e7      	b.n	800a28a <_svfprintf_r+0x119e>
 800a4ba:	ea29 74e9 	bic.w	r4, r9, r9, asr #31
 800a4be:	9010      	str	r0, [sp, #64]	; 0x40
 800a4c0:	940b      	str	r4, [sp, #44]	; 0x2c
 800a4c2:	f89d 308b 	ldrb.w	r3, [sp, #139]	; 0x8b
 800a4c6:	9511      	str	r5, [sp, #68]	; 0x44
 800a4c8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a4cc:	901b      	str	r0, [sp, #108]	; 0x6c
 800a4ce:	f7fe bfa8 	b.w	8009422 <_svfprintf_r+0x336>
 800a4d2:	2a00      	cmp	r2, #0
 800a4d4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a4d6:	bfd4      	ite	le
 800a4d8:	f1c2 0302 	rsble	r3, r2, #2
 800a4dc:	2301      	movgt	r3, #1
 800a4de:	191b      	adds	r3, r3, r4
 800a4e0:	2767      	movs	r7, #103	; 0x67
 800a4e2:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
 800a4e6:	930e      	str	r3, [sp, #56]	; 0x38
 800a4e8:	950b      	str	r5, [sp, #44]	; 0x2c
 800a4ea:	e6cd      	b.n	800a288 <_svfprintf_r+0x119c>
 800a4ec:	2002      	movs	r0, #2
 800a4ee:	e78a      	b.n	800a406 <_svfprintf_r+0x131a>
 800a4f0:	f246 6067 	movw	r0, #26215	; 0x6667
 800a4f4:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 800a4f8:	f2c6 6066 	movt	r0, #26214	; 0x6666
 800a4fc:	fb80 6403 	smull	r6, r4, r0, r3
 800a500:	17d9      	asrs	r1, r3, #31
 800a502:	462a      	mov	r2, r5
 800a504:	3d01      	subs	r5, #1
 800a506:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
 800a50a:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 800a50e:	eba3 0444 	sub.w	r4, r3, r4, lsl #1
 800a512:	460b      	mov	r3, r1
 800a514:	2b09      	cmp	r3, #9
 800a516:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800a51a:	7011      	strb	r1, [r2, #0]
 800a51c:	dcee      	bgt.n	800a4fc <_svfprintf_r+0x1410>
 800a51e:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 800a522:	3330      	adds	r3, #48	; 0x30
 800a524:	42a8      	cmp	r0, r5
 800a526:	4619      	mov	r1, r3
 800a528:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a52c:	d975      	bls.n	800a61a <_svfprintf_r+0x152e>
 800a52e:	f10d 049d 	add.w	r4, sp, #157	; 0x9d
 800a532:	4613      	mov	r3, r2
 800a534:	e001      	b.n	800a53a <_svfprintf_r+0x144e>
 800a536:	f813 1b01 	ldrb.w	r1, [r3], #1
 800a53a:	4283      	cmp	r3, r0
 800a53c:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a540:	d1f9      	bne.n	800a536 <_svfprintf_r+0x144a>
 800a542:	f50d 7990 	add.w	r9, sp, #288	; 0x120
 800a546:	ebc2 0249 	rsb	r2, r2, r9, lsl #1
 800a54a:	3af6      	subs	r2, #246	; 0xf6
 800a54c:	e7a3      	b.n	800a496 <_svfprintf_r+0x13aa>
 800a54e:	2a00      	cmp	r2, #0
 800a550:	dd29      	ble.n	800a5a6 <_svfprintf_r+0x14ba>
 800a552:	f1b9 0f00 	cmp.w	r9, #0
 800a556:	d108      	bne.n	800a56a <_svfprintf_r+0x147e>
 800a558:	9e08      	ldr	r6, [sp, #32]
 800a55a:	07f4      	lsls	r4, r6, #31
 800a55c:	d405      	bmi.n	800a56a <_svfprintf_r+0x147e>
 800a55e:	ea22 79e2 	bic.w	r9, r2, r2, asr #31
 800a562:	920e      	str	r2, [sp, #56]	; 0x38
 800a564:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800a568:	e68e      	b.n	800a288 <_svfprintf_r+0x119c>
 800a56a:	f109 0901 	add.w	r9, r9, #1
 800a56e:	eb02 0309 	add.w	r3, r2, r9
 800a572:	930e      	str	r3, [sp, #56]	; 0x38
 800a574:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800a578:	940b      	str	r4, [sp, #44]	; 0x2c
 800a57a:	e685      	b.n	800a288 <_svfprintf_r+0x119c>
 800a57c:	1c57      	adds	r7, r2, #1
 800a57e:	970e      	str	r7, [sp, #56]	; 0x38
 800a580:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a582:	2767      	movs	r7, #103	; 0x67
 800a584:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a588:	930b      	str	r3, [sp, #44]	; 0x2c
 800a58a:	e67d      	b.n	800a288 <_svfprintf_r+0x119c>
 800a58c:	4630      	mov	r0, r6
 800a58e:	2200      	movs	r2, #0
 800a590:	2300      	movs	r3, #0
 800a592:	4629      	mov	r1, r5
 800a594:	f003 fe16 	bl	800e1c4 <__aeabi_dcmpeq>
 800a598:	2800      	cmp	r0, #0
 800a59a:	f47f af55 	bne.w	800a448 <_svfprintf_r+0x135c>
 800a59e:	f1c9 0301 	rsb	r3, r9, #1
 800a5a2:	9324      	str	r3, [sp, #144]	; 0x90
 800a5a4:	e751      	b.n	800a44a <_svfprintf_r+0x135e>
 800a5a6:	f1b9 0f00 	cmp.w	r9, #0
 800a5aa:	d124      	bne.n	800a5f6 <_svfprintf_r+0x150a>
 800a5ac:	9d08      	ldr	r5, [sp, #32]
 800a5ae:	07e8      	lsls	r0, r5, #31
 800a5b0:	d421      	bmi.n	800a5f6 <_svfprintf_r+0x150a>
 800a5b2:	2601      	movs	r6, #1
 800a5b4:	960b      	str	r6, [sp, #44]	; 0x2c
 800a5b6:	960e      	str	r6, [sp, #56]	; 0x38
 800a5b8:	e666      	b.n	800a288 <_svfprintf_r+0x119c>
 800a5ba:	9d08      	ldr	r5, [sp, #32]
 800a5bc:	f015 0301 	ands.w	r3, r5, #1
 800a5c0:	f47f af72 	bne.w	800a4a8 <_svfprintf_r+0x13bc>
 800a5c4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a5c6:	931b      	str	r3, [sp, #108]	; 0x6c
 800a5c8:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
 800a5cc:	960b      	str	r6, [sp, #44]	; 0x2c
 800a5ce:	e65c      	b.n	800a28a <_svfprintf_r+0x119e>
 800a5d0:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a5d2:	785f      	ldrb	r7, [r3, #1]
 800a5d4:	4623      	mov	r3, r4
 800a5d6:	1d2a      	adds	r2, r5, #4
 800a5d8:	9211      	str	r2, [sp, #68]	; 0x44
 800a5da:	f8d5 9000 	ldr.w	r9, [r5]
 800a5de:	f1b9 0f00 	cmp.w	r9, #0
 800a5e2:	bfb8      	it	lt
 800a5e4:	f04f 39ff 	movlt.w	r9, #4294967295
 800a5e8:	f7fe bdf4 	b.w	80091d4 <_svfprintf_r+0xe8>
 800a5ec:	222d      	movs	r2, #45	; 0x2d
 800a5ee:	425b      	negs	r3, r3
 800a5f0:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 800a5f4:	e746      	b.n	800a484 <_svfprintf_r+0x1398>
 800a5f6:	f109 0602 	add.w	r6, r9, #2
 800a5fa:	960e      	str	r6, [sp, #56]	; 0x38
 800a5fc:	ea26 79e6 	bic.w	r9, r6, r6, asr #31
 800a600:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800a604:	e640      	b.n	800a288 <_svfprintf_r+0x119c>
 800a606:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800a60a:	f04f 37ff 	mov.w	r7, #4294967295
 800a60e:	230c      	movs	r3, #12
 800a610:	970c      	str	r7, [sp, #48]	; 0x30
 800a612:	f8c8 3000 	str.w	r3, [r8]
 800a616:	f7fe be65 	b.w	80092e4 <_svfprintf_r+0x1f8>
 800a61a:	f10d 029e 	add.w	r2, sp, #158	; 0x9e
 800a61e:	e73a      	b.n	800a496 <_svfprintf_r+0x13aa>
 800a620:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a622:	e725      	b.n	800a470 <_svfprintf_r+0x1384>

0800a624 <__tz_lock>:
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop

0800a628 <__tz_unlock>:
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop

0800a62c <div>:
 800a62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62e:	460c      	mov	r4, r1
 800a630:	4605      	mov	r5, r0
 800a632:	4611      	mov	r1, r2
 800a634:	4620      	mov	r0, r4
 800a636:	4616      	mov	r6, r2
 800a638:	f003 f84a 	bl	800d6d0 <__aeabi_idiv>
 800a63c:	4631      	mov	r1, r6
 800a63e:	4607      	mov	r7, r0
 800a640:	4620      	mov	r0, r4
 800a642:	f003 f98f 	bl	800d964 <__aeabi_idivmod>
 800a646:	2c00      	cmp	r4, #0
 800a648:	db05      	blt.n	800a656 <div+0x2a>
 800a64a:	2900      	cmp	r1, #0
 800a64c:	db08      	blt.n	800a660 <div+0x34>
 800a64e:	602f      	str	r7, [r5, #0]
 800a650:	4628      	mov	r0, r5
 800a652:	6069      	str	r1, [r5, #4]
 800a654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a656:	2900      	cmp	r1, #0
 800a658:	ddf9      	ble.n	800a64e <div+0x22>
 800a65a:	3f01      	subs	r7, #1
 800a65c:	1989      	adds	r1, r1, r6
 800a65e:	e7f6      	b.n	800a64e <div+0x22>
 800a660:	3701      	adds	r7, #1
 800a662:	1b89      	subs	r1, r1, r6
 800a664:	e7f3      	b.n	800a64e <div+0x22>
 800a666:	bf00      	nop

0800a668 <quorem>:
 800a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	4681      	mov	r9, r0
 800a66e:	6903      	ldr	r3, [r0, #16]
 800a670:	b083      	sub	sp, #12
 800a672:	690d      	ldr	r5, [r1, #16]
 800a674:	2000      	movs	r0, #0
 800a676:	9101      	str	r1, [sp, #4]
 800a678:	429d      	cmp	r5, r3
 800a67a:	f300 808e 	bgt.w	800a79a <quorem+0x132>
 800a67e:	1cea      	adds	r2, r5, #3
 800a680:	f101 0414 	add.w	r4, r1, #20
 800a684:	3d01      	subs	r5, #1
 800a686:	f109 0814 	add.w	r8, r9, #20
 800a68a:	0092      	lsls	r2, r2, #2
 800a68c:	188b      	adds	r3, r1, r2
 800a68e:	444a      	add	r2, r9
 800a690:	1d1f      	adds	r7, r3, #4
 800a692:	6859      	ldr	r1, [r3, #4]
 800a694:	6850      	ldr	r0, [r2, #4]
 800a696:	3101      	adds	r1, #1
 800a698:	f002 fede 	bl	800d458 <__aeabi_uidiv>
 800a69c:	4606      	mov	r6, r0
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	d041      	beq.n	800a726 <quorem+0xbe>
 800a6a2:	f04f 0e00 	mov.w	lr, #0
 800a6a6:	4642      	mov	r2, r8
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	4670      	mov	r0, lr
 800a6ac:	46a2      	mov	sl, r4
 800a6ae:	f853 1b04 	ldr.w	r1, [r3], #4
 800a6b2:	6814      	ldr	r4, [r2, #0]
 800a6b4:	fa1f fc81 	uxth.w	ip, r1
 800a6b8:	ea4f 4b11 	mov.w	fp, r1, lsr #16
 800a6bc:	b2a1      	uxth	r1, r4
 800a6be:	fb06 ec0c 	mla	ip, r6, ip, lr
 800a6c2:	1809      	adds	r1, r1, r0
 800a6c4:	fb06 fe0b 	mul.w	lr, r6, fp
 800a6c8:	eb0e 4e1c 	add.w	lr, lr, ip, lsr #16
 800a6cc:	fa1f fc8c 	uxth.w	ip, ip
 800a6d0:	ebcc 0101 	rsb	r1, ip, r1
 800a6d4:	fa1f f08e 	uxth.w	r0, lr
 800a6d8:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 800a6dc:	ebc0 4014 	rsb	r0, r0, r4, lsr #16
 800a6e0:	fa1f fc81 	uxth.w	ip, r1
 800a6e4:	eb00 4021 	add.w	r0, r0, r1, asr #16
 800a6e8:	ea4c 4100 	orr.w	r1, ip, r0, lsl #16
 800a6ec:	1400      	asrs	r0, r0, #16
 800a6ee:	429f      	cmp	r7, r3
 800a6f0:	f842 1b04 	str.w	r1, [r2], #4
 800a6f4:	d2db      	bcs.n	800a6ae <quorem+0x46>
 800a6f6:	1d2b      	adds	r3, r5, #4
 800a6f8:	4654      	mov	r4, sl
 800a6fa:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800a6fe:	685a      	ldr	r2, [r3, #4]
 800a700:	b98a      	cbnz	r2, 800a726 <quorem+0xbe>
 800a702:	1d1a      	adds	r2, r3, #4
 800a704:	4598      	cmp	r8, r3
 800a706:	d20c      	bcs.n	800a722 <quorem+0xba>
 800a708:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800a70c:	b94a      	cbnz	r2, 800a722 <quorem+0xba>
 800a70e:	3b04      	subs	r3, #4
 800a710:	e001      	b.n	800a716 <quorem+0xae>
 800a712:	6812      	ldr	r2, [r2, #0]
 800a714:	b92a      	cbnz	r2, 800a722 <quorem+0xba>
 800a716:	3d01      	subs	r5, #1
 800a718:	4598      	cmp	r8, r3
 800a71a:	461a      	mov	r2, r3
 800a71c:	f1a3 0304 	sub.w	r3, r3, #4
 800a720:	d3f7      	bcc.n	800a712 <quorem+0xaa>
 800a722:	f8c9 5010 	str.w	r5, [r9, #16]
 800a726:	4648      	mov	r0, r9
 800a728:	9901      	ldr	r1, [sp, #4]
 800a72a:	f001 fc0d 	bl	800bf48 <__mcmp>
 800a72e:	2800      	cmp	r0, #0
 800a730:	db32      	blt.n	800a798 <quorem+0x130>
 800a732:	3601      	adds	r6, #1
 800a734:	4643      	mov	r3, r8
 800a736:	f04f 0c00 	mov.w	ip, #0
 800a73a:	f854 0b04 	ldr.w	r0, [r4], #4
 800a73e:	6819      	ldr	r1, [r3, #0]
 800a740:	fa1f fa80 	uxth.w	sl, r0
 800a744:	0c00      	lsrs	r0, r0, #16
 800a746:	b28a      	uxth	r2, r1
 800a748:	ebc0 4111 	rsb	r1, r0, r1, lsr #16
 800a74c:	ebca 0202 	rsb	r2, sl, r2
 800a750:	42a7      	cmp	r7, r4
 800a752:	4494      	add	ip, r2
 800a754:	eb01 422c 	add.w	r2, r1, ip, asr #16
 800a758:	fa1f fc8c 	uxth.w	ip, ip
 800a75c:	ea4c 4102 	orr.w	r1, ip, r2, lsl #16
 800a760:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a764:	f843 1b04 	str.w	r1, [r3], #4
 800a768:	d2e7      	bcs.n	800a73a <quorem+0xd2>
 800a76a:	1d2b      	adds	r3, r5, #4
 800a76c:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800a770:	685a      	ldr	r2, [r3, #4]
 800a772:	b98a      	cbnz	r2, 800a798 <quorem+0x130>
 800a774:	1d1a      	adds	r2, r3, #4
 800a776:	4598      	cmp	r8, r3
 800a778:	d20c      	bcs.n	800a794 <quorem+0x12c>
 800a77a:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800a77e:	b94a      	cbnz	r2, 800a794 <quorem+0x12c>
 800a780:	3b04      	subs	r3, #4
 800a782:	e001      	b.n	800a788 <quorem+0x120>
 800a784:	6812      	ldr	r2, [r2, #0]
 800a786:	b92a      	cbnz	r2, 800a794 <quorem+0x12c>
 800a788:	3d01      	subs	r5, #1
 800a78a:	4598      	cmp	r8, r3
 800a78c:	461a      	mov	r2, r3
 800a78e:	f1a3 0304 	sub.w	r3, r3, #4
 800a792:	d3f7      	bcc.n	800a784 <quorem+0x11c>
 800a794:	f8c9 5010 	str.w	r5, [r9, #16]
 800a798:	4630      	mov	r0, r6
 800a79a:	b003      	add	sp, #12
 800a79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a7a0 <_dtoa_r>:
 800a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a4:	b09f      	sub	sp, #124	; 0x7c
 800a7a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a7a8:	4606      	mov	r6, r0
 800a7aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a7ae:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800a7b0:	2d00      	cmp	r5, #0
 800a7b2:	f000 82ac 	beq.w	800ad0e <_dtoa_r+0x56e>
 800a7b6:	682b      	ldr	r3, [r5, #0]
 800a7b8:	b15b      	cbz	r3, 800a7d2 <_dtoa_r+0x32>
 800a7ba:	686a      	ldr	r2, [r5, #4]
 800a7bc:	2501      	movs	r5, #1
 800a7be:	4619      	mov	r1, r3
 800a7c0:	fa05 f502 	lsl.w	r5, r5, r2
 800a7c4:	609d      	str	r5, [r3, #8]
 800a7c6:	605a      	str	r2, [r3, #4]
 800a7c8:	f001 f972 	bl	800bab0 <_Bfree>
 800a7cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	601a      	str	r2, [r3, #0]
 800a7d2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a7d6:	f1b9 0f00 	cmp.w	r9, #0
 800a7da:	db39      	blt.n	800a850 <_dtoa_r+0xb0>
 800a7dc:	2300      	movs	r3, #0
 800a7de:	6023      	str	r3, [r4, #0]
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800a7e8:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800a7ec:	ea09 0303 	and.w	r3, r9, r3
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d017      	beq.n	800a824 <_dtoa_r+0x84>
 800a7f4:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	4629      	mov	r1, r5
 800a800:	f003 fce0 	bl	800e1c4 <__aeabi_dcmpeq>
 800a804:	2800      	cmp	r0, #0
 800a806:	d02a      	beq.n	800a85e <_dtoa_r+0xbe>
 800a808:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a80a:	2301      	movs	r3, #1
 800a80c:	6013      	str	r3, [r2, #0]
 800a80e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a810:	2b00      	cmp	r3, #0
 800a812:	f000 80dc 	beq.w	800a9ce <_dtoa_r+0x22e>
 800a816:	4bae      	ldr	r3, [pc, #696]	; (800aad0 <_dtoa_r+0x330>)
 800a818:	1e58      	subs	r0, r3, #1
 800a81a:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800a81c:	600b      	str	r3, [r1, #0]
 800a81e:	b01f      	add	sp, #124	; 0x7c
 800a820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a824:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800a826:	f24f 001c 	movw	r0, #61468	; 0xf01c
 800a82a:	9a04      	ldr	r2, [sp, #16]
 800a82c:	f242 730f 	movw	r3, #9999	; 0x270f
 800a830:	f6c0 0000 	movt	r0, #2048	; 0x800
 800a834:	600b      	str	r3, [r1, #0]
 800a836:	2a00      	cmp	r2, #0
 800a838:	f000 80a8 	beq.w	800a98c <_dtoa_r+0x1ec>
 800a83c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d0ed      	beq.n	800a81e <_dtoa_r+0x7e>
 800a842:	78c3      	ldrb	r3, [r0, #3]
 800a844:	2b00      	cmp	r3, #0
 800a846:	f000 80b0 	beq.w	800a9aa <_dtoa_r+0x20a>
 800a84a:	f100 0308 	add.w	r3, r0, #8
 800a84e:	e7e4      	b.n	800a81a <_dtoa_r+0x7a>
 800a850:	f029 4900 	bic.w	r9, r9, #2147483648	; 0x80000000
 800a854:	2301      	movs	r3, #1
 800a856:	f8cd 9014 	str.w	r9, [sp, #20]
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	e7c0      	b.n	800a7e0 <_dtoa_r+0x40>
 800a85e:	ab1d      	add	r3, sp, #116	; 0x74
 800a860:	4630      	mov	r0, r6
 800a862:	9300      	str	r3, [sp, #0]
 800a864:	4622      	mov	r2, r4
 800a866:	ab1c      	add	r3, sp, #112	; 0x70
 800a868:	9301      	str	r3, [sp, #4]
 800a86a:	462b      	mov	r3, r5
 800a86c:	f3c9 570a 	ubfx	r7, r9, #20, #11
 800a870:	f001 fc78 	bl	800c164 <__d2b>
 800a874:	4683      	mov	fp, r0
 800a876:	2f00      	cmp	r7, #0
 800a878:	f040 8099 	bne.w	800a9ae <_dtoa_r+0x20e>
 800a87c:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a880:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800a884:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 800a886:	4447      	add	r7, r8
 800a888:	429f      	cmp	r7, r3
 800a88a:	f2c0 8265 	blt.w	800ad58 <_dtoa_r+0x5b8>
 800a88e:	9804      	ldr	r0, [sp, #16]
 800a890:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 800a894:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800a898:	f207 4212 	addw	r2, r7, #1042	; 0x412
 800a89c:	1bdb      	subs	r3, r3, r7
 800a89e:	fa20 f202 	lsr.w	r2, r0, r2
 800a8a2:	fa09 f003 	lsl.w	r0, r9, r3
 800a8a6:	4310      	orrs	r0, r2
 800a8a8:	f003 f9ae 	bl	800dc08 <__aeabi_ui2d>
 800a8ac:	3f01      	subs	r7, #1
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	921a      	str	r2, [sp, #104]	; 0x68
 800a8b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800a8be:	f003 f865 	bl	800d98c <__aeabi_dsub>
 800a8c2:	a37d      	add	r3, pc, #500	; (adr r3, 800aab8 <_dtoa_r+0x318>)
 800a8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c8:	f003 fa14 	bl	800dcf4 <__aeabi_dmul>
 800a8cc:	a37c      	add	r3, pc, #496	; (adr r3, 800aac0 <_dtoa_r+0x320>)
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f003 f85d 	bl	800d990 <__adddf3>
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	4638      	mov	r0, r7
 800a8da:	460d      	mov	r5, r1
 800a8dc:	f003 f9a4 	bl	800dc28 <__aeabi_i2d>
 800a8e0:	a379      	add	r3, pc, #484	; (adr r3, 800aac8 <_dtoa_r+0x328>)
 800a8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e6:	f003 fa05 	bl	800dcf4 <__aeabi_dmul>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	460b      	mov	r3, r1
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	f003 f84d 	bl	800d990 <__adddf3>
 800a8f6:	4604      	mov	r4, r0
 800a8f8:	460d      	mov	r5, r1
 800a8fa:	f003 fc95 	bl	800e228 <__aeabi_d2iz>
 800a8fe:	4629      	mov	r1, r5
 800a900:	2200      	movs	r2, #0
 800a902:	2300      	movs	r3, #0
 800a904:	9009      	str	r0, [sp, #36]	; 0x24
 800a906:	4620      	mov	r0, r4
 800a908:	f003 fc66 	bl	800e1d8 <__aeabi_dcmplt>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	f040 8210 	bne.w	800ad32 <_dtoa_r+0x592>
 800a912:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a914:	2816      	cmp	r0, #22
 800a916:	f200 81f7 	bhi.w	800ad08 <_dtoa_r+0x568>
 800a91a:	f64e 6170 	movw	r1, #61040	; 0xee70
 800a91e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a922:	f6c0 0100 	movt	r1, #2048	; 0x800
 800a926:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a92a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a92e:	f003 fc71 	bl	800e214 <__aeabi_dcmpgt>
 800a932:	2800      	cmp	r0, #0
 800a934:	f000 8219 	beq.w	800ad6a <_dtoa_r+0x5ca>
 800a938:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a93a:	2200      	movs	r2, #0
 800a93c:	9214      	str	r2, [sp, #80]	; 0x50
 800a93e:	3901      	subs	r1, #1
 800a940:	9109      	str	r1, [sp, #36]	; 0x24
 800a942:	ebc7 0708 	rsb	r7, r7, r8
 800a946:	3f01      	subs	r7, #1
 800a948:	f100 8201 	bmi.w	800ad4e <_dtoa_r+0x5ae>
 800a94c:	2100      	movs	r1, #0
 800a94e:	970b      	str	r7, [sp, #44]	; 0x2c
 800a950:	9110      	str	r1, [sp, #64]	; 0x40
 800a952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a954:	2a00      	cmp	r2, #0
 800a956:	f2c0 81e3 	blt.w	800ad20 <_dtoa_r+0x580>
 800a95a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a95c:	2000      	movs	r0, #0
 800a95e:	9213      	str	r2, [sp, #76]	; 0x4c
 800a960:	189b      	adds	r3, r3, r2
 800a962:	9011      	str	r0, [sp, #68]	; 0x44
 800a964:	930b      	str	r3, [sp, #44]	; 0x2c
 800a966:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800a968:	2909      	cmp	r1, #9
 800a96a:	d835      	bhi.n	800a9d8 <_dtoa_r+0x238>
 800a96c:	2401      	movs	r4, #1
 800a96e:	2905      	cmp	r1, #5
 800a970:	dd02      	ble.n	800a978 <_dtoa_r+0x1d8>
 800a972:	2400      	movs	r4, #0
 800a974:	3904      	subs	r1, #4
 800a976:	9128      	str	r1, [sp, #160]	; 0xa0
 800a978:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800a97a:	1e93      	subs	r3, r2, #2
 800a97c:	2b03      	cmp	r3, #3
 800a97e:	d82d      	bhi.n	800a9dc <_dtoa_r+0x23c>
 800a980:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a984:	03720375 	.word	0x03720375
 800a988:	035d0233 	.word	0x035d0233
 800a98c:	f24f 0210 	movw	r2, #61456	; 0xf010
 800a990:	f24f 031c 	movw	r3, #61468	; 0xf01c
 800a994:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800a998:	f6c0 0200 	movt	r2, #2048	; 0x800
 800a99c:	f6c0 0300 	movt	r3, #2048	; 0x800
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	bf0c      	ite	eq
 800a9a4:	4610      	moveq	r0, r2
 800a9a6:	4618      	movne	r0, r3
 800a9a8:	e748      	b.n	800a83c <_dtoa_r+0x9c>
 800a9aa:	1cc3      	adds	r3, r0, #3
 800a9ac:	e735      	b.n	800a81a <_dtoa_r+0x7a>
 800a9ae:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a9be:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
 800a9c2:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a9c6:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 800a9ca:	921a      	str	r2, [sp, #104]	; 0x68
 800a9cc:	e773      	b.n	800a8b6 <_dtoa_r+0x116>
 800a9ce:	f24f 000c 	movw	r0, #61452	; 0xf00c
 800a9d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 800a9d6:	e722      	b.n	800a81e <_dtoa_r+0x7e>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	9328      	str	r3, [sp, #160]	; 0xa0
 800a9dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e8:	9329      	str	r3, [sp, #164]	; 0xa4
 800a9ea:	6063      	str	r3, [r4, #4]
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	920c      	str	r2, [sp, #48]	; 0x30
 800a9f0:	9312      	str	r3, [sp, #72]	; 0x48
 800a9f2:	f001 f827 	bl	800ba44 <_Balloc>
 800a9f6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a9f8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a9fa:	9115      	str	r1, [sp, #84]	; 0x54
 800a9fc:	6020      	str	r0, [r4, #0]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	930d      	str	r3, [sp, #52]	; 0x34
 800aa02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	f2c0 80c5 	blt.w	800ab94 <_dtoa_r+0x3f4>
 800aa0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa0c:	290e      	cmp	r1, #14
 800aa0e:	f300 80c1 	bgt.w	800ab94 <_dtoa_r+0x3f4>
 800aa12:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800aa14:	f64e 6370 	movw	r3, #61040	; 0xee70
 800aa18:	f6c0 0300 	movt	r3, #2048	; 0x800
 800aa1c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aa1e:	0fc2      	lsrs	r2, r0, #31
 800aa20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa22:	2900      	cmp	r1, #0
 800aa24:	bfcc      	ite	gt
 800aa26:	2200      	movgt	r2, #0
 800aa28:	f002 0201 	andle.w	r2, r2, #1
 800aa2c:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800aa30:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aa34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aa38:	2a00      	cmp	r2, #0
 800aa3a:	f040 8465 	bne.w	800b308 <_dtoa_r+0xb68>
 800aa3e:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aa42:	4602      	mov	r2, r0
 800aa44:	460b      	mov	r3, r1
 800aa46:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800aa48:	4620      	mov	r0, r4
 800aa4a:	4629      	mov	r1, r5
 800aa4c:	f003 fa7c 	bl	800df48 <__aeabi_ddiv>
 800aa50:	f003 fbea 	bl	800e228 <__aeabi_d2iz>
 800aa54:	4680      	mov	r8, r0
 800aa56:	f003 f8e7 	bl	800dc28 <__aeabi_i2d>
 800aa5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa5e:	f003 f949 	bl	800dcf4 <__aeabi_dmul>
 800aa62:	4602      	mov	r2, r0
 800aa64:	460b      	mov	r3, r1
 800aa66:	4620      	mov	r0, r4
 800aa68:	4629      	mov	r1, r5
 800aa6a:	f002 ff8f 	bl	800d98c <__aeabi_dsub>
 800aa6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa70:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800aa74:	f807 3b01 	strb.w	r3, [r7], #1
 800aa78:	2a01      	cmp	r2, #1
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	460d      	mov	r5, r1
 800aa7e:	d05c      	beq.n	800ab3a <_dtoa_r+0x39a>
 800aa80:	2300      	movs	r3, #0
 800aa82:	2200      	movs	r2, #0
 800aa84:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800aa88:	f003 f934 	bl	800dcf4 <__aeabi_dmul>
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	2300      	movs	r3, #0
 800aa90:	4604      	mov	r4, r0
 800aa92:	460d      	mov	r5, r1
 800aa94:	f003 fb96 	bl	800e1c4 <__aeabi_dcmpeq>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	f040 8124 	bne.w	800ace6 <_dtoa_r+0x546>
 800aa9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800aaa0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aaa2:	960a      	str	r6, [sp, #40]	; 0x28
 800aaa4:	f100 0902 	add.w	r9, r0, #2
 800aaa8:	eb00 0a01 	add.w	sl, r0, r1
 800aaac:	f8cd b010 	str.w	fp, [sp, #16]
 800aab0:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 800aab4:	e019      	b.n	800aaea <_dtoa_r+0x34a>
 800aab6:	bf00      	nop
 800aab8:	636f4361 	.word	0x636f4361
 800aabc:	3fd287a7 	.word	0x3fd287a7
 800aac0:	8b60c8b3 	.word	0x8b60c8b3
 800aac4:	3fc68a28 	.word	0x3fc68a28
 800aac8:	509f79fb 	.word	0x509f79fb
 800aacc:	3fd34413 	.word	0x3fd34413
 800aad0:	0800f00d 	.word	0x0800f00d
 800aad4:	f003 f90e 	bl	800dcf4 <__aeabi_dmul>
 800aad8:	2200      	movs	r2, #0
 800aada:	2300      	movs	r3, #0
 800aadc:	4604      	mov	r4, r0
 800aade:	460d      	mov	r5, r1
 800aae0:	f003 fb70 	bl	800e1c4 <__aeabi_dcmpeq>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	f040 852c 	bne.w	800b542 <_dtoa_r+0xda2>
 800aaea:	4632      	mov	r2, r6
 800aaec:	463b      	mov	r3, r7
 800aaee:	4620      	mov	r0, r4
 800aaf0:	4629      	mov	r1, r5
 800aaf2:	f003 fa29 	bl	800df48 <__aeabi_ddiv>
 800aaf6:	46cb      	mov	fp, r9
 800aaf8:	f003 fb96 	bl	800e228 <__aeabi_d2iz>
 800aafc:	4680      	mov	r8, r0
 800aafe:	f003 f893 	bl	800dc28 <__aeabi_i2d>
 800ab02:	4632      	mov	r2, r6
 800ab04:	463b      	mov	r3, r7
 800ab06:	f003 f8f5 	bl	800dcf4 <__aeabi_dmul>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	4620      	mov	r0, r4
 800ab10:	4629      	mov	r1, r5
 800ab12:	f002 ff3b 	bl	800d98c <__aeabi_dsub>
 800ab16:	2300      	movs	r3, #0
 800ab18:	2200      	movs	r2, #0
 800ab1a:	45d1      	cmp	r9, sl
 800ab1c:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 800ab20:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ab24:	f809 ec01 	strb.w	lr, [r9, #-1]
 800ab28:	f109 0901 	add.w	r9, r9, #1
 800ab2c:	4604      	mov	r4, r0
 800ab2e:	460d      	mov	r5, r1
 800ab30:	d1d0      	bne.n	800aad4 <_dtoa_r+0x334>
 800ab32:	465f      	mov	r7, fp
 800ab34:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ab36:	f8dd b010 	ldr.w	fp, [sp, #16]
 800ab3a:	4622      	mov	r2, r4
 800ab3c:	462b      	mov	r3, r5
 800ab3e:	4620      	mov	r0, r4
 800ab40:	4629      	mov	r1, r5
 800ab42:	f002 ff25 	bl	800d990 <__adddf3>
 800ab46:	4604      	mov	r4, r0
 800ab48:	460d      	mov	r5, r1
 800ab4a:	4622      	mov	r2, r4
 800ab4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab50:	462b      	mov	r3, r5
 800ab52:	f003 fb41 	bl	800e1d8 <__aeabi_dcmplt>
 800ab56:	2800      	cmp	r0, #0
 800ab58:	f000 8540 	beq.w	800b5dc <_dtoa_r+0xe3c>
 800ab5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab5e:	f817 ac01 	ldrb.w	sl, [r7, #-1]
 800ab62:	921b      	str	r2, [sp, #108]	; 0x6c
 800ab64:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab66:	e002      	b.n	800ab6e <_dtoa_r+0x3ce>
 800ab68:	f813 ac01 	ldrb.w	sl, [r3, #-1]
 800ab6c:	461f      	mov	r7, r3
 800ab6e:	1e7b      	subs	r3, r7, #1
 800ab70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab74:	f040 851a 	bne.w	800b5ac <_dtoa_r+0xe0c>
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d1f5      	bne.n	800ab68 <_dtoa_r+0x3c8>
 800ab7c:	920d      	str	r2, [sp, #52]	; 0x34
 800ab7e:	f04f 0a31 	mov.w	sl, #49	; 0x31
 800ab82:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ab84:	2230      	movs	r2, #48	; 0x30
 800ab86:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ab88:	700a      	strb	r2, [r1, #0]
 800ab8a:	3001      	adds	r0, #1
 800ab8c:	9009      	str	r0, [sp, #36]	; 0x24
 800ab8e:	f883 a000 	strb.w	sl, [r3]
 800ab92:	e0a8      	b.n	800ace6 <_dtoa_r+0x546>
 800ab94:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ab96:	2800      	cmp	r0, #0
 800ab98:	f040 80e9 	bne.w	800ad6e <_dtoa_r+0x5ce>
 800ab9c:	ac10      	add	r4, sp, #64	; 0x40
 800ab9e:	e894 0430 	ldmia.w	r4, {r4, r5, sl}
 800aba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	bfc8      	it	gt
 800aba8:	2c00      	cmpgt	r4, #0
 800abaa:	dd09      	ble.n	800abc0 <_dtoa_r+0x420>
 800abac:	42a3      	cmp	r3, r4
 800abae:	bfa8      	it	ge
 800abb0:	4623      	movge	r3, r4
 800abb2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800abb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abb6:	1ae4      	subs	r4, r4, r3
 800abb8:	1ac0      	subs	r0, r0, r3
 800abba:	9010      	str	r0, [sp, #64]	; 0x40
 800abbc:	1ac9      	subs	r1, r1, r3
 800abbe:	910b      	str	r1, [sp, #44]	; 0x2c
 800abc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800abc2:	2a00      	cmp	r2, #0
 800abc4:	dd1a      	ble.n	800abfc <_dtoa_r+0x45c>
 800abc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abc8:	2b00      	cmp	r3, #0
 800abca:	f000 8457 	beq.w	800b47c <_dtoa_r+0xcdc>
 800abce:	2d00      	cmp	r5, #0
 800abd0:	dd10      	ble.n	800abf4 <_dtoa_r+0x454>
 800abd2:	4651      	mov	r1, sl
 800abd4:	462a      	mov	r2, r5
 800abd6:	4630      	mov	r0, r6
 800abd8:	f001 f90a 	bl	800bdf0 <__pow5mult>
 800abdc:	465a      	mov	r2, fp
 800abde:	4682      	mov	sl, r0
 800abe0:	4630      	mov	r0, r6
 800abe2:	4651      	mov	r1, sl
 800abe4:	f001 f866 	bl	800bcb4 <__multiply>
 800abe8:	4659      	mov	r1, fp
 800abea:	4607      	mov	r7, r0
 800abec:	4630      	mov	r0, r6
 800abee:	f000 ff5f 	bl	800bab0 <_Bfree>
 800abf2:	46bb      	mov	fp, r7
 800abf4:	9811      	ldr	r0, [sp, #68]	; 0x44
 800abf6:	1b42      	subs	r2, r0, r5
 800abf8:	f040 847a 	bne.w	800b4f0 <_dtoa_r+0xd50>
 800abfc:	2101      	movs	r1, #1
 800abfe:	4630      	mov	r0, r6
 800ac00:	f001 f84e 	bl	800bca0 <__i2b>
 800ac04:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac06:	2900      	cmp	r1, #0
 800ac08:	4680      	mov	r8, r0
 800ac0a:	dd05      	ble.n	800ac18 <_dtoa_r+0x478>
 800ac0c:	4641      	mov	r1, r8
 800ac0e:	4630      	mov	r0, r6
 800ac10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac12:	f001 f8ed 	bl	800bdf0 <__pow5mult>
 800ac16:	4680      	mov	r8, r0
 800ac18:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ac1a:	2a01      	cmp	r2, #1
 800ac1c:	f340 80cc 	ble.w	800adb8 <_dtoa_r+0x618>
 800ac20:	2500      	movs	r5, #0
 800ac22:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac24:	2001      	movs	r0, #1
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	f040 8364 	bne.w	800b2f4 <_dtoa_r+0xb54>
 800ac2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac2e:	1843      	adds	r3, r0, r1
 800ac30:	f013 031f 	ands.w	r3, r3, #31
 800ac34:	f000 8296 	beq.w	800b164 <_dtoa_r+0x9c4>
 800ac38:	f1c3 0220 	rsb	r2, r3, #32
 800ac3c:	2a04      	cmp	r2, #4
 800ac3e:	f340 853e 	ble.w	800b6be <_dtoa_r+0xf1e>
 800ac42:	f1c3 031c 	rsb	r3, r3, #28
 800ac46:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac48:	18e4      	adds	r4, r4, r3
 800ac4a:	18c9      	adds	r1, r1, r3
 800ac4c:	18d2      	adds	r2, r2, r3
 800ac4e:	910b      	str	r1, [sp, #44]	; 0x2c
 800ac50:	9210      	str	r2, [sp, #64]	; 0x40
 800ac52:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac54:	2a00      	cmp	r2, #0
 800ac56:	dd04      	ble.n	800ac62 <_dtoa_r+0x4c2>
 800ac58:	4659      	mov	r1, fp
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f001 f91a 	bl	800be94 <__lshift>
 800ac60:	4683      	mov	fp, r0
 800ac62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	dd05      	ble.n	800ac74 <_dtoa_r+0x4d4>
 800ac68:	4641      	mov	r1, r8
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	f001 f911 	bl	800be94 <__lshift>
 800ac72:	4680      	mov	r8, r0
 800ac74:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ac76:	2800      	cmp	r0, #0
 800ac78:	f040 831f 	bne.w	800b2ba <_dtoa_r+0xb1a>
 800ac7c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ac7e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac80:	2a02      	cmp	r2, #2
 800ac82:	bfd4      	ite	le
 800ac84:	2300      	movle	r3, #0
 800ac86:	2301      	movgt	r3, #1
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	bfc8      	it	gt
 800ac8c:	2300      	movgt	r3, #0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	f000 8223 	beq.w	800b0da <_dtoa_r+0x93a>
 800ac94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f040 8219 	bne.w	800b0ce <_dtoa_r+0x92e>
 800ac9c:	4641      	mov	r1, r8
 800ac9e:	2205      	movs	r2, #5
 800aca0:	4630      	mov	r0, r6
 800aca2:	f000 ff21 	bl	800bae8 <__multadd>
 800aca6:	4680      	mov	r8, r0
 800aca8:	4658      	mov	r0, fp
 800acaa:	4641      	mov	r1, r8
 800acac:	f001 f94c 	bl	800bf48 <__mcmp>
 800acb0:	2800      	cmp	r0, #0
 800acb2:	f340 820c 	ble.w	800b0ce <_dtoa_r+0x92e>
 800acb6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800acb8:	2500      	movs	r5, #0
 800acba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acbc:	2331      	movs	r3, #49	; 0x31
 800acbe:	3101      	adds	r1, #1
 800acc0:	f807 3b01 	strb.w	r3, [r7], #1
 800acc4:	9109      	str	r1, [sp, #36]	; 0x24
 800acc6:	4630      	mov	r0, r6
 800acc8:	4641      	mov	r1, r8
 800acca:	f000 fef1 	bl	800bab0 <_Bfree>
 800acce:	f1ba 0f00 	cmp.w	sl, #0
 800acd2:	d008      	beq.n	800ace6 <_dtoa_r+0x546>
 800acd4:	4555      	cmp	r5, sl
 800acd6:	bf18      	it	ne
 800acd8:	2d00      	cmpne	r5, #0
 800acda:	f040 8253 	bne.w	800b184 <_dtoa_r+0x9e4>
 800acde:	4630      	mov	r0, r6
 800ace0:	4651      	mov	r1, sl
 800ace2:	f000 fee5 	bl	800bab0 <_Bfree>
 800ace6:	4659      	mov	r1, fp
 800ace8:	4630      	mov	r0, r6
 800acea:	f000 fee1 	bl	800bab0 <_Bfree>
 800acee:	2200      	movs	r2, #0
 800acf0:	703a      	strb	r2, [r7, #0]
 800acf2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800acf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acf6:	1c4b      	adds	r3, r1, #1
 800acf8:	6013      	str	r3, [r2, #0]
 800acfa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f000 8246 	beq.w	800b18e <_dtoa_r+0x9ee>
 800ad02:	601f      	str	r7, [r3, #0]
 800ad04:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ad06:	e58a      	b.n	800a81e <_dtoa_r+0x7e>
 800ad08:	2301      	movs	r3, #1
 800ad0a:	9314      	str	r3, [sp, #80]	; 0x50
 800ad0c:	e619      	b.n	800a942 <_dtoa_r+0x1a2>
 800ad0e:	2010      	movs	r0, #16
 800ad10:	f7fc fe40 	bl	8007994 <malloc>
 800ad14:	6270      	str	r0, [r6, #36]	; 0x24
 800ad16:	6045      	str	r5, [r0, #4]
 800ad18:	6085      	str	r5, [r0, #8]
 800ad1a:	6005      	str	r5, [r0, #0]
 800ad1c:	60c5      	str	r5, [r0, #12]
 800ad1e:	e558      	b.n	800a7d2 <_dtoa_r+0x32>
 800ad20:	9910      	ldr	r1, [sp, #64]	; 0x40
 800ad22:	2000      	movs	r0, #0
 800ad24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad26:	9013      	str	r0, [sp, #76]	; 0x4c
 800ad28:	1a89      	subs	r1, r1, r2
 800ad2a:	4253      	negs	r3, r2
 800ad2c:	9110      	str	r1, [sp, #64]	; 0x40
 800ad2e:	9311      	str	r3, [sp, #68]	; 0x44
 800ad30:	e619      	b.n	800a966 <_dtoa_r+0x1c6>
 800ad32:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad34:	f002 ff78 	bl	800dc28 <__aeabi_i2d>
 800ad38:	4622      	mov	r2, r4
 800ad3a:	462b      	mov	r3, r5
 800ad3c:	f003 fa42 	bl	800e1c4 <__aeabi_dcmpeq>
 800ad40:	2800      	cmp	r0, #0
 800ad42:	f47f ade6 	bne.w	800a912 <_dtoa_r+0x172>
 800ad46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad4c:	e5e1      	b.n	800a912 <_dtoa_r+0x172>
 800ad4e:	427f      	negs	r7, r7
 800ad50:	2000      	movs	r0, #0
 800ad52:	9710      	str	r7, [sp, #64]	; 0x40
 800ad54:	900b      	str	r0, [sp, #44]	; 0x2c
 800ad56:	e5fc      	b.n	800a952 <_dtoa_r+0x1b2>
 800ad58:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800ad5c:	9904      	ldr	r1, [sp, #16]
 800ad5e:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800ad62:	1bc0      	subs	r0, r0, r7
 800ad64:	fa01 f000 	lsl.w	r0, r1, r0
 800ad68:	e59e      	b.n	800a8a8 <_dtoa_r+0x108>
 800ad6a:	9014      	str	r0, [sp, #80]	; 0x50
 800ad6c:	e5e9      	b.n	800a942 <_dtoa_r+0x1a2>
 800ad6e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800ad70:	2901      	cmp	r1, #1
 800ad72:	f340 83de 	ble.w	800b532 <_dtoa_r+0xd92>
 800ad76:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ad78:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ad7a:	1e43      	subs	r3, r0, #1
 800ad7c:	4299      	cmp	r1, r3
 800ad7e:	bfa8      	it	ge
 800ad80:	ebc3 0501 	rsbge	r5, r3, r1
 800ad84:	da06      	bge.n	800ad94 <_dtoa_r+0x5f4>
 800ad86:	9811      	ldr	r0, [sp, #68]	; 0x44
 800ad88:	2500      	movs	r5, #0
 800ad8a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ad8c:	1a1a      	subs	r2, r3, r0
 800ad8e:	9311      	str	r3, [sp, #68]	; 0x44
 800ad90:	1889      	adds	r1, r1, r2
 800ad92:	9113      	str	r1, [sp, #76]	; 0x4c
 800ad94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad96:	2a00      	cmp	r2, #0
 800ad98:	f2c0 83f8 	blt.w	800b58c <_dtoa_r+0xdec>
 800ad9c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ad9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ada0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ada2:	4630      	mov	r0, r6
 800ada4:	2101      	movs	r1, #1
 800ada6:	18d2      	adds	r2, r2, r3
 800ada8:	9210      	str	r2, [sp, #64]	; 0x40
 800adaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800adac:	18d2      	adds	r2, r2, r3
 800adae:	920b      	str	r2, [sp, #44]	; 0x2c
 800adb0:	f000 ff76 	bl	800bca0 <__i2b>
 800adb4:	4682      	mov	sl, r0
 800adb6:	e6f4      	b.n	800aba2 <_dtoa_r+0x402>
 800adb8:	9b04      	ldr	r3, [sp, #16]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f47f af30 	bne.w	800ac20 <_dtoa_r+0x480>
 800adc0:	9b05      	ldr	r3, [sp, #20]
 800adc2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800adc6:	2a00      	cmp	r2, #0
 800adc8:	f040 843d 	bne.w	800b646 <_dtoa_r+0xea6>
 800adcc:	2500      	movs	r5, #0
 800adce:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800add2:	401d      	ands	r5, r3
 800add4:	2d00      	cmp	r5, #0
 800add6:	f43f af24 	beq.w	800ac22 <_dtoa_r+0x482>
 800adda:	9810      	ldr	r0, [sp, #64]	; 0x40
 800addc:	2501      	movs	r5, #1
 800adde:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ade0:	3001      	adds	r0, #1
 800ade2:	9010      	str	r0, [sp, #64]	; 0x40
 800ade4:	3101      	adds	r1, #1
 800ade6:	910b      	str	r1, [sp, #44]	; 0x2c
 800ade8:	e71b      	b.n	800ac22 <_dtoa_r+0x482>
 800adea:	2101      	movs	r1, #1
 800adec:	9112      	str	r1, [sp, #72]	; 0x48
 800adee:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800adf0:	2800      	cmp	r0, #0
 800adf2:	f340 833e 	ble.w	800b472 <_dtoa_r+0xcd2>
 800adf6:	4682      	mov	sl, r0
 800adf8:	280e      	cmp	r0, #14
 800adfa:	bf8c      	ite	hi
 800adfc:	2400      	movhi	r4, #0
 800adfe:	f004 0401 	andls.w	r4, r4, #1
 800ae02:	9015      	str	r0, [sp, #84]	; 0x54
 800ae04:	900c      	str	r0, [sp, #48]	; 0x30
 800ae06:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800ae08:	2300      	movs	r3, #0
 800ae0a:	f1ba 0f17 	cmp.w	sl, #23
 800ae0e:	606b      	str	r3, [r5, #4]
 800ae10:	d909      	bls.n	800ae26 <_dtoa_r+0x686>
 800ae12:	2201      	movs	r2, #1
 800ae14:	2304      	movs	r3, #4
 800ae16:	005b      	lsls	r3, r3, #1
 800ae18:	4610      	mov	r0, r2
 800ae1a:	f103 0114 	add.w	r1, r3, #20
 800ae1e:	3201      	adds	r2, #1
 800ae20:	4551      	cmp	r1, sl
 800ae22:	d9f8      	bls.n	800ae16 <_dtoa_r+0x676>
 800ae24:	6068      	str	r0, [r5, #4]
 800ae26:	4630      	mov	r0, r6
 800ae28:	6869      	ldr	r1, [r5, #4]
 800ae2a:	f000 fe0b 	bl	800ba44 <_Balloc>
 800ae2e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ae30:	6028      	str	r0, [r5, #0]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	930d      	str	r3, [sp, #52]	; 0x34
 800ae36:	2c00      	cmp	r4, #0
 800ae38:	f43f ade3 	beq.w	800aa02 <_dtoa_r+0x262>
 800ae3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae3e:	2900      	cmp	r1, #0
 800ae40:	f340 81a8 	ble.w	800b194 <_dtoa_r+0x9f4>
 800ae44:	f001 020f 	and.w	r2, r1, #15
 800ae48:	f64e 6370 	movw	r3, #61040	; 0xee70
 800ae4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ae50:	110f      	asrs	r7, r1, #4
 800ae52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae56:	06fa      	lsls	r2, r7, #27
 800ae58:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ae5c:	f140 818b 	bpl.w	800b176 <_dtoa_r+0x9d6>
 800ae60:	f64e 7360 	movw	r3, #61280	; 0xef60
 800ae64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae68:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ae6c:	f007 070f 	and.w	r7, r7, #15
 800ae70:	f04f 0803 	mov.w	r8, #3
 800ae74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae78:	f003 f866 	bl	800df48 <__aeabi_ddiv>
 800ae7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ae80:	b19f      	cbz	r7, 800aeaa <_dtoa_r+0x70a>
 800ae82:	f64e 7960 	movw	r9, #61280	; 0xef60
 800ae86:	f6c0 0900 	movt	r9, #2048	; 0x800
 800ae8a:	07fb      	lsls	r3, r7, #31
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	4629      	mov	r1, r5
 800ae90:	d507      	bpl.n	800aea2 <_dtoa_r+0x702>
 800ae92:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ae96:	f108 0801 	add.w	r8, r8, #1
 800ae9a:	f002 ff2b 	bl	800dcf4 <__aeabi_dmul>
 800ae9e:	4604      	mov	r4, r0
 800aea0:	460d      	mov	r5, r1
 800aea2:	107f      	asrs	r7, r7, #1
 800aea4:	f109 0908 	add.w	r9, r9, #8
 800aea8:	d1ef      	bne.n	800ae8a <_dtoa_r+0x6ea>
 800aeaa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aeae:	4622      	mov	r2, r4
 800aeb0:	462b      	mov	r3, r5
 800aeb2:	f003 f849 	bl	800df48 <__aeabi_ddiv>
 800aeb6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800aeba:	9914      	ldr	r1, [sp, #80]	; 0x50
 800aebc:	b151      	cbz	r1, 800aed4 <_dtoa_r+0x734>
 800aebe:	2300      	movs	r3, #0
 800aec0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aec4:	2200      	movs	r2, #0
 800aec6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800aeca:	f003 f985 	bl	800e1d8 <__aeabi_dcmplt>
 800aece:	2800      	cmp	r0, #0
 800aed0:	f040 82dc 	bne.w	800b48c <_dtoa_r+0xcec>
 800aed4:	4640      	mov	r0, r8
 800aed6:	f002 fea7 	bl	800dc28 <__aeabi_i2d>
 800aeda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800aede:	f002 ff09 	bl	800dcf4 <__aeabi_dmul>
 800aee2:	2300      	movs	r3, #0
 800aee4:	2200      	movs	r2, #0
 800aee6:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800aeea:	f002 fd51 	bl	800d990 <__adddf3>
 800aeee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aef0:	4604      	mov	r4, r0
 800aef2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800aef6:	2a00      	cmp	r2, #0
 800aef8:	f000 80cc 	beq.w	800b094 <_dtoa_r+0x8f4>
 800aefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aefe:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800af02:	931b      	str	r3, [sp, #108]	; 0x6c
 800af04:	9812      	ldr	r0, [sp, #72]	; 0x48
 800af06:	2800      	cmp	r0, #0
 800af08:	f000 817a 	beq.w	800b200 <_dtoa_r+0xa60>
 800af0c:	f64e 6370 	movw	r3, #61040	; 0xee70
 800af10:	2100      	movs	r1, #0
 800af12:	f6c0 0300 	movt	r3, #2048	; 0x800
 800af16:	2000      	movs	r0, #0
 800af18:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800af1c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800af20:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800af22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af26:	f003 f80f 	bl	800df48 <__aeabi_ddiv>
 800af2a:	4622      	mov	r2, r4
 800af2c:	462b      	mov	r3, r5
 800af2e:	f002 fd2d 	bl	800d98c <__aeabi_dsub>
 800af32:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800af36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800af3a:	f003 f975 	bl	800e228 <__aeabi_d2iz>
 800af3e:	4680      	mov	r8, r0
 800af40:	f002 fe72 	bl	800dc28 <__aeabi_i2d>
 800af44:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800af48:	fa5f fa88 	uxtb.w	sl, r8
 800af4c:	4602      	mov	r2, r0
 800af4e:	460b      	mov	r3, r1
 800af50:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800af54:	f002 fd1a 	bl	800d98c <__aeabi_dsub>
 800af58:	f807 ab01 	strb.w	sl, [r7], #1
 800af5c:	4604      	mov	r4, r0
 800af5e:	460d      	mov	r5, r1
 800af60:	4622      	mov	r2, r4
 800af62:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800af66:	462b      	mov	r3, r5
 800af68:	f003 f954 	bl	800e214 <__aeabi_dcmpgt>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	f040 839e 	bne.w	800b6ae <_dtoa_r+0xf0e>
 800af72:	2100      	movs	r1, #0
 800af74:	4622      	mov	r2, r4
 800af76:	462b      	mov	r3, r5
 800af78:	2000      	movs	r0, #0
 800af7a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800af7e:	f002 fd05 	bl	800d98c <__aeabi_dsub>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800af8a:	f003 f943 	bl	800e214 <__aeabi_dcmpgt>
 800af8e:	2800      	cmp	r0, #0
 800af90:	f040 838a 	bne.w	800b6a8 <_dtoa_r+0xf08>
 800af94:	f1b9 0f01 	cmp.w	r9, #1
 800af98:	f77f ad33 	ble.w	800aa02 <_dtoa_r+0x262>
 800af9c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800af9e:	46b8      	mov	r8, r7
 800afa0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800afa4:	4489      	add	r9, r1
 800afa6:	9618      	str	r6, [sp, #96]	; 0x60
 800afa8:	46cb      	mov	fp, r9
 800afaa:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800afae:	e00f      	b.n	800afd0 <_dtoa_r+0x830>
 800afb0:	2100      	movs	r1, #0
 800afb2:	2000      	movs	r0, #0
 800afb4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800afb8:	f002 fce8 	bl	800d98c <__aeabi_dsub>
 800afbc:	4632      	mov	r2, r6
 800afbe:	463b      	mov	r3, r7
 800afc0:	f003 f90a 	bl	800e1d8 <__aeabi_dcmplt>
 800afc4:	2800      	cmp	r0, #0
 800afc6:	f040 82e5 	bne.w	800b594 <_dtoa_r+0xdf4>
 800afca:	45d8      	cmp	r8, fp
 800afcc:	f000 82e9 	beq.w	800b5a2 <_dtoa_r+0xe02>
 800afd0:	2300      	movs	r3, #0
 800afd2:	2200      	movs	r2, #0
 800afd4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800afd8:	4630      	mov	r0, r6
 800afda:	4639      	mov	r1, r7
 800afdc:	f002 fe8a 	bl	800dcf4 <__aeabi_dmul>
 800afe0:	2300      	movs	r3, #0
 800afe2:	2200      	movs	r2, #0
 800afe4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800afe8:	4606      	mov	r6, r0
 800afea:	460f      	mov	r7, r1
 800afec:	4620      	mov	r0, r4
 800afee:	4629      	mov	r1, r5
 800aff0:	f002 fe80 	bl	800dcf4 <__aeabi_dmul>
 800aff4:	460d      	mov	r5, r1
 800aff6:	4604      	mov	r4, r0
 800aff8:	f003 f916 	bl	800e228 <__aeabi_d2iz>
 800affc:	4681      	mov	r9, r0
 800affe:	f002 fe13 	bl	800dc28 <__aeabi_i2d>
 800b002:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800b006:	fa5f fa89 	uxtb.w	sl, r9
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	4620      	mov	r0, r4
 800b010:	4629      	mov	r1, r5
 800b012:	f002 fcbb 	bl	800d98c <__aeabi_dsub>
 800b016:	4632      	mov	r2, r6
 800b018:	463b      	mov	r3, r7
 800b01a:	f808 ab01 	strb.w	sl, [r8], #1
 800b01e:	46c1      	mov	r9, r8
 800b020:	4604      	mov	r4, r0
 800b022:	460d      	mov	r5, r1
 800b024:	f003 f8d8 	bl	800e1d8 <__aeabi_dcmplt>
 800b028:	4622      	mov	r2, r4
 800b02a:	462b      	mov	r3, r5
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d0bf      	beq.n	800afb0 <_dtoa_r+0x810>
 800b030:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b032:	4647      	mov	r7, r8
 800b034:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800b038:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800b03a:	9009      	str	r0, [sp, #36]	; 0x24
 800b03c:	e653      	b.n	800ace6 <_dtoa_r+0x546>
 800b03e:	2201      	movs	r2, #1
 800b040:	9212      	str	r2, [sp, #72]	; 0x48
 800b042:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800b044:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b046:	189a      	adds	r2, r3, r2
 800b048:	9215      	str	r2, [sp, #84]	; 0x54
 800b04a:	f102 0a01 	add.w	sl, r2, #1
 800b04e:	f1ba 0f00 	cmp.w	sl, #0
 800b052:	f340 8202 	ble.w	800b45a <_dtoa_r+0xcba>
 800b056:	f1ba 0f0e 	cmp.w	sl, #14
 800b05a:	bf8c      	ite	hi
 800b05c:	2400      	movhi	r4, #0
 800b05e:	f004 0401 	andls.w	r4, r4, #1
 800b062:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800b066:	e6ce      	b.n	800ae06 <_dtoa_r+0x666>
 800b068:	2100      	movs	r1, #0
 800b06a:	9112      	str	r1, [sp, #72]	; 0x48
 800b06c:	e7e9      	b.n	800b042 <_dtoa_r+0x8a2>
 800b06e:	2300      	movs	r3, #0
 800b070:	9312      	str	r3, [sp, #72]	; 0x48
 800b072:	e6bc      	b.n	800adee <_dtoa_r+0x64e>
 800b074:	4640      	mov	r0, r8
 800b076:	f002 fdd7 	bl	800dc28 <__aeabi_i2d>
 800b07a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b07e:	f002 fe39 	bl	800dcf4 <__aeabi_dmul>
 800b082:	2300      	movs	r3, #0
 800b084:	2200      	movs	r2, #0
 800b086:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b08a:	f002 fc81 	bl	800d990 <__adddf3>
 800b08e:	4604      	mov	r4, r0
 800b090:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800b094:	2300      	movs	r3, #0
 800b096:	2200      	movs	r2, #0
 800b098:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800b09c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b0a0:	f002 fc74 	bl	800d98c <__aeabi_dsub>
 800b0a4:	4622      	mov	r2, r4
 800b0a6:	462b      	mov	r3, r5
 800b0a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b0ac:	f003 f8b2 	bl	800e214 <__aeabi_dcmpgt>
 800b0b0:	4680      	mov	r8, r0
 800b0b2:	2800      	cmp	r0, #0
 800b0b4:	f040 80a0 	bne.w	800b1f8 <_dtoa_r+0xa58>
 800b0b8:	4622      	mov	r2, r4
 800b0ba:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b0be:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b0c2:	f003 f889 	bl	800e1d8 <__aeabi_dcmplt>
 800b0c6:	2800      	cmp	r0, #0
 800b0c8:	f43f ac9b 	beq.w	800aa02 <_dtoa_r+0x262>
 800b0cc:	46c2      	mov	sl, r8
 800b0ce:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800b0d0:	2500      	movs	r5, #0
 800b0d2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b0d4:	43c0      	mvns	r0, r0
 800b0d6:	9009      	str	r0, [sp, #36]	; 0x24
 800b0d8:	e5f5      	b.n	800acc6 <_dtoa_r+0x526>
 800b0da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b0dc:	2a00      	cmp	r2, #0
 800b0de:	f040 813e 	bne.w	800b35e <_dtoa_r+0xbbe>
 800b0e2:	2400      	movs	r4, #0
 800b0e4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b0e6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b0e8:	e002      	b.n	800b0f0 <_dtoa_r+0x950>
 800b0ea:	f000 fcfd 	bl	800bae8 <__multadd>
 800b0ee:	4683      	mov	fp, r0
 800b0f0:	4641      	mov	r1, r8
 800b0f2:	4658      	mov	r0, fp
 800b0f4:	f7ff fab8 	bl	800a668 <quorem>
 800b0f8:	220a      	movs	r2, #10
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	4659      	mov	r1, fp
 800b0fe:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 800b102:	f807 c004 	strb.w	ip, [r7, r4]
 800b106:	3401      	adds	r4, #1
 800b108:	4630      	mov	r0, r6
 800b10a:	42ac      	cmp	r4, r5
 800b10c:	dbed      	blt.n	800b0ea <_dtoa_r+0x94a>
 800b10e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b110:	2500      	movs	r5, #0
 800b112:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b114:	2801      	cmp	r0, #1
 800b116:	bfac      	ite	ge
 800b118:	183f      	addge	r7, r7, r0
 800b11a:	3701      	addlt	r7, #1
 800b11c:	4659      	mov	r1, fp
 800b11e:	2201      	movs	r2, #1
 800b120:	4630      	mov	r0, r6
 800b122:	f8cd c00c 	str.w	ip, [sp, #12]
 800b126:	f000 feb5 	bl	800be94 <__lshift>
 800b12a:	4641      	mov	r1, r8
 800b12c:	4683      	mov	fp, r0
 800b12e:	f000 ff0b 	bl	800bf48 <__mcmp>
 800b132:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800b136:	2800      	cmp	r0, #0
 800b138:	f340 823f 	ble.w	800b5ba <_dtoa_r+0xe1a>
 800b13c:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b140:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b142:	e002      	b.n	800b14a <_dtoa_r+0x9aa>
 800b144:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800b148:	461f      	mov	r7, r3
 800b14a:	1e7b      	subs	r3, r7, #1
 800b14c:	2a39      	cmp	r2, #57	; 0x39
 800b14e:	f040 826f 	bne.w	800b630 <_dtoa_r+0xe90>
 800b152:	428b      	cmp	r3, r1
 800b154:	d1f6      	bne.n	800b144 <_dtoa_r+0x9a4>
 800b156:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b158:	2331      	movs	r3, #49	; 0x31
 800b15a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b15c:	7013      	strb	r3, [r2, #0]
 800b15e:	3101      	adds	r1, #1
 800b160:	9109      	str	r1, [sp, #36]	; 0x24
 800b162:	e5b0      	b.n	800acc6 <_dtoa_r+0x526>
 800b164:	231c      	movs	r3, #28
 800b166:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b168:	18e4      	adds	r4, r4, r3
 800b16a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b16c:	18c0      	adds	r0, r0, r3
 800b16e:	9010      	str	r0, [sp, #64]	; 0x40
 800b170:	18c9      	adds	r1, r1, r3
 800b172:	910b      	str	r1, [sp, #44]	; 0x2c
 800b174:	e56d      	b.n	800ac52 <_dtoa_r+0x4b2>
 800b176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b17a:	f04f 0802 	mov.w	r8, #2
 800b17e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b182:	e67d      	b.n	800ae80 <_dtoa_r+0x6e0>
 800b184:	4630      	mov	r0, r6
 800b186:	4629      	mov	r1, r5
 800b188:	f000 fc92 	bl	800bab0 <_Bfree>
 800b18c:	e5a7      	b.n	800acde <_dtoa_r+0x53e>
 800b18e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b190:	f7ff bb45 	b.w	800a81e <_dtoa_r+0x7e>
 800b194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b196:	425c      	negs	r4, r3
 800b198:	2c00      	cmp	r4, #0
 800b19a:	f000 81a2 	beq.w	800b4e2 <_dtoa_r+0xd42>
 800b19e:	f004 020f 	and.w	r2, r4, #15
 800b1a2:	f64e 6370 	movw	r3, #61040	; 0xee70
 800b1a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b1aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b6:	f002 fd9d 	bl	800dcf4 <__aeabi_dmul>
 800b1ba:	1124      	asrs	r4, r4, #4
 800b1bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b1c0:	f000 8268 	beq.w	800b694 <_dtoa_r+0xef4>
 800b1c4:	f64e 7560 	movw	r5, #61280	; 0xef60
 800b1c8:	f04f 0802 	mov.w	r8, #2
 800b1cc:	f6c0 0500 	movt	r5, #2048	; 0x800
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	07e7      	lsls	r7, r4, #31
 800b1d6:	4610      	mov	r0, r2
 800b1d8:	4619      	mov	r1, r3
 800b1da:	d507      	bpl.n	800b1ec <_dtoa_r+0xa4c>
 800b1dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1e0:	f108 0801 	add.w	r8, r8, #1
 800b1e4:	f002 fd86 	bl	800dcf4 <__aeabi_dmul>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	460b      	mov	r3, r1
 800b1ec:	3508      	adds	r5, #8
 800b1ee:	1064      	asrs	r4, r4, #1
 800b1f0:	d1f0      	bne.n	800b1d4 <_dtoa_r+0xa34>
 800b1f2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b1f6:	e660      	b.n	800aeba <_dtoa_r+0x71a>
 800b1f8:	f04f 0800 	mov.w	r8, #0
 800b1fc:	46c2      	mov	sl, r8
 800b1fe:	e55a      	b.n	800acb6 <_dtoa_r+0x516>
 800b200:	f109 32ff 	add.w	r2, r9, #4294967295
 800b204:	9216      	str	r2, [sp, #88]	; 0x58
 800b206:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b208:	f64e 6170 	movw	r1, #61040	; 0xee70
 800b20c:	f6c0 0100 	movt	r1, #2048	; 0x800
 800b210:	4622      	mov	r2, r4
 800b212:	462b      	mov	r3, r5
 800b214:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b216:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b21a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b21e:	f002 fd69 	bl	800dcf4 <__aeabi_dmul>
 800b222:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800b226:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b22a:	f002 fffd 	bl	800e228 <__aeabi_d2iz>
 800b22e:	4680      	mov	r8, r0
 800b230:	f002 fcfa 	bl	800dc28 <__aeabi_i2d>
 800b234:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800b238:	4602      	mov	r2, r0
 800b23a:	460b      	mov	r3, r1
 800b23c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b240:	f002 fba4 	bl	800d98c <__aeabi_dsub>
 800b244:	f1b9 0f01 	cmp.w	r9, #1
 800b248:	f807 8b01 	strb.w	r8, [r7], #1
 800b24c:	4604      	mov	r4, r0
 800b24e:	460d      	mov	r5, r1
 800b250:	d020      	beq.n	800b294 <_dtoa_r+0xaf4>
 800b252:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b254:	1e53      	subs	r3, r2, #1
 800b256:	4690      	mov	r8, r2
 800b258:	4499      	add	r9, r3
 800b25a:	2300      	movs	r3, #0
 800b25c:	2200      	movs	r2, #0
 800b25e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b262:	f002 fd47 	bl	800dcf4 <__aeabi_dmul>
 800b266:	460d      	mov	r5, r1
 800b268:	4604      	mov	r4, r0
 800b26a:	f002 ffdd 	bl	800e228 <__aeabi_d2iz>
 800b26e:	4682      	mov	sl, r0
 800b270:	f002 fcda 	bl	800dc28 <__aeabi_i2d>
 800b274:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4620      	mov	r0, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	f002 fb84 	bl	800d98c <__aeabi_dsub>
 800b284:	f808 af01 	strb.w	sl, [r8, #1]!
 800b288:	45c8      	cmp	r8, r9
 800b28a:	d1e6      	bne.n	800b25a <_dtoa_r+0xaba>
 800b28c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b28e:	4604      	mov	r4, r0
 800b290:	460d      	mov	r5, r1
 800b292:	18ff      	adds	r7, r7, r3
 800b294:	2300      	movs	r3, #0
 800b296:	2200      	movs	r2, #0
 800b298:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800b29c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800b2a0:	f002 fb76 	bl	800d990 <__adddf3>
 800b2a4:	4622      	mov	r2, r4
 800b2a6:	462b      	mov	r3, r5
 800b2a8:	f002 ff96 	bl	800e1d8 <__aeabi_dcmplt>
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	f000 8126 	beq.w	800b4fe <_dtoa_r+0xd5e>
 800b2b2:	f817 ac01 	ldrb.w	sl, [r7, #-1]
 800b2b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2b8:	e459      	b.n	800ab6e <_dtoa_r+0x3ce>
 800b2ba:	4658      	mov	r0, fp
 800b2bc:	4641      	mov	r1, r8
 800b2be:	f000 fe43 	bl	800bf48 <__mcmp>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	f6bf acda 	bge.w	800ac7c <_dtoa_r+0x4dc>
 800b2c8:	4659      	mov	r1, fp
 800b2ca:	220a      	movs	r2, #10
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	f000 fc0a 	bl	800bae8 <__multadd>
 800b2d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b2d8:	3901      	subs	r1, #1
 800b2da:	9109      	str	r1, [sp, #36]	; 0x24
 800b2dc:	4683      	mov	fp, r0
 800b2de:	bb52      	cbnz	r2, 800b336 <_dtoa_r+0xb96>
 800b2e0:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b2e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	dc03      	bgt.n	800b2f0 <_dtoa_r+0xb50>
 800b2e8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800b2ea:	2902      	cmp	r1, #2
 800b2ec:	f300 81ec 	bgt.w	800b6c8 <_dtoa_r+0xf28>
 800b2f0:	920c      	str	r2, [sp, #48]	; 0x30
 800b2f2:	e6f6      	b.n	800b0e2 <_dtoa_r+0x942>
 800b2f4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b2f8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800b2fc:	6918      	ldr	r0, [r3, #16]
 800b2fe:	f000 fc83 	bl	800bc08 <__hi0bits>
 800b302:	f1c0 0020 	rsb	r0, r0, #32
 800b306:	e491      	b.n	800ac2c <_dtoa_r+0x48c>
 800b308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	f040 8163 	bne.w	800b5d6 <_dtoa_r+0xe36>
 800b310:	2300      	movs	r3, #0
 800b312:	2200      	movs	r2, #0
 800b314:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800b318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b31c:	f002 fcea 	bl	800dcf4 <__aeabi_dmul>
 800b320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b324:	f002 ff6c 	bl	800e200 <__aeabi_dcmpge>
 800b328:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b32c:	46c2      	mov	sl, r8
 800b32e:	2800      	cmp	r0, #0
 800b330:	f47f aecd 	bne.w	800b0ce <_dtoa_r+0x92e>
 800b334:	e4bf      	b.n	800acb6 <_dtoa_r+0x516>
 800b336:	2300      	movs	r3, #0
 800b338:	4651      	mov	r1, sl
 800b33a:	220a      	movs	r2, #10
 800b33c:	4630      	mov	r0, r6
 800b33e:	f000 fbd3 	bl	800bae8 <__multadd>
 800b342:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b344:	2900      	cmp	r1, #0
 800b346:	bfcc      	ite	gt
 800b348:	2300      	movgt	r3, #0
 800b34a:	2301      	movle	r3, #1
 800b34c:	4682      	mov	sl, r0
 800b34e:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800b350:	2802      	cmp	r0, #2
 800b352:	bfd8      	it	le
 800b354:	2300      	movle	r3, #0
 800b356:	2b00      	cmp	r3, #0
 800b358:	f040 81ad 	bne.w	800b6b6 <_dtoa_r+0xf16>
 800b35c:	910c      	str	r1, [sp, #48]	; 0x30
 800b35e:	2c00      	cmp	r4, #0
 800b360:	dd05      	ble.n	800b36e <_dtoa_r+0xbce>
 800b362:	4651      	mov	r1, sl
 800b364:	4630      	mov	r0, r6
 800b366:	4622      	mov	r2, r4
 800b368:	f000 fd94 	bl	800be94 <__lshift>
 800b36c:	4682      	mov	sl, r0
 800b36e:	46d1      	mov	r9, sl
 800b370:	2d00      	cmp	r5, #0
 800b372:	f040 8147 	bne.w	800b604 <_dtoa_r+0xe64>
 800b376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b378:	4655      	mov	r5, sl
 800b37a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b37c:	9904      	ldr	r1, [sp, #16]
 800b37e:	1c5c      	adds	r4, r3, #1
 800b380:	1818      	adds	r0, r3, r0
 800b382:	900c      	str	r0, [sp, #48]	; 0x30
 800b384:	f001 0101 	and.w	r1, r1, #1
 800b388:	910a      	str	r1, [sp, #40]	; 0x28
 800b38a:	4641      	mov	r1, r8
 800b38c:	4658      	mov	r0, fp
 800b38e:	f7ff f96b 	bl	800a668 <quorem>
 800b392:	4629      	mov	r1, r5
 800b394:	4607      	mov	r7, r0
 800b396:	4658      	mov	r0, fp
 800b398:	f000 fdd6 	bl	800bf48 <__mcmp>
 800b39c:	464a      	mov	r2, r9
 800b39e:	4641      	mov	r1, r8
 800b3a0:	4682      	mov	sl, r0
 800b3a2:	4630      	mov	r0, r6
 800b3a4:	f000 fdee 	bl	800bf84 <__mdiff>
 800b3a8:	1e63      	subs	r3, r4, #1
 800b3aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	68c3      	ldr	r3, [r0, #12]
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d03d      	beq.n	800b436 <_dtoa_r+0xc96>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	4630      	mov	r0, r6
 800b3be:	4611      	mov	r1, r2
 800b3c0:	9303      	str	r3, [sp, #12]
 800b3c2:	f000 fb75 	bl	800bab0 <_Bfree>
 800b3c6:	9b03      	ldr	r3, [sp, #12]
 800b3c8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800b3ca:	4318      	orrs	r0, r3
 800b3cc:	d103      	bne.n	800b3d6 <_dtoa_r+0xc36>
 800b3ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3d0:	2900      	cmp	r1, #0
 800b3d2:	f000 8154 	beq.w	800b67e <_dtoa_r+0xede>
 800b3d6:	f1ba 0f00 	cmp.w	sl, #0
 800b3da:	f2c0 80b8 	blt.w	800b54e <_dtoa_r+0xdae>
 800b3de:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b3e0:	ea5a 0202 	orrs.w	r2, sl, r2
 800b3e4:	d103      	bne.n	800b3ee <_dtoa_r+0xc4e>
 800b3e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3e8:	2800      	cmp	r0, #0
 800b3ea:	f000 80b0 	beq.w	800b54e <_dtoa_r+0xdae>
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	f300 812c 	bgt.w	800b64c <_dtoa_r+0xeac>
 800b3f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b3f6:	4627      	mov	r7, r4
 800b3f8:	9a04      	ldr	r2, [sp, #16]
 800b3fa:	429c      	cmp	r4, r3
 800b3fc:	f804 2c01 	strb.w	r2, [r4, #-1]
 800b400:	f000 8131 	beq.w	800b666 <_dtoa_r+0xec6>
 800b404:	4659      	mov	r1, fp
 800b406:	220a      	movs	r2, #10
 800b408:	2300      	movs	r3, #0
 800b40a:	4630      	mov	r0, r6
 800b40c:	f000 fb6c 	bl	800bae8 <__multadd>
 800b410:	454d      	cmp	r5, r9
 800b412:	4683      	mov	fp, r0
 800b414:	d017      	beq.n	800b446 <_dtoa_r+0xca6>
 800b416:	4629      	mov	r1, r5
 800b418:	220a      	movs	r2, #10
 800b41a:	2300      	movs	r3, #0
 800b41c:	4630      	mov	r0, r6
 800b41e:	f000 fb63 	bl	800bae8 <__multadd>
 800b422:	4649      	mov	r1, r9
 800b424:	220a      	movs	r2, #10
 800b426:	2300      	movs	r3, #0
 800b428:	3401      	adds	r4, #1
 800b42a:	4605      	mov	r5, r0
 800b42c:	4630      	mov	r0, r6
 800b42e:	f000 fb5b 	bl	800bae8 <__multadd>
 800b432:	4681      	mov	r9, r0
 800b434:	e7a9      	b.n	800b38a <_dtoa_r+0xbea>
 800b436:	4611      	mov	r1, r2
 800b438:	4658      	mov	r0, fp
 800b43a:	9203      	str	r2, [sp, #12]
 800b43c:	f000 fd84 	bl	800bf48 <__mcmp>
 800b440:	9a03      	ldr	r2, [sp, #12]
 800b442:	4603      	mov	r3, r0
 800b444:	e7ba      	b.n	800b3bc <_dtoa_r+0xc1c>
 800b446:	4629      	mov	r1, r5
 800b448:	4630      	mov	r0, r6
 800b44a:	220a      	movs	r2, #10
 800b44c:	2300      	movs	r3, #0
 800b44e:	f000 fb4b 	bl	800bae8 <__multadd>
 800b452:	3401      	adds	r4, #1
 800b454:	4605      	mov	r5, r0
 800b456:	4681      	mov	r9, r0
 800b458:	e797      	b.n	800b38a <_dtoa_r+0xbea>
 800b45a:	f1ba 0f0e 	cmp.w	sl, #14
 800b45e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800b462:	bf8c      	ite	hi
 800b464:	2300      	movhi	r3, #0
 800b466:	2301      	movls	r3, #1
 800b468:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800b46a:	401c      	ands	r4, r3
 800b46c:	2300      	movs	r3, #0
 800b46e:	606b      	str	r3, [r5, #4]
 800b470:	e4d9      	b.n	800ae26 <_dtoa_r+0x686>
 800b472:	2301      	movs	r3, #1
 800b474:	9315      	str	r3, [sp, #84]	; 0x54
 800b476:	930c      	str	r3, [sp, #48]	; 0x30
 800b478:	9329      	str	r3, [sp, #164]	; 0xa4
 800b47a:	e7f5      	b.n	800b468 <_dtoa_r+0xcc8>
 800b47c:	4659      	mov	r1, fp
 800b47e:	4630      	mov	r0, r6
 800b480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b482:	f000 fcb5 	bl	800bdf0 <__pow5mult>
 800b486:	4683      	mov	fp, r0
 800b488:	f7ff bbb8 	b.w	800abfc <_dtoa_r+0x45c>
 800b48c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b48e:	2a00      	cmp	r2, #0
 800b490:	f43f adf0 	beq.w	800b074 <_dtoa_r+0x8d4>
 800b494:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b496:	2b00      	cmp	r3, #0
 800b498:	f77f aab3 	ble.w	800aa02 <_dtoa_r+0x262>
 800b49c:	2300      	movs	r3, #0
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b4a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b4a8:	f002 fc24 	bl	800dcf4 <__aeabi_dmul>
 800b4ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b4b0:	f108 0001 	add.w	r0, r8, #1
 800b4b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4b6:	3901      	subs	r1, #1
 800b4b8:	911b      	str	r1, [sp, #108]	; 0x6c
 800b4ba:	f002 fbb5 	bl	800dc28 <__aeabi_i2d>
 800b4be:	4602      	mov	r2, r0
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b4c6:	f002 fc15 	bl	800dcf4 <__aeabi_dmul>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800b4d2:	f002 fa5d 	bl	800d990 <__adddf3>
 800b4d6:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
 800b4da:	4604      	mov	r4, r0
 800b4dc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800b4e0:	e510      	b.n	800af04 <_dtoa_r+0x764>
 800b4e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4e6:	f04f 0802 	mov.w	r8, #2
 800b4ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b4ee:	e4e4      	b.n	800aeba <_dtoa_r+0x71a>
 800b4f0:	4659      	mov	r1, fp
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	f000 fc7c 	bl	800bdf0 <__pow5mult>
 800b4f8:	4683      	mov	fp, r0
 800b4fa:	f7ff bb7f 	b.w	800abfc <_dtoa_r+0x45c>
 800b4fe:	2100      	movs	r1, #0
 800b500:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800b504:	2000      	movs	r0, #0
 800b506:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800b50a:	f002 fa3f 	bl	800d98c <__aeabi_dsub>
 800b50e:	4622      	mov	r2, r4
 800b510:	462b      	mov	r3, r5
 800b512:	f002 fe7f 	bl	800e214 <__aeabi_dcmpgt>
 800b516:	2800      	cmp	r0, #0
 800b518:	f43f aa73 	beq.w	800aa02 <_dtoa_r+0x262>
 800b51c:	463b      	mov	r3, r7
 800b51e:	461f      	mov	r7, r3
 800b520:	3b01      	subs	r3, #1
 800b522:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b526:	2a30      	cmp	r2, #48	; 0x30
 800b528:	d0f9      	beq.n	800b51e <_dtoa_r+0xd7e>
 800b52a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800b52c:	9109      	str	r1, [sp, #36]	; 0x24
 800b52e:	f7ff bbda 	b.w	800ace6 <_dtoa_r+0x546>
 800b532:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b534:	2a00      	cmp	r2, #0
 800b536:	d07f      	beq.n	800b638 <_dtoa_r+0xe98>
 800b538:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b53c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b53e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b540:	e42e      	b.n	800ada0 <_dtoa_r+0x600>
 800b542:	465f      	mov	r7, fp
 800b544:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800b54a:	f7ff bbcc 	b.w	800ace6 <_dtoa_r+0x546>
 800b54e:	f8dd c010 	ldr.w	ip, [sp, #16]
 800b552:	2b00      	cmp	r3, #0
 800b554:	4664      	mov	r4, ip
 800b556:	dd13      	ble.n	800b580 <_dtoa_r+0xde0>
 800b558:	4659      	mov	r1, fp
 800b55a:	2201      	movs	r2, #1
 800b55c:	4630      	mov	r0, r6
 800b55e:	f8cd c00c 	str.w	ip, [sp, #12]
 800b562:	f000 fc97 	bl	800be94 <__lshift>
 800b566:	4641      	mov	r1, r8
 800b568:	4683      	mov	fp, r0
 800b56a:	f000 fced 	bl	800bf48 <__mcmp>
 800b56e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800b572:	2800      	cmp	r0, #0
 800b574:	f340 8091 	ble.w	800b69a <_dtoa_r+0xefa>
 800b578:	2c39      	cmp	r4, #57	; 0x39
 800b57a:	f107 0c31 	add.w	ip, r7, #49	; 0x31
 800b57e:	d076      	beq.n	800b66e <_dtoa_r+0xece>
 800b580:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b582:	46ca      	mov	sl, r9
 800b584:	f807 cb01 	strb.w	ip, [r7], #1
 800b588:	f7ff bb9d 	b.w	800acc6 <_dtoa_r+0x526>
 800b58c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b58e:	1a9c      	subs	r4, r3, r2
 800b590:	2300      	movs	r3, #0
 800b592:	e405      	b.n	800ada0 <_dtoa_r+0x600>
 800b594:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800b598:	464f      	mov	r7, r9
 800b59a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b59c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800b59e:	f7ff bae6 	b.w	800ab6e <_dtoa_r+0x3ce>
 800b5a2:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800b5a6:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800b5a8:	f7ff ba2b 	b.w	800aa02 <_dtoa_r+0x262>
 800b5ac:	920d      	str	r2, [sp, #52]	; 0x34
 800b5ae:	f10a 0a01 	add.w	sl, sl, #1
 800b5b2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b5b4:	9209      	str	r2, [sp, #36]	; 0x24
 800b5b6:	f7ff baea 	b.w	800ab8e <_dtoa_r+0x3ee>
 800b5ba:	d103      	bne.n	800b5c4 <_dtoa_r+0xe24>
 800b5bc:	f01c 0f01 	tst.w	ip, #1
 800b5c0:	f47f adbc 	bne.w	800b13c <_dtoa_r+0x99c>
 800b5c4:	463b      	mov	r3, r7
 800b5c6:	461f      	mov	r7, r3
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b5ce:	2a30      	cmp	r2, #48	; 0x30
 800b5d0:	d0f9      	beq.n	800b5c6 <_dtoa_r+0xe26>
 800b5d2:	f7ff bb78 	b.w	800acc6 <_dtoa_r+0x526>
 800b5d6:	f04f 0800 	mov.w	r8, #0
 800b5da:	e577      	b.n	800b0cc <_dtoa_r+0x92c>
 800b5dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5e0:	4622      	mov	r2, r4
 800b5e2:	462b      	mov	r3, r5
 800b5e4:	f002 fdee 	bl	800e1c4 <__aeabi_dcmpeq>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	f43f ab7c 	beq.w	800ace6 <_dtoa_r+0x546>
 800b5ee:	f018 0f01 	tst.w	r8, #1
 800b5f2:	f43f ab78 	beq.w	800ace6 <_dtoa_r+0x546>
 800b5f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f8:	f817 ac01 	ldrb.w	sl, [r7, #-1]
 800b5fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5fe:	931b      	str	r3, [sp, #108]	; 0x6c
 800b600:	f7ff bab5 	b.w	800ab6e <_dtoa_r+0x3ce>
 800b604:	f8da 1004 	ldr.w	r1, [sl, #4]
 800b608:	4630      	mov	r0, r6
 800b60a:	f000 fa1b 	bl	800ba44 <_Balloc>
 800b60e:	f8da 3010 	ldr.w	r3, [sl, #16]
 800b612:	f10a 010c 	add.w	r1, sl, #12
 800b616:	1c9a      	adds	r2, r3, #2
 800b618:	0092      	lsls	r2, r2, #2
 800b61a:	4604      	mov	r4, r0
 800b61c:	300c      	adds	r0, #12
 800b61e:	f7fc fcc5 	bl	8007fac <memcpy>
 800b622:	4630      	mov	r0, r6
 800b624:	4621      	mov	r1, r4
 800b626:	2201      	movs	r2, #1
 800b628:	f000 fc34 	bl	800be94 <__lshift>
 800b62c:	4681      	mov	r9, r0
 800b62e:	e6a2      	b.n	800b376 <_dtoa_r+0xbd6>
 800b630:	3201      	adds	r2, #1
 800b632:	701a      	strb	r2, [r3, #0]
 800b634:	f7ff bb47 	b.w	800acc6 <_dtoa_r+0x526>
 800b638:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b63a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b63c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b63e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b642:	f7ff bbad 	b.w	800ada0 <_dtoa_r+0x600>
 800b646:	9d04      	ldr	r5, [sp, #16]
 800b648:	f7ff baeb 	b.w	800ac22 <_dtoa_r+0x482>
 800b64c:	f8dd c010 	ldr.w	ip, [sp, #16]
 800b650:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800b654:	d00b      	beq.n	800b66e <_dtoa_r+0xece>
 800b656:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b658:	f10c 0c01 	add.w	ip, ip, #1
 800b65c:	46ca      	mov	sl, r9
 800b65e:	f807 cb01 	strb.w	ip, [r7], #1
 800b662:	f7ff bb30 	b.w	800acc6 <_dtoa_r+0x526>
 800b666:	f8dd c010 	ldr.w	ip, [sp, #16]
 800b66a:	46ca      	mov	sl, r9
 800b66c:	e556      	b.n	800b11c <_dtoa_r+0x97c>
 800b66e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b670:	2339      	movs	r3, #57	; 0x39
 800b672:	46ca      	mov	sl, r9
 800b674:	461a      	mov	r2, r3
 800b676:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b678:	f807 3b01 	strb.w	r3, [r7], #1
 800b67c:	e565      	b.n	800b14a <_dtoa_r+0x9aa>
 800b67e:	f8dd c010 	ldr.w	ip, [sp, #16]
 800b682:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800b686:	d0f2      	beq.n	800b66e <_dtoa_r+0xece>
 800b688:	f1ba 0f00 	cmp.w	sl, #0
 800b68c:	bfc8      	it	gt
 800b68e:	f107 0c31 	addgt.w	ip, r7, #49	; 0x31
 800b692:	e775      	b.n	800b580 <_dtoa_r+0xde0>
 800b694:	f04f 0802 	mov.w	r8, #2
 800b698:	e40f      	b.n	800aeba <_dtoa_r+0x71a>
 800b69a:	f47f af71 	bne.w	800b580 <_dtoa_r+0xde0>
 800b69e:	f01c 0f01 	tst.w	ip, #1
 800b6a2:	f43f af6d 	beq.w	800b580 <_dtoa_r+0xde0>
 800b6a6:	e767      	b.n	800b578 <_dtoa_r+0xdd8>
 800b6a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6aa:	f7ff ba60 	b.w	800ab6e <_dtoa_r+0x3ce>
 800b6ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6b0:	9309      	str	r3, [sp, #36]	; 0x24
 800b6b2:	f7ff bb18 	b.w	800ace6 <_dtoa_r+0x546>
 800b6b6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b6b8:	910c      	str	r1, [sp, #48]	; 0x30
 800b6ba:	f7ff baeb 	b.w	800ac94 <_dtoa_r+0x4f4>
 800b6be:	f43f aac8 	beq.w	800ac52 <_dtoa_r+0x4b2>
 800b6c2:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 800b6c6:	e54e      	b.n	800b166 <_dtoa_r+0x9c6>
 800b6c8:	920c      	str	r2, [sp, #48]	; 0x30
 800b6ca:	f7ff bae3 	b.w	800ac94 <_dtoa_r+0x4f4>
 800b6ce:	bf00      	nop

0800b6d0 <_malloc_trim_r>:
 800b6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d2:	f240 144c 	movw	r4, #332	; 0x14c
 800b6d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b6da:	460f      	mov	r7, r1
 800b6dc:	4605      	mov	r5, r0
 800b6de:	f7fd fa55 	bl	8008b8c <__malloc_lock>
 800b6e2:	68a3      	ldr	r3, [r4, #8]
 800b6e4:	685e      	ldr	r6, [r3, #4]
 800b6e6:	f026 0603 	bic.w	r6, r6, #3
 800b6ea:	f606 73ef 	addw	r3, r6, #4079	; 0xfef
 800b6ee:	1bdf      	subs	r7, r3, r7
 800b6f0:	0b3f      	lsrs	r7, r7, #12
 800b6f2:	3f01      	subs	r7, #1
 800b6f4:	033f      	lsls	r7, r7, #12
 800b6f6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800b6fa:	db07      	blt.n	800b70c <_malloc_trim_r+0x3c>
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	4628      	mov	r0, r5
 800b700:	f7fd fa48 	bl	8008b94 <_sbrk_r>
 800b704:	68a3      	ldr	r3, [r4, #8]
 800b706:	199b      	adds	r3, r3, r6
 800b708:	4298      	cmp	r0, r3
 800b70a:	d004      	beq.n	800b716 <_malloc_trim_r+0x46>
 800b70c:	4628      	mov	r0, r5
 800b70e:	f7fd fa3f 	bl	8008b90 <__malloc_unlock>
 800b712:	2000      	movs	r0, #0
 800b714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b716:	4279      	negs	r1, r7
 800b718:	4628      	mov	r0, r5
 800b71a:	f7fd fa3b 	bl	8008b94 <_sbrk_r>
 800b71e:	3001      	adds	r0, #1
 800b720:	d010      	beq.n	800b744 <_malloc_trim_r+0x74>
 800b722:	f640 23b0 	movw	r3, #2736	; 0xab0
 800b726:	68a1      	ldr	r1, [r4, #8]
 800b728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b72c:	1bf6      	subs	r6, r6, r7
 800b72e:	4628      	mov	r0, r5
 800b730:	f046 0601 	orr.w	r6, r6, #1
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	604e      	str	r6, [r1, #4]
 800b738:	1bd7      	subs	r7, r2, r7
 800b73a:	601f      	str	r7, [r3, #0]
 800b73c:	f7fd fa28 	bl	8008b90 <__malloc_unlock>
 800b740:	2001      	movs	r0, #1
 800b742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b744:	2100      	movs	r1, #0
 800b746:	4628      	mov	r0, r5
 800b748:	f7fd fa24 	bl	8008b94 <_sbrk_r>
 800b74c:	68a3      	ldr	r3, [r4, #8]
 800b74e:	1ac2      	subs	r2, r0, r3
 800b750:	2a0f      	cmp	r2, #15
 800b752:	dddb      	ble.n	800b70c <_malloc_trim_r+0x3c>
 800b754:	f240 5454 	movw	r4, #1364	; 0x554
 800b758:	f640 21b0 	movw	r1, #2736	; 0xab0
 800b75c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800b760:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800b764:	f042 0201 	orr.w	r2, r2, #1
 800b768:	605a      	str	r2, [r3, #4]
 800b76a:	6823      	ldr	r3, [r4, #0]
 800b76c:	1ac0      	subs	r0, r0, r3
 800b76e:	6008      	str	r0, [r1, #0]
 800b770:	e7cc      	b.n	800b70c <_malloc_trim_r+0x3c>
 800b772:	bf00      	nop

0800b774 <_free_r>:
 800b774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b778:	460e      	mov	r6, r1
 800b77a:	4680      	mov	r8, r0
 800b77c:	2900      	cmp	r1, #0
 800b77e:	d05c      	beq.n	800b83a <_free_r+0xc6>
 800b780:	f7fd fa04 	bl	8008b8c <__malloc_lock>
 800b784:	f240 154c 	movw	r5, #332	; 0x14c
 800b788:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800b78c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800b790:	f1a6 0408 	sub.w	r4, r6, #8
 800b794:	f021 0301 	bic.w	r3, r1, #1
 800b798:	68af      	ldr	r7, [r5, #8]
 800b79a:	18e2      	adds	r2, r4, r3
 800b79c:	4297      	cmp	r7, r2
 800b79e:	6850      	ldr	r0, [r2, #4]
 800b7a0:	f020 0003 	bic.w	r0, r0, #3
 800b7a4:	d067      	beq.n	800b876 <_free_r+0x102>
 800b7a6:	f011 0101 	ands.w	r1, r1, #1
 800b7aa:	6050      	str	r0, [r2, #4]
 800b7ac:	d035      	beq.n	800b81a <_free_r+0xa6>
 800b7ae:	2100      	movs	r1, #0
 800b7b0:	1816      	adds	r6, r2, r0
 800b7b2:	6876      	ldr	r6, [r6, #4]
 800b7b4:	f016 0f01 	tst.w	r6, #1
 800b7b8:	d106      	bne.n	800b7c8 <_free_r+0x54>
 800b7ba:	181b      	adds	r3, r3, r0
 800b7bc:	6890      	ldr	r0, [r2, #8]
 800b7be:	2900      	cmp	r1, #0
 800b7c0:	d04d      	beq.n	800b85e <_free_r+0xea>
 800b7c2:	68d2      	ldr	r2, [r2, #12]
 800b7c4:	60c2      	str	r2, [r0, #12]
 800b7c6:	6090      	str	r0, [r2, #8]
 800b7c8:	f043 0201 	orr.w	r2, r3, #1
 800b7cc:	50e3      	str	r3, [r4, r3]
 800b7ce:	6062      	str	r2, [r4, #4]
 800b7d0:	b9f1      	cbnz	r1, 800b810 <_free_r+0x9c>
 800b7d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7d6:	d332      	bcc.n	800b83e <_free_r+0xca>
 800b7d8:	0a5a      	lsrs	r2, r3, #9
 800b7da:	2a04      	cmp	r2, #4
 800b7dc:	d86c      	bhi.n	800b8b8 <_free_r+0x144>
 800b7de:	0998      	lsrs	r0, r3, #6
 800b7e0:	3038      	adds	r0, #56	; 0x38
 800b7e2:	0041      	lsls	r1, r0, #1
 800b7e4:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800b7e8:	f240 114c 	movw	r1, #332	; 0x14c
 800b7ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800b7f0:	68aa      	ldr	r2, [r5, #8]
 800b7f2:	42aa      	cmp	r2, r5
 800b7f4:	d06b      	beq.n	800b8ce <_free_r+0x15a>
 800b7f6:	6851      	ldr	r1, [r2, #4]
 800b7f8:	f021 0103 	bic.w	r1, r1, #3
 800b7fc:	428b      	cmp	r3, r1
 800b7fe:	d202      	bcs.n	800b806 <_free_r+0x92>
 800b800:	6892      	ldr	r2, [r2, #8]
 800b802:	4295      	cmp	r5, r2
 800b804:	d1f7      	bne.n	800b7f6 <_free_r+0x82>
 800b806:	68d3      	ldr	r3, [r2, #12]
 800b808:	60e3      	str	r3, [r4, #12]
 800b80a:	60a2      	str	r2, [r4, #8]
 800b80c:	60d4      	str	r4, [r2, #12]
 800b80e:	609c      	str	r4, [r3, #8]
 800b810:	4640      	mov	r0, r8
 800b812:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b816:	f7fd b9bb 	b.w	8008b90 <__malloc_unlock>
 800b81a:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800b81e:	f105 0c08 	add.w	ip, r5, #8
 800b822:	1ba4      	subs	r4, r4, r6
 800b824:	199b      	adds	r3, r3, r6
 800b826:	68a6      	ldr	r6, [r4, #8]
 800b828:	4566      	cmp	r6, ip
 800b82a:	d043      	beq.n	800b8b4 <_free_r+0x140>
 800b82c:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800b830:	f8c6 c00c 	str.w	ip, [r6, #12]
 800b834:	f8cc 6008 	str.w	r6, [ip, #8]
 800b838:	e7ba      	b.n	800b7b0 <_free_r+0x3c>
 800b83a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b83e:	08db      	lsrs	r3, r3, #3
 800b840:	2101      	movs	r1, #1
 800b842:	6868      	ldr	r0, [r5, #4]
 800b844:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 800b848:	109b      	asrs	r3, r3, #2
 800b84a:	fa01 f303 	lsl.w	r3, r1, r3
 800b84e:	60e2      	str	r2, [r4, #12]
 800b850:	6891      	ldr	r1, [r2, #8]
 800b852:	4318      	orrs	r0, r3
 800b854:	6068      	str	r0, [r5, #4]
 800b856:	60a1      	str	r1, [r4, #8]
 800b858:	60cc      	str	r4, [r1, #12]
 800b85a:	6094      	str	r4, [r2, #8]
 800b85c:	e7d8      	b.n	800b810 <_free_r+0x9c>
 800b85e:	4e29      	ldr	r6, [pc, #164]	; (800b904 <_free_r+0x190>)
 800b860:	42b0      	cmp	r0, r6
 800b862:	d1ae      	bne.n	800b7c2 <_free_r+0x4e>
 800b864:	616c      	str	r4, [r5, #20]
 800b866:	f043 0201 	orr.w	r2, r3, #1
 800b86a:	612c      	str	r4, [r5, #16]
 800b86c:	60e0      	str	r0, [r4, #12]
 800b86e:	60a0      	str	r0, [r4, #8]
 800b870:	6062      	str	r2, [r4, #4]
 800b872:	50e3      	str	r3, [r4, r3]
 800b874:	e7cc      	b.n	800b810 <_free_r+0x9c>
 800b876:	18c0      	adds	r0, r0, r3
 800b878:	07cb      	lsls	r3, r1, #31
 800b87a:	d407      	bmi.n	800b88c <_free_r+0x118>
 800b87c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800b880:	1ae4      	subs	r4, r4, r3
 800b882:	18c0      	adds	r0, r0, r3
 800b884:	68a2      	ldr	r2, [r4, #8]
 800b886:	68e3      	ldr	r3, [r4, #12]
 800b888:	60d3      	str	r3, [r2, #12]
 800b88a:	609a      	str	r2, [r3, #8]
 800b88c:	f240 5258 	movw	r2, #1368	; 0x558
 800b890:	f040 0301 	orr.w	r3, r0, #1
 800b894:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800b898:	6063      	str	r3, [r4, #4]
 800b89a:	60ac      	str	r4, [r5, #8]
 800b89c:	6813      	ldr	r3, [r2, #0]
 800b89e:	4298      	cmp	r0, r3
 800b8a0:	d3b6      	bcc.n	800b810 <_free_r+0x9c>
 800b8a2:	f640 23ac 	movw	r3, #2732	; 0xaac
 800b8a6:	4640      	mov	r0, r8
 800b8a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b8ac:	6819      	ldr	r1, [r3, #0]
 800b8ae:	f7ff ff0f 	bl	800b6d0 <_malloc_trim_r>
 800b8b2:	e7ad      	b.n	800b810 <_free_r+0x9c>
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	e77b      	b.n	800b7b0 <_free_r+0x3c>
 800b8b8:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800b8bc:	0041      	lsls	r1, r0, #1
 800b8be:	2a14      	cmp	r2, #20
 800b8c0:	d990      	bls.n	800b7e4 <_free_r+0x70>
 800b8c2:	2a54      	cmp	r2, #84	; 0x54
 800b8c4:	d80c      	bhi.n	800b8e0 <_free_r+0x16c>
 800b8c6:	0b18      	lsrs	r0, r3, #12
 800b8c8:	306e      	adds	r0, #110	; 0x6e
 800b8ca:	0041      	lsls	r1, r0, #1
 800b8cc:	e78a      	b.n	800b7e4 <_free_r+0x70>
 800b8ce:	2601      	movs	r6, #1
 800b8d0:	684d      	ldr	r5, [r1, #4]
 800b8d2:	1080      	asrs	r0, r0, #2
 800b8d4:	4613      	mov	r3, r2
 800b8d6:	fa06 f000 	lsl.w	r0, r6, r0
 800b8da:	4305      	orrs	r5, r0
 800b8dc:	604d      	str	r5, [r1, #4]
 800b8de:	e793      	b.n	800b808 <_free_r+0x94>
 800b8e0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b8e4:	d803      	bhi.n	800b8ee <_free_r+0x17a>
 800b8e6:	0bd8      	lsrs	r0, r3, #15
 800b8e8:	3077      	adds	r0, #119	; 0x77
 800b8ea:	0041      	lsls	r1, r0, #1
 800b8ec:	e77a      	b.n	800b7e4 <_free_r+0x70>
 800b8ee:	f240 5154 	movw	r1, #1364	; 0x554
 800b8f2:	428a      	cmp	r2, r1
 800b8f4:	d803      	bhi.n	800b8fe <_free_r+0x18a>
 800b8f6:	0c98      	lsrs	r0, r3, #18
 800b8f8:	307c      	adds	r0, #124	; 0x7c
 800b8fa:	0041      	lsls	r1, r0, #1
 800b8fc:	e772      	b.n	800b7e4 <_free_r+0x70>
 800b8fe:	21fc      	movs	r1, #252	; 0xfc
 800b900:	207e      	movs	r0, #126	; 0x7e
 800b902:	e76f      	b.n	800b7e4 <_free_r+0x70>
 800b904:	20000154 	.word	0x20000154

0800b908 <__gettzinfo>:
 800b908:	f240 5060 	movw	r0, #1376	; 0x560
 800b90c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop

0800b914 <_setlocale_r>:
 800b914:	b510      	push	{r4, lr}
 800b916:	4614      	mov	r4, r2
 800b918:	b13a      	cbz	r2, 800b92a <_setlocale_r+0x16>
 800b91a:	f24f 0120 	movw	r1, #61472	; 0xf020
 800b91e:	4610      	mov	r0, r2
 800b920:	f6c0 0100 	movt	r1, #2048	; 0x800
 800b924:	f7fd fa14 	bl	8008d50 <strcmp>
 800b928:	b920      	cbnz	r0, 800b934 <_setlocale_r+0x20>
 800b92a:	f64e 70c8 	movw	r0, #61384	; 0xefc8
 800b92e:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b932:	bd10      	pop	{r4, pc}
 800b934:	f64e 71c8 	movw	r1, #61384	; 0xefc8
 800b938:	4620      	mov	r0, r4
 800b93a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800b93e:	f7fd fa07 	bl	8008d50 <strcmp>
 800b942:	2800      	cmp	r0, #0
 800b944:	d0f1      	beq.n	800b92a <_setlocale_r+0x16>
 800b946:	f64e 71ec 	movw	r1, #61420	; 0xefec
 800b94a:	4620      	mov	r0, r4
 800b94c:	f6c0 0100 	movt	r1, #2048	; 0x800
 800b950:	f7fd f9fe 	bl	8008d50 <strcmp>
 800b954:	f64e 73c8 	movw	r3, #61384	; 0xefc8
 800b958:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b95c:	2800      	cmp	r0, #0
 800b95e:	bf0c      	ite	eq
 800b960:	4618      	moveq	r0, r3
 800b962:	2000      	movne	r0, #0
 800b964:	bd10      	pop	{r4, pc}
 800b966:	bf00      	nop

0800b968 <__locale_charset>:
 800b968:	f240 50a0 	movw	r0, #1440	; 0x5a0
 800b96c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800b970:	4770      	bx	lr
 800b972:	bf00      	nop

0800b974 <__locale_mb_cur_max>:
 800b974:	f240 53a0 	movw	r3, #1440	; 0x5a0
 800b978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b97c:	6a18      	ldr	r0, [r3, #32]
 800b97e:	4770      	bx	lr

0800b980 <__locale_msgcharset>:
 800b980:	4800      	ldr	r0, [pc, #0]	; (800b984 <__locale_msgcharset+0x4>)
 800b982:	4770      	bx	lr
 800b984:	200005c4 	.word	0x200005c4

0800b988 <__locale_cjk_lang>:
 800b988:	2000      	movs	r0, #0
 800b98a:	4770      	bx	lr

0800b98c <_localeconv_r>:
 800b98c:	4800      	ldr	r0, [pc, #0]	; (800b990 <_localeconv_r+0x4>)
 800b98e:	4770      	bx	lr
 800b990:	200005e4 	.word	0x200005e4

0800b994 <setlocale>:
 800b994:	f240 0358 	movw	r3, #88	; 0x58
 800b998:	460a      	mov	r2, r1
 800b99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b99e:	4601      	mov	r1, r0
 800b9a0:	6818      	ldr	r0, [r3, #0]
 800b9a2:	f7ff bfb7 	b.w	800b914 <_setlocale_r>
 800b9a6:	bf00      	nop

0800b9a8 <localeconv>:
 800b9a8:	4800      	ldr	r0, [pc, #0]	; (800b9ac <localeconv+0x4>)
 800b9aa:	4770      	bx	lr
 800b9ac:	200005e4 	.word	0x200005e4

0800b9b0 <memchr>:
 800b9b0:	0783      	lsls	r3, r0, #30
 800b9b2:	b2c9      	uxtb	r1, r1
 800b9b4:	b470      	push	{r4, r5, r6}
 800b9b6:	d040      	beq.n	800ba3a <memchr+0x8a>
 800b9b8:	1e54      	subs	r4, r2, #1
 800b9ba:	2a00      	cmp	r2, #0
 800b9bc:	d03f      	beq.n	800ba3e <memchr+0x8e>
 800b9be:	7803      	ldrb	r3, [r0, #0]
 800b9c0:	428b      	cmp	r3, r1
 800b9c2:	d021      	beq.n	800ba08 <memchr+0x58>
 800b9c4:	1c43      	adds	r3, r0, #1
 800b9c6:	e004      	b.n	800b9d2 <memchr+0x22>
 800b9c8:	b304      	cbz	r4, 800ba0c <memchr+0x5c>
 800b9ca:	7802      	ldrb	r2, [r0, #0]
 800b9cc:	3c01      	subs	r4, #1
 800b9ce:	428a      	cmp	r2, r1
 800b9d0:	d01a      	beq.n	800ba08 <memchr+0x58>
 800b9d2:	f013 0f03 	tst.w	r3, #3
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f103 0301 	add.w	r3, r3, #1
 800b9dc:	d1f4      	bne.n	800b9c8 <memchr+0x18>
 800b9de:	2c03      	cmp	r4, #3
 800b9e0:	d816      	bhi.n	800ba10 <memchr+0x60>
 800b9e2:	1e65      	subs	r5, r4, #1
 800b9e4:	b194      	cbz	r4, 800ba0c <memchr+0x5c>
 800b9e6:	7803      	ldrb	r3, [r0, #0]
 800b9e8:	428b      	cmp	r3, r1
 800b9ea:	d00d      	beq.n	800ba08 <memchr+0x58>
 800b9ec:	1c42      	adds	r2, r0, #1
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	e002      	b.n	800b9f8 <memchr+0x48>
 800b9f2:	7804      	ldrb	r4, [r0, #0]
 800b9f4:	428c      	cmp	r4, r1
 800b9f6:	d007      	beq.n	800ba08 <memchr+0x58>
 800b9f8:	429d      	cmp	r5, r3
 800b9fa:	4610      	mov	r0, r2
 800b9fc:	f103 0301 	add.w	r3, r3, #1
 800ba00:	f102 0201 	add.w	r2, r2, #1
 800ba04:	d1f5      	bne.n	800b9f2 <memchr+0x42>
 800ba06:	2000      	movs	r0, #0
 800ba08:	bc70      	pop	{r4, r5, r6}
 800ba0a:	4770      	bx	lr
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	e7fb      	b.n	800ba08 <memchr+0x58>
 800ba10:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800ba14:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800ba18:	4602      	mov	r2, r0
 800ba1a:	3004      	adds	r0, #4
 800ba1c:	6813      	ldr	r3, [r2, #0]
 800ba1e:	4073      	eors	r3, r6
 800ba20:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800ba24:	ea25 0303 	bic.w	r3, r5, r3
 800ba28:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800ba2c:	d103      	bne.n	800ba36 <memchr+0x86>
 800ba2e:	3c04      	subs	r4, #4
 800ba30:	2c03      	cmp	r4, #3
 800ba32:	d8f1      	bhi.n	800ba18 <memchr+0x68>
 800ba34:	e7d5      	b.n	800b9e2 <memchr+0x32>
 800ba36:	4610      	mov	r0, r2
 800ba38:	e7d3      	b.n	800b9e2 <memchr+0x32>
 800ba3a:	4614      	mov	r4, r2
 800ba3c:	e7cf      	b.n	800b9de <memchr+0x2e>
 800ba3e:	4610      	mov	r0, r2
 800ba40:	e7e2      	b.n	800ba08 <memchr+0x58>
 800ba42:	bf00      	nop

0800ba44 <_Balloc>:
 800ba44:	b570      	push	{r4, r5, r6, lr}
 800ba46:	4606      	mov	r6, r0
 800ba48:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ba4a:	460d      	mov	r5, r1
 800ba4c:	b15c      	cbz	r4, 800ba66 <_Balloc+0x22>
 800ba4e:	68e2      	ldr	r2, [r4, #12]
 800ba50:	b19a      	cbz	r2, 800ba7a <_Balloc+0x36>
 800ba52:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800ba56:	b1e0      	cbz	r0, 800ba92 <_Balloc+0x4e>
 800ba58:	6801      	ldr	r1, [r0, #0]
 800ba5a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	6102      	str	r2, [r0, #16]
 800ba62:	60c2      	str	r2, [r0, #12]
 800ba64:	bd70      	pop	{r4, r5, r6, pc}
 800ba66:	2010      	movs	r0, #16
 800ba68:	f7fb ff94 	bl	8007994 <malloc>
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	4604      	mov	r4, r0
 800ba70:	6270      	str	r0, [r6, #36]	; 0x24
 800ba72:	6043      	str	r3, [r0, #4]
 800ba74:	6083      	str	r3, [r0, #8]
 800ba76:	6003      	str	r3, [r0, #0]
 800ba78:	60c3      	str	r3, [r0, #12]
 800ba7a:	2221      	movs	r2, #33	; 0x21
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	2104      	movs	r1, #4
 800ba80:	f001 fa6e 	bl	800cf60 <_calloc_r>
 800ba84:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ba86:	60e0      	str	r0, [r4, #12]
 800ba88:	68da      	ldr	r2, [r3, #12]
 800ba8a:	2a00      	cmp	r2, #0
 800ba8c:	d1e1      	bne.n	800ba52 <_Balloc+0xe>
 800ba8e:	2000      	movs	r0, #0
 800ba90:	bd70      	pop	{r4, r5, r6, pc}
 800ba92:	2301      	movs	r3, #1
 800ba94:	4630      	mov	r0, r6
 800ba96:	4619      	mov	r1, r3
 800ba98:	fa03 f405 	lsl.w	r4, r3, r5
 800ba9c:	1d62      	adds	r2, r4, #5
 800ba9e:	0092      	lsls	r2, r2, #2
 800baa0:	f001 fa5e 	bl	800cf60 <_calloc_r>
 800baa4:	2800      	cmp	r0, #0
 800baa6:	d0f2      	beq.n	800ba8e <_Balloc+0x4a>
 800baa8:	6045      	str	r5, [r0, #4]
 800baaa:	6084      	str	r4, [r0, #8]
 800baac:	e7d7      	b.n	800ba5e <_Balloc+0x1a>
 800baae:	bf00      	nop

0800bab0 <_Bfree>:
 800bab0:	b530      	push	{r4, r5, lr}
 800bab2:	4604      	mov	r4, r0
 800bab4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bab6:	b083      	sub	sp, #12
 800bab8:	b155      	cbz	r5, 800bad0 <_Bfree+0x20>
 800baba:	b139      	cbz	r1, 800bacc <_Bfree+0x1c>
 800babc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800babe:	684a      	ldr	r2, [r1, #4]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bac6:	6008      	str	r0, [r1, #0]
 800bac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bacc:	b003      	add	sp, #12
 800bace:	bd30      	pop	{r4, r5, pc}
 800bad0:	2010      	movs	r0, #16
 800bad2:	9101      	str	r1, [sp, #4]
 800bad4:	f7fb ff5e 	bl	8007994 <malloc>
 800bad8:	9901      	ldr	r1, [sp, #4]
 800bada:	6260      	str	r0, [r4, #36]	; 0x24
 800badc:	6045      	str	r5, [r0, #4]
 800bade:	6085      	str	r5, [r0, #8]
 800bae0:	6005      	str	r5, [r0, #0]
 800bae2:	60c5      	str	r5, [r0, #12]
 800bae4:	e7e9      	b.n	800baba <_Bfree+0xa>
 800bae6:	bf00      	nop

0800bae8 <__multadd>:
 800bae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baec:	4688      	mov	r8, r1
 800baee:	f8d1 a010 	ldr.w	sl, [r1, #16]
 800baf2:	b082      	sub	sp, #8
 800baf4:	4681      	mov	r9, r0
 800baf6:	f101 0514 	add.w	r5, r1, #20
 800bafa:	2400      	movs	r4, #0
 800bafc:	682f      	ldr	r7, [r5, #0]
 800bafe:	3401      	adds	r4, #1
 800bb00:	b2be      	uxth	r6, r7
 800bb02:	0c3f      	lsrs	r7, r7, #16
 800bb04:	fb02 3606 	mla	r6, r2, r6, r3
 800bb08:	fb02 f307 	mul.w	r3, r2, r7
 800bb0c:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800bb10:	b2b6      	uxth	r6, r6
 800bb12:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800bb16:	0c1b      	lsrs	r3, r3, #16
 800bb18:	45a2      	cmp	sl, r4
 800bb1a:	f845 6b04 	str.w	r6, [r5], #4
 800bb1e:	dced      	bgt.n	800bafc <__multadd+0x14>
 800bb20:	b153      	cbz	r3, 800bb38 <__multadd+0x50>
 800bb22:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800bb26:	4592      	cmp	sl, r2
 800bb28:	da0a      	bge.n	800bb40 <__multadd+0x58>
 800bb2a:	eb08 028a 	add.w	r2, r8, sl, lsl #2
 800bb2e:	f10a 0101 	add.w	r1, sl, #1
 800bb32:	f8c8 1010 	str.w	r1, [r8, #16]
 800bb36:	6153      	str	r3, [r2, #20]
 800bb38:	4640      	mov	r0, r8
 800bb3a:	b002      	add	sp, #8
 800bb3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb44:	4648      	mov	r0, r9
 800bb46:	9301      	str	r3, [sp, #4]
 800bb48:	3101      	adds	r1, #1
 800bb4a:	f7ff ff7b 	bl	800ba44 <_Balloc>
 800bb4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bb52:	f108 010c 	add.w	r1, r8, #12
 800bb56:	3202      	adds	r2, #2
 800bb58:	0092      	lsls	r2, r2, #2
 800bb5a:	4604      	mov	r4, r0
 800bb5c:	300c      	adds	r0, #12
 800bb5e:	f7fc fa25 	bl	8007fac <memcpy>
 800bb62:	4641      	mov	r1, r8
 800bb64:	4648      	mov	r0, r9
 800bb66:	46a0      	mov	r8, r4
 800bb68:	f7ff ffa2 	bl	800bab0 <_Bfree>
 800bb6c:	9b01      	ldr	r3, [sp, #4]
 800bb6e:	e7dc      	b.n	800bb2a <__multadd+0x42>

0800bb70 <__s2b>:
 800bb70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb74:	f648 6539 	movw	r5, #36409	; 0x8e39
 800bb78:	461f      	mov	r7, r3
 800bb7a:	f6c3 05e3 	movt	r5, #14563	; 0x38e3
 800bb7e:	3308      	adds	r3, #8
 800bb80:	4606      	mov	r6, r0
 800bb82:	460c      	mov	r4, r1
 800bb84:	4690      	mov	r8, r2
 800bb86:	fb85 1003 	smull	r1, r0, r5, r3
 800bb8a:	17db      	asrs	r3, r3, #31
 800bb8c:	ebc3 0060 	rsb	r0, r3, r0, asr #1
 800bb90:	2801      	cmp	r0, #1
 800bb92:	dd37      	ble.n	800bc04 <__s2b+0x94>
 800bb94:	2501      	movs	r5, #1
 800bb96:	2100      	movs	r1, #0
 800bb98:	006d      	lsls	r5, r5, #1
 800bb9a:	3101      	adds	r1, #1
 800bb9c:	42a8      	cmp	r0, r5
 800bb9e:	dcfb      	bgt.n	800bb98 <__s2b+0x28>
 800bba0:	4630      	mov	r0, r6
 800bba2:	f7ff ff4f 	bl	800ba44 <_Balloc>
 800bba6:	9b08      	ldr	r3, [sp, #32]
 800bba8:	6143      	str	r3, [r0, #20]
 800bbaa:	2301      	movs	r3, #1
 800bbac:	f1b8 0f09 	cmp.w	r8, #9
 800bbb0:	4601      	mov	r1, r0
 800bbb2:	6103      	str	r3, [r0, #16]
 800bbb4:	dd22      	ble.n	800bbfc <__s2b+0x8c>
 800bbb6:	f104 0909 	add.w	r9, r4, #9
 800bbba:	4444      	add	r4, r8
 800bbbc:	464d      	mov	r5, r9
 800bbbe:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bbc2:	220a      	movs	r2, #10
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	3b30      	subs	r3, #48	; 0x30
 800bbc8:	f7ff ff8e 	bl	800bae8 <__multadd>
 800bbcc:	42a5      	cmp	r5, r4
 800bbce:	4601      	mov	r1, r0
 800bbd0:	d1f5      	bne.n	800bbbe <__s2b+0x4e>
 800bbd2:	eb09 0408 	add.w	r4, r9, r8
 800bbd6:	3c08      	subs	r4, #8
 800bbd8:	4547      	cmp	r7, r8
 800bbda:	dd0c      	ble.n	800bbf6 <__s2b+0x86>
 800bbdc:	ebc8 0707 	rsb	r7, r8, r7
 800bbe0:	19e7      	adds	r7, r4, r7
 800bbe2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bbe6:	220a      	movs	r2, #10
 800bbe8:	4630      	mov	r0, r6
 800bbea:	3b30      	subs	r3, #48	; 0x30
 800bbec:	f7ff ff7c 	bl	800bae8 <__multadd>
 800bbf0:	42bc      	cmp	r4, r7
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	d1f5      	bne.n	800bbe2 <__s2b+0x72>
 800bbf6:	4608      	mov	r0, r1
 800bbf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbfc:	340a      	adds	r4, #10
 800bbfe:	f04f 0809 	mov.w	r8, #9
 800bc02:	e7e9      	b.n	800bbd8 <__s2b+0x68>
 800bc04:	2100      	movs	r1, #0
 800bc06:	e7cb      	b.n	800bba0 <__s2b+0x30>

0800bc08 <__hi0bits>:
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2000      	movs	r0, #0
 800bc0c:	0c1a      	lsrs	r2, r3, #16
 800bc0e:	d101      	bne.n	800bc14 <__hi0bits+0xc>
 800bc10:	041b      	lsls	r3, r3, #16
 800bc12:	2010      	movs	r0, #16
 800bc14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bc18:	d101      	bne.n	800bc1e <__hi0bits+0x16>
 800bc1a:	3008      	adds	r0, #8
 800bc1c:	021b      	lsls	r3, r3, #8
 800bc1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bc22:	d101      	bne.n	800bc28 <__hi0bits+0x20>
 800bc24:	3004      	adds	r0, #4
 800bc26:	011b      	lsls	r3, r3, #4
 800bc28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bc2c:	d101      	bne.n	800bc32 <__hi0bits+0x2a>
 800bc2e:	3002      	adds	r0, #2
 800bc30:	009b      	lsls	r3, r3, #2
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	db02      	blt.n	800bc3c <__hi0bits+0x34>
 800bc36:	005b      	lsls	r3, r3, #1
 800bc38:	d401      	bmi.n	800bc3e <__hi0bits+0x36>
 800bc3a:	2020      	movs	r0, #32
 800bc3c:	4770      	bx	lr
 800bc3e:	3001      	adds	r0, #1
 800bc40:	4770      	bx	lr
 800bc42:	bf00      	nop

0800bc44 <__lo0bits>:
 800bc44:	6803      	ldr	r3, [r0, #0]
 800bc46:	4602      	mov	r2, r0
 800bc48:	f013 0007 	ands.w	r0, r3, #7
 800bc4c:	d007      	beq.n	800bc5e <__lo0bits+0x1a>
 800bc4e:	07d9      	lsls	r1, r3, #31
 800bc50:	d41f      	bmi.n	800bc92 <__lo0bits+0x4e>
 800bc52:	0798      	lsls	r0, r3, #30
 800bc54:	d41f      	bmi.n	800bc96 <__lo0bits+0x52>
 800bc56:	089b      	lsrs	r3, r3, #2
 800bc58:	2002      	movs	r0, #2
 800bc5a:	6013      	str	r3, [r2, #0]
 800bc5c:	4770      	bx	lr
 800bc5e:	b299      	uxth	r1, r3
 800bc60:	b909      	cbnz	r1, 800bc66 <__lo0bits+0x22>
 800bc62:	0c1b      	lsrs	r3, r3, #16
 800bc64:	2010      	movs	r0, #16
 800bc66:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bc6a:	d101      	bne.n	800bc70 <__lo0bits+0x2c>
 800bc6c:	3008      	adds	r0, #8
 800bc6e:	0a1b      	lsrs	r3, r3, #8
 800bc70:	0719      	lsls	r1, r3, #28
 800bc72:	d101      	bne.n	800bc78 <__lo0bits+0x34>
 800bc74:	3004      	adds	r0, #4
 800bc76:	091b      	lsrs	r3, r3, #4
 800bc78:	0799      	lsls	r1, r3, #30
 800bc7a:	d101      	bne.n	800bc80 <__lo0bits+0x3c>
 800bc7c:	3002      	adds	r0, #2
 800bc7e:	089b      	lsrs	r3, r3, #2
 800bc80:	07d9      	lsls	r1, r3, #31
 800bc82:	d404      	bmi.n	800bc8e <__lo0bits+0x4a>
 800bc84:	085b      	lsrs	r3, r3, #1
 800bc86:	d101      	bne.n	800bc8c <__lo0bits+0x48>
 800bc88:	2020      	movs	r0, #32
 800bc8a:	4770      	bx	lr
 800bc8c:	3001      	adds	r0, #1
 800bc8e:	6013      	str	r3, [r2, #0]
 800bc90:	4770      	bx	lr
 800bc92:	2000      	movs	r0, #0
 800bc94:	4770      	bx	lr
 800bc96:	085b      	lsrs	r3, r3, #1
 800bc98:	2001      	movs	r0, #1
 800bc9a:	6013      	str	r3, [r2, #0]
 800bc9c:	4770      	bx	lr
 800bc9e:	bf00      	nop

0800bca0 <__i2b>:
 800bca0:	b510      	push	{r4, lr}
 800bca2:	460c      	mov	r4, r1
 800bca4:	2101      	movs	r1, #1
 800bca6:	f7ff fecd 	bl	800ba44 <_Balloc>
 800bcaa:	2201      	movs	r2, #1
 800bcac:	6144      	str	r4, [r0, #20]
 800bcae:	6102      	str	r2, [r0, #16]
 800bcb0:	bd10      	pop	{r4, pc}
 800bcb2:	bf00      	nop

0800bcb4 <__multiply>:
 800bcb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb8:	460c      	mov	r4, r1
 800bcba:	690e      	ldr	r6, [r1, #16]
 800bcbc:	b085      	sub	sp, #20
 800bcbe:	6915      	ldr	r5, [r2, #16]
 800bcc0:	4617      	mov	r7, r2
 800bcc2:	42ae      	cmp	r6, r5
 800bcc4:	da04      	bge.n	800bcd0 <__multiply+0x1c>
 800bcc6:	4632      	mov	r2, r6
 800bcc8:	463c      	mov	r4, r7
 800bcca:	462e      	mov	r6, r5
 800bccc:	460f      	mov	r7, r1
 800bcce:	4615      	mov	r5, r2
 800bcd0:	68a3      	ldr	r3, [r4, #8]
 800bcd2:	eb06 0805 	add.w	r8, r6, r5
 800bcd6:	6861      	ldr	r1, [r4, #4]
 800bcd8:	4598      	cmp	r8, r3
 800bcda:	bfc8      	it	gt
 800bcdc:	3101      	addgt	r1, #1
 800bcde:	f7ff feb1 	bl	800ba44 <_Balloc>
 800bce2:	eb00 0988 	add.w	r9, r0, r8, lsl #2
 800bce6:	f100 0314 	add.w	r3, r0, #20
 800bcea:	f109 0914 	add.w	r9, r9, #20
 800bcee:	9001      	str	r0, [sp, #4]
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	454b      	cmp	r3, r9
 800bcf4:	d203      	bcs.n	800bcfe <__multiply+0x4a>
 800bcf6:	f843 0b04 	str.w	r0, [r3], #4
 800bcfa:	4599      	cmp	r9, r3
 800bcfc:	d8fb      	bhi.n	800bcf6 <__multiply+0x42>
 800bcfe:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bd02:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800bd06:	3714      	adds	r7, #20
 800bd08:	3514      	adds	r5, #20
 800bd0a:	3414      	adds	r4, #20
 800bd0c:	3614      	adds	r6, #20
 800bd0e:	42af      	cmp	r7, r5
 800bd10:	d257      	bcs.n	800bdc2 <__multiply+0x10e>
 800bd12:	9a01      	ldr	r2, [sp, #4]
 800bd14:	f8cd 9008 	str.w	r9, [sp, #8]
 800bd18:	46a9      	mov	r9, r5
 800bd1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd1e:	f102 0c18 	add.w	ip, r2, #24
 800bd22:	46a0      	mov	r8, r4
 800bd24:	f857 4b04 	ldr.w	r4, [r7], #4
 800bd28:	b2a0      	uxth	r0, r4
 800bd2a:	b1f0      	cbz	r0, 800bd6a <__multiply+0xb6>
 800bd2c:	4642      	mov	r2, r8
 800bd2e:	f1ac 0304 	sub.w	r3, ip, #4
 800bd32:	2400      	movs	r4, #0
 800bd34:	f852 1b04 	ldr.w	r1, [r2], #4
 800bd38:	681d      	ldr	r5, [r3, #0]
 800bd3a:	fa1f fa81 	uxth.w	sl, r1
 800bd3e:	0c09      	lsrs	r1, r1, #16
 800bd40:	fa1f fb85 	uxth.w	fp, r5
 800bd44:	0c2d      	lsrs	r5, r5, #16
 800bd46:	fb00 ba0a 	mla	sl, r0, sl, fp
 800bd4a:	fb00 5101 	mla	r1, r0, r1, r5
 800bd4e:	4454      	add	r4, sl
 800bd50:	eb01 4114 	add.w	r1, r1, r4, lsr #16
 800bd54:	b2a4      	uxth	r4, r4
 800bd56:	ea44 4501 	orr.w	r5, r4, r1, lsl #16
 800bd5a:	0c0c      	lsrs	r4, r1, #16
 800bd5c:	4296      	cmp	r6, r2
 800bd5e:	f843 5b04 	str.w	r5, [r3], #4
 800bd62:	d8e7      	bhi.n	800bd34 <__multiply+0x80>
 800bd64:	601c      	str	r4, [r3, #0]
 800bd66:	f857 4c04 	ldr.w	r4, [r7, #-4]
 800bd6a:	0c24      	lsrs	r4, r4, #16
 800bd6c:	d021      	beq.n	800bdb2 <__multiply+0xfe>
 800bd6e:	f85c 1c04 	ldr.w	r1, [ip, #-4]
 800bd72:	4642      	mov	r2, r8
 800bd74:	4663      	mov	r3, ip
 800bd76:	2500      	movs	r5, #0
 800bd78:	4608      	mov	r0, r1
 800bd7a:	f8b2 a000 	ldrh.w	sl, [r2]
 800bd7e:	0c00      	lsrs	r0, r0, #16
 800bd80:	b289      	uxth	r1, r1
 800bd82:	469b      	mov	fp, r3
 800bd84:	fb04 000a 	mla	r0, r4, sl, r0
 800bd88:	1945      	adds	r5, r0, r5
 800bd8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800bd8e:	f843 1c04 	str.w	r1, [r3, #-4]
 800bd92:	f853 0b04 	ldr.w	r0, [r3], #4
 800bd96:	f852 1b04 	ldr.w	r1, [r2], #4
 800bd9a:	fa1f fa80 	uxth.w	sl, r0
 800bd9e:	0c09      	lsrs	r1, r1, #16
 800bda0:	fb04 a101 	mla	r1, r4, r1, sl
 800bda4:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800bda8:	0c0d      	lsrs	r5, r1, #16
 800bdaa:	4296      	cmp	r6, r2
 800bdac:	d8e5      	bhi.n	800bd7a <__multiply+0xc6>
 800bdae:	f8cb 1000 	str.w	r1, [fp]
 800bdb2:	45b9      	cmp	r9, r7
 800bdb4:	f10c 0c04 	add.w	ip, ip, #4
 800bdb8:	d8b4      	bhi.n	800bd24 <__multiply+0x70>
 800bdba:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800bdbe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bdc2:	f1b8 0f00 	cmp.w	r8, #0
 800bdc6:	dd0b      	ble.n	800bde0 <__multiply+0x12c>
 800bdc8:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800bdcc:	f1a9 0904 	sub.w	r9, r9, #4
 800bdd0:	b11b      	cbz	r3, 800bdda <__multiply+0x126>
 800bdd2:	e005      	b.n	800bde0 <__multiply+0x12c>
 800bdd4:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 800bdd8:	b913      	cbnz	r3, 800bde0 <__multiply+0x12c>
 800bdda:	f1b8 0801 	subs.w	r8, r8, #1
 800bdde:	d1f9      	bne.n	800bdd4 <__multiply+0x120>
 800bde0:	9b01      	ldr	r3, [sp, #4]
 800bde2:	4618      	mov	r0, r3
 800bde4:	f8c3 8010 	str.w	r8, [r3, #16]
 800bde8:	b005      	add	sp, #20
 800bdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdee:	bf00      	nop

0800bdf0 <__pow5mult>:
 800bdf0:	f012 0303 	ands.w	r3, r2, #3
 800bdf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf8:	4614      	mov	r4, r2
 800bdfa:	4680      	mov	r8, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	d128      	bne.n	800be52 <__pow5mult+0x62>
 800be00:	10a4      	asrs	r4, r4, #2
 800be02:	d01a      	beq.n	800be3a <__pow5mult+0x4a>
 800be04:	f8d8 5024 	ldr.w	r5, [r8, #36]	; 0x24
 800be08:	2d00      	cmp	r5, #0
 800be0a:	d02e      	beq.n	800be6a <__pow5mult+0x7a>
 800be0c:	68ae      	ldr	r6, [r5, #8]
 800be0e:	b92e      	cbnz	r6, 800be1c <__pow5mult+0x2c>
 800be10:	e036      	b.n	800be80 <__pow5mult+0x90>
 800be12:	1064      	asrs	r4, r4, #1
 800be14:	d011      	beq.n	800be3a <__pow5mult+0x4a>
 800be16:	6835      	ldr	r5, [r6, #0]
 800be18:	b195      	cbz	r5, 800be40 <__pow5mult+0x50>
 800be1a:	462e      	mov	r6, r5
 800be1c:	07e0      	lsls	r0, r4, #31
 800be1e:	d5f8      	bpl.n	800be12 <__pow5mult+0x22>
 800be20:	4639      	mov	r1, r7
 800be22:	4632      	mov	r2, r6
 800be24:	4640      	mov	r0, r8
 800be26:	f7ff ff45 	bl	800bcb4 <__multiply>
 800be2a:	4639      	mov	r1, r7
 800be2c:	4605      	mov	r5, r0
 800be2e:	4640      	mov	r0, r8
 800be30:	f7ff fe3e 	bl	800bab0 <_Bfree>
 800be34:	1064      	asrs	r4, r4, #1
 800be36:	462f      	mov	r7, r5
 800be38:	d1ed      	bne.n	800be16 <__pow5mult+0x26>
 800be3a:	4638      	mov	r0, r7
 800be3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be40:	4631      	mov	r1, r6
 800be42:	4632      	mov	r2, r6
 800be44:	4640      	mov	r0, r8
 800be46:	f7ff ff35 	bl	800bcb4 <__multiply>
 800be4a:	6030      	str	r0, [r6, #0]
 800be4c:	4606      	mov	r6, r0
 800be4e:	6005      	str	r5, [r0, #0]
 800be50:	e7e4      	b.n	800be1c <__pow5mult+0x2c>
 800be52:	f64e 6260 	movw	r2, #61024	; 0xee60
 800be56:	1e5d      	subs	r5, r3, #1
 800be58:	f6c0 0200 	movt	r2, #2048	; 0x800
 800be5c:	2300      	movs	r3, #0
 800be5e:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800be62:	f7ff fe41 	bl	800bae8 <__multadd>
 800be66:	4607      	mov	r7, r0
 800be68:	e7ca      	b.n	800be00 <__pow5mult+0x10>
 800be6a:	2010      	movs	r0, #16
 800be6c:	f7fb fd92 	bl	8007994 <malloc>
 800be70:	2300      	movs	r3, #0
 800be72:	4605      	mov	r5, r0
 800be74:	f8c8 0024 	str.w	r0, [r8, #36]	; 0x24
 800be78:	6043      	str	r3, [r0, #4]
 800be7a:	6083      	str	r3, [r0, #8]
 800be7c:	6003      	str	r3, [r0, #0]
 800be7e:	60c3      	str	r3, [r0, #12]
 800be80:	4640      	mov	r0, r8
 800be82:	f240 2171 	movw	r1, #625	; 0x271
 800be86:	f7ff ff0b 	bl	800bca0 <__i2b>
 800be8a:	2300      	movs	r3, #0
 800be8c:	60a8      	str	r0, [r5, #8]
 800be8e:	4606      	mov	r6, r0
 800be90:	6003      	str	r3, [r0, #0]
 800be92:	e7c3      	b.n	800be1c <__pow5mult+0x2c>

0800be94 <__lshift>:
 800be94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be98:	4693      	mov	fp, r2
 800be9a:	690a      	ldr	r2, [r1, #16]
 800be9c:	460f      	mov	r7, r1
 800be9e:	ea4f 156b 	mov.w	r5, fp, asr #5
 800bea2:	688b      	ldr	r3, [r1, #8]
 800bea4:	eb05 0a02 	add.w	sl, r5, r2
 800bea8:	4681      	mov	r9, r0
 800beaa:	f10a 0601 	add.w	r6, sl, #1
 800beae:	6849      	ldr	r1, [r1, #4]
 800beb0:	429e      	cmp	r6, r3
 800beb2:	dd03      	ble.n	800bebc <__lshift+0x28>
 800beb4:	005b      	lsls	r3, r3, #1
 800beb6:	3101      	adds	r1, #1
 800beb8:	429e      	cmp	r6, r3
 800beba:	dcfb      	bgt.n	800beb4 <__lshift+0x20>
 800bebc:	4648      	mov	r0, r9
 800bebe:	f7ff fdc1 	bl	800ba44 <_Balloc>
 800bec2:	2d00      	cmp	r5, #0
 800bec4:	4680      	mov	r8, r0
 800bec6:	f100 0414 	add.w	r4, r0, #20
 800beca:	dd0a      	ble.n	800bee2 <__lshift+0x4e>
 800becc:	2300      	movs	r3, #0
 800bece:	461a      	mov	r2, r3
 800bed0:	3301      	adds	r3, #1
 800bed2:	f844 2b04 	str.w	r2, [r4], #4
 800bed6:	42ab      	cmp	r3, r5
 800bed8:	d1fa      	bne.n	800bed0 <__lshift+0x3c>
 800beda:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800bede:	f103 0414 	add.w	r4, r3, #20
 800bee2:	6938      	ldr	r0, [r7, #16]
 800bee4:	f107 0514 	add.w	r5, r7, #20
 800bee8:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800beec:	3014      	adds	r0, #20
 800beee:	f01b 0b1f 	ands.w	fp, fp, #31
 800bef2:	d01c      	beq.n	800bf2e <__lshift+0x9a>
 800bef4:	f1cb 0320 	rsb	r3, fp, #32
 800bef8:	2200      	movs	r2, #0
 800befa:	6829      	ldr	r1, [r5, #0]
 800befc:	fa01 f10b 	lsl.w	r1, r1, fp
 800bf00:	430a      	orrs	r2, r1
 800bf02:	f844 2b04 	str.w	r2, [r4], #4
 800bf06:	f855 2b04 	ldr.w	r2, [r5], #4
 800bf0a:	42a8      	cmp	r0, r5
 800bf0c:	fa22 f203 	lsr.w	r2, r2, r3
 800bf10:	d8f3      	bhi.n	800befa <__lshift+0x66>
 800bf12:	6022      	str	r2, [r4, #0]
 800bf14:	b10a      	cbz	r2, 800bf1a <__lshift+0x86>
 800bf16:	f10a 0602 	add.w	r6, sl, #2
 800bf1a:	4648      	mov	r0, r9
 800bf1c:	3e01      	subs	r6, #1
 800bf1e:	4639      	mov	r1, r7
 800bf20:	f8c8 6010 	str.w	r6, [r8, #16]
 800bf24:	f7ff fdc4 	bl	800bab0 <_Bfree>
 800bf28:	4640      	mov	r0, r8
 800bf2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf32:	42a8      	cmp	r0, r5
 800bf34:	f844 3b04 	str.w	r3, [r4], #4
 800bf38:	d9ef      	bls.n	800bf1a <__lshift+0x86>
 800bf3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf3e:	42a8      	cmp	r0, r5
 800bf40:	f844 3b04 	str.w	r3, [r4], #4
 800bf44:	d8f3      	bhi.n	800bf2e <__lshift+0x9a>
 800bf46:	e7e8      	b.n	800bf1a <__lshift+0x86>

0800bf48 <__mcmp>:
 800bf48:	4603      	mov	r3, r0
 800bf4a:	690a      	ldr	r2, [r1, #16]
 800bf4c:	6900      	ldr	r0, [r0, #16]
 800bf4e:	b430      	push	{r4, r5}
 800bf50:	1a80      	subs	r0, r0, r2
 800bf52:	d10f      	bne.n	800bf74 <__mcmp+0x2c>
 800bf54:	3204      	adds	r2, #4
 800bf56:	f103 0514 	add.w	r5, r3, #20
 800bf5a:	0092      	lsls	r2, r2, #2
 800bf5c:	189b      	adds	r3, r3, r2
 800bf5e:	1889      	adds	r1, r1, r2
 800bf60:	3304      	adds	r3, #4
 800bf62:	3104      	adds	r1, #4
 800bf64:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bf68:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bf6c:	42a2      	cmp	r2, r4
 800bf6e:	d103      	bne.n	800bf78 <__mcmp+0x30>
 800bf70:	429d      	cmp	r5, r3
 800bf72:	d3f7      	bcc.n	800bf64 <__mcmp+0x1c>
 800bf74:	bc30      	pop	{r4, r5}
 800bf76:	4770      	bx	lr
 800bf78:	4294      	cmp	r4, r2
 800bf7a:	bf94      	ite	ls
 800bf7c:	2001      	movls	r0, #1
 800bf7e:	f04f 30ff 	movhi.w	r0, #4294967295
 800bf82:	e7f7      	b.n	800bf74 <__mcmp+0x2c>

0800bf84 <__mdiff>:
 800bf84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf88:	468b      	mov	fp, r1
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	4611      	mov	r1, r2
 800bf8e:	4658      	mov	r0, fp
 800bf90:	4691      	mov	r9, r2
 800bf92:	f7ff ffd9 	bl	800bf48 <__mcmp>
 800bf96:	1e05      	subs	r5, r0, #0
 800bf98:	d061      	beq.n	800c05e <__mdiff+0xda>
 800bf9a:	bfbc      	itt	lt
 800bf9c:	465b      	movlt	r3, fp
 800bf9e:	46cb      	movlt	fp, r9
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	bfb8      	it	lt
 800bfa4:	4699      	movlt	r9, r3
 800bfa6:	f8db 1004 	ldr.w	r1, [fp, #4]
 800bfaa:	bfac      	ite	ge
 800bfac:	f04f 0800 	movge.w	r8, #0
 800bfb0:	f04f 0801 	movlt.w	r8, #1
 800bfb4:	f7ff fd46 	bl	800ba44 <_Balloc>
 800bfb8:	f8db 7010 	ldr.w	r7, [fp, #16]
 800bfbc:	f109 0514 	add.w	r5, r9, #20
 800bfc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bfc4:	f10b 0614 	add.w	r6, fp, #20
 800bfc8:	2400      	movs	r4, #0
 800bfca:	eb0b 0c87 	add.w	ip, fp, r7, lsl #2
 800bfce:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 800bfd2:	f10c 0c14 	add.w	ip, ip, #20
 800bfd6:	f109 0914 	add.w	r9, r9, #20
 800bfda:	f100 0a14 	add.w	sl, r0, #20
 800bfde:	f8c0 800c 	str.w	r8, [r0, #12]
 800bfe2:	f856 8b04 	ldr.w	r8, [r6], #4
 800bfe6:	4653      	mov	r3, sl
 800bfe8:	f855 ab04 	ldr.w	sl, [r5], #4
 800bfec:	4632      	mov	r2, r6
 800bfee:	fa1f f188 	uxth.w	r1, r8
 800bff2:	1909      	adds	r1, r1, r4
 800bff4:	fa1f fb8a 	uxth.w	fp, sl
 800bff8:	ebcb 0101 	rsb	r1, fp, r1
 800bffc:	ea4f 441a 	mov.w	r4, sl, lsr #16
 800c000:	ebc4 4418 	rsb	r4, r4, r8, lsr #16
 800c004:	eb04 4421 	add.w	r4, r4, r1, asr #16
 800c008:	b289      	uxth	r1, r1
 800c00a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c00e:	1424      	asrs	r4, r4, #16
 800c010:	45a9      	cmp	r9, r5
 800c012:	f843 1b04 	str.w	r1, [r3], #4
 800c016:	469a      	mov	sl, r3
 800c018:	d8e3      	bhi.n	800bfe2 <__mdiff+0x5e>
 800c01a:	45b4      	cmp	ip, r6
 800c01c:	4698      	mov	r8, r3
 800c01e:	d914      	bls.n	800c04a <__mdiff+0xc6>
 800c020:	f852 5b04 	ldr.w	r5, [r2], #4
 800c024:	b2a9      	uxth	r1, r5
 800c026:	0c2d      	lsrs	r5, r5, #16
 800c028:	190c      	adds	r4, r1, r4
 800c02a:	eb05 4524 	add.w	r5, r5, r4, asr #16
 800c02e:	b2a4      	uxth	r4, r4
 800c030:	ea44 4105 	orr.w	r1, r4, r5, lsl #16
 800c034:	142c      	asrs	r4, r5, #16
 800c036:	4594      	cmp	ip, r2
 800c038:	f843 1b04 	str.w	r1, [r3], #4
 800c03c:	d8f0      	bhi.n	800c020 <__mdiff+0x9c>
 800c03e:	43f3      	mvns	r3, r6
 800c040:	4463      	add	r3, ip
 800c042:	f023 0303 	bic.w	r3, r3, #3
 800c046:	3304      	adds	r3, #4
 800c048:	4443      	add	r3, r8
 800c04a:	3b04      	subs	r3, #4
 800c04c:	b921      	cbnz	r1, 800c058 <__mdiff+0xd4>
 800c04e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c052:	3f01      	subs	r7, #1
 800c054:	2a00      	cmp	r2, #0
 800c056:	d0fa      	beq.n	800c04e <__mdiff+0xca>
 800c058:	6107      	str	r7, [r0, #16]
 800c05a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c05e:	4620      	mov	r0, r4
 800c060:	4629      	mov	r1, r5
 800c062:	f7ff fcef 	bl	800ba44 <_Balloc>
 800c066:	2301      	movs	r3, #1
 800c068:	6145      	str	r5, [r0, #20]
 800c06a:	6103      	str	r3, [r0, #16]
 800c06c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c070 <__ulp>:
 800c070:	2300      	movs	r3, #0
 800c072:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800c076:	400b      	ands	r3, r1
 800c078:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dd02      	ble.n	800c086 <__ulp+0x16>
 800c080:	4619      	mov	r1, r3
 800c082:	2000      	movs	r0, #0
 800c084:	4770      	bx	lr
 800c086:	425b      	negs	r3, r3
 800c088:	2100      	movs	r1, #0
 800c08a:	151b      	asrs	r3, r3, #20
 800c08c:	2b13      	cmp	r3, #19
 800c08e:	dd0b      	ble.n	800c0a8 <__ulp+0x38>
 800c090:	2b32      	cmp	r3, #50	; 0x32
 800c092:	dd02      	ble.n	800c09a <__ulp+0x2a>
 800c094:	2301      	movs	r3, #1
 800c096:	4618      	mov	r0, r3
 800c098:	4770      	bx	lr
 800c09a:	2201      	movs	r2, #1
 800c09c:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 800c0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	4770      	bx	lr
 800c0a8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	fa42 f103 	asr.w	r1, r2, r3
 800c0b2:	4770      	bx	lr

0800c0b4 <__b2d>:
 800c0b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0b8:	f100 0814 	add.w	r8, r0, #20
 800c0bc:	6906      	ldr	r6, [r0, #16]
 800c0be:	4689      	mov	r9, r1
 800c0c0:	3604      	adds	r6, #4
 800c0c2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c0c6:	4634      	mov	r4, r6
 800c0c8:	4637      	mov	r7, r6
 800c0ca:	f854 5b04 	ldr.w	r5, [r4], #4
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	f7ff fd9a 	bl	800bc08 <__hi0bits>
 800c0d4:	280a      	cmp	r0, #10
 800c0d6:	f1c0 0320 	rsb	r3, r0, #32
 800c0da:	f8c9 3000 	str.w	r3, [r9]
 800c0de:	dc18      	bgt.n	800c112 <__b2d+0x5e>
 800c0e0:	45b0      	cmp	r8, r6
 800c0e2:	f1c0 010b 	rsb	r1, r0, #11
 800c0e6:	fa25 f701 	lsr.w	r7, r5, r1
 800c0ea:	bf38      	it	cc
 800c0ec:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800c0f0:	f047 577f 	orr.w	r7, r7, #1069547520	; 0x3fc00000
 800c0f4:	f447 1340 	orr.w	r3, r7, #3145728	; 0x300000
 800c0f8:	bf34      	ite	cc
 800c0fa:	fa24 f101 	lsrcc.w	r1, r4, r1
 800c0fe:	2100      	movcs	r1, #0
 800c100:	3015      	adds	r0, #21
 800c102:	fa05 f500 	lsl.w	r5, r5, r0
 800c106:	ea41 0205 	orr.w	r2, r1, r5
 800c10a:	4610      	mov	r0, r2
 800c10c:	4619      	mov	r1, r3
 800c10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c112:	2100      	movs	r1, #0
 800c114:	45b0      	cmp	r8, r6
 800c116:	d202      	bcs.n	800c11e <__b2d+0x6a>
 800c118:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800c11c:	1f37      	subs	r7, r6, #4
 800c11e:	f1b0 040b 	subs.w	r4, r0, #11
 800c122:	d018      	beq.n	800c156 <__b2d+0xa2>
 800c124:	fa05 f504 	lsl.w	r5, r5, r4
 800c128:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800c12c:	4547      	cmp	r7, r8
 800c12e:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800c132:	fa21 f600 	lsr.w	r6, r1, r0
 800c136:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c13a:	ea45 0306 	orr.w	r3, r5, r6
 800c13e:	bf88      	it	hi
 800c140:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 800c144:	fa01 f104 	lsl.w	r1, r1, r4
 800c148:	bf8c      	ite	hi
 800c14a:	fa25 f000 	lsrhi.w	r0, r5, r0
 800c14e:	2000      	movls	r0, #0
 800c150:	ea40 0201 	orr.w	r2, r0, r1
 800c154:	e7d9      	b.n	800c10a <__b2d+0x56>
 800c156:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800c15a:	460a      	mov	r2, r1
 800c15c:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800c160:	e7d3      	b.n	800c10a <__b2d+0x56>
 800c162:	bf00      	nop

0800c164 <__d2b>:
 800c164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c168:	b083      	sub	sp, #12
 800c16a:	2101      	movs	r1, #1
 800c16c:	461d      	mov	r5, r3
 800c16e:	4614      	mov	r4, r2
 800c170:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c172:	f7ff fc67 	bl	800ba44 <_Balloc>
 800c176:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800c17a:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800c17e:	46a9      	mov	r9, r5
 800c180:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c184:	4680      	mov	r8, r0
 800c186:	b10e      	cbz	r6, 800c18c <__d2b+0x28>
 800c188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c18c:	9301      	str	r3, [sp, #4]
 800c18e:	2c00      	cmp	r4, #0
 800c190:	d024      	beq.n	800c1dc <__d2b+0x78>
 800c192:	a802      	add	r0, sp, #8
 800c194:	f840 4d08 	str.w	r4, [r0, #-8]!
 800c198:	4668      	mov	r0, sp
 800c19a:	f7ff fd53 	bl	800bc44 <__lo0bits>
 800c19e:	9b01      	ldr	r3, [sp, #4]
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	d131      	bne.n	800c208 <__d2b+0xa4>
 800c1a4:	9a00      	ldr	r2, [sp, #0]
 800c1a6:	f8c8 2014 	str.w	r2, [r8, #20]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	bf0c      	ite	eq
 800c1ae:	2401      	moveq	r4, #1
 800c1b0:	2402      	movne	r4, #2
 800c1b2:	f8c8 3018 	str.w	r3, [r8, #24]
 800c1b6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c1ba:	b9e6      	cbnz	r6, 800c1f6 <__d2b+0x92>
 800c1bc:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800c1c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c1c4:	6038      	str	r0, [r7, #0]
 800c1c6:	6918      	ldr	r0, [r3, #16]
 800c1c8:	f7ff fd1e 	bl	800bc08 <__hi0bits>
 800c1cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1ce:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800c1d2:	6018      	str	r0, [r3, #0]
 800c1d4:	4640      	mov	r0, r8
 800c1d6:	b003      	add	sp, #12
 800c1d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1dc:	a801      	add	r0, sp, #4
 800c1de:	f7ff fd31 	bl	800bc44 <__lo0bits>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	461c      	mov	r4, r3
 800c1e6:	f8c8 3010 	str.w	r3, [r8, #16]
 800c1ea:	9b01      	ldr	r3, [sp, #4]
 800c1ec:	f8c8 3014 	str.w	r3, [r8, #20]
 800c1f0:	3020      	adds	r0, #32
 800c1f2:	2e00      	cmp	r6, #0
 800c1f4:	d0e2      	beq.n	800c1bc <__d2b+0x58>
 800c1f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c1f8:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800c1fc:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800c200:	4448      	add	r0, r9
 800c202:	6038      	str	r0, [r7, #0]
 800c204:	6013      	str	r3, [r2, #0]
 800c206:	e7e5      	b.n	800c1d4 <__d2b+0x70>
 800c208:	f1c0 0120 	rsb	r1, r0, #32
 800c20c:	9a00      	ldr	r2, [sp, #0]
 800c20e:	fa03 f101 	lsl.w	r1, r3, r1
 800c212:	fa23 f300 	lsr.w	r3, r3, r0
 800c216:	430a      	orrs	r2, r1
 800c218:	9301      	str	r3, [sp, #4]
 800c21a:	f8c8 2014 	str.w	r2, [r8, #20]
 800c21e:	e7c4      	b.n	800c1aa <__d2b+0x46>

0800c220 <__ratio>:
 800c220:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c224:	b083      	sub	sp, #12
 800c226:	4688      	mov	r8, r1
 800c228:	4669      	mov	r1, sp
 800c22a:	4606      	mov	r6, r0
 800c22c:	f7ff ff42 	bl	800c0b4 <__b2d>
 800c230:	460d      	mov	r5, r1
 800c232:	4604      	mov	r4, r0
 800c234:	a901      	add	r1, sp, #4
 800c236:	4640      	mov	r0, r8
 800c238:	f7ff ff3c 	bl	800c0b4 <__b2d>
 800c23c:	462f      	mov	r7, r5
 800c23e:	460b      	mov	r3, r1
 800c240:	4602      	mov	r2, r0
 800c242:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c246:	4699      	mov	r9, r3
 800c248:	6930      	ldr	r0, [r6, #16]
 800c24a:	4626      	mov	r6, r4
 800c24c:	4690      	mov	r8, r2
 800c24e:	ebc1 0e00 	rsb	lr, r1, r0
 800c252:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800c256:	1a40      	subs	r0, r0, r1
 800c258:	eb00 114e 	add.w	r1, r0, lr, lsl #5
 800c25c:	2900      	cmp	r1, #0
 800c25e:	bfc9      	itett	gt
 800c260:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 800c264:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 800c268:	4624      	movgt	r4, r4
 800c26a:	463d      	movgt	r5, r7
 800c26c:	bfdc      	itt	le
 800c26e:	4612      	movle	r2, r2
 800c270:	464b      	movle	r3, r9
 800c272:	4620      	mov	r0, r4
 800c274:	4629      	mov	r1, r5
 800c276:	f001 fe67 	bl	800df48 <__aeabi_ddiv>
 800c27a:	b003      	add	sp, #12
 800c27c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800c280 <_mprec_log10>:
 800c280:	2817      	cmp	r0, #23
 800c282:	b510      	push	{r4, lr}
 800c284:	4604      	mov	r4, r0
 800c286:	dd0c      	ble.n	800c2a2 <_mprec_log10+0x22>
 800c288:	2100      	movs	r1, #0
 800c28a:	2000      	movs	r0, #0
 800c28c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800c290:	2300      	movs	r3, #0
 800c292:	2200      	movs	r2, #0
 800c294:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c298:	f001 fd2c 	bl	800dcf4 <__aeabi_dmul>
 800c29c:	3c01      	subs	r4, #1
 800c29e:	d1f7      	bne.n	800c290 <_mprec_log10+0x10>
 800c2a0:	bd10      	pop	{r4, pc}
 800c2a2:	f64e 6360 	movw	r3, #61024	; 0xee60
 800c2a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 800c2aa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800c2ae:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800c2b2:	bd10      	pop	{r4, pc}

0800c2b4 <__copybits>:
 800c2b4:	b470      	push	{r4, r5, r6}
 800c2b6:	3901      	subs	r1, #1
 800c2b8:	6915      	ldr	r5, [r2, #16]
 800c2ba:	f102 0314 	add.w	r3, r2, #20
 800c2be:	114e      	asrs	r6, r1, #5
 800c2c0:	3601      	adds	r6, #1
 800c2c2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 800c2c6:	3514      	adds	r5, #20
 800c2c8:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c2cc:	42ab      	cmp	r3, r5
 800c2ce:	d20c      	bcs.n	800c2ea <__copybits+0x36>
 800c2d0:	4601      	mov	r1, r0
 800c2d2:	f853 4b04 	ldr.w	r4, [r3], #4
 800c2d6:	429d      	cmp	r5, r3
 800c2d8:	f841 4b04 	str.w	r4, [r1], #4
 800c2dc:	d8f9      	bhi.n	800c2d2 <__copybits+0x1e>
 800c2de:	1aab      	subs	r3, r5, r2
 800c2e0:	3b15      	subs	r3, #21
 800c2e2:	f023 0303 	bic.w	r3, r3, #3
 800c2e6:	3304      	adds	r3, #4
 800c2e8:	18c0      	adds	r0, r0, r3
 800c2ea:	4286      	cmp	r6, r0
 800c2ec:	d904      	bls.n	800c2f8 <__copybits+0x44>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	f840 3b04 	str.w	r3, [r0], #4
 800c2f4:	4286      	cmp	r6, r0
 800c2f6:	d8fb      	bhi.n	800c2f0 <__copybits+0x3c>
 800c2f8:	bc70      	pop	{r4, r5, r6}
 800c2fa:	4770      	bx	lr

0800c2fc <__any_on>:
 800c2fc:	b430      	push	{r4, r5}
 800c2fe:	114b      	asrs	r3, r1, #5
 800c300:	6904      	ldr	r4, [r0, #16]
 800c302:	f100 0214 	add.w	r2, r0, #20
 800c306:	429c      	cmp	r4, r3
 800c308:	bfb8      	it	lt
 800c30a:	4623      	movlt	r3, r4
 800c30c:	db00      	blt.n	800c310 <__any_on+0x14>
 800c30e:	dc11      	bgt.n	800c334 <__any_on+0x38>
 800c310:	3304      	adds	r3, #4
 800c312:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800c316:	1d03      	adds	r3, r0, #4
 800c318:	429a      	cmp	r2, r3
 800c31a:	d218      	bcs.n	800c34e <__any_on+0x52>
 800c31c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800c320:	b92b      	cbnz	r3, 800c32e <__any_on+0x32>
 800c322:	4282      	cmp	r2, r0
 800c324:	d213      	bcs.n	800c34e <__any_on+0x52>
 800c326:	f850 3d04 	ldr.w	r3, [r0, #-4]!
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d0f9      	beq.n	800c322 <__any_on+0x26>
 800c32e:	2001      	movs	r0, #1
 800c330:	bc30      	pop	{r4, r5}
 800c332:	4770      	bx	lr
 800c334:	f011 011f 	ands.w	r1, r1, #31
 800c338:	d0ea      	beq.n	800c310 <__any_on+0x14>
 800c33a:	eb00 0483 	add.w	r4, r0, r3, lsl #2
 800c33e:	6964      	ldr	r4, [r4, #20]
 800c340:	fa24 f501 	lsr.w	r5, r4, r1
 800c344:	fa05 f101 	lsl.w	r1, r5, r1
 800c348:	42a1      	cmp	r1, r4
 800c34a:	d1f0      	bne.n	800c32e <__any_on+0x32>
 800c34c:	e7e0      	b.n	800c310 <__any_on+0x14>
 800c34e:	2000      	movs	r0, #0
 800c350:	e7ee      	b.n	800c330 <__any_on+0x34>
 800c352:	bf00      	nop

0800c354 <__fpclassifyd>:
 800c354:	ea50 0201 	orrs.w	r2, r0, r1
 800c358:	d101      	bne.n	800c35e <__fpclassifyd+0xa>
 800c35a:	2002      	movs	r0, #2
 800c35c:	4770      	bx	lr
 800c35e:	f1d0 0201 	rsbs	r2, r0, #1
 800c362:	bf38      	it	cc
 800c364:	2200      	movcc	r2, #0
 800c366:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800c36a:	bf08      	it	eq
 800c36c:	2800      	cmpeq	r0, #0
 800c36e:	d0f4      	beq.n	800c35a <__fpclassifyd+0x6>
 800c370:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c374:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800c378:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 800c37c:	f6c7 71df 	movt	r1, #32735	; 0x7fdf
 800c380:	4288      	cmp	r0, r1
 800c382:	d801      	bhi.n	800c388 <__fpclassifyd+0x34>
 800c384:	2004      	movs	r0, #4
 800c386:	4770      	bx	lr
 800c388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c38c:	d201      	bcs.n	800c392 <__fpclassifyd+0x3e>
 800c38e:	2003      	movs	r0, #3
 800c390:	4770      	bx	lr
 800c392:	2000      	movs	r0, #0
 800c394:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800c398:	4283      	cmp	r3, r0
 800c39a:	bf14      	ite	ne
 800c39c:	2000      	movne	r0, #0
 800c39e:	f002 0001 	andeq.w	r0, r2, #1
 800c3a2:	4770      	bx	lr

0800c3a4 <__ssprint_r>:
 800c3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a8:	b083      	sub	sp, #12
 800c3aa:	6894      	ldr	r4, [r2, #8]
 800c3ac:	4692      	mov	sl, r2
 800c3ae:	9001      	str	r0, [sp, #4]
 800c3b0:	460d      	mov	r5, r1
 800c3b2:	6817      	ldr	r7, [r2, #0]
 800c3b4:	2c00      	cmp	r4, #0
 800c3b6:	d075      	beq.n	800c4a4 <__ssprint_r+0x100>
 800c3b8:	f04f 0b00 	mov.w	fp, #0
 800c3bc:	6808      	ldr	r0, [r1, #0]
 800c3be:	688b      	ldr	r3, [r1, #8]
 800c3c0:	465c      	mov	r4, fp
 800c3c2:	2c00      	cmp	r4, #0
 800c3c4:	d04c      	beq.n	800c460 <__ssprint_r+0xbc>
 800c3c6:	429c      	cmp	r4, r3
 800c3c8:	461e      	mov	r6, r3
 800c3ca:	4698      	mov	r8, r3
 800c3cc:	d34e      	bcc.n	800c46c <__ssprint_r+0xc8>
 800c3ce:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
 800c3d2:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 800c3d6:	d033      	beq.n	800c440 <__ssprint_r+0x9c>
 800c3d8:	696b      	ldr	r3, [r5, #20]
 800c3da:	1c62      	adds	r2, r4, #1
 800c3dc:	6929      	ldr	r1, [r5, #16]
 800c3de:	f40e 6e80 	and.w	lr, lr, #1024	; 0x400
 800c3e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800c3e6:	1a46      	subs	r6, r0, r1
 800c3e8:	1990      	adds	r0, r2, r6
 800c3ea:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800c3ee:	ea4f 0963 	mov.w	r9, r3, asr #1
 800c3f2:	4581      	cmp	r9, r0
 800c3f4:	464a      	mov	r2, r9
 800c3f6:	bf38      	it	cc
 800c3f8:	4681      	movcc	r9, r0
 800c3fa:	fa0f f08e 	sxth.w	r0, lr
 800c3fe:	bf38      	it	cc
 800c400:	464a      	movcc	r2, r9
 800c402:	2800      	cmp	r0, #0
 800c404:	d035      	beq.n	800c472 <__ssprint_r+0xce>
 800c406:	9801      	ldr	r0, [sp, #4]
 800c408:	4611      	mov	r1, r2
 800c40a:	f7fb fad3 	bl	80079b4 <_malloc_r>
 800c40e:	4680      	mov	r8, r0
 800c410:	2800      	cmp	r0, #0
 800c412:	d038      	beq.n	800c486 <__ssprint_r+0xe2>
 800c414:	4632      	mov	r2, r6
 800c416:	6929      	ldr	r1, [r5, #16]
 800c418:	f7fb fdc8 	bl	8007fac <memcpy>
 800c41c:	89aa      	ldrh	r2, [r5, #12]
 800c41e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c422:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c426:	81aa      	strh	r2, [r5, #12]
 800c428:	eb08 0006 	add.w	r0, r8, r6
 800c42c:	ebc6 0209 	rsb	r2, r6, r9
 800c430:	f8c5 8010 	str.w	r8, [r5, #16]
 800c434:	4626      	mov	r6, r4
 800c436:	46a0      	mov	r8, r4
 800c438:	6028      	str	r0, [r5, #0]
 800c43a:	f8c5 9014 	str.w	r9, [r5, #20]
 800c43e:	60aa      	str	r2, [r5, #8]
 800c440:	4642      	mov	r2, r8
 800c442:	4659      	mov	r1, fp
 800c444:	f000 fdbc 	bl	800cfc0 <memmove>
 800c448:	f8da 2008 	ldr.w	r2, [sl, #8]
 800c44c:	68ab      	ldr	r3, [r5, #8]
 800c44e:	6828      	ldr	r0, [r5, #0]
 800c450:	1b14      	subs	r4, r2, r4
 800c452:	1b9b      	subs	r3, r3, r6
 800c454:	60ab      	str	r3, [r5, #8]
 800c456:	4440      	add	r0, r8
 800c458:	6028      	str	r0, [r5, #0]
 800c45a:	f8ca 4008 	str.w	r4, [sl, #8]
 800c45e:	b30c      	cbz	r4, 800c4a4 <__ssprint_r+0x100>
 800c460:	f8d7 b000 	ldr.w	fp, [r7]
 800c464:	3708      	adds	r7, #8
 800c466:	f857 4c04 	ldr.w	r4, [r7, #-4]
 800c46a:	e7aa      	b.n	800c3c2 <__ssprint_r+0x1e>
 800c46c:	4626      	mov	r6, r4
 800c46e:	46a0      	mov	r8, r4
 800c470:	e7e6      	b.n	800c440 <__ssprint_r+0x9c>
 800c472:	9801      	ldr	r0, [sp, #4]
 800c474:	f000 fe0a 	bl	800d08c <_realloc_r>
 800c478:	4680      	mov	r8, r0
 800c47a:	2800      	cmp	r0, #0
 800c47c:	d1d4      	bne.n	800c428 <__ssprint_r+0x84>
 800c47e:	9801      	ldr	r0, [sp, #4]
 800c480:	6929      	ldr	r1, [r5, #16]
 800c482:	f7ff f977 	bl	800b774 <_free_r>
 800c486:	9a01      	ldr	r2, [sp, #4]
 800c488:	230c      	movs	r3, #12
 800c48a:	f04f 30ff 	mov.w	r0, #4294967295
 800c48e:	6013      	str	r3, [r2, #0]
 800c490:	2300      	movs	r3, #0
 800c492:	89aa      	ldrh	r2, [r5, #12]
 800c494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c498:	81aa      	strh	r2, [r5, #12]
 800c49a:	f8ca 3008 	str.w	r3, [sl, #8]
 800c49e:	f8ca 3004 	str.w	r3, [sl, #4]
 800c4a2:	e002      	b.n	800c4aa <__ssprint_r+0x106>
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f8ca 4004 	str.w	r4, [sl, #4]
 800c4aa:	b003      	add	sp, #12
 800c4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4b0 <_svfiprintf_r>:
 800c4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b4:	b0b3      	sub	sp, #204	; 0xcc
 800c4b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4b8:	898b      	ldrh	r3, [r1, #12]
 800c4ba:	9104      	str	r1, [sp, #16]
 800c4bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4c0:	900a      	str	r0, [sp, #40]	; 0x28
 800c4c2:	b21b      	sxth	r3, r3
 800c4c4:	b11b      	cbz	r3, 800c4ce <_svfiprintf_r+0x1e>
 800c4c6:	690b      	ldr	r3, [r1, #16]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	f000 8510 	beq.w	800ceee <_svfiprintf_r+0xa3e>
 800c4ce:	f10d 0687 	add.w	r6, sp, #135	; 0x87
 800c4d2:	9602      	str	r6, [sp, #8]
 800c4d4:	9e02      	ldr	r6, [sp, #8]
 800c4d6:	af22      	add	r7, sp, #136	; 0x88
 800c4d8:	4615      	mov	r5, r2
 800c4da:	46b8      	mov	r8, r7
 800c4dc:	9703      	str	r7, [sp, #12]
 800c4de:	1bbf      	subs	r7, r7, r6
 800c4e0:	f64e 7688 	movw	r6, #61320	; 0xef88
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	f6c0 0600 	movt	r6, #2048	; 0x800
 800c4ea:	930e      	str	r3, [sp, #56]	; 0x38
 800c4ec:	9306      	str	r3, [sp, #24]
 800c4ee:	9711      	str	r7, [sp, #68]	; 0x44
 800c4f0:	960d      	str	r6, [sp, #52]	; 0x34
 800c4f2:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800c4f6:	9317      	str	r3, [sp, #92]	; 0x5c
 800c4f8:	9316      	str	r3, [sp, #88]	; 0x58
 800c4fa:	782b      	ldrb	r3, [r5, #0]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	bf18      	it	ne
 800c500:	2b25      	cmpne	r3, #37	; 0x25
 800c502:	f000 834d 	beq.w	800cba0 <_svfiprintf_r+0x6f0>
 800c506:	1c6a      	adds	r2, r5, #1
 800c508:	4614      	mov	r4, r2
 800c50a:	3201      	adds	r2, #1
 800c50c:	7823      	ldrb	r3, [r4, #0]
 800c50e:	2b25      	cmp	r3, #37	; 0x25
 800c510:	bf18      	it	ne
 800c512:	2b00      	cmpne	r3, #0
 800c514:	d1f8      	bne.n	800c508 <_svfiprintf_r+0x58>
 800c516:	1b66      	subs	r6, r4, r5
 800c518:	d010      	beq.n	800c53c <_svfiprintf_r+0x8c>
 800c51a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c51c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c51e:	3201      	adds	r2, #1
 800c520:	e888 0060 	stmia.w	r8, {r5, r6}
 800c524:	2a07      	cmp	r2, #7
 800c526:	4431      	add	r1, r6
 800c528:	9216      	str	r2, [sp, #88]	; 0x58
 800c52a:	bfd8      	it	le
 800c52c:	f108 0808 	addle.w	r8, r8, #8
 800c530:	9117      	str	r1, [sp, #92]	; 0x5c
 800c532:	f300 83c3 	bgt.w	800ccbc <_svfiprintf_r+0x80c>
 800c536:	9f06      	ldr	r7, [sp, #24]
 800c538:	19bf      	adds	r7, r7, r6
 800c53a:	9706      	str	r7, [sp, #24]
 800c53c:	7823      	ldrb	r3, [r4, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	f000 8341 	beq.w	800cbc6 <_svfiprintf_r+0x716>
 800c544:	2300      	movs	r3, #0
 800c546:	1c65      	adds	r5, r4, #1
 800c548:	461a      	mov	r2, r3
 800c54a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800c54e:	f04f 37ff 	mov.w	r7, #4294967295
 800c552:	7863      	ldrb	r3, [r4, #1]
 800c554:	4614      	mov	r4, r2
 800c556:	9209      	str	r2, [sp, #36]	; 0x24
 800c558:	3501      	adds	r5, #1
 800c55a:	f1a3 0120 	sub.w	r1, r3, #32
 800c55e:	2958      	cmp	r1, #88	; 0x58
 800c560:	f200 8235 	bhi.w	800c9ce <_svfiprintf_r+0x51e>
 800c564:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c568:	02330179 	.word	0x02330179
 800c56c:	01750233 	.word	0x01750233
 800c570:	02330233 	.word	0x02330233
 800c574:	02330233 	.word	0x02330233
 800c578:	02330233 	.word	0x02330233
 800c57c:	019400d7 	.word	0x019400d7
 800c580:	00e40233 	.word	0x00e40233
 800c584:	02330197 	.word	0x02330197
 800c588:	017f0190 	.word	0x017f0190
 800c58c:	017f017f 	.word	0x017f017f
 800c590:	017f017f 	.word	0x017f017f
 800c594:	017f017f 	.word	0x017f017f
 800c598:	017f017f 	.word	0x017f017f
 800c59c:	02330233 	.word	0x02330233
 800c5a0:	02330233 	.word	0x02330233
 800c5a4:	02330233 	.word	0x02330233
 800c5a8:	02330233 	.word	0x02330233
 800c5ac:	02330233 	.word	0x02330233
 800c5b0:	02330059 	.word	0x02330059
 800c5b4:	02330233 	.word	0x02330233
 800c5b8:	02330233 	.word	0x02330233
 800c5bc:	02330233 	.word	0x02330233
 800c5c0:	02330233 	.word	0x02330233
 800c5c4:	00cd0233 	.word	0x00cd0233
 800c5c8:	02330233 	.word	0x02330233
 800c5cc:	02330233 	.word	0x02330233
 800c5d0:	00b40233 	.word	0x00b40233
 800c5d4:	02330233 	.word	0x02330233
 800c5d8:	02330157 	.word	0x02330157
 800c5dc:	02330233 	.word	0x02330233
 800c5e0:	02330233 	.word	0x02330233
 800c5e4:	02330233 	.word	0x02330233
 800c5e8:	02330233 	.word	0x02330233
 800c5ec:	00e80233 	.word	0x00e80233
 800c5f0:	0233005b 	.word	0x0233005b
 800c5f4:	02330233 	.word	0x02330233
 800c5f8:	005b0204 	.word	0x005b0204
 800c5fc:	02330233 	.word	0x02330233
 800c600:	023301f7 	.word	0x023301f7
 800c604:	00cf0208 	.word	0x00cf0208
 800c608:	01b301b7 	.word	0x01b301b7
 800c60c:	01d10233 	.word	0x01d10233
 800c610:	00b60233 	.word	0x00b60233
 800c614:	02330233 	.word	0x02330233
 800c618:	021b      	.short	0x021b
 800c61a:	f044 0410 	orr.w	r4, r4, #16
 800c61e:	06a1      	lsls	r1, r4, #26
 800c620:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c624:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c626:	f140 83ca 	bpl.w	800cdbe <_svfiprintf_r+0x90e>
 800c62a:	1df3      	adds	r3, r6, #7
 800c62c:	f023 0307 	bic.w	r3, r3, #7
 800c630:	f103 0608 	add.w	r6, r3, #8
 800c634:	960b      	str	r6, [sp, #44]	; 0x2c
 800c636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63a:	4692      	mov	sl, r2
 800c63c:	469b      	mov	fp, r3
 800c63e:	2a00      	cmp	r2, #0
 800c640:	f173 0000 	sbcs.w	r0, r3, #0
 800c644:	f2c0 8424 	blt.w	800ce90 <_svfiprintf_r+0x9e0>
 800c648:	ea5a 010b 	orrs.w	r1, sl, fp
 800c64c:	f89d 904f 	ldrb.w	r9, [sp, #79]	; 0x4f
 800c650:	bf0c      	ite	eq
 800c652:	2600      	moveq	r6, #0
 800c654:	2601      	movne	r6, #1
 800c656:	2301      	movs	r3, #1
 800c658:	2f00      	cmp	r7, #0
 800c65a:	bfa8      	it	ge
 800c65c:	f024 0480 	bicge.w	r4, r4, #128	; 0x80
 800c660:	2f00      	cmp	r7, #0
 800c662:	bf18      	it	ne
 800c664:	f046 0601 	orrne.w	r6, r6, #1
 800c668:	2e00      	cmp	r6, #0
 800c66a:	f000 829b 	beq.w	800cba4 <_svfiprintf_r+0x6f4>
 800c66e:	2b01      	cmp	r3, #1
 800c670:	f000 8348 	beq.w	800cd04 <_svfiprintf_r+0x854>
 800c674:	2b02      	cmp	r3, #2
 800c676:	f000 836c 	beq.w	800cd52 <_svfiprintf_r+0x8a2>
 800c67a:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 800c67e:	46bc      	mov	ip, r7
 800c680:	ea4f 01da 	mov.w	r1, sl, lsr #3
 800c684:	2607      	movs	r6, #7
 800c686:	ea41 714b 	orr.w	r1, r1, fp, lsl #29
 800c68a:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c68e:	ea0a 0206 	and.w	r2, sl, r6
 800c692:	469b      	mov	fp, r3
 800c694:	468a      	mov	sl, r1
 800c696:	4606      	mov	r6, r0
 800c698:	3230      	adds	r2, #48	; 0x30
 800c69a:	3801      	subs	r0, #1
 800c69c:	ea5a 070b 	orrs.w	r7, sl, fp
 800c6a0:	b2d2      	uxtb	r2, r2
 800c6a2:	7032      	strb	r2, [r6, #0]
 800c6a4:	d1ec      	bne.n	800c680 <_svfiprintf_r+0x1d0>
 800c6a6:	07e1      	lsls	r1, r4, #31
 800c6a8:	4667      	mov	r7, ip
 800c6aa:	4633      	mov	r3, r6
 800c6ac:	f100 83af 	bmi.w	800ce0e <_svfiprintf_r+0x95e>
 800c6b0:	9b03      	ldr	r3, [sp, #12]
 800c6b2:	1b9b      	subs	r3, r3, r6
 800c6b4:	9305      	str	r3, [sp, #20]
 800c6b6:	9707      	str	r7, [sp, #28]
 800c6b8:	f8dd b014 	ldr.w	fp, [sp, #20]
 800c6bc:	9f07      	ldr	r7, [sp, #28]
 800c6be:	45bb      	cmp	fp, r7
 800c6c0:	bfb8      	it	lt
 800c6c2:	46bb      	movlt	fp, r7
 800c6c4:	f1b9 0f00 	cmp.w	r9, #0
 800c6c8:	d047      	beq.n	800c75a <_svfiprintf_r+0x2aa>
 800c6ca:	f10b 0b01 	add.w	fp, fp, #1
 800c6ce:	e044      	b.n	800c75a <_svfiprintf_r+0x2aa>
 800c6d0:	f044 0410 	orr.w	r4, r4, #16
 800c6d4:	06a2      	lsls	r2, r4, #26
 800c6d6:	f140 8360 	bpl.w	800cd9a <_svfiprintf_r+0x8ea>
 800c6da:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c6dc:	2301      	movs	r3, #1
 800c6de:	1df2      	adds	r2, r6, #7
 800c6e0:	f022 0207 	bic.w	r2, r2, #7
 800c6e4:	f102 0608 	add.w	r6, r2, #8
 800c6e8:	960b      	str	r6, [sp, #44]	; 0x2c
 800c6ea:	e9d2 ab00 	ldrd	sl, fp, [r2]
 800c6ee:	ea5a 000b 	orrs.w	r0, sl, fp
 800c6f2:	bf0c      	ite	eq
 800c6f4:	2600      	moveq	r6, #0
 800c6f6:	2601      	movne	r6, #1
 800c6f8:	f04f 0900 	mov.w	r9, #0
 800c6fc:	f88d 904f 	strb.w	r9, [sp, #79]	; 0x4f
 800c700:	e7aa      	b.n	800c658 <_svfiprintf_r+0x1a8>
 800c702:	f044 0410 	orr.w	r4, r4, #16
 800c706:	f014 0320 	ands.w	r3, r4, #32
 800c70a:	f000 833b 	beq.w	800cd84 <_svfiprintf_r+0x8d4>
 800c70e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c710:	2300      	movs	r3, #0
 800c712:	1df2      	adds	r2, r6, #7
 800c714:	e7e4      	b.n	800c6e0 <_svfiprintf_r+0x230>
 800c716:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c718:	6836      	ldr	r6, [r6, #0]
 800c71a:	9609      	str	r6, [sp, #36]	; 0x24
 800c71c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c71e:	1d31      	adds	r1, r6, #4
 800c720:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c722:	2e00      	cmp	r6, #0
 800c724:	f280 8365 	bge.w	800cdf2 <_svfiprintf_r+0x942>
 800c728:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c72a:	910b      	str	r1, [sp, #44]	; 0x2c
 800c72c:	4276      	negs	r6, r6
 800c72e:	9609      	str	r6, [sp, #36]	; 0x24
 800c730:	f044 0404 	orr.w	r4, r4, #4
 800c734:	782b      	ldrb	r3, [r5, #0]
 800c736:	e70f      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c73a:	ae18      	add	r6, sp, #96	; 0x60
 800c73c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c73e:	f04f 0b01 	mov.w	fp, #1
 800c742:	2200      	movs	r2, #0
 800c744:	f8cd b014 	str.w	fp, [sp, #20]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	3704      	adds	r7, #4
 800c74c:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c750:	970b      	str	r7, [sp, #44]	; 0x2c
 800c752:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800c756:	2300      	movs	r3, #0
 800c758:	9307      	str	r3, [sp, #28]
 800c75a:	f014 0302 	ands.w	r3, r4, #2
 800c75e:	9308      	str	r3, [sp, #32]
 800c760:	bf18      	it	ne
 800c762:	f10b 0b02 	addne.w	fp, fp, #2
 800c766:	f014 0784 	ands.w	r7, r4, #132	; 0x84
 800c76a:	970c      	str	r7, [sp, #48]	; 0x30
 800c76c:	f040 813f 	bne.w	800c9ee <_svfiprintf_r+0x53e>
 800c770:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c772:	ebcb 0a07 	rsb	sl, fp, r7
 800c776:	f1ba 0f00 	cmp.w	sl, #0
 800c77a:	f340 8138 	ble.w	800c9ee <_svfiprintf_r+0x53e>
 800c77e:	f1ba 0f10 	cmp.w	sl, #16
 800c782:	f64e 7988 	movw	r9, #61320	; 0xef88
 800c786:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c788:	f6c0 0900 	movt	r9, #2048	; 0x800
 800c78c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c78e:	dd29      	ble.n	800c7e4 <_svfiprintf_r+0x334>
 800c790:	950f      	str	r5, [sp, #60]	; 0x3c
 800c792:	2710      	movs	r7, #16
 800c794:	9410      	str	r4, [sp, #64]	; 0x40
 800c796:	4655      	mov	r5, sl
 800c798:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c79a:	46ca      	mov	sl, r9
 800c79c:	46b1      	mov	r9, r6
 800c79e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800c7a0:	e002      	b.n	800c7a8 <_svfiprintf_r+0x2f8>
 800c7a2:	3d10      	subs	r5, #16
 800c7a4:	2d10      	cmp	r5, #16
 800c7a6:	dd18      	ble.n	800c7da <_svfiprintf_r+0x32a>
 800c7a8:	3201      	adds	r2, #1
 800c7aa:	3110      	adds	r1, #16
 800c7ac:	2a07      	cmp	r2, #7
 800c7ae:	e888 00c0 	stmia.w	r8, {r6, r7}
 800c7b2:	9216      	str	r2, [sp, #88]	; 0x58
 800c7b4:	f108 0808 	add.w	r8, r8, #8
 800c7b8:	9117      	str	r1, [sp, #92]	; 0x5c
 800c7ba:	ddf2      	ble.n	800c7a2 <_svfiprintf_r+0x2f2>
 800c7bc:	4620      	mov	r0, r4
 800c7be:	9904      	ldr	r1, [sp, #16]
 800c7c0:	aa15      	add	r2, sp, #84	; 0x54
 800c7c2:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800c7c6:	f7ff fded 	bl	800c3a4 <__ssprint_r>
 800c7ca:	2800      	cmp	r0, #0
 800c7cc:	f040 8202 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800c7d0:	3d10      	subs	r5, #16
 800c7d2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c7d4:	2d10      	cmp	r5, #16
 800c7d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c7d8:	dce6      	bgt.n	800c7a8 <_svfiprintf_r+0x2f8>
 800c7da:	464e      	mov	r6, r9
 800c7dc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800c7de:	46d1      	mov	r9, sl
 800c7e0:	46aa      	mov	sl, r5
 800c7e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c7e4:	3201      	adds	r2, #1
 800c7e6:	e888 0600 	stmia.w	r8, {r9, sl}
 800c7ea:	2a07      	cmp	r2, #7
 800c7ec:	4451      	add	r1, sl
 800c7ee:	9216      	str	r2, [sp, #88]	; 0x58
 800c7f0:	bfd8      	it	le
 800c7f2:	f108 0808 	addle.w	r8, r8, #8
 800c7f6:	9117      	str	r1, [sp, #92]	; 0x5c
 800c7f8:	f340 80fb 	ble.w	800c9f2 <_svfiprintf_r+0x542>
 800c7fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c7fe:	aa15      	add	r2, sp, #84	; 0x54
 800c800:	9904      	ldr	r1, [sp, #16]
 800c802:	f7ff fdcf 	bl	800c3a4 <__ssprint_r>
 800c806:	2800      	cmp	r0, #0
 800c808:	f040 81e4 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800c80c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c80e:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800c812:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c814:	e0ed      	b.n	800c9f2 <_svfiprintf_r+0x542>
 800c816:	06a0      	lsls	r0, r4, #26
 800c818:	f64e 76dc 	movw	r6, #61404	; 0xefdc
 800c81c:	f6c0 0600 	movt	r6, #2048	; 0x800
 800c820:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c824:	960e      	str	r6, [sp, #56]	; 0x38
 800c826:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c828:	f140 80c4 	bpl.w	800c9b4 <_svfiprintf_r+0x504>
 800c82c:	1df2      	adds	r2, r6, #7
 800c82e:	f022 0207 	bic.w	r2, r2, #7
 800c832:	f102 0608 	add.w	r6, r2, #8
 800c836:	960b      	str	r6, [sp, #44]	; 0x2c
 800c838:	e9d2 ab00 	ldrd	sl, fp, [r2]
 800c83c:	07e0      	lsls	r0, r4, #31
 800c83e:	f100 82cb 	bmi.w	800cdd8 <_svfiprintf_r+0x928>
 800c842:	ea5a 000b 	orrs.w	r0, sl, fp
 800c846:	f04f 0302 	mov.w	r3, #2
 800c84a:	bf0c      	ite	eq
 800c84c:	2600      	moveq	r6, #0
 800c84e:	2601      	movne	r6, #1
 800c850:	e752      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800c852:	f044 0401 	orr.w	r4, r4, #1
 800c856:	782b      	ldrb	r3, [r5, #0]
 800c858:	e67e      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c85a:	782b      	ldrb	r3, [r5, #0]
 800c85c:	2a00      	cmp	r2, #0
 800c85e:	f47f ae7b 	bne.w	800c558 <_svfiprintf_r+0xa8>
 800c862:	2220      	movs	r2, #32
 800c864:	e678      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c866:	4628      	mov	r0, r5
 800c868:	2100      	movs	r1, #0
 800c86a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800c86e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c872:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c876:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c87a:	4605      	mov	r5, r0
 800c87c:	2e09      	cmp	r6, #9
 800c87e:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c882:	d9f2      	bls.n	800c86a <_svfiprintf_r+0x3ba>
 800c884:	9109      	str	r1, [sp, #36]	; 0x24
 800c886:	e668      	b.n	800c55a <_svfiprintf_r+0xaa>
 800c888:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800c88c:	782b      	ldrb	r3, [r5, #0]
 800c88e:	e663      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c890:	782b      	ldrb	r3, [r5, #0]
 800c892:	222b      	movs	r2, #43	; 0x2b
 800c894:	e660      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c896:	4628      	mov	r0, r5
 800c898:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c89c:	2b2a      	cmp	r3, #42	; 0x2a
 800c89e:	f000 8349 	beq.w	800cf34 <_svfiprintf_r+0xa84>
 800c8a2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c8a6:	2700      	movs	r7, #0
 800c8a8:	2909      	cmp	r1, #9
 800c8aa:	4605      	mov	r5, r0
 800c8ac:	f63f ae55 	bhi.w	800c55a <_svfiprintf_r+0xaa>
 800c8b0:	2700      	movs	r7, #0
 800c8b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c8b6:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800c8ba:	eb01 0747 	add.w	r7, r1, r7, lsl #1
 800c8be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c8c2:	2909      	cmp	r1, #9
 800c8c4:	4605      	mov	r5, r0
 800c8c6:	d9f4      	bls.n	800c8b2 <_svfiprintf_r+0x402>
 800c8c8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800c8cc:	e645      	b.n	800c55a <_svfiprintf_r+0xaa>
 800c8ce:	f044 0420 	orr.w	r4, r4, #32
 800c8d2:	782b      	ldrb	r3, [r5, #0]
 800c8d4:	e640      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c8d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8d8:	f04f 0b00 	mov.w	fp, #0
 800c8dc:	f64e 71f0 	movw	r1, #61424	; 0xeff0
 800c8e0:	f044 0402 	orr.w	r4, r4, #2
 800c8e4:	1d18      	adds	r0, r3, #4
 800c8e6:	f6c0 0100 	movt	r1, #2048	; 0x800
 800c8ea:	681e      	ldr	r6, [r3, #0]
 800c8ec:	2330      	movs	r3, #48	; 0x30
 800c8ee:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800c8f2:	2378      	movs	r3, #120	; 0x78
 800c8f4:	46b2      	mov	sl, r6
 800c8f6:	ebb6 060b 	subs.w	r6, r6, fp
 800c8fa:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800c8fe:	bf18      	it	ne
 800c900:	2601      	movne	r6, #1
 800c902:	900b      	str	r0, [sp, #44]	; 0x2c
 800c904:	2302      	movs	r3, #2
 800c906:	910e      	str	r1, [sp, #56]	; 0x38
 800c908:	e6f6      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800c90a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c90c:	f04f 0b00 	mov.w	fp, #0
 800c910:	f88d b04f 	strb.w	fp, [sp, #79]	; 0x4f
 800c914:	f102 0a04 	add.w	sl, r2, #4
 800c918:	6816      	ldr	r6, [r2, #0]
 800c91a:	2e00      	cmp	r6, #0
 800c91c:	f000 82f5 	beq.w	800cf0a <_svfiprintf_r+0xa5a>
 800c920:	2f00      	cmp	r7, #0
 800c922:	4630      	mov	r0, r6
 800c924:	f2c0 82d2 	blt.w	800cecc <_svfiprintf_r+0xa1c>
 800c928:	4659      	mov	r1, fp
 800c92a:	463a      	mov	r2, r7
 800c92c:	f7ff f840 	bl	800b9b0 <memchr>
 800c930:	2800      	cmp	r0, #0
 800c932:	f000 82f7 	beq.w	800cf24 <_svfiprintf_r+0xa74>
 800c936:	1b80      	subs	r0, r0, r6
 800c938:	f89d 904f 	ldrb.w	r9, [sp, #79]	; 0x4f
 800c93c:	42b8      	cmp	r0, r7
 800c93e:	9005      	str	r0, [sp, #20]
 800c940:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800c944:	bfc4      	itt	gt
 800c946:	9705      	strgt	r7, [sp, #20]
 800c948:	f8cd b01c 	strgt.w	fp, [sp, #28]
 800c94c:	f73f aeb4 	bgt.w	800c6b8 <_svfiprintf_r+0x208>
 800c950:	f8cd b01c 	str.w	fp, [sp, #28]
 800c954:	e6b0      	b.n	800c6b8 <_svfiprintf_r+0x208>
 800c956:	782b      	ldrb	r3, [r5, #0]
 800c958:	4629      	mov	r1, r5
 800c95a:	2b6c      	cmp	r3, #108	; 0x6c
 800c95c:	bf18      	it	ne
 800c95e:	f044 0410 	orrne.w	r4, r4, #16
 800c962:	f47f adf9 	bne.w	800c558 <_svfiprintf_r+0xa8>
 800c966:	3501      	adds	r5, #1
 800c968:	f044 0420 	orr.w	r4, r4, #32
 800c96c:	784b      	ldrb	r3, [r1, #1]
 800c96e:	e5f3      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c970:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 800c974:	782b      	ldrb	r3, [r5, #0]
 800c976:	e5ef      	b.n	800c558 <_svfiprintf_r+0xa8>
 800c978:	06a6      	lsls	r6, r4, #26
 800c97a:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c97e:	f100 829a 	bmi.w	800ceb6 <_svfiprintf_r+0xa06>
 800c982:	06e0      	lsls	r0, r4, #27
 800c984:	f100 82aa 	bmi.w	800cedc <_svfiprintf_r+0xa2c>
 800c988:	0661      	lsls	r1, r4, #25
 800c98a:	f140 82a7 	bpl.w	800cedc <_svfiprintf_r+0xa2c>
 800c98e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800c990:	9e06      	ldr	r6, [sp, #24]
 800c992:	3704      	adds	r7, #4
 800c994:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800c998:	970b      	str	r7, [sp, #44]	; 0x2c
 800c99a:	801e      	strh	r6, [r3, #0]
 800c99c:	e5ad      	b.n	800c4fa <_svfiprintf_r+0x4a>
 800c99e:	06a0      	lsls	r0, r4, #26
 800c9a0:	f64e 76f0 	movw	r6, #61424	; 0xeff0
 800c9a4:	f6c0 0600 	movt	r6, #2048	; 0x800
 800c9a8:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c9ac:	960e      	str	r6, [sp, #56]	; 0x38
 800c9ae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c9b0:	f53f af3c 	bmi.w	800c82c <_svfiprintf_r+0x37c>
 800c9b4:	06e1      	lsls	r1, r4, #27
 800c9b6:	f100 8257 	bmi.w	800ce68 <_svfiprintf_r+0x9b8>
 800c9ba:	0662      	lsls	r2, r4, #25
 800c9bc:	f140 8254 	bpl.w	800ce68 <_svfiprintf_r+0x9b8>
 800c9c0:	f8b6 a000 	ldrh.w	sl, [r6]
 800c9c4:	f04f 0b00 	mov.w	fp, #0
 800c9c8:	3604      	adds	r6, #4
 800c9ca:	960b      	str	r6, [sp, #44]	; 0x2c
 800c9cc:	e736      	b.n	800c83c <_svfiprintf_r+0x38c>
 800c9ce:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f000 80f7 	beq.w	800cbc6 <_svfiprintf_r+0x716>
 800c9d8:	f04f 0b01 	mov.w	fp, #1
 800c9dc:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800c9e0:	f8cd b014 	str.w	fp, [sp, #20]
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	ae18      	add	r6, sp, #96	; 0x60
 800c9e8:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800c9ec:	e6b3      	b.n	800c756 <_svfiprintf_r+0x2a6>
 800c9ee:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c9f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c9f2:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 800c9f6:	b183      	cbz	r3, 800ca1a <_svfiprintf_r+0x56a>
 800c9f8:	3201      	adds	r2, #1
 800c9fa:	f10d 034f 	add.w	r3, sp, #79	; 0x4f
 800c9fe:	f8c8 3000 	str.w	r3, [r8]
 800ca02:	2301      	movs	r3, #1
 800ca04:	2a07      	cmp	r2, #7
 800ca06:	f8c8 3004 	str.w	r3, [r8, #4]
 800ca0a:	4419      	add	r1, r3
 800ca0c:	9216      	str	r2, [sp, #88]	; 0x58
 800ca0e:	9117      	str	r1, [sp, #92]	; 0x5c
 800ca10:	bfd8      	it	le
 800ca12:	f108 0808 	addle.w	r8, r8, #8
 800ca16:	f300 815b 	bgt.w	800ccd0 <_svfiprintf_r+0x820>
 800ca1a:	9b08      	ldr	r3, [sp, #32]
 800ca1c:	b17b      	cbz	r3, 800ca3e <_svfiprintf_r+0x58e>
 800ca1e:	3201      	adds	r2, #1
 800ca20:	ab14      	add	r3, sp, #80	; 0x50
 800ca22:	f8c8 3000 	str.w	r3, [r8]
 800ca26:	2302      	movs	r3, #2
 800ca28:	2a07      	cmp	r2, #7
 800ca2a:	f8c8 3004 	str.w	r3, [r8, #4]
 800ca2e:	4419      	add	r1, r3
 800ca30:	9216      	str	r2, [sp, #88]	; 0x58
 800ca32:	9117      	str	r1, [sp, #92]	; 0x5c
 800ca34:	bfd8      	it	le
 800ca36:	f108 0808 	addle.w	r8, r8, #8
 800ca3a:	f300 8156 	bgt.w	800ccea <_svfiprintf_r+0x83a>
 800ca3e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800ca40:	2f80      	cmp	r7, #128	; 0x80
 800ca42:	f000 80d6 	beq.w	800cbf2 <_svfiprintf_r+0x742>
 800ca46:	9807      	ldr	r0, [sp, #28]
 800ca48:	9b05      	ldr	r3, [sp, #20]
 800ca4a:	1ac7      	subs	r7, r0, r3
 800ca4c:	2f00      	cmp	r7, #0
 800ca4e:	dd48      	ble.n	800cae2 <_svfiprintf_r+0x632>
 800ca50:	2f10      	cmp	r7, #16
 800ca52:	f8df 9508 	ldr.w	r9, [pc, #1288]	; 800cf5c <_svfiprintf_r+0xaac>
 800ca56:	dd2c      	ble.n	800cab2 <_svfiprintf_r+0x602>
 800ca58:	464b      	mov	r3, r9
 800ca5a:	9507      	str	r5, [sp, #28]
 800ca5c:	9408      	str	r4, [sp, #32]
 800ca5e:	46b1      	mov	r9, r6
 800ca60:	f04f 0a10 	mov.w	sl, #16
 800ca64:	463e      	mov	r6, r7
 800ca66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ca68:	461f      	mov	r7, r3
 800ca6a:	9d04      	ldr	r5, [sp, #16]
 800ca6c:	e002      	b.n	800ca74 <_svfiprintf_r+0x5c4>
 800ca6e:	3e10      	subs	r6, #16
 800ca70:	2e10      	cmp	r6, #16
 800ca72:	dd18      	ble.n	800caa6 <_svfiprintf_r+0x5f6>
 800ca74:	3201      	adds	r2, #1
 800ca76:	3110      	adds	r1, #16
 800ca78:	2a07      	cmp	r2, #7
 800ca7a:	e888 0480 	stmia.w	r8, {r7, sl}
 800ca7e:	9216      	str	r2, [sp, #88]	; 0x58
 800ca80:	f108 0808 	add.w	r8, r8, #8
 800ca84:	9117      	str	r1, [sp, #92]	; 0x5c
 800ca86:	ddf2      	ble.n	800ca6e <_svfiprintf_r+0x5be>
 800ca88:	4620      	mov	r0, r4
 800ca8a:	4629      	mov	r1, r5
 800ca8c:	aa15      	add	r2, sp, #84	; 0x54
 800ca8e:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800ca92:	f7ff fc87 	bl	800c3a4 <__ssprint_r>
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f040 809c 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800ca9c:	3e10      	subs	r6, #16
 800ca9e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800caa0:	2e10      	cmp	r6, #16
 800caa2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800caa4:	dce6      	bgt.n	800ca74 <_svfiprintf_r+0x5c4>
 800caa6:	463b      	mov	r3, r7
 800caa8:	9d07      	ldr	r5, [sp, #28]
 800caaa:	9c08      	ldr	r4, [sp, #32]
 800caac:	4637      	mov	r7, r6
 800caae:	464e      	mov	r6, r9
 800cab0:	4699      	mov	r9, r3
 800cab2:	3201      	adds	r2, #1
 800cab4:	f8c8 9000 	str.w	r9, [r8]
 800cab8:	2a07      	cmp	r2, #7
 800caba:	f8c8 7004 	str.w	r7, [r8, #4]
 800cabe:	4439      	add	r1, r7
 800cac0:	9216      	str	r2, [sp, #88]	; 0x58
 800cac2:	9117      	str	r1, [sp, #92]	; 0x5c
 800cac4:	bfd8      	it	le
 800cac6:	f108 0808 	addle.w	r8, r8, #8
 800caca:	dd0a      	ble.n	800cae2 <_svfiprintf_r+0x632>
 800cacc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cace:	aa15      	add	r2, sp, #84	; 0x54
 800cad0:	9904      	ldr	r1, [sp, #16]
 800cad2:	f7ff fc67 	bl	800c3a4 <__ssprint_r>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	d17c      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800cada:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cadc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cae0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cae2:	3201      	adds	r2, #1
 800cae4:	9b05      	ldr	r3, [sp, #20]
 800cae6:	2a07      	cmp	r2, #7
 800cae8:	f8c8 6000 	str.w	r6, [r8]
 800caec:	4419      	add	r1, r3
 800caee:	9216      	str	r2, [sp, #88]	; 0x58
 800caf0:	f8c8 3004 	str.w	r3, [r8, #4]
 800caf4:	bfd8      	it	le
 800caf6:	f108 0808 	addle.w	r8, r8, #8
 800cafa:	9117      	str	r1, [sp, #92]	; 0x5c
 800cafc:	f300 80c7 	bgt.w	800cc8e <_svfiprintf_r+0x7de>
 800cb00:	0763      	lsls	r3, r4, #29
 800cb02:	d539      	bpl.n	800cb78 <_svfiprintf_r+0x6c8>
 800cb04:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cb06:	ebcb 0406 	rsb	r4, fp, r6
 800cb0a:	2c00      	cmp	r4, #0
 800cb0c:	dd34      	ble.n	800cb78 <_svfiprintf_r+0x6c8>
 800cb0e:	2c10      	cmp	r4, #16
 800cb10:	f64e 7988 	movw	r9, #61320	; 0xef88
 800cb14:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cb16:	f6c0 0900 	movt	r9, #2048	; 0x800
 800cb1a:	dd22      	ble.n	800cb62 <_svfiprintf_r+0x6b2>
 800cb1c:	9505      	str	r5, [sp, #20]
 800cb1e:	2610      	movs	r6, #16
 800cb20:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800cb22:	f8dd a010 	ldr.w	sl, [sp, #16]
 800cb26:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cb28:	e002      	b.n	800cb30 <_svfiprintf_r+0x680>
 800cb2a:	3c10      	subs	r4, #16
 800cb2c:	2c10      	cmp	r4, #16
 800cb2e:	dd17      	ble.n	800cb60 <_svfiprintf_r+0x6b0>
 800cb30:	3201      	adds	r2, #1
 800cb32:	3110      	adds	r1, #16
 800cb34:	2a07      	cmp	r2, #7
 800cb36:	e888 0060 	stmia.w	r8, {r5, r6}
 800cb3a:	9216      	str	r2, [sp, #88]	; 0x58
 800cb3c:	f108 0808 	add.w	r8, r8, #8
 800cb40:	9117      	str	r1, [sp, #92]	; 0x5c
 800cb42:	ddf2      	ble.n	800cb2a <_svfiprintf_r+0x67a>
 800cb44:	4638      	mov	r0, r7
 800cb46:	4651      	mov	r1, sl
 800cb48:	aa15      	add	r2, sp, #84	; 0x54
 800cb4a:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cb4e:	f7ff fc29 	bl	800c3a4 <__ssprint_r>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d13e      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800cb56:	3c10      	subs	r4, #16
 800cb58:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cb5a:	2c10      	cmp	r4, #16
 800cb5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cb5e:	dce7      	bgt.n	800cb30 <_svfiprintf_r+0x680>
 800cb60:	9d05      	ldr	r5, [sp, #20]
 800cb62:	3201      	adds	r2, #1
 800cb64:	1861      	adds	r1, r4, r1
 800cb66:	2a07      	cmp	r2, #7
 800cb68:	f8c8 9000 	str.w	r9, [r8]
 800cb6c:	f8c8 4004 	str.w	r4, [r8, #4]
 800cb70:	9216      	str	r2, [sp, #88]	; 0x58
 800cb72:	9117      	str	r1, [sp, #92]	; 0x5c
 800cb74:	f300 8141 	bgt.w	800cdfa <_svfiprintf_r+0x94a>
 800cb78:	9f06      	ldr	r7, [sp, #24]
 800cb7a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800cb7c:	45b3      	cmp	fp, r6
 800cb7e:	bfac      	ite	ge
 800cb80:	445f      	addge	r7, fp
 800cb82:	19bf      	addlt	r7, r7, r6
 800cb84:	9706      	str	r7, [sp, #24]
 800cb86:	2900      	cmp	r1, #0
 800cb88:	f040 808c 	bne.w	800cca4 <_svfiprintf_r+0x7f4>
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	9316      	str	r3, [sp, #88]	; 0x58
 800cb90:	782b      	ldrb	r3, [r5, #0]
 800cb92:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	bf18      	it	ne
 800cb9a:	2b25      	cmpne	r3, #37	; 0x25
 800cb9c:	f47f acb3 	bne.w	800c506 <_svfiprintf_r+0x56>
 800cba0:	462c      	mov	r4, r5
 800cba2:	e4cb      	b.n	800c53c <_svfiprintf_r+0x8c>
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	f040 8086 	bne.w	800ccb6 <_svfiprintf_r+0x806>
 800cbaa:	07e2      	lsls	r2, r4, #31
 800cbac:	bf5c      	itt	pl
 800cbae:	9305      	strpl	r3, [sp, #20]
 800cbb0:	ae22      	addpl	r6, sp, #136	; 0x88
 800cbb2:	f57f ad80 	bpl.w	800c6b6 <_svfiprintf_r+0x206>
 800cbb6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800cbb8:	2330      	movs	r3, #48	; 0x30
 800cbba:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800cbbe:	9605      	str	r6, [sp, #20]
 800cbc0:	f10d 0687 	add.w	r6, sp, #135	; 0x87
 800cbc4:	e577      	b.n	800c6b6 <_svfiprintf_r+0x206>
 800cbc6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cbc8:	b123      	cbz	r3, 800cbd4 <_svfiprintf_r+0x724>
 800cbca:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cbcc:	aa15      	add	r2, sp, #84	; 0x54
 800cbce:	9904      	ldr	r1, [sp, #16]
 800cbd0:	f7ff fbe8 	bl	800c3a4 <__ssprint_r>
 800cbd4:	9e04      	ldr	r6, [sp, #16]
 800cbd6:	9f06      	ldr	r7, [sp, #24]
 800cbd8:	89b3      	ldrh	r3, [r6, #12]
 800cbda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbde:	b21b      	sxth	r3, r3
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	bf18      	it	ne
 800cbe4:	f04f 37ff 	movne.w	r7, #4294967295
 800cbe8:	9706      	str	r7, [sp, #24]
 800cbea:	9806      	ldr	r0, [sp, #24]
 800cbec:	b033      	add	sp, #204	; 0xcc
 800cbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cbf4:	ebcb 0a07 	rsb	sl, fp, r7
 800cbf8:	f1ba 0f00 	cmp.w	sl, #0
 800cbfc:	f77f af23 	ble.w	800ca46 <_svfiprintf_r+0x596>
 800cc00:	f1ba 0f10 	cmp.w	sl, #16
 800cc04:	f8df 9354 	ldr.w	r9, [pc, #852]	; 800cf5c <_svfiprintf_r+0xaac>
 800cc08:	dd29      	ble.n	800cc5e <_svfiprintf_r+0x7ae>
 800cc0a:	4653      	mov	r3, sl
 800cc0c:	9508      	str	r5, [sp, #32]
 800cc0e:	46b2      	mov	sl, r6
 800cc10:	464d      	mov	r5, r9
 800cc12:	2710      	movs	r7, #16
 800cc14:	46a1      	mov	r9, r4
 800cc16:	461e      	mov	r6, r3
 800cc18:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cc1a:	e002      	b.n	800cc22 <_svfiprintf_r+0x772>
 800cc1c:	3e10      	subs	r6, #16
 800cc1e:	2e10      	cmp	r6, #16
 800cc20:	dd17      	ble.n	800cc52 <_svfiprintf_r+0x7a2>
 800cc22:	3201      	adds	r2, #1
 800cc24:	3110      	adds	r1, #16
 800cc26:	2a07      	cmp	r2, #7
 800cc28:	e888 00a0 	stmia.w	r8, {r5, r7}
 800cc2c:	9216      	str	r2, [sp, #88]	; 0x58
 800cc2e:	f108 0808 	add.w	r8, r8, #8
 800cc32:	9117      	str	r1, [sp, #92]	; 0x5c
 800cc34:	ddf2      	ble.n	800cc1c <_svfiprintf_r+0x76c>
 800cc36:	4620      	mov	r0, r4
 800cc38:	9904      	ldr	r1, [sp, #16]
 800cc3a:	aa15      	add	r2, sp, #84	; 0x54
 800cc3c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cc40:	f7ff fbb0 	bl	800c3a4 <__ssprint_r>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	d1c5      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800cc48:	3e10      	subs	r6, #16
 800cc4a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cc4c:	2e10      	cmp	r6, #16
 800cc4e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cc50:	dce7      	bgt.n	800cc22 <_svfiprintf_r+0x772>
 800cc52:	4633      	mov	r3, r6
 800cc54:	464c      	mov	r4, r9
 800cc56:	46a9      	mov	r9, r5
 800cc58:	9d08      	ldr	r5, [sp, #32]
 800cc5a:	4656      	mov	r6, sl
 800cc5c:	469a      	mov	sl, r3
 800cc5e:	3201      	adds	r2, #1
 800cc60:	e888 0600 	stmia.w	r8, {r9, sl}
 800cc64:	2a07      	cmp	r2, #7
 800cc66:	4451      	add	r1, sl
 800cc68:	9216      	str	r2, [sp, #88]	; 0x58
 800cc6a:	bfd8      	it	le
 800cc6c:	f108 0808 	addle.w	r8, r8, #8
 800cc70:	9117      	str	r1, [sp, #92]	; 0x5c
 800cc72:	f77f aee8 	ble.w	800ca46 <_svfiprintf_r+0x596>
 800cc76:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc78:	aa15      	add	r2, sp, #84	; 0x54
 800cc7a:	9904      	ldr	r1, [sp, #16]
 800cc7c:	f7ff fb92 	bl	800c3a4 <__ssprint_r>
 800cc80:	2800      	cmp	r0, #0
 800cc82:	d1a7      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800cc84:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cc86:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cc8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cc8c:	e6db      	b.n	800ca46 <_svfiprintf_r+0x596>
 800cc8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cc90:	aa15      	add	r2, sp, #84	; 0x54
 800cc92:	9904      	ldr	r1, [sp, #16]
 800cc94:	f7ff fb86 	bl	800c3a4 <__ssprint_r>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	d19b      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800cc9c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cc9e:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cca2:	e72d      	b.n	800cb00 <_svfiprintf_r+0x650>
 800cca4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cca6:	aa15      	add	r2, sp, #84	; 0x54
 800cca8:	9904      	ldr	r1, [sp, #16]
 800ccaa:	f7ff fb7b 	bl	800c3a4 <__ssprint_r>
 800ccae:	2800      	cmp	r0, #0
 800ccb0:	f43f af6c 	beq.w	800cb8c <_svfiprintf_r+0x6dc>
 800ccb4:	e78e      	b.n	800cbd4 <_svfiprintf_r+0x724>
 800ccb6:	9605      	str	r6, [sp, #20]
 800ccb8:	ae22      	add	r6, sp, #136	; 0x88
 800ccba:	e4fc      	b.n	800c6b6 <_svfiprintf_r+0x206>
 800ccbc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ccbe:	aa15      	add	r2, sp, #84	; 0x54
 800ccc0:	9904      	ldr	r1, [sp, #16]
 800ccc2:	f7ff fb6f 	bl	800c3a4 <__ssprint_r>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	d184      	bne.n	800cbd4 <_svfiprintf_r+0x724>
 800ccca:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800ccce:	e432      	b.n	800c536 <_svfiprintf_r+0x86>
 800ccd0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ccd2:	aa15      	add	r2, sp, #84	; 0x54
 800ccd4:	9904      	ldr	r1, [sp, #16]
 800ccd6:	f7ff fb65 	bl	800c3a4 <__ssprint_r>
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	f47f af7a 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800cce0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800cce2:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cce6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cce8:	e697      	b.n	800ca1a <_svfiprintf_r+0x56a>
 800ccea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ccec:	aa15      	add	r2, sp, #84	; 0x54
 800ccee:	9904      	ldr	r1, [sp, #16]
 800ccf0:	f7ff fb58 	bl	800c3a4 <__ssprint_r>
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	f47f af6d 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800ccfa:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800ccfc:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800cd00:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cd02:	e69c      	b.n	800ca3e <_svfiprintf_r+0x58e>
 800cd04:	f1bb 0f00 	cmp.w	fp, #0
 800cd08:	bf08      	it	eq
 800cd0a:	f1ba 0f0a 	cmpeq.w	sl, #10
 800cd0e:	f0c0 8089 	bcc.w	800ce24 <_svfiprintf_r+0x974>
 800cd12:	f10d 0687 	add.w	r6, sp, #135	; 0x87
 800cd16:	9405      	str	r4, [sp, #20]
 800cd18:	4650      	mov	r0, sl
 800cd1a:	4659      	mov	r1, fp
 800cd1c:	220a      	movs	r2, #10
 800cd1e:	2300      	movs	r3, #0
 800cd20:	f001 faaa 	bl	800e278 <__aeabi_uldivmod>
 800cd24:	4634      	mov	r4, r6
 800cd26:	4650      	mov	r0, sl
 800cd28:	4659      	mov	r1, fp
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	3e01      	subs	r6, #1
 800cd2e:	f102 0e30 	add.w	lr, r2, #48	; 0x30
 800cd32:	220a      	movs	r2, #10
 800cd34:	f884 e000 	strb.w	lr, [r4]
 800cd38:	f001 fa9e 	bl	800e278 <__aeabi_uldivmod>
 800cd3c:	4682      	mov	sl, r0
 800cd3e:	468b      	mov	fp, r1
 800cd40:	ea5a 000b 	orrs.w	r0, sl, fp
 800cd44:	d1e8      	bne.n	800cd18 <_svfiprintf_r+0x868>
 800cd46:	9b03      	ldr	r3, [sp, #12]
 800cd48:	4626      	mov	r6, r4
 800cd4a:	9c05      	ldr	r4, [sp, #20]
 800cd4c:	1b9b      	subs	r3, r3, r6
 800cd4e:	9305      	str	r3, [sp, #20]
 800cd50:	e4b1      	b.n	800c6b6 <_svfiprintf_r+0x206>
 800cd52:	980e      	ldr	r0, [sp, #56]	; 0x38
 800cd54:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 800cd58:	9705      	str	r7, [sp, #20]
 800cd5a:	260f      	movs	r6, #15
 800cd5c:	ea4f 131a 	mov.w	r3, sl, lsr #4
 800cd60:	ea0a 0206 	and.w	r2, sl, r6
 800cd64:	ea43 730b 	orr.w	r3, r3, fp, lsl #28
 800cd68:	1882      	adds	r2, r0, r2
 800cd6a:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
 800cd6e:	469a      	mov	sl, r3
 800cd70:	46e3      	mov	fp, ip
 800cd72:	7812      	ldrb	r2, [r2, #0]
 800cd74:	460e      	mov	r6, r1
 800cd76:	3901      	subs	r1, #1
 800cd78:	ea5a 070b 	orrs.w	r7, sl, fp
 800cd7c:	7032      	strb	r2, [r6, #0]
 800cd7e:	d1ec      	bne.n	800cd5a <_svfiprintf_r+0x8aa>
 800cd80:	9f05      	ldr	r7, [sp, #20]
 800cd82:	e495      	b.n	800c6b0 <_svfiprintf_r+0x200>
 800cd84:	f014 0210 	ands.w	r2, r4, #16
 800cd88:	d155      	bne.n	800ce36 <_svfiprintf_r+0x986>
 800cd8a:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800cd8e:	d052      	beq.n	800ce36 <_svfiprintf_r+0x986>
 800cd90:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cd92:	4613      	mov	r3, r2
 800cd94:	f8b6 a000 	ldrh.w	sl, [r6]
 800cd98:	e007      	b.n	800cdaa <_svfiprintf_r+0x8fa>
 800cd9a:	06e3      	lsls	r3, r4, #27
 800cd9c:	d457      	bmi.n	800ce4e <_svfiprintf_r+0x99e>
 800cd9e:	0666      	lsls	r6, r4, #25
 800cda0:	d555      	bpl.n	800ce4e <_svfiprintf_r+0x99e>
 800cda2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cda4:	2301      	movs	r3, #1
 800cda6:	f8b6 a000 	ldrh.w	sl, [r6]
 800cdaa:	f04f 0b00 	mov.w	fp, #0
 800cdae:	3604      	adds	r6, #4
 800cdb0:	ea5a 000b 	orrs.w	r0, sl, fp
 800cdb4:	960b      	str	r6, [sp, #44]	; 0x2c
 800cdb6:	bf0c      	ite	eq
 800cdb8:	2600      	moveq	r6, #0
 800cdba:	2601      	movne	r6, #1
 800cdbc:	e49c      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800cdbe:	06e2      	lsls	r2, r4, #27
 800cdc0:	d459      	bmi.n	800ce76 <_svfiprintf_r+0x9c6>
 800cdc2:	0663      	lsls	r3, r4, #25
 800cdc4:	d557      	bpl.n	800ce76 <_svfiprintf_r+0x9c6>
 800cdc6:	f9b6 a000 	ldrsh.w	sl, [r6]
 800cdca:	3604      	adds	r6, #4
 800cdcc:	960b      	str	r6, [sp, #44]	; 0x2c
 800cdce:	4652      	mov	r2, sl
 800cdd0:	ea4f 7bea 	mov.w	fp, sl, asr #31
 800cdd4:	465b      	mov	r3, fp
 800cdd6:	e432      	b.n	800c63e <_svfiprintf_r+0x18e>
 800cdd8:	ea5a 010b 	orrs.w	r1, sl, fp
 800cddc:	d068      	beq.n	800ceb0 <_svfiprintf_r+0xa00>
 800cdde:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800cde2:	f044 0402 	orr.w	r4, r4, #2
 800cde6:	2330      	movs	r3, #48	; 0x30
 800cde8:	2601      	movs	r6, #1
 800cdea:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800cdee:	2302      	movs	r3, #2
 800cdf0:	e482      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800cdf2:	782b      	ldrb	r3, [r5, #0]
 800cdf4:	910b      	str	r1, [sp, #44]	; 0x2c
 800cdf6:	f7ff bbaf 	b.w	800c558 <_svfiprintf_r+0xa8>
 800cdfa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cdfc:	aa15      	add	r2, sp, #84	; 0x54
 800cdfe:	9904      	ldr	r1, [sp, #16]
 800ce00:	f7ff fad0 	bl	800c3a4 <__ssprint_r>
 800ce04:	2800      	cmp	r0, #0
 800ce06:	f47f aee5 	bne.w	800cbd4 <_svfiprintf_r+0x724>
 800ce0a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800ce0c:	e6b4      	b.n	800cb78 <_svfiprintf_r+0x6c8>
 800ce0e:	2a30      	cmp	r2, #48	; 0x30
 800ce10:	f43f ac4e 	beq.w	800c6b0 <_svfiprintf_r+0x200>
 800ce14:	4606      	mov	r6, r0
 800ce16:	9803      	ldr	r0, [sp, #12]
 800ce18:	2230      	movs	r2, #48	; 0x30
 800ce1a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ce1e:	1b80      	subs	r0, r0, r6
 800ce20:	9005      	str	r0, [sp, #20]
 800ce22:	e448      	b.n	800c6b6 <_svfiprintf_r+0x206>
 800ce24:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800ce26:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800ce2a:	f88d a087 	strb.w	sl, [sp, #135]	; 0x87
 800ce2e:	9605      	str	r6, [sp, #20]
 800ce30:	f10d 0687 	add.w	r6, sp, #135	; 0x87
 800ce34:	e43f      	b.n	800c6b6 <_svfiprintf_r+0x206>
 800ce36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce38:	f04f 0b00 	mov.w	fp, #0
 800ce3c:	3104      	adds	r1, #4
 800ce3e:	f851 6c04 	ldr.w	r6, [r1, #-4]
 800ce42:	910b      	str	r1, [sp, #44]	; 0x2c
 800ce44:	46b2      	mov	sl, r6
 800ce46:	3600      	adds	r6, #0
 800ce48:	bf18      	it	ne
 800ce4a:	2601      	movne	r6, #1
 800ce4c:	e454      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800ce4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce50:	2301      	movs	r3, #1
 800ce52:	f04f 0b00 	mov.w	fp, #0
 800ce56:	3104      	adds	r1, #4
 800ce58:	f851 6c04 	ldr.w	r6, [r1, #-4]
 800ce5c:	910b      	str	r1, [sp, #44]	; 0x2c
 800ce5e:	46b2      	mov	sl, r6
 800ce60:	3600      	adds	r6, #0
 800ce62:	bf18      	it	ne
 800ce64:	2601      	movne	r6, #1
 800ce66:	e447      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800ce68:	6832      	ldr	r2, [r6, #0]
 800ce6a:	f04f 0b00 	mov.w	fp, #0
 800ce6e:	3604      	adds	r6, #4
 800ce70:	960b      	str	r6, [sp, #44]	; 0x2c
 800ce72:	4692      	mov	sl, r2
 800ce74:	e4e2      	b.n	800c83c <_svfiprintf_r+0x38c>
 800ce76:	6833      	ldr	r3, [r6, #0]
 800ce78:	3604      	adds	r6, #4
 800ce7a:	960b      	str	r6, [sp, #44]	; 0x2c
 800ce7c:	461a      	mov	r2, r3
 800ce7e:	469a      	mov	sl, r3
 800ce80:	ea4f 7be3 	mov.w	fp, r3, asr #31
 800ce84:	465b      	mov	r3, fp
 800ce86:	2a00      	cmp	r2, #0
 800ce88:	f173 0000 	sbcs.w	r0, r3, #0
 800ce8c:	f6bf abdc 	bge.w	800c648 <_svfiprintf_r+0x198>
 800ce90:	f1da 0a00 	rsbs	sl, sl, #0
 800ce94:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
 800ce98:	f04f 092d 	mov.w	r9, #45	; 0x2d
 800ce9c:	ea5a 020b 	orrs.w	r2, sl, fp
 800cea0:	f88d 904f 	strb.w	r9, [sp, #79]	; 0x4f
 800cea4:	bf0c      	ite	eq
 800cea6:	2600      	moveq	r6, #0
 800cea8:	2601      	movne	r6, #1
 800ceaa:	2301      	movs	r3, #1
 800ceac:	f7ff bbd4 	b.w	800c658 <_svfiprintf_r+0x1a8>
 800ceb0:	2600      	movs	r6, #0
 800ceb2:	2302      	movs	r3, #2
 800ceb4:	e420      	b.n	800c6f8 <_svfiprintf_r+0x248>
 800ceb6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800ceb8:	9a06      	ldr	r2, [sp, #24]
 800ceba:	3604      	adds	r6, #4
 800cebc:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cec0:	17d1      	asrs	r1, r2, #31
 800cec2:	960b      	str	r6, [sp, #44]	; 0x2c
 800cec4:	601a      	str	r2, [r3, #0]
 800cec6:	6059      	str	r1, [r3, #4]
 800cec8:	f7ff bb17 	b.w	800c4fa <_svfiprintf_r+0x4a>
 800cecc:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800ced0:	f7fc f82c 	bl	8008f2c <strlen>
 800ced4:	f89d 904f 	ldrb.w	r9, [sp, #79]	; 0x4f
 800ced8:	9005      	str	r0, [sp, #20]
 800ceda:	e539      	b.n	800c950 <_svfiprintf_r+0x4a0>
 800cedc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800cede:	9e06      	ldr	r6, [sp, #24]
 800cee0:	3704      	adds	r7, #4
 800cee2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800cee6:	970b      	str	r7, [sp, #44]	; 0x2c
 800cee8:	601e      	str	r6, [r3, #0]
 800ceea:	f7ff bb06 	b.w	800c4fa <_svfiprintf_r+0x4a>
 800ceee:	2140      	movs	r1, #64	; 0x40
 800cef0:	9201      	str	r2, [sp, #4]
 800cef2:	f7fa fd5f 	bl	80079b4 <_malloc_r>
 800cef6:	9e04      	ldr	r6, [sp, #16]
 800cef8:	9a01      	ldr	r2, [sp, #4]
 800cefa:	6030      	str	r0, [r6, #0]
 800cefc:	6130      	str	r0, [r6, #16]
 800cefe:	b328      	cbz	r0, 800cf4c <_svfiprintf_r+0xa9c>
 800cf00:	9e04      	ldr	r6, [sp, #16]
 800cf02:	2340      	movs	r3, #64	; 0x40
 800cf04:	6173      	str	r3, [r6, #20]
 800cf06:	f7ff bae2 	b.w	800c4ce <_svfiprintf_r+0x1e>
 800cf0a:	2f06      	cmp	r7, #6
 800cf0c:	bf28      	it	cs
 800cf0e:	2706      	movcs	r7, #6
 800cf10:	f24f 0604 	movw	r6, #61444	; 0xf004
 800cf14:	9705      	str	r7, [sp, #20]
 800cf16:	ea27 7be7 	bic.w	fp, r7, r7, asr #31
 800cf1a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800cf1e:	f6c0 0600 	movt	r6, #2048	; 0x800
 800cf22:	e418      	b.n	800c756 <_svfiprintf_r+0x2a6>
 800cf24:	f89d 904f 	ldrb.w	r9, [sp, #79]	; 0x4f
 800cf28:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800cf2c:	9705      	str	r7, [sp, #20]
 800cf2e:	9007      	str	r0, [sp, #28]
 800cf30:	f7ff bbc2 	b.w	800c6b8 <_svfiprintf_r+0x208>
 800cf34:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800cf36:	786b      	ldrb	r3, [r5, #1]
 800cf38:	4605      	mov	r5, r0
 800cf3a:	1d31      	adds	r1, r6, #4
 800cf3c:	910b      	str	r1, [sp, #44]	; 0x2c
 800cf3e:	6837      	ldr	r7, [r6, #0]
 800cf40:	2f00      	cmp	r7, #0
 800cf42:	bfb8      	it	lt
 800cf44:	f04f 37ff 	movlt.w	r7, #4294967295
 800cf48:	f7ff bb06 	b.w	800c558 <_svfiprintf_r+0xa8>
 800cf4c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800cf4e:	f04f 37ff 	mov.w	r7, #4294967295
 800cf52:	230c      	movs	r3, #12
 800cf54:	9706      	str	r7, [sp, #24]
 800cf56:	6033      	str	r3, [r6, #0]
 800cf58:	e647      	b.n	800cbea <_svfiprintf_r+0x73a>
 800cf5a:	bf00      	nop
 800cf5c:	0800ef98 	.word	0x0800ef98

0800cf60 <_calloc_r>:
 800cf60:	b510      	push	{r4, lr}
 800cf62:	fb01 f102 	mul.w	r1, r1, r2
 800cf66:	f7fa fd25 	bl	80079b4 <_malloc_r>
 800cf6a:	4604      	mov	r4, r0
 800cf6c:	b170      	cbz	r0, 800cf8c <_calloc_r+0x2c>
 800cf6e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800cf72:	f022 0203 	bic.w	r2, r2, #3
 800cf76:	3a04      	subs	r2, #4
 800cf78:	2a24      	cmp	r2, #36	; 0x24
 800cf7a:	d81c      	bhi.n	800cfb6 <_calloc_r+0x56>
 800cf7c:	2a13      	cmp	r2, #19
 800cf7e:	bf98      	it	ls
 800cf80:	4603      	movls	r3, r0
 800cf82:	d805      	bhi.n	800cf90 <_calloc_r+0x30>
 800cf84:	2200      	movs	r2, #0
 800cf86:	601a      	str	r2, [r3, #0]
 800cf88:	605a      	str	r2, [r3, #4]
 800cf8a:	609a      	str	r2, [r3, #8]
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	bd10      	pop	{r4, pc}
 800cf90:	2100      	movs	r1, #0
 800cf92:	2a1b      	cmp	r2, #27
 800cf94:	6001      	str	r1, [r0, #0]
 800cf96:	bf98      	it	ls
 800cf98:	f100 0308 	addls.w	r3, r0, #8
 800cf9c:	6041      	str	r1, [r0, #4]
 800cf9e:	d9f1      	bls.n	800cf84 <_calloc_r+0x24>
 800cfa0:	2a24      	cmp	r2, #36	; 0x24
 800cfa2:	6081      	str	r1, [r0, #8]
 800cfa4:	60c1      	str	r1, [r0, #12]
 800cfa6:	bf11      	iteee	ne
 800cfa8:	f100 0310 	addne.w	r3, r0, #16
 800cfac:	6101      	streq	r1, [r0, #16]
 800cfae:	f100 0318 	addeq.w	r3, r0, #24
 800cfb2:	6141      	streq	r1, [r0, #20]
 800cfb4:	e7e6      	b.n	800cf84 <_calloc_r+0x24>
 800cfb6:	2100      	movs	r1, #0
 800cfb8:	f7fb f8b2 	bl	8008120 <memset>
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	bd10      	pop	{r4, pc}

0800cfc0 <memmove>:
 800cfc0:	4288      	cmp	r0, r1
 800cfc2:	b4f0      	push	{r4, r5, r6, r7}
 800cfc4:	d911      	bls.n	800cfea <memmove+0x2a>
 800cfc6:	188c      	adds	r4, r1, r2
 800cfc8:	42a0      	cmp	r0, r4
 800cfca:	d20e      	bcs.n	800cfea <memmove+0x2a>
 800cfcc:	1885      	adds	r5, r0, r2
 800cfce:	1e53      	subs	r3, r2, #1
 800cfd0:	b14a      	cbz	r2, 800cfe6 <memmove+0x26>
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	462a      	mov	r2, r5
 800cfd6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfe0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cfe4:	d1f7      	bne.n	800cfd6 <memmove+0x16>
 800cfe6:	bcf0      	pop	{r4, r5, r6, r7}
 800cfe8:	4770      	bx	lr
 800cfea:	2a0f      	cmp	r2, #15
 800cfec:	d947      	bls.n	800d07e <memmove+0xbe>
 800cfee:	ea41 0300 	orr.w	r3, r1, r0
 800cff2:	079b      	lsls	r3, r3, #30
 800cff4:	d145      	bne.n	800d082 <memmove+0xc2>
 800cff6:	460c      	mov	r4, r1
 800cff8:	4603      	mov	r3, r0
 800cffa:	4615      	mov	r5, r2
 800cffc:	6826      	ldr	r6, [r4, #0]
 800cffe:	3310      	adds	r3, #16
 800d000:	3410      	adds	r4, #16
 800d002:	3d10      	subs	r5, #16
 800d004:	2d0f      	cmp	r5, #15
 800d006:	f843 6c10 	str.w	r6, [r3, #-16]
 800d00a:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800d00e:	f843 6c0c 	str.w	r6, [r3, #-12]
 800d012:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800d016:	f843 6c08 	str.w	r6, [r3, #-8]
 800d01a:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800d01e:	f843 6c04 	str.w	r6, [r3, #-4]
 800d022:	d8eb      	bhi.n	800cffc <memmove+0x3c>
 800d024:	f1a2 0510 	sub.w	r5, r2, #16
 800d028:	f002 040f 	and.w	r4, r2, #15
 800d02c:	f025 050f 	bic.w	r5, r5, #15
 800d030:	3510      	adds	r5, #16
 800d032:	2c03      	cmp	r4, #3
 800d034:	eb00 0305 	add.w	r3, r0, r5
 800d038:	4429      	add	r1, r5
 800d03a:	d924      	bls.n	800d086 <memmove+0xc6>
 800d03c:	f1a4 0c04 	sub.w	ip, r4, #4
 800d040:	461d      	mov	r5, r3
 800d042:	460c      	mov	r4, r1
 800d044:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 800d048:	eb01 078c 	add.w	r7, r1, ip, lsl #2
 800d04c:	3704      	adds	r7, #4
 800d04e:	f854 6b04 	ldr.w	r6, [r4], #4
 800d052:	42bc      	cmp	r4, r7
 800d054:	f845 6b04 	str.w	r6, [r5], #4
 800d058:	d1f9      	bne.n	800d04e <memmove+0x8e>
 800d05a:	f10c 0401 	add.w	r4, ip, #1
 800d05e:	f002 0203 	and.w	r2, r2, #3
 800d062:	00a4      	lsls	r4, r4, #2
 800d064:	1909      	adds	r1, r1, r4
 800d066:	191b      	adds	r3, r3, r4
 800d068:	2a00      	cmp	r2, #0
 800d06a:	d0bc      	beq.n	800cfe6 <memmove+0x26>
 800d06c:	3901      	subs	r1, #1
 800d06e:	189a      	adds	r2, r3, r2
 800d070:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d074:	f803 4b01 	strb.w	r4, [r3], #1
 800d078:	4293      	cmp	r3, r2
 800d07a:	d1f9      	bne.n	800d070 <memmove+0xb0>
 800d07c:	e7b3      	b.n	800cfe6 <memmove+0x26>
 800d07e:	4603      	mov	r3, r0
 800d080:	e7f2      	b.n	800d068 <memmove+0xa8>
 800d082:	4603      	mov	r3, r0
 800d084:	e7f2      	b.n	800d06c <memmove+0xac>
 800d086:	4622      	mov	r2, r4
 800d088:	e7ee      	b.n	800d068 <memmove+0xa8>
 800d08a:	bf00      	nop

0800d08c <_realloc_r>:
 800d08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d090:	460c      	mov	r4, r1
 800d092:	b083      	sub	sp, #12
 800d094:	4681      	mov	r9, r0
 800d096:	4617      	mov	r7, r2
 800d098:	2900      	cmp	r1, #0
 800d09a:	f000 811c 	beq.w	800d2d6 <_realloc_r+0x24a>
 800d09e:	f107 050b 	add.w	r5, r7, #11
 800d0a2:	f7fb fd73 	bl	8008b8c <__malloc_lock>
 800d0a6:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800d0aa:	2d16      	cmp	r5, #22
 800d0ac:	f1a4 0a08 	sub.w	sl, r4, #8
 800d0b0:	f022 0603 	bic.w	r6, r2, #3
 800d0b4:	d875      	bhi.n	800d1a2 <_realloc_r+0x116>
 800d0b6:	2110      	movs	r1, #16
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	460d      	mov	r5, r1
 800d0bc:	42bd      	cmp	r5, r7
 800d0be:	bf38      	it	cc
 800d0c0:	f043 0301 	orrcc.w	r3, r3, #1
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	f040 810c 	bne.w	800d2e2 <_realloc_r+0x256>
 800d0ca:	428e      	cmp	r6, r1
 800d0cc:	da6e      	bge.n	800d1ac <_realloc_r+0x120>
 800d0ce:	f240 1b4c 	movw	fp, #332	; 0x14c
 800d0d2:	eb0a 0006 	add.w	r0, sl, r6
 800d0d6:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 800d0da:	f8db e008 	ldr.w	lr, [fp, #8]
 800d0de:	4586      	cmp	lr, r0
 800d0e0:	f000 8104 	beq.w	800d2ec <_realloc_r+0x260>
 800d0e4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800d0e8:	f02c 0801 	bic.w	r8, ip, #1
 800d0ec:	4480      	add	r8, r0
 800d0ee:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800d0f2:	f018 0f01 	tst.w	r8, #1
 800d0f6:	bf1c      	itt	ne
 800d0f8:	469c      	movne	ip, r3
 800d0fa:	4660      	movne	r0, ip
 800d0fc:	d06f      	beq.n	800d1de <_realloc_r+0x152>
 800d0fe:	07d3      	lsls	r3, r2, #31
 800d100:	f100 80c3 	bmi.w	800d28a <_realloc_r+0x1fe>
 800d104:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800d108:	ebc3 030a 	rsb	r3, r3, sl
 800d10c:	685a      	ldr	r2, [r3, #4]
 800d10e:	f022 0203 	bic.w	r2, r2, #3
 800d112:	1992      	adds	r2, r2, r6
 800d114:	9201      	str	r2, [sp, #4]
 800d116:	2800      	cmp	r0, #0
 800d118:	d06c      	beq.n	800d1f4 <_realloc_r+0x168>
 800d11a:	4570      	cmp	r0, lr
 800d11c:	f000 8137 	beq.w	800d38e <_realloc_r+0x302>
 800d120:	eb0c 0802 	add.w	r8, ip, r2
 800d124:	4588      	cmp	r8, r1
 800d126:	db65      	blt.n	800d1f4 <_realloc_r+0x168>
 800d128:	68c1      	ldr	r1, [r0, #12]
 800d12a:	461f      	mov	r7, r3
 800d12c:	6880      	ldr	r0, [r0, #8]
 800d12e:	1f32      	subs	r2, r6, #4
 800d130:	2a24      	cmp	r2, #36	; 0x24
 800d132:	6088      	str	r0, [r1, #8]
 800d134:	60c1      	str	r1, [r0, #12]
 800d136:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d13a:	68d9      	ldr	r1, [r3, #12]
 800d13c:	60c1      	str	r1, [r0, #12]
 800d13e:	6088      	str	r0, [r1, #8]
 800d140:	f200 8178 	bhi.w	800d434 <_realloc_r+0x3a8>
 800d144:	2a13      	cmp	r2, #19
 800d146:	bf9c      	itt	ls
 800d148:	4639      	movls	r1, r7
 800d14a:	4620      	movls	r0, r4
 800d14c:	d91f      	bls.n	800d18e <_realloc_r+0x102>
 800d14e:	6821      	ldr	r1, [r4, #0]
 800d150:	2a1b      	cmp	r2, #27
 800d152:	bf98      	it	ls
 800d154:	f104 0008 	addls.w	r0, r4, #8
 800d158:	6099      	str	r1, [r3, #8]
 800d15a:	6861      	ldr	r1, [r4, #4]
 800d15c:	60d9      	str	r1, [r3, #12]
 800d15e:	bf98      	it	ls
 800d160:	f103 0110 	addls.w	r1, r3, #16
 800d164:	d913      	bls.n	800d18e <_realloc_r+0x102>
 800d166:	68a1      	ldr	r1, [r4, #8]
 800d168:	2a24      	cmp	r2, #36	; 0x24
 800d16a:	bf14      	ite	ne
 800d16c:	f104 0010 	addne.w	r0, r4, #16
 800d170:	f104 0018 	addeq.w	r0, r4, #24
 800d174:	6119      	str	r1, [r3, #16]
 800d176:	68e1      	ldr	r1, [r4, #12]
 800d178:	6159      	str	r1, [r3, #20]
 800d17a:	bf11      	iteee	ne
 800d17c:	f103 0118 	addne.w	r1, r3, #24
 800d180:	6922      	ldreq	r2, [r4, #16]
 800d182:	f103 0120 	addeq.w	r1, r3, #32
 800d186:	619a      	streq	r2, [r3, #24]
 800d188:	bf04      	itt	eq
 800d18a:	6962      	ldreq	r2, [r4, #20]
 800d18c:	61da      	streq	r2, [r3, #28]
 800d18e:	6802      	ldr	r2, [r0, #0]
 800d190:	463c      	mov	r4, r7
 800d192:	600a      	str	r2, [r1, #0]
 800d194:	469a      	mov	sl, r3
 800d196:	6842      	ldr	r2, [r0, #4]
 800d198:	604a      	str	r2, [r1, #4]
 800d19a:	6882      	ldr	r2, [r0, #8]
 800d19c:	608a      	str	r2, [r1, #8]
 800d19e:	685a      	ldr	r2, [r3, #4]
 800d1a0:	e005      	b.n	800d1ae <_realloc_r+0x122>
 800d1a2:	f025 0507 	bic.w	r5, r5, #7
 800d1a6:	4629      	mov	r1, r5
 800d1a8:	0feb      	lsrs	r3, r5, #31
 800d1aa:	e787      	b.n	800d0bc <_realloc_r+0x30>
 800d1ac:	46b0      	mov	r8, r6
 800d1ae:	ebc5 0308 	rsb	r3, r5, r8
 800d1b2:	2b0f      	cmp	r3, #15
 800d1b4:	d855      	bhi.n	800d262 <_realloc_r+0x1d6>
 800d1b6:	eb0a 0308 	add.w	r3, sl, r8
 800d1ba:	f002 0201 	and.w	r2, r2, #1
 800d1be:	ea42 0208 	orr.w	r2, r2, r8
 800d1c2:	f8ca 2004 	str.w	r2, [sl, #4]
 800d1c6:	685a      	ldr	r2, [r3, #4]
 800d1c8:	f042 0201 	orr.w	r2, r2, #1
 800d1cc:	605a      	str	r2, [r3, #4]
 800d1ce:	4648      	mov	r0, r9
 800d1d0:	4627      	mov	r7, r4
 800d1d2:	f7fb fcdd 	bl	8008b90 <__malloc_unlock>
 800d1d6:	4638      	mov	r0, r7
 800d1d8:	b003      	add	sp, #12
 800d1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1de:	f02c 0c03 	bic.w	ip, ip, #3
 800d1e2:	eb0c 0806 	add.w	r8, ip, r6
 800d1e6:	4588      	cmp	r8, r1
 800d1e8:	db89      	blt.n	800d0fe <_realloc_r+0x72>
 800d1ea:	68c3      	ldr	r3, [r0, #12]
 800d1ec:	6881      	ldr	r1, [r0, #8]
 800d1ee:	60cb      	str	r3, [r1, #12]
 800d1f0:	6099      	str	r1, [r3, #8]
 800d1f2:	e7dc      	b.n	800d1ae <_realloc_r+0x122>
 800d1f4:	9a01      	ldr	r2, [sp, #4]
 800d1f6:	428a      	cmp	r2, r1
 800d1f8:	db47      	blt.n	800d28a <_realloc_r+0x1fe>
 800d1fa:	461f      	mov	r7, r3
 800d1fc:	68d9      	ldr	r1, [r3, #12]
 800d1fe:	1f32      	subs	r2, r6, #4
 800d200:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d204:	2a24      	cmp	r2, #36	; 0x24
 800d206:	60c1      	str	r1, [r0, #12]
 800d208:	6088      	str	r0, [r1, #8]
 800d20a:	f200 80b1 	bhi.w	800d370 <_realloc_r+0x2e4>
 800d20e:	2a13      	cmp	r2, #19
 800d210:	bf9c      	itt	ls
 800d212:	4639      	movls	r1, r7
 800d214:	4620      	movls	r0, r4
 800d216:	d91f      	bls.n	800d258 <_realloc_r+0x1cc>
 800d218:	6821      	ldr	r1, [r4, #0]
 800d21a:	2a1b      	cmp	r2, #27
 800d21c:	bf98      	it	ls
 800d21e:	f104 0008 	addls.w	r0, r4, #8
 800d222:	6099      	str	r1, [r3, #8]
 800d224:	6861      	ldr	r1, [r4, #4]
 800d226:	60d9      	str	r1, [r3, #12]
 800d228:	bf98      	it	ls
 800d22a:	f103 0110 	addls.w	r1, r3, #16
 800d22e:	d913      	bls.n	800d258 <_realloc_r+0x1cc>
 800d230:	68a1      	ldr	r1, [r4, #8]
 800d232:	2a24      	cmp	r2, #36	; 0x24
 800d234:	bf14      	ite	ne
 800d236:	f104 0010 	addne.w	r0, r4, #16
 800d23a:	f104 0018 	addeq.w	r0, r4, #24
 800d23e:	6119      	str	r1, [r3, #16]
 800d240:	68e1      	ldr	r1, [r4, #12]
 800d242:	6159      	str	r1, [r3, #20]
 800d244:	bf11      	iteee	ne
 800d246:	f103 0118 	addne.w	r1, r3, #24
 800d24a:	6922      	ldreq	r2, [r4, #16]
 800d24c:	f103 0120 	addeq.w	r1, r3, #32
 800d250:	619a      	streq	r2, [r3, #24]
 800d252:	bf04      	itt	eq
 800d254:	6962      	ldreq	r2, [r4, #20]
 800d256:	61da      	streq	r2, [r3, #28]
 800d258:	6802      	ldr	r2, [r0, #0]
 800d25a:	463c      	mov	r4, r7
 800d25c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d260:	e797      	b.n	800d192 <_realloc_r+0x106>
 800d262:	eb0a 0105 	add.w	r1, sl, r5
 800d266:	f002 0201 	and.w	r2, r2, #1
 800d26a:	18ce      	adds	r6, r1, r3
 800d26c:	4315      	orrs	r5, r2
 800d26e:	f043 0301 	orr.w	r3, r3, #1
 800d272:	f8ca 5004 	str.w	r5, [sl, #4]
 800d276:	604b      	str	r3, [r1, #4]
 800d278:	4648      	mov	r0, r9
 800d27a:	6873      	ldr	r3, [r6, #4]
 800d27c:	3108      	adds	r1, #8
 800d27e:	f043 0301 	orr.w	r3, r3, #1
 800d282:	6073      	str	r3, [r6, #4]
 800d284:	f7fe fa76 	bl	800b774 <_free_r>
 800d288:	e7a1      	b.n	800d1ce <_realloc_r+0x142>
 800d28a:	4639      	mov	r1, r7
 800d28c:	4648      	mov	r0, r9
 800d28e:	f7fa fb91 	bl	80079b4 <_malloc_r>
 800d292:	4607      	mov	r7, r0
 800d294:	b1d8      	cbz	r0, 800d2ce <_realloc_r+0x242>
 800d296:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800d29a:	f1a0 0108 	sub.w	r1, r0, #8
 800d29e:	f022 0301 	bic.w	r3, r2, #1
 800d2a2:	4453      	add	r3, sl
 800d2a4:	4299      	cmp	r1, r3
 800d2a6:	f000 80bf 	beq.w	800d428 <_realloc_r+0x39c>
 800d2aa:	1f32      	subs	r2, r6, #4
 800d2ac:	2a24      	cmp	r2, #36	; 0x24
 800d2ae:	d86a      	bhi.n	800d386 <_realloc_r+0x2fa>
 800d2b0:	2a13      	cmp	r2, #19
 800d2b2:	bf9c      	itt	ls
 800d2b4:	4603      	movls	r3, r0
 800d2b6:	4622      	movls	r2, r4
 800d2b8:	d839      	bhi.n	800d32e <_realloc_r+0x2a2>
 800d2ba:	6811      	ldr	r1, [r2, #0]
 800d2bc:	6019      	str	r1, [r3, #0]
 800d2be:	6851      	ldr	r1, [r2, #4]
 800d2c0:	6059      	str	r1, [r3, #4]
 800d2c2:	6892      	ldr	r2, [r2, #8]
 800d2c4:	609a      	str	r2, [r3, #8]
 800d2c6:	4648      	mov	r0, r9
 800d2c8:	4621      	mov	r1, r4
 800d2ca:	f7fe fa53 	bl	800b774 <_free_r>
 800d2ce:	4648      	mov	r0, r9
 800d2d0:	f7fb fc5e 	bl	8008b90 <__malloc_unlock>
 800d2d4:	e77f      	b.n	800d1d6 <_realloc_r+0x14a>
 800d2d6:	4611      	mov	r1, r2
 800d2d8:	b003      	add	sp, #12
 800d2da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2de:	f7fa bb69 	b.w	80079b4 <_malloc_r>
 800d2e2:	230c      	movs	r3, #12
 800d2e4:	2700      	movs	r7, #0
 800d2e6:	f8c9 3000 	str.w	r3, [r9]
 800d2ea:	e774      	b.n	800d1d6 <_realloc_r+0x14a>
 800d2ec:	f8de 3004 	ldr.w	r3, [lr, #4]
 800d2f0:	f105 0010 	add.w	r0, r5, #16
 800d2f4:	f023 0c03 	bic.w	ip, r3, #3
 800d2f8:	eb0c 0306 	add.w	r3, ip, r6
 800d2fc:	4283      	cmp	r3, r0
 800d2fe:	bfb8      	it	lt
 800d300:	4670      	movlt	r0, lr
 800d302:	f6ff aefc 	blt.w	800d0fe <_realloc_r+0x72>
 800d306:	eb0a 0205 	add.w	r2, sl, r5
 800d30a:	1b5b      	subs	r3, r3, r5
 800d30c:	f043 0301 	orr.w	r3, r3, #1
 800d310:	4648      	mov	r0, r9
 800d312:	6053      	str	r3, [r2, #4]
 800d314:	4627      	mov	r7, r4
 800d316:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d31a:	f8cb 2008 	str.w	r2, [fp, #8]
 800d31e:	f003 0301 	and.w	r3, r3, #1
 800d322:	431d      	orrs	r5, r3
 800d324:	f844 5c04 	str.w	r5, [r4, #-4]
 800d328:	f7fb fc32 	bl	8008b90 <__malloc_unlock>
 800d32c:	e753      	b.n	800d1d6 <_realloc_r+0x14a>
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	2a1b      	cmp	r2, #27
 800d332:	bf98      	it	ls
 800d334:	f104 0208 	addls.w	r2, r4, #8
 800d338:	6003      	str	r3, [r0, #0]
 800d33a:	6863      	ldr	r3, [r4, #4]
 800d33c:	6043      	str	r3, [r0, #4]
 800d33e:	bf98      	it	ls
 800d340:	f100 0308 	addls.w	r3, r0, #8
 800d344:	d9b9      	bls.n	800d2ba <_realloc_r+0x22e>
 800d346:	68a3      	ldr	r3, [r4, #8]
 800d348:	2a24      	cmp	r2, #36	; 0x24
 800d34a:	bf14      	ite	ne
 800d34c:	f104 0210 	addne.w	r2, r4, #16
 800d350:	f104 0218 	addeq.w	r2, r4, #24
 800d354:	6083      	str	r3, [r0, #8]
 800d356:	68e3      	ldr	r3, [r4, #12]
 800d358:	60c3      	str	r3, [r0, #12]
 800d35a:	bf11      	iteee	ne
 800d35c:	f100 0310 	addne.w	r3, r0, #16
 800d360:	6921      	ldreq	r1, [r4, #16]
 800d362:	f100 0318 	addeq.w	r3, r0, #24
 800d366:	6101      	streq	r1, [r0, #16]
 800d368:	bf04      	itt	eq
 800d36a:	6961      	ldreq	r1, [r4, #20]
 800d36c:	6141      	streq	r1, [r0, #20]
 800d36e:	e7a4      	b.n	800d2ba <_realloc_r+0x22e>
 800d370:	4621      	mov	r1, r4
 800d372:	4638      	mov	r0, r7
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	f7ff fe23 	bl	800cfc0 <memmove>
 800d37a:	e89d 0108 	ldmia.w	sp, {r3, r8}
 800d37e:	463c      	mov	r4, r7
 800d380:	469a      	mov	sl, r3
 800d382:	685a      	ldr	r2, [r3, #4]
 800d384:	e713      	b.n	800d1ae <_realloc_r+0x122>
 800d386:	4621      	mov	r1, r4
 800d388:	f7ff fe1a 	bl	800cfc0 <memmove>
 800d38c:	e79b      	b.n	800d2c6 <_realloc_r+0x23a>
 800d38e:	9801      	ldr	r0, [sp, #4]
 800d390:	f105 0210 	add.w	r2, r5, #16
 800d394:	eb0c 0800 	add.w	r8, ip, r0
 800d398:	4590      	cmp	r8, r2
 800d39a:	f6ff af2b 	blt.w	800d1f4 <_realloc_r+0x168>
 800d39e:	461f      	mov	r7, r3
 800d3a0:	68d9      	ldr	r1, [r3, #12]
 800d3a2:	1f32      	subs	r2, r6, #4
 800d3a4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d3a8:	2a24      	cmp	r2, #36	; 0x24
 800d3aa:	60c1      	str	r1, [r0, #12]
 800d3ac:	6088      	str	r0, [r1, #8]
 800d3ae:	d84b      	bhi.n	800d448 <_realloc_r+0x3bc>
 800d3b0:	2a13      	cmp	r2, #19
 800d3b2:	bf9c      	itt	ls
 800d3b4:	463a      	movls	r2, r7
 800d3b6:	4621      	movls	r1, r4
 800d3b8:	d91f      	bls.n	800d3fa <_realloc_r+0x36e>
 800d3ba:	6821      	ldr	r1, [r4, #0]
 800d3bc:	2a1b      	cmp	r2, #27
 800d3be:	bf98      	it	ls
 800d3c0:	f103 0210 	addls.w	r2, r3, #16
 800d3c4:	6099      	str	r1, [r3, #8]
 800d3c6:	6861      	ldr	r1, [r4, #4]
 800d3c8:	60d9      	str	r1, [r3, #12]
 800d3ca:	bf98      	it	ls
 800d3cc:	f104 0108 	addls.w	r1, r4, #8
 800d3d0:	d913      	bls.n	800d3fa <_realloc_r+0x36e>
 800d3d2:	68a1      	ldr	r1, [r4, #8]
 800d3d4:	2a24      	cmp	r2, #36	; 0x24
 800d3d6:	bf14      	ite	ne
 800d3d8:	f103 0218 	addne.w	r2, r3, #24
 800d3dc:	f103 0220 	addeq.w	r2, r3, #32
 800d3e0:	6119      	str	r1, [r3, #16]
 800d3e2:	68e1      	ldr	r1, [r4, #12]
 800d3e4:	6159      	str	r1, [r3, #20]
 800d3e6:	bf11      	iteee	ne
 800d3e8:	f104 0110 	addne.w	r1, r4, #16
 800d3ec:	6920      	ldreq	r0, [r4, #16]
 800d3ee:	f104 0118 	addeq.w	r1, r4, #24
 800d3f2:	6198      	streq	r0, [r3, #24]
 800d3f4:	bf04      	itt	eq
 800d3f6:	6960      	ldreq	r0, [r4, #20]
 800d3f8:	61d8      	streq	r0, [r3, #28]
 800d3fa:	6808      	ldr	r0, [r1, #0]
 800d3fc:	6010      	str	r0, [r2, #0]
 800d3fe:	6848      	ldr	r0, [r1, #4]
 800d400:	6050      	str	r0, [r2, #4]
 800d402:	6889      	ldr	r1, [r1, #8]
 800d404:	6091      	str	r1, [r2, #8]
 800d406:	195a      	adds	r2, r3, r5
 800d408:	ebc5 0108 	rsb	r1, r5, r8
 800d40c:	f041 0101 	orr.w	r1, r1, #1
 800d410:	4648      	mov	r0, r9
 800d412:	6051      	str	r1, [r2, #4]
 800d414:	6859      	ldr	r1, [r3, #4]
 800d416:	f8cb 2008 	str.w	r2, [fp, #8]
 800d41a:	f001 0101 	and.w	r1, r1, #1
 800d41e:	430d      	orrs	r5, r1
 800d420:	605d      	str	r5, [r3, #4]
 800d422:	f7fb fbb5 	bl	8008b90 <__malloc_unlock>
 800d426:	e6d6      	b.n	800d1d6 <_realloc_r+0x14a>
 800d428:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800d42c:	f023 0803 	bic.w	r8, r3, #3
 800d430:	44b0      	add	r8, r6
 800d432:	e6bc      	b.n	800d1ae <_realloc_r+0x122>
 800d434:	4621      	mov	r1, r4
 800d436:	4638      	mov	r0, r7
 800d438:	9300      	str	r3, [sp, #0]
 800d43a:	f7ff fdc1 	bl	800cfc0 <memmove>
 800d43e:	9b00      	ldr	r3, [sp, #0]
 800d440:	463c      	mov	r4, r7
 800d442:	469a      	mov	sl, r3
 800d444:	685a      	ldr	r2, [r3, #4]
 800d446:	e6b2      	b.n	800d1ae <_realloc_r+0x122>
 800d448:	4638      	mov	r0, r7
 800d44a:	4621      	mov	r1, r4
 800d44c:	9300      	str	r3, [sp, #0]
 800d44e:	f7ff fdb7 	bl	800cfc0 <memmove>
 800d452:	9b00      	ldr	r3, [sp, #0]
 800d454:	e7d7      	b.n	800d406 <_realloc_r+0x37a>
 800d456:	bf00      	nop

0800d458 <__aeabi_uidiv>:
 800d458:	1e4a      	subs	r2, r1, #1
 800d45a:	bf08      	it	eq
 800d45c:	4770      	bxeq	lr
 800d45e:	f0c0 8124 	bcc.w	800d6aa <__aeabi_uidiv+0x252>
 800d462:	4288      	cmp	r0, r1
 800d464:	f240 8116 	bls.w	800d694 <__aeabi_uidiv+0x23c>
 800d468:	4211      	tst	r1, r2
 800d46a:	f000 8117 	beq.w	800d69c <__aeabi_uidiv+0x244>
 800d46e:	fab0 f380 	clz	r3, r0
 800d472:	fab1 f281 	clz	r2, r1
 800d476:	eba2 0303 	sub.w	r3, r2, r3
 800d47a:	f1c3 031f 	rsb	r3, r3, #31
 800d47e:	a204      	add	r2, pc, #16	; (adr r2, 800d490 <__aeabi_uidiv+0x38>)
 800d480:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800d484:	f04f 0200 	mov.w	r2, #0
 800d488:	469f      	mov	pc, r3
 800d48a:	bf00      	nop
 800d48c:	f3af 8000 	nop.w
 800d490:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800d494:	bf00      	nop
 800d496:	eb42 0202 	adc.w	r2, r2, r2
 800d49a:	bf28      	it	cs
 800d49c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 800d4a0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800d4a4:	bf00      	nop
 800d4a6:	eb42 0202 	adc.w	r2, r2, r2
 800d4aa:	bf28      	it	cs
 800d4ac:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 800d4b0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800d4b4:	bf00      	nop
 800d4b6:	eb42 0202 	adc.w	r2, r2, r2
 800d4ba:	bf28      	it	cs
 800d4bc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 800d4c0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800d4c4:	bf00      	nop
 800d4c6:	eb42 0202 	adc.w	r2, r2, r2
 800d4ca:	bf28      	it	cs
 800d4cc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 800d4d0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800d4d4:	bf00      	nop
 800d4d6:	eb42 0202 	adc.w	r2, r2, r2
 800d4da:	bf28      	it	cs
 800d4dc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 800d4e0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800d4e4:	bf00      	nop
 800d4e6:	eb42 0202 	adc.w	r2, r2, r2
 800d4ea:	bf28      	it	cs
 800d4ec:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 800d4f0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800d4f4:	bf00      	nop
 800d4f6:	eb42 0202 	adc.w	r2, r2, r2
 800d4fa:	bf28      	it	cs
 800d4fc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 800d500:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800d504:	bf00      	nop
 800d506:	eb42 0202 	adc.w	r2, r2, r2
 800d50a:	bf28      	it	cs
 800d50c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 800d510:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800d514:	bf00      	nop
 800d516:	eb42 0202 	adc.w	r2, r2, r2
 800d51a:	bf28      	it	cs
 800d51c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 800d520:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 800d524:	bf00      	nop
 800d526:	eb42 0202 	adc.w	r2, r2, r2
 800d52a:	bf28      	it	cs
 800d52c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 800d530:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 800d534:	bf00      	nop
 800d536:	eb42 0202 	adc.w	r2, r2, r2
 800d53a:	bf28      	it	cs
 800d53c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 800d540:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 800d544:	bf00      	nop
 800d546:	eb42 0202 	adc.w	r2, r2, r2
 800d54a:	bf28      	it	cs
 800d54c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 800d550:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 800d554:	bf00      	nop
 800d556:	eb42 0202 	adc.w	r2, r2, r2
 800d55a:	bf28      	it	cs
 800d55c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 800d560:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 800d564:	bf00      	nop
 800d566:	eb42 0202 	adc.w	r2, r2, r2
 800d56a:	bf28      	it	cs
 800d56c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 800d570:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 800d574:	bf00      	nop
 800d576:	eb42 0202 	adc.w	r2, r2, r2
 800d57a:	bf28      	it	cs
 800d57c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 800d580:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800d584:	bf00      	nop
 800d586:	eb42 0202 	adc.w	r2, r2, r2
 800d58a:	bf28      	it	cs
 800d58c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 800d590:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800d594:	bf00      	nop
 800d596:	eb42 0202 	adc.w	r2, r2, r2
 800d59a:	bf28      	it	cs
 800d59c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 800d5a0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800d5a4:	bf00      	nop
 800d5a6:	eb42 0202 	adc.w	r2, r2, r2
 800d5aa:	bf28      	it	cs
 800d5ac:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 800d5b0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800d5b4:	bf00      	nop
 800d5b6:	eb42 0202 	adc.w	r2, r2, r2
 800d5ba:	bf28      	it	cs
 800d5bc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 800d5c0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800d5c4:	bf00      	nop
 800d5c6:	eb42 0202 	adc.w	r2, r2, r2
 800d5ca:	bf28      	it	cs
 800d5cc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 800d5d0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800d5d4:	bf00      	nop
 800d5d6:	eb42 0202 	adc.w	r2, r2, r2
 800d5da:	bf28      	it	cs
 800d5dc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 800d5e0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800d5e4:	bf00      	nop
 800d5e6:	eb42 0202 	adc.w	r2, r2, r2
 800d5ea:	bf28      	it	cs
 800d5ec:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 800d5f0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800d5f4:	bf00      	nop
 800d5f6:	eb42 0202 	adc.w	r2, r2, r2
 800d5fa:	bf28      	it	cs
 800d5fc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 800d600:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800d604:	bf00      	nop
 800d606:	eb42 0202 	adc.w	r2, r2, r2
 800d60a:	bf28      	it	cs
 800d60c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 800d610:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800d614:	bf00      	nop
 800d616:	eb42 0202 	adc.w	r2, r2, r2
 800d61a:	bf28      	it	cs
 800d61c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 800d620:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 800d624:	bf00      	nop
 800d626:	eb42 0202 	adc.w	r2, r2, r2
 800d62a:	bf28      	it	cs
 800d62c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 800d630:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 800d634:	bf00      	nop
 800d636:	eb42 0202 	adc.w	r2, r2, r2
 800d63a:	bf28      	it	cs
 800d63c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 800d640:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 800d644:	bf00      	nop
 800d646:	eb42 0202 	adc.w	r2, r2, r2
 800d64a:	bf28      	it	cs
 800d64c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 800d650:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 800d654:	bf00      	nop
 800d656:	eb42 0202 	adc.w	r2, r2, r2
 800d65a:	bf28      	it	cs
 800d65c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 800d660:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 800d664:	bf00      	nop
 800d666:	eb42 0202 	adc.w	r2, r2, r2
 800d66a:	bf28      	it	cs
 800d66c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 800d670:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 800d674:	bf00      	nop
 800d676:	eb42 0202 	adc.w	r2, r2, r2
 800d67a:	bf28      	it	cs
 800d67c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 800d680:	ebb0 0f01 	cmp.w	r0, r1
 800d684:	bf00      	nop
 800d686:	eb42 0202 	adc.w	r2, r2, r2
 800d68a:	bf28      	it	cs
 800d68c:	eba0 0001 	subcs.w	r0, r0, r1
 800d690:	4610      	mov	r0, r2
 800d692:	4770      	bx	lr
 800d694:	bf0c      	ite	eq
 800d696:	2001      	moveq	r0, #1
 800d698:	2000      	movne	r0, #0
 800d69a:	4770      	bx	lr
 800d69c:	fab1 f281 	clz	r2, r1
 800d6a0:	f1c2 021f 	rsb	r2, r2, #31
 800d6a4:	fa20 f002 	lsr.w	r0, r0, r2
 800d6a8:	4770      	bx	lr
 800d6aa:	b108      	cbz	r0, 800d6b0 <__aeabi_uidiv+0x258>
 800d6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b0:	f000 b966 	b.w	800d980 <__aeabi_idiv0>

0800d6b4 <__aeabi_uidivmod>:
 800d6b4:	2900      	cmp	r1, #0
 800d6b6:	d0f8      	beq.n	800d6aa <__aeabi_uidiv+0x252>
 800d6b8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800d6bc:	f7ff fecc 	bl	800d458 <__aeabi_uidiv>
 800d6c0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800d6c4:	fb02 f300 	mul.w	r3, r2, r0
 800d6c8:	eba1 0103 	sub.w	r1, r1, r3
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop

0800d6d0 <__aeabi_idiv>:
 800d6d0:	2900      	cmp	r1, #0
 800d6d2:	f000 813e 	beq.w	800d952 <.divsi3_skip_div0_test+0x27c>

0800d6d6 <.divsi3_skip_div0_test>:
 800d6d6:	ea80 0c01 	eor.w	ip, r0, r1
 800d6da:	bf48      	it	mi
 800d6dc:	4249      	negmi	r1, r1
 800d6de:	1e4a      	subs	r2, r1, #1
 800d6e0:	f000 811f 	beq.w	800d922 <.divsi3_skip_div0_test+0x24c>
 800d6e4:	0003      	movs	r3, r0
 800d6e6:	bf48      	it	mi
 800d6e8:	4243      	negmi	r3, r0
 800d6ea:	428b      	cmp	r3, r1
 800d6ec:	f240 811e 	bls.w	800d92c <.divsi3_skip_div0_test+0x256>
 800d6f0:	4211      	tst	r1, r2
 800d6f2:	f000 8123 	beq.w	800d93c <.divsi3_skip_div0_test+0x266>
 800d6f6:	fab3 f283 	clz	r2, r3
 800d6fa:	fab1 f081 	clz	r0, r1
 800d6fe:	eba0 0202 	sub.w	r2, r0, r2
 800d702:	f1c2 021f 	rsb	r2, r2, #31
 800d706:	a004      	add	r0, pc, #16	; (adr r0, 800d718 <.divsi3_skip_div0_test+0x42>)
 800d708:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 800d70c:	f04f 0000 	mov.w	r0, #0
 800d710:	4697      	mov	pc, r2
 800d712:	bf00      	nop
 800d714:	f3af 8000 	nop.w
 800d718:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 800d71c:	bf00      	nop
 800d71e:	eb40 0000 	adc.w	r0, r0, r0
 800d722:	bf28      	it	cs
 800d724:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 800d728:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 800d72c:	bf00      	nop
 800d72e:	eb40 0000 	adc.w	r0, r0, r0
 800d732:	bf28      	it	cs
 800d734:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 800d738:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 800d73c:	bf00      	nop
 800d73e:	eb40 0000 	adc.w	r0, r0, r0
 800d742:	bf28      	it	cs
 800d744:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 800d748:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 800d74c:	bf00      	nop
 800d74e:	eb40 0000 	adc.w	r0, r0, r0
 800d752:	bf28      	it	cs
 800d754:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 800d758:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 800d75c:	bf00      	nop
 800d75e:	eb40 0000 	adc.w	r0, r0, r0
 800d762:	bf28      	it	cs
 800d764:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 800d768:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 800d76c:	bf00      	nop
 800d76e:	eb40 0000 	adc.w	r0, r0, r0
 800d772:	bf28      	it	cs
 800d774:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 800d778:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 800d77c:	bf00      	nop
 800d77e:	eb40 0000 	adc.w	r0, r0, r0
 800d782:	bf28      	it	cs
 800d784:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 800d788:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800d78c:	bf00      	nop
 800d78e:	eb40 0000 	adc.w	r0, r0, r0
 800d792:	bf28      	it	cs
 800d794:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 800d798:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 800d79c:	bf00      	nop
 800d79e:	eb40 0000 	adc.w	r0, r0, r0
 800d7a2:	bf28      	it	cs
 800d7a4:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 800d7a8:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 800d7ac:	bf00      	nop
 800d7ae:	eb40 0000 	adc.w	r0, r0, r0
 800d7b2:	bf28      	it	cs
 800d7b4:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 800d7b8:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 800d7bc:	bf00      	nop
 800d7be:	eb40 0000 	adc.w	r0, r0, r0
 800d7c2:	bf28      	it	cs
 800d7c4:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 800d7c8:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 800d7cc:	bf00      	nop
 800d7ce:	eb40 0000 	adc.w	r0, r0, r0
 800d7d2:	bf28      	it	cs
 800d7d4:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 800d7d8:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 800d7dc:	bf00      	nop
 800d7de:	eb40 0000 	adc.w	r0, r0, r0
 800d7e2:	bf28      	it	cs
 800d7e4:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 800d7e8:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 800d7ec:	bf00      	nop
 800d7ee:	eb40 0000 	adc.w	r0, r0, r0
 800d7f2:	bf28      	it	cs
 800d7f4:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 800d7f8:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 800d7fc:	bf00      	nop
 800d7fe:	eb40 0000 	adc.w	r0, r0, r0
 800d802:	bf28      	it	cs
 800d804:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 800d808:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 800d80c:	bf00      	nop
 800d80e:	eb40 0000 	adc.w	r0, r0, r0
 800d812:	bf28      	it	cs
 800d814:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 800d818:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 800d81c:	bf00      	nop
 800d81e:	eb40 0000 	adc.w	r0, r0, r0
 800d822:	bf28      	it	cs
 800d824:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 800d828:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 800d82c:	bf00      	nop
 800d82e:	eb40 0000 	adc.w	r0, r0, r0
 800d832:	bf28      	it	cs
 800d834:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 800d838:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 800d83c:	bf00      	nop
 800d83e:	eb40 0000 	adc.w	r0, r0, r0
 800d842:	bf28      	it	cs
 800d844:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 800d848:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 800d84c:	bf00      	nop
 800d84e:	eb40 0000 	adc.w	r0, r0, r0
 800d852:	bf28      	it	cs
 800d854:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 800d858:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 800d85c:	bf00      	nop
 800d85e:	eb40 0000 	adc.w	r0, r0, r0
 800d862:	bf28      	it	cs
 800d864:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 800d868:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 800d86c:	bf00      	nop
 800d86e:	eb40 0000 	adc.w	r0, r0, r0
 800d872:	bf28      	it	cs
 800d874:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 800d878:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 800d87c:	bf00      	nop
 800d87e:	eb40 0000 	adc.w	r0, r0, r0
 800d882:	bf28      	it	cs
 800d884:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 800d888:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 800d88c:	bf00      	nop
 800d88e:	eb40 0000 	adc.w	r0, r0, r0
 800d892:	bf28      	it	cs
 800d894:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 800d898:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 800d89c:	bf00      	nop
 800d89e:	eb40 0000 	adc.w	r0, r0, r0
 800d8a2:	bf28      	it	cs
 800d8a4:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 800d8a8:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800d8ac:	bf00      	nop
 800d8ae:	eb40 0000 	adc.w	r0, r0, r0
 800d8b2:	bf28      	it	cs
 800d8b4:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 800d8b8:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 800d8bc:	bf00      	nop
 800d8be:	eb40 0000 	adc.w	r0, r0, r0
 800d8c2:	bf28      	it	cs
 800d8c4:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 800d8c8:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 800d8cc:	bf00      	nop
 800d8ce:	eb40 0000 	adc.w	r0, r0, r0
 800d8d2:	bf28      	it	cs
 800d8d4:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 800d8d8:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 800d8dc:	bf00      	nop
 800d8de:	eb40 0000 	adc.w	r0, r0, r0
 800d8e2:	bf28      	it	cs
 800d8e4:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 800d8e8:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 800d8ec:	bf00      	nop
 800d8ee:	eb40 0000 	adc.w	r0, r0, r0
 800d8f2:	bf28      	it	cs
 800d8f4:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 800d8f8:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 800d8fc:	bf00      	nop
 800d8fe:	eb40 0000 	adc.w	r0, r0, r0
 800d902:	bf28      	it	cs
 800d904:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 800d908:	ebb3 0f01 	cmp.w	r3, r1
 800d90c:	bf00      	nop
 800d90e:	eb40 0000 	adc.w	r0, r0, r0
 800d912:	bf28      	it	cs
 800d914:	eba3 0301 	subcs.w	r3, r3, r1
 800d918:	f1bc 0f00 	cmp.w	ip, #0
 800d91c:	bf48      	it	mi
 800d91e:	4240      	negmi	r0, r0
 800d920:	4770      	bx	lr
 800d922:	ea9c 0f00 	teq	ip, r0
 800d926:	bf48      	it	mi
 800d928:	4240      	negmi	r0, r0
 800d92a:	4770      	bx	lr
 800d92c:	bf38      	it	cc
 800d92e:	2000      	movcc	r0, #0
 800d930:	bf04      	itt	eq
 800d932:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 800d936:	f040 0001 	orreq.w	r0, r0, #1
 800d93a:	4770      	bx	lr
 800d93c:	fab1 f281 	clz	r2, r1
 800d940:	f1c2 021f 	rsb	r2, r2, #31
 800d944:	f1bc 0f00 	cmp.w	ip, #0
 800d948:	fa23 f002 	lsr.w	r0, r3, r2
 800d94c:	bf48      	it	mi
 800d94e:	4240      	negmi	r0, r0
 800d950:	4770      	bx	lr
 800d952:	2800      	cmp	r0, #0
 800d954:	bfc8      	it	gt
 800d956:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 800d95a:	bfb8      	it	lt
 800d95c:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 800d960:	f000 b80e 	b.w	800d980 <__aeabi_idiv0>

0800d964 <__aeabi_idivmod>:
 800d964:	2900      	cmp	r1, #0
 800d966:	d0f4      	beq.n	800d952 <.divsi3_skip_div0_test+0x27c>
 800d968:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800d96c:	f7ff feb3 	bl	800d6d6 <.divsi3_skip_div0_test>
 800d970:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800d974:	fb02 f300 	mul.w	r3, r2, r0
 800d978:	eba1 0103 	sub.w	r1, r1, r3
 800d97c:	4770      	bx	lr
 800d97e:	bf00      	nop

0800d980 <__aeabi_idiv0>:
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop

0800d984 <__aeabi_drsub>:
 800d984:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800d988:	e002      	b.n	800d990 <__adddf3>
 800d98a:	bf00      	nop

0800d98c <__aeabi_dsub>:
 800d98c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800d990 <__adddf3>:
 800d990:	b530      	push	{r4, r5, lr}
 800d992:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800d996:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800d99a:	ea94 0f05 	teq	r4, r5
 800d99e:	bf08      	it	eq
 800d9a0:	ea90 0f02 	teqeq	r0, r2
 800d9a4:	bf1f      	itttt	ne
 800d9a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 800d9aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 800d9ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800d9b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800d9b6:	f000 80e2 	beq.w	800db7e <__adddf3+0x1ee>
 800d9ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800d9be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800d9c2:	bfb8      	it	lt
 800d9c4:	426d      	neglt	r5, r5
 800d9c6:	dd0c      	ble.n	800d9e2 <__adddf3+0x52>
 800d9c8:	442c      	add	r4, r5
 800d9ca:	ea80 0202 	eor.w	r2, r0, r2
 800d9ce:	ea81 0303 	eor.w	r3, r1, r3
 800d9d2:	ea82 0000 	eor.w	r0, r2, r0
 800d9d6:	ea83 0101 	eor.w	r1, r3, r1
 800d9da:	ea80 0202 	eor.w	r2, r0, r2
 800d9de:	ea81 0303 	eor.w	r3, r1, r3
 800d9e2:	2d36      	cmp	r5, #54	; 0x36
 800d9e4:	bf88      	it	hi
 800d9e6:	bd30      	pophi	{r4, r5, pc}
 800d9e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800d9ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800d9f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800d9f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800d9f8:	d002      	beq.n	800da00 <__adddf3+0x70>
 800d9fa:	4240      	negs	r0, r0
 800d9fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800da00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800da04:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800da08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800da0c:	d002      	beq.n	800da14 <__adddf3+0x84>
 800da0e:	4252      	negs	r2, r2
 800da10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800da14:	ea94 0f05 	teq	r4, r5
 800da18:	f000 80a7 	beq.w	800db6a <__adddf3+0x1da>
 800da1c:	f1a4 0401 	sub.w	r4, r4, #1
 800da20:	f1d5 0e20 	rsbs	lr, r5, #32
 800da24:	db0d      	blt.n	800da42 <__adddf3+0xb2>
 800da26:	fa02 fc0e 	lsl.w	ip, r2, lr
 800da2a:	fa22 f205 	lsr.w	r2, r2, r5
 800da2e:	1880      	adds	r0, r0, r2
 800da30:	f141 0100 	adc.w	r1, r1, #0
 800da34:	fa03 f20e 	lsl.w	r2, r3, lr
 800da38:	1880      	adds	r0, r0, r2
 800da3a:	fa43 f305 	asr.w	r3, r3, r5
 800da3e:	4159      	adcs	r1, r3
 800da40:	e00e      	b.n	800da60 <__adddf3+0xd0>
 800da42:	f1a5 0520 	sub.w	r5, r5, #32
 800da46:	f10e 0e20 	add.w	lr, lr, #32
 800da4a:	2a01      	cmp	r2, #1
 800da4c:	fa03 fc0e 	lsl.w	ip, r3, lr
 800da50:	bf28      	it	cs
 800da52:	f04c 0c02 	orrcs.w	ip, ip, #2
 800da56:	fa43 f305 	asr.w	r3, r3, r5
 800da5a:	18c0      	adds	r0, r0, r3
 800da5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800da60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800da64:	d507      	bpl.n	800da76 <__adddf3+0xe6>
 800da66:	f04f 0e00 	mov.w	lr, #0
 800da6a:	f1dc 0c00 	rsbs	ip, ip, #0
 800da6e:	eb7e 0000 	sbcs.w	r0, lr, r0
 800da72:	eb6e 0101 	sbc.w	r1, lr, r1
 800da76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800da7a:	d31b      	bcc.n	800dab4 <__adddf3+0x124>
 800da7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800da80:	d30c      	bcc.n	800da9c <__adddf3+0x10c>
 800da82:	0849      	lsrs	r1, r1, #1
 800da84:	ea5f 0030 	movs.w	r0, r0, rrx
 800da88:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800da8c:	f104 0401 	add.w	r4, r4, #1
 800da90:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800da94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800da98:	f080 809a 	bcs.w	800dbd0 <__adddf3+0x240>
 800da9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800daa0:	bf08      	it	eq
 800daa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800daa6:	f150 0000 	adcs.w	r0, r0, #0
 800daaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800daae:	ea41 0105 	orr.w	r1, r1, r5
 800dab2:	bd30      	pop	{r4, r5, pc}
 800dab4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800dab8:	4140      	adcs	r0, r0
 800daba:	eb41 0101 	adc.w	r1, r1, r1
 800dabe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800dac2:	f1a4 0401 	sub.w	r4, r4, #1
 800dac6:	d1e9      	bne.n	800da9c <__adddf3+0x10c>
 800dac8:	f091 0f00 	teq	r1, #0
 800dacc:	bf04      	itt	eq
 800dace:	4601      	moveq	r1, r0
 800dad0:	2000      	moveq	r0, #0
 800dad2:	fab1 f381 	clz	r3, r1
 800dad6:	bf08      	it	eq
 800dad8:	3320      	addeq	r3, #32
 800dada:	f1a3 030b 	sub.w	r3, r3, #11
 800dade:	f1b3 0220 	subs.w	r2, r3, #32
 800dae2:	da0c      	bge.n	800dafe <__adddf3+0x16e>
 800dae4:	320c      	adds	r2, #12
 800dae6:	dd08      	ble.n	800dafa <__adddf3+0x16a>
 800dae8:	f102 0c14 	add.w	ip, r2, #20
 800daec:	f1c2 020c 	rsb	r2, r2, #12
 800daf0:	fa01 f00c 	lsl.w	r0, r1, ip
 800daf4:	fa21 f102 	lsr.w	r1, r1, r2
 800daf8:	e00c      	b.n	800db14 <__adddf3+0x184>
 800dafa:	f102 0214 	add.w	r2, r2, #20
 800dafe:	bfd8      	it	le
 800db00:	f1c2 0c20 	rsble	ip, r2, #32
 800db04:	fa01 f102 	lsl.w	r1, r1, r2
 800db08:	fa20 fc0c 	lsr.w	ip, r0, ip
 800db0c:	bfdc      	itt	le
 800db0e:	ea41 010c 	orrle.w	r1, r1, ip
 800db12:	4090      	lslle	r0, r2
 800db14:	1ae4      	subs	r4, r4, r3
 800db16:	bfa2      	ittt	ge
 800db18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800db1c:	4329      	orrge	r1, r5
 800db1e:	bd30      	popge	{r4, r5, pc}
 800db20:	ea6f 0404 	mvn.w	r4, r4
 800db24:	3c1f      	subs	r4, #31
 800db26:	da1c      	bge.n	800db62 <__adddf3+0x1d2>
 800db28:	340c      	adds	r4, #12
 800db2a:	dc0e      	bgt.n	800db4a <__adddf3+0x1ba>
 800db2c:	f104 0414 	add.w	r4, r4, #20
 800db30:	f1c4 0220 	rsb	r2, r4, #32
 800db34:	fa20 f004 	lsr.w	r0, r0, r4
 800db38:	fa01 f302 	lsl.w	r3, r1, r2
 800db3c:	ea40 0003 	orr.w	r0, r0, r3
 800db40:	fa21 f304 	lsr.w	r3, r1, r4
 800db44:	ea45 0103 	orr.w	r1, r5, r3
 800db48:	bd30      	pop	{r4, r5, pc}
 800db4a:	f1c4 040c 	rsb	r4, r4, #12
 800db4e:	f1c4 0220 	rsb	r2, r4, #32
 800db52:	fa20 f002 	lsr.w	r0, r0, r2
 800db56:	fa01 f304 	lsl.w	r3, r1, r4
 800db5a:	ea40 0003 	orr.w	r0, r0, r3
 800db5e:	4629      	mov	r1, r5
 800db60:	bd30      	pop	{r4, r5, pc}
 800db62:	fa21 f004 	lsr.w	r0, r1, r4
 800db66:	4629      	mov	r1, r5
 800db68:	bd30      	pop	{r4, r5, pc}
 800db6a:	f094 0f00 	teq	r4, #0
 800db6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800db72:	bf06      	itte	eq
 800db74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800db78:	3401      	addeq	r4, #1
 800db7a:	3d01      	subne	r5, #1
 800db7c:	e74e      	b.n	800da1c <__adddf3+0x8c>
 800db7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800db82:	bf18      	it	ne
 800db84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800db88:	d029      	beq.n	800dbde <__adddf3+0x24e>
 800db8a:	ea94 0f05 	teq	r4, r5
 800db8e:	bf08      	it	eq
 800db90:	ea90 0f02 	teqeq	r0, r2
 800db94:	d005      	beq.n	800dba2 <__adddf3+0x212>
 800db96:	ea54 0c00 	orrs.w	ip, r4, r0
 800db9a:	bf04      	itt	eq
 800db9c:	4619      	moveq	r1, r3
 800db9e:	4610      	moveq	r0, r2
 800dba0:	bd30      	pop	{r4, r5, pc}
 800dba2:	ea91 0f03 	teq	r1, r3
 800dba6:	bf1e      	ittt	ne
 800dba8:	2100      	movne	r1, #0
 800dbaa:	2000      	movne	r0, #0
 800dbac:	bd30      	popne	{r4, r5, pc}
 800dbae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800dbb2:	d105      	bne.n	800dbc0 <__adddf3+0x230>
 800dbb4:	0040      	lsls	r0, r0, #1
 800dbb6:	4149      	adcs	r1, r1
 800dbb8:	bf28      	it	cs
 800dbba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800dbbe:	bd30      	pop	{r4, r5, pc}
 800dbc0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800dbc4:	bf3c      	itt	cc
 800dbc6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800dbca:	bd30      	popcc	{r4, r5, pc}
 800dbcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800dbd0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800dbd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dbd8:	f04f 0000 	mov.w	r0, #0
 800dbdc:	bd30      	pop	{r4, r5, pc}
 800dbde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800dbe2:	bf1a      	itte	ne
 800dbe4:	4619      	movne	r1, r3
 800dbe6:	4610      	movne	r0, r2
 800dbe8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800dbec:	bf1c      	itt	ne
 800dbee:	460b      	movne	r3, r1
 800dbf0:	4602      	movne	r2, r0
 800dbf2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800dbf6:	bf06      	itte	eq
 800dbf8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800dbfc:	ea91 0f03 	teqeq	r1, r3
 800dc00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800dc04:	bd30      	pop	{r4, r5, pc}
 800dc06:	bf00      	nop

0800dc08 <__aeabi_ui2d>:
 800dc08:	f090 0f00 	teq	r0, #0
 800dc0c:	bf04      	itt	eq
 800dc0e:	2100      	moveq	r1, #0
 800dc10:	4770      	bxeq	lr
 800dc12:	b530      	push	{r4, r5, lr}
 800dc14:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800dc18:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800dc1c:	f04f 0500 	mov.w	r5, #0
 800dc20:	f04f 0100 	mov.w	r1, #0
 800dc24:	e750      	b.n	800dac8 <__adddf3+0x138>
 800dc26:	bf00      	nop

0800dc28 <__aeabi_i2d>:
 800dc28:	f090 0f00 	teq	r0, #0
 800dc2c:	bf04      	itt	eq
 800dc2e:	2100      	moveq	r1, #0
 800dc30:	4770      	bxeq	lr
 800dc32:	b530      	push	{r4, r5, lr}
 800dc34:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800dc38:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800dc3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800dc40:	bf48      	it	mi
 800dc42:	4240      	negmi	r0, r0
 800dc44:	f04f 0100 	mov.w	r1, #0
 800dc48:	e73e      	b.n	800dac8 <__adddf3+0x138>
 800dc4a:	bf00      	nop

0800dc4c <__aeabi_f2d>:
 800dc4c:	0042      	lsls	r2, r0, #1
 800dc4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800dc52:	ea4f 0131 	mov.w	r1, r1, rrx
 800dc56:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800dc5a:	bf1f      	itttt	ne
 800dc5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800dc60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800dc64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800dc68:	4770      	bxne	lr
 800dc6a:	f092 0f00 	teq	r2, #0
 800dc6e:	bf14      	ite	ne
 800dc70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800dc74:	4770      	bxeq	lr
 800dc76:	b530      	push	{r4, r5, lr}
 800dc78:	f44f 7460 	mov.w	r4, #896	; 0x380
 800dc7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800dc80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800dc84:	e720      	b.n	800dac8 <__adddf3+0x138>
 800dc86:	bf00      	nop

0800dc88 <__aeabi_ul2d>:
 800dc88:	ea50 0201 	orrs.w	r2, r0, r1
 800dc8c:	bf08      	it	eq
 800dc8e:	4770      	bxeq	lr
 800dc90:	b530      	push	{r4, r5, lr}
 800dc92:	f04f 0500 	mov.w	r5, #0
 800dc96:	e00a      	b.n	800dcae <__aeabi_l2d+0x16>

0800dc98 <__aeabi_l2d>:
 800dc98:	ea50 0201 	orrs.w	r2, r0, r1
 800dc9c:	bf08      	it	eq
 800dc9e:	4770      	bxeq	lr
 800dca0:	b530      	push	{r4, r5, lr}
 800dca2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800dca6:	d502      	bpl.n	800dcae <__aeabi_l2d+0x16>
 800dca8:	4240      	negs	r0, r0
 800dcaa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800dcae:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800dcb2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800dcb6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800dcba:	f43f aedc 	beq.w	800da76 <__adddf3+0xe6>
 800dcbe:	f04f 0203 	mov.w	r2, #3
 800dcc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800dcc6:	bf18      	it	ne
 800dcc8:	3203      	addne	r2, #3
 800dcca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800dcce:	bf18      	it	ne
 800dcd0:	3203      	addne	r2, #3
 800dcd2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800dcd6:	f1c2 0320 	rsb	r3, r2, #32
 800dcda:	fa00 fc03 	lsl.w	ip, r0, r3
 800dcde:	fa20 f002 	lsr.w	r0, r0, r2
 800dce2:	fa01 fe03 	lsl.w	lr, r1, r3
 800dce6:	ea40 000e 	orr.w	r0, r0, lr
 800dcea:	fa21 f102 	lsr.w	r1, r1, r2
 800dcee:	4414      	add	r4, r2
 800dcf0:	e6c1      	b.n	800da76 <__adddf3+0xe6>
 800dcf2:	bf00      	nop

0800dcf4 <__aeabi_dmul>:
 800dcf4:	b570      	push	{r4, r5, r6, lr}
 800dcf6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800dcfa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800dcfe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800dd02:	bf1d      	ittte	ne
 800dd04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800dd08:	ea94 0f0c 	teqne	r4, ip
 800dd0c:	ea95 0f0c 	teqne	r5, ip
 800dd10:	f000 f8de 	bleq	800ded0 <__aeabi_dmul+0x1dc>
 800dd14:	442c      	add	r4, r5
 800dd16:	ea81 0603 	eor.w	r6, r1, r3
 800dd1a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800dd1e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800dd22:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800dd26:	bf18      	it	ne
 800dd28:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800dd2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800dd30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd34:	d038      	beq.n	800dda8 <__aeabi_dmul+0xb4>
 800dd36:	fba0 ce02 	umull	ip, lr, r0, r2
 800dd3a:	f04f 0500 	mov.w	r5, #0
 800dd3e:	fbe1 e502 	umlal	lr, r5, r1, r2
 800dd42:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800dd46:	fbe0 e503 	umlal	lr, r5, r0, r3
 800dd4a:	f04f 0600 	mov.w	r6, #0
 800dd4e:	fbe1 5603 	umlal	r5, r6, r1, r3
 800dd52:	f09c 0f00 	teq	ip, #0
 800dd56:	bf18      	it	ne
 800dd58:	f04e 0e01 	orrne.w	lr, lr, #1
 800dd5c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800dd60:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800dd64:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800dd68:	d204      	bcs.n	800dd74 <__aeabi_dmul+0x80>
 800dd6a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800dd6e:	416d      	adcs	r5, r5
 800dd70:	eb46 0606 	adc.w	r6, r6, r6
 800dd74:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800dd78:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800dd7c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800dd80:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800dd84:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800dd88:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800dd8c:	bf88      	it	hi
 800dd8e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800dd92:	d81e      	bhi.n	800ddd2 <__aeabi_dmul+0xde>
 800dd94:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800dd98:	bf08      	it	eq
 800dd9a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800dd9e:	f150 0000 	adcs.w	r0, r0, #0
 800dda2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800dda6:	bd70      	pop	{r4, r5, r6, pc}
 800dda8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800ddac:	ea46 0101 	orr.w	r1, r6, r1
 800ddb0:	ea40 0002 	orr.w	r0, r0, r2
 800ddb4:	ea81 0103 	eor.w	r1, r1, r3
 800ddb8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800ddbc:	bfc2      	ittt	gt
 800ddbe:	ebd4 050c 	rsbsgt	r5, r4, ip
 800ddc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800ddc6:	bd70      	popgt	{r4, r5, r6, pc}
 800ddc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ddcc:	f04f 0e00 	mov.w	lr, #0
 800ddd0:	3c01      	subs	r4, #1
 800ddd2:	f300 80ab 	bgt.w	800df2c <__aeabi_dmul+0x238>
 800ddd6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800ddda:	bfde      	ittt	le
 800dddc:	2000      	movle	r0, #0
 800ddde:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800dde2:	bd70      	pople	{r4, r5, r6, pc}
 800dde4:	f1c4 0400 	rsb	r4, r4, #0
 800dde8:	3c20      	subs	r4, #32
 800ddea:	da35      	bge.n	800de58 <__aeabi_dmul+0x164>
 800ddec:	340c      	adds	r4, #12
 800ddee:	dc1b      	bgt.n	800de28 <__aeabi_dmul+0x134>
 800ddf0:	f104 0414 	add.w	r4, r4, #20
 800ddf4:	f1c4 0520 	rsb	r5, r4, #32
 800ddf8:	fa00 f305 	lsl.w	r3, r0, r5
 800ddfc:	fa20 f004 	lsr.w	r0, r0, r4
 800de00:	fa01 f205 	lsl.w	r2, r1, r5
 800de04:	ea40 0002 	orr.w	r0, r0, r2
 800de08:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800de0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800de10:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800de14:	fa21 f604 	lsr.w	r6, r1, r4
 800de18:	eb42 0106 	adc.w	r1, r2, r6
 800de1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800de20:	bf08      	it	eq
 800de22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800de26:	bd70      	pop	{r4, r5, r6, pc}
 800de28:	f1c4 040c 	rsb	r4, r4, #12
 800de2c:	f1c4 0520 	rsb	r5, r4, #32
 800de30:	fa00 f304 	lsl.w	r3, r0, r4
 800de34:	fa20 f005 	lsr.w	r0, r0, r5
 800de38:	fa01 f204 	lsl.w	r2, r1, r4
 800de3c:	ea40 0002 	orr.w	r0, r0, r2
 800de40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800de44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800de48:	f141 0100 	adc.w	r1, r1, #0
 800de4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800de50:	bf08      	it	eq
 800de52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800de56:	bd70      	pop	{r4, r5, r6, pc}
 800de58:	f1c4 0520 	rsb	r5, r4, #32
 800de5c:	fa00 f205 	lsl.w	r2, r0, r5
 800de60:	ea4e 0e02 	orr.w	lr, lr, r2
 800de64:	fa20 f304 	lsr.w	r3, r0, r4
 800de68:	fa01 f205 	lsl.w	r2, r1, r5
 800de6c:	ea43 0302 	orr.w	r3, r3, r2
 800de70:	fa21 f004 	lsr.w	r0, r1, r4
 800de74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800de78:	fa21 f204 	lsr.w	r2, r1, r4
 800de7c:	ea20 0002 	bic.w	r0, r0, r2
 800de80:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800de84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800de88:	bf08      	it	eq
 800de8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800de8e:	bd70      	pop	{r4, r5, r6, pc}
 800de90:	f094 0f00 	teq	r4, #0
 800de94:	d10f      	bne.n	800deb6 <__aeabi_dmul+0x1c2>
 800de96:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800de9a:	0040      	lsls	r0, r0, #1
 800de9c:	eb41 0101 	adc.w	r1, r1, r1
 800dea0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800dea4:	bf08      	it	eq
 800dea6:	3c01      	subeq	r4, #1
 800dea8:	d0f7      	beq.n	800de9a <__aeabi_dmul+0x1a6>
 800deaa:	ea41 0106 	orr.w	r1, r1, r6
 800deae:	f095 0f00 	teq	r5, #0
 800deb2:	bf18      	it	ne
 800deb4:	4770      	bxne	lr
 800deb6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800deba:	0052      	lsls	r2, r2, #1
 800debc:	eb43 0303 	adc.w	r3, r3, r3
 800dec0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800dec4:	bf08      	it	eq
 800dec6:	3d01      	subeq	r5, #1
 800dec8:	d0f7      	beq.n	800deba <__aeabi_dmul+0x1c6>
 800deca:	ea43 0306 	orr.w	r3, r3, r6
 800dece:	4770      	bx	lr
 800ded0:	ea94 0f0c 	teq	r4, ip
 800ded4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800ded8:	bf18      	it	ne
 800deda:	ea95 0f0c 	teqne	r5, ip
 800dede:	d00c      	beq.n	800defa <__aeabi_dmul+0x206>
 800dee0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800dee4:	bf18      	it	ne
 800dee6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800deea:	d1d1      	bne.n	800de90 <__aeabi_dmul+0x19c>
 800deec:	ea81 0103 	eor.w	r1, r1, r3
 800def0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800def4:	f04f 0000 	mov.w	r0, #0
 800def8:	bd70      	pop	{r4, r5, r6, pc}
 800defa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800defe:	bf06      	itte	eq
 800df00:	4610      	moveq	r0, r2
 800df02:	4619      	moveq	r1, r3
 800df04:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800df08:	d019      	beq.n	800df3e <__aeabi_dmul+0x24a>
 800df0a:	ea94 0f0c 	teq	r4, ip
 800df0e:	d102      	bne.n	800df16 <__aeabi_dmul+0x222>
 800df10:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800df14:	d113      	bne.n	800df3e <__aeabi_dmul+0x24a>
 800df16:	ea95 0f0c 	teq	r5, ip
 800df1a:	d105      	bne.n	800df28 <__aeabi_dmul+0x234>
 800df1c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800df20:	bf1c      	itt	ne
 800df22:	4610      	movne	r0, r2
 800df24:	4619      	movne	r1, r3
 800df26:	d10a      	bne.n	800df3e <__aeabi_dmul+0x24a>
 800df28:	ea81 0103 	eor.w	r1, r1, r3
 800df2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800df30:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800df34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800df38:	f04f 0000 	mov.w	r0, #0
 800df3c:	bd70      	pop	{r4, r5, r6, pc}
 800df3e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800df42:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800df46:	bd70      	pop	{r4, r5, r6, pc}

0800df48 <__aeabi_ddiv>:
 800df48:	b570      	push	{r4, r5, r6, lr}
 800df4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800df4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800df52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800df56:	bf1d      	ittte	ne
 800df58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800df5c:	ea94 0f0c 	teqne	r4, ip
 800df60:	ea95 0f0c 	teqne	r5, ip
 800df64:	f000 f8a7 	bleq	800e0b6 <__aeabi_ddiv+0x16e>
 800df68:	eba4 0405 	sub.w	r4, r4, r5
 800df6c:	ea81 0e03 	eor.w	lr, r1, r3
 800df70:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800df74:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800df78:	f000 8088 	beq.w	800e08c <__aeabi_ddiv+0x144>
 800df7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800df80:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800df84:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800df88:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800df8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800df90:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800df94:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800df98:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800df9c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800dfa0:	429d      	cmp	r5, r3
 800dfa2:	bf08      	it	eq
 800dfa4:	4296      	cmpeq	r6, r2
 800dfa6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800dfaa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800dfae:	d202      	bcs.n	800dfb6 <__aeabi_ddiv+0x6e>
 800dfb0:	085b      	lsrs	r3, r3, #1
 800dfb2:	ea4f 0232 	mov.w	r2, r2, rrx
 800dfb6:	1ab6      	subs	r6, r6, r2
 800dfb8:	eb65 0503 	sbc.w	r5, r5, r3
 800dfbc:	085b      	lsrs	r3, r3, #1
 800dfbe:	ea4f 0232 	mov.w	r2, r2, rrx
 800dfc2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800dfc6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800dfca:	ebb6 0e02 	subs.w	lr, r6, r2
 800dfce:	eb75 0e03 	sbcs.w	lr, r5, r3
 800dfd2:	bf22      	ittt	cs
 800dfd4:	1ab6      	subcs	r6, r6, r2
 800dfd6:	4675      	movcs	r5, lr
 800dfd8:	ea40 000c 	orrcs.w	r0, r0, ip
 800dfdc:	085b      	lsrs	r3, r3, #1
 800dfde:	ea4f 0232 	mov.w	r2, r2, rrx
 800dfe2:	ebb6 0e02 	subs.w	lr, r6, r2
 800dfe6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800dfea:	bf22      	ittt	cs
 800dfec:	1ab6      	subcs	r6, r6, r2
 800dfee:	4675      	movcs	r5, lr
 800dff0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800dff4:	085b      	lsrs	r3, r3, #1
 800dff6:	ea4f 0232 	mov.w	r2, r2, rrx
 800dffa:	ebb6 0e02 	subs.w	lr, r6, r2
 800dffe:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e002:	bf22      	ittt	cs
 800e004:	1ab6      	subcs	r6, r6, r2
 800e006:	4675      	movcs	r5, lr
 800e008:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800e00c:	085b      	lsrs	r3, r3, #1
 800e00e:	ea4f 0232 	mov.w	r2, r2, rrx
 800e012:	ebb6 0e02 	subs.w	lr, r6, r2
 800e016:	eb75 0e03 	sbcs.w	lr, r5, r3
 800e01a:	bf22      	ittt	cs
 800e01c:	1ab6      	subcs	r6, r6, r2
 800e01e:	4675      	movcs	r5, lr
 800e020:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800e024:	ea55 0e06 	orrs.w	lr, r5, r6
 800e028:	d018      	beq.n	800e05c <__aeabi_ddiv+0x114>
 800e02a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800e02e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800e032:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800e036:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800e03a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800e03e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800e042:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800e046:	d1c0      	bne.n	800dfca <__aeabi_ddiv+0x82>
 800e048:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e04c:	d10b      	bne.n	800e066 <__aeabi_ddiv+0x11e>
 800e04e:	ea41 0100 	orr.w	r1, r1, r0
 800e052:	f04f 0000 	mov.w	r0, #0
 800e056:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800e05a:	e7b6      	b.n	800dfca <__aeabi_ddiv+0x82>
 800e05c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800e060:	bf04      	itt	eq
 800e062:	4301      	orreq	r1, r0
 800e064:	2000      	moveq	r0, #0
 800e066:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800e06a:	bf88      	it	hi
 800e06c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800e070:	f63f aeaf 	bhi.w	800ddd2 <__aeabi_dmul+0xde>
 800e074:	ebb5 0c03 	subs.w	ip, r5, r3
 800e078:	bf04      	itt	eq
 800e07a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800e07e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800e082:	f150 0000 	adcs.w	r0, r0, #0
 800e086:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800e08a:	bd70      	pop	{r4, r5, r6, pc}
 800e08c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800e090:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800e094:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800e098:	bfc2      	ittt	gt
 800e09a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800e09e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800e0a2:	bd70      	popgt	{r4, r5, r6, pc}
 800e0a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e0a8:	f04f 0e00 	mov.w	lr, #0
 800e0ac:	3c01      	subs	r4, #1
 800e0ae:	e690      	b.n	800ddd2 <__aeabi_dmul+0xde>
 800e0b0:	ea45 0e06 	orr.w	lr, r5, r6
 800e0b4:	e68d      	b.n	800ddd2 <__aeabi_dmul+0xde>
 800e0b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800e0ba:	ea94 0f0c 	teq	r4, ip
 800e0be:	bf08      	it	eq
 800e0c0:	ea95 0f0c 	teqeq	r5, ip
 800e0c4:	f43f af3b 	beq.w	800df3e <__aeabi_dmul+0x24a>
 800e0c8:	ea94 0f0c 	teq	r4, ip
 800e0cc:	d10a      	bne.n	800e0e4 <__aeabi_ddiv+0x19c>
 800e0ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800e0d2:	f47f af34 	bne.w	800df3e <__aeabi_dmul+0x24a>
 800e0d6:	ea95 0f0c 	teq	r5, ip
 800e0da:	f47f af25 	bne.w	800df28 <__aeabi_dmul+0x234>
 800e0de:	4610      	mov	r0, r2
 800e0e0:	4619      	mov	r1, r3
 800e0e2:	e72c      	b.n	800df3e <__aeabi_dmul+0x24a>
 800e0e4:	ea95 0f0c 	teq	r5, ip
 800e0e8:	d106      	bne.n	800e0f8 <__aeabi_ddiv+0x1b0>
 800e0ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800e0ee:	f43f aefd 	beq.w	800deec <__aeabi_dmul+0x1f8>
 800e0f2:	4610      	mov	r0, r2
 800e0f4:	4619      	mov	r1, r3
 800e0f6:	e722      	b.n	800df3e <__aeabi_dmul+0x24a>
 800e0f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800e0fc:	bf18      	it	ne
 800e0fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800e102:	f47f aec5 	bne.w	800de90 <__aeabi_dmul+0x19c>
 800e106:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800e10a:	f47f af0d 	bne.w	800df28 <__aeabi_dmul+0x234>
 800e10e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800e112:	f47f aeeb 	bne.w	800deec <__aeabi_dmul+0x1f8>
 800e116:	e712      	b.n	800df3e <__aeabi_dmul+0x24a>

0800e118 <__gedf2>:
 800e118:	f04f 3cff 	mov.w	ip, #4294967295
 800e11c:	e006      	b.n	800e12c <__cmpdf2+0x4>
 800e11e:	bf00      	nop

0800e120 <__ledf2>:
 800e120:	f04f 0c01 	mov.w	ip, #1
 800e124:	e002      	b.n	800e12c <__cmpdf2+0x4>
 800e126:	bf00      	nop

0800e128 <__cmpdf2>:
 800e128:	f04f 0c01 	mov.w	ip, #1
 800e12c:	f84d cd04 	str.w	ip, [sp, #-4]!
 800e130:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800e134:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800e138:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800e13c:	bf18      	it	ne
 800e13e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800e142:	d01b      	beq.n	800e17c <__cmpdf2+0x54>
 800e144:	b001      	add	sp, #4
 800e146:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800e14a:	bf0c      	ite	eq
 800e14c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800e150:	ea91 0f03 	teqne	r1, r3
 800e154:	bf02      	ittt	eq
 800e156:	ea90 0f02 	teqeq	r0, r2
 800e15a:	2000      	moveq	r0, #0
 800e15c:	4770      	bxeq	lr
 800e15e:	f110 0f00 	cmn.w	r0, #0
 800e162:	ea91 0f03 	teq	r1, r3
 800e166:	bf58      	it	pl
 800e168:	4299      	cmppl	r1, r3
 800e16a:	bf08      	it	eq
 800e16c:	4290      	cmpeq	r0, r2
 800e16e:	bf2c      	ite	cs
 800e170:	17d8      	asrcs	r0, r3, #31
 800e172:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800e176:	f040 0001 	orr.w	r0, r0, #1
 800e17a:	4770      	bx	lr
 800e17c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800e180:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800e184:	d102      	bne.n	800e18c <__cmpdf2+0x64>
 800e186:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800e18a:	d107      	bne.n	800e19c <__cmpdf2+0x74>
 800e18c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800e190:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800e194:	d1d6      	bne.n	800e144 <__cmpdf2+0x1c>
 800e196:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800e19a:	d0d3      	beq.n	800e144 <__cmpdf2+0x1c>
 800e19c:	f85d 0b04 	ldr.w	r0, [sp], #4
 800e1a0:	4770      	bx	lr
 800e1a2:	bf00      	nop

0800e1a4 <__aeabi_cdrcmple>:
 800e1a4:	4684      	mov	ip, r0
 800e1a6:	4610      	mov	r0, r2
 800e1a8:	4662      	mov	r2, ip
 800e1aa:	468c      	mov	ip, r1
 800e1ac:	4619      	mov	r1, r3
 800e1ae:	4663      	mov	r3, ip
 800e1b0:	e000      	b.n	800e1b4 <__aeabi_cdcmpeq>
 800e1b2:	bf00      	nop

0800e1b4 <__aeabi_cdcmpeq>:
 800e1b4:	b501      	push	{r0, lr}
 800e1b6:	f7ff ffb7 	bl	800e128 <__cmpdf2>
 800e1ba:	2800      	cmp	r0, #0
 800e1bc:	bf48      	it	mi
 800e1be:	f110 0f00 	cmnmi.w	r0, #0
 800e1c2:	bd01      	pop	{r0, pc}

0800e1c4 <__aeabi_dcmpeq>:
 800e1c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e1c8:	f7ff fff4 	bl	800e1b4 <__aeabi_cdcmpeq>
 800e1cc:	bf0c      	ite	eq
 800e1ce:	2001      	moveq	r0, #1
 800e1d0:	2000      	movne	r0, #0
 800e1d2:	f85d fb08 	ldr.w	pc, [sp], #8
 800e1d6:	bf00      	nop

0800e1d8 <__aeabi_dcmplt>:
 800e1d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e1dc:	f7ff ffea 	bl	800e1b4 <__aeabi_cdcmpeq>
 800e1e0:	bf34      	ite	cc
 800e1e2:	2001      	movcc	r0, #1
 800e1e4:	2000      	movcs	r0, #0
 800e1e6:	f85d fb08 	ldr.w	pc, [sp], #8
 800e1ea:	bf00      	nop

0800e1ec <__aeabi_dcmple>:
 800e1ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e1f0:	f7ff ffe0 	bl	800e1b4 <__aeabi_cdcmpeq>
 800e1f4:	bf94      	ite	ls
 800e1f6:	2001      	movls	r0, #1
 800e1f8:	2000      	movhi	r0, #0
 800e1fa:	f85d fb08 	ldr.w	pc, [sp], #8
 800e1fe:	bf00      	nop

0800e200 <__aeabi_dcmpge>:
 800e200:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e204:	f7ff ffce 	bl	800e1a4 <__aeabi_cdrcmple>
 800e208:	bf94      	ite	ls
 800e20a:	2001      	movls	r0, #1
 800e20c:	2000      	movhi	r0, #0
 800e20e:	f85d fb08 	ldr.w	pc, [sp], #8
 800e212:	bf00      	nop

0800e214 <__aeabi_dcmpgt>:
 800e214:	f84d ed08 	str.w	lr, [sp, #-8]!
 800e218:	f7ff ffc4 	bl	800e1a4 <__aeabi_cdrcmple>
 800e21c:	bf34      	ite	cc
 800e21e:	2001      	movcc	r0, #1
 800e220:	2000      	movcs	r0, #0
 800e222:	f85d fb08 	ldr.w	pc, [sp], #8
 800e226:	bf00      	nop

0800e228 <__aeabi_d2iz>:
 800e228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800e22c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800e230:	d215      	bcs.n	800e25e <__aeabi_d2iz+0x36>
 800e232:	d511      	bpl.n	800e258 <__aeabi_d2iz+0x30>
 800e234:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800e238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800e23c:	d912      	bls.n	800e264 <__aeabi_d2iz+0x3c>
 800e23e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800e242:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800e24a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800e24e:	fa23 f002 	lsr.w	r0, r3, r2
 800e252:	bf18      	it	ne
 800e254:	4240      	negne	r0, r0
 800e256:	4770      	bx	lr
 800e258:	f04f 0000 	mov.w	r0, #0
 800e25c:	4770      	bx	lr
 800e25e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800e262:	d105      	bne.n	800e270 <__aeabi_d2iz+0x48>
 800e264:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800e268:	bf08      	it	eq
 800e26a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800e26e:	4770      	bx	lr
 800e270:	f04f 0000 	mov.w	r0, #0
 800e274:	4770      	bx	lr
 800e276:	bf00      	nop

0800e278 <__aeabi_uldivmod>:
 800e278:	b94b      	cbnz	r3, 800e28e <__aeabi_uldivmod+0x16>
 800e27a:	b942      	cbnz	r2, 800e28e <__aeabi_uldivmod+0x16>
 800e27c:	2900      	cmp	r1, #0
 800e27e:	bf08      	it	eq
 800e280:	2800      	cmpeq	r0, #0
 800e282:	d002      	beq.n	800e28a <__aeabi_uldivmod+0x12>
 800e284:	f04f 31ff 	mov.w	r1, #4294967295
 800e288:	4608      	mov	r0, r1
 800e28a:	f7ff bb79 	b.w	800d980 <__aeabi_idiv0>
 800e28e:	b082      	sub	sp, #8
 800e290:	46ec      	mov	ip, sp
 800e292:	e92d 5000 	stmdb	sp!, {ip, lr}
 800e296:	f000 f81d 	bl	800e2d4 <__gnu_uldivmod_helper>
 800e29a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e29e:	b002      	add	sp, #8
 800e2a0:	bc0c      	pop	{r2, r3}
 800e2a2:	4770      	bx	lr

0800e2a4 <__gnu_ldivmod_helper>:
 800e2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2a8:	4690      	mov	r8, r2
 800e2aa:	4699      	mov	r9, r3
 800e2ac:	4606      	mov	r6, r0
 800e2ae:	460f      	mov	r7, r1
 800e2b0:	f000 f828 	bl	800e304 <__divdi3>
 800e2b4:	9b08      	ldr	r3, [sp, #32]
 800e2b6:	fba8 4500 	umull	r4, r5, r8, r0
 800e2ba:	fb08 f801 	mul.w	r8, r8, r1
 800e2be:	fb00 8209 	mla	r2, r0, r9, r8
 800e2c2:	1955      	adds	r5, r2, r5
 800e2c4:	1b34      	subs	r4, r6, r4
 800e2c6:	eb67 0505 	sbc.w	r5, r7, r5
 800e2ca:	e9c3 4500 	strd	r4, r5, [r3]
 800e2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2d2:	bf00      	nop

0800e2d4 <__gnu_uldivmod_helper>:
 800e2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d8:	4690      	mov	r8, r2
 800e2da:	4606      	mov	r6, r0
 800e2dc:	460f      	mov	r7, r1
 800e2de:	461d      	mov	r5, r3
 800e2e0:	f000 f9c6 	bl	800e670 <__udivdi3>
 800e2e4:	fb00 f305 	mul.w	r3, r0, r5
 800e2e8:	fba0 4508 	umull	r4, r5, r0, r8
 800e2ec:	fb08 3801 	mla	r8, r8, r1, r3
 800e2f0:	9b06      	ldr	r3, [sp, #24]
 800e2f2:	4445      	add	r5, r8
 800e2f4:	1b34      	subs	r4, r6, r4
 800e2f6:	eb67 0505 	sbc.w	r5, r7, r5
 800e2fa:	e9c3 4500 	strd	r4, r5, [r3]
 800e2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e302:	bf00      	nop

0800e304 <__divdi3>:
 800e304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e308:	2500      	movs	r5, #0
 800e30a:	2900      	cmp	r1, #0
 800e30c:	b085      	sub	sp, #20
 800e30e:	461c      	mov	r4, r3
 800e310:	f2c0 8149 	blt.w	800e5a6 <__divdi3+0x2a2>
 800e314:	2c00      	cmp	r4, #0
 800e316:	f2c0 8141 	blt.w	800e59c <__divdi3+0x298>
 800e31a:	468c      	mov	ip, r1
 800e31c:	460f      	mov	r7, r1
 800e31e:	4682      	mov	sl, r0
 800e320:	4691      	mov	r9, r2
 800e322:	4614      	mov	r4, r2
 800e324:	4606      	mov	r6, r0
 800e326:	4619      	mov	r1, r3
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d14b      	bne.n	800e3c4 <__divdi3+0xc0>
 800e32c:	4562      	cmp	r2, ip
 800e32e:	d959      	bls.n	800e3e4 <__divdi3+0xe0>
 800e330:	fab2 f382 	clz	r3, r2
 800e334:	b143      	cbz	r3, 800e348 <__divdi3+0x44>
 800e336:	f1c3 0220 	rsb	r2, r3, #32
 800e33a:	fa0c f703 	lsl.w	r7, ip, r3
 800e33e:	fa20 f202 	lsr.w	r2, r0, r2
 800e342:	409c      	lsls	r4, r3
 800e344:	4317      	orrs	r7, r2
 800e346:	409e      	lsls	r6, r3
 800e348:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e34c:	4638      	mov	r0, r7
 800e34e:	4641      	mov	r1, r8
 800e350:	fa1f f984 	uxth.w	r9, r4
 800e354:	f7ff f880 	bl	800d458 <__aeabi_uidiv>
 800e358:	4641      	mov	r1, r8
 800e35a:	4682      	mov	sl, r0
 800e35c:	4638      	mov	r0, r7
 800e35e:	f7ff f9a9 	bl	800d6b4 <__aeabi_uidivmod>
 800e362:	0c33      	lsrs	r3, r6, #16
 800e364:	fb09 f00a 	mul.w	r0, r9, sl
 800e368:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800e36c:	4288      	cmp	r0, r1
 800e36e:	d90a      	bls.n	800e386 <__divdi3+0x82>
 800e370:	1909      	adds	r1, r1, r4
 800e372:	f10a 32ff 	add.w	r2, sl, #4294967295
 800e376:	d205      	bcs.n	800e384 <__divdi3+0x80>
 800e378:	4288      	cmp	r0, r1
 800e37a:	bf84      	itt	hi
 800e37c:	f1aa 0a02 	subhi.w	sl, sl, #2
 800e380:	1909      	addhi	r1, r1, r4
 800e382:	d800      	bhi.n	800e386 <__divdi3+0x82>
 800e384:	4692      	mov	sl, r2
 800e386:	ebc0 0b01 	rsb	fp, r0, r1
 800e38a:	4641      	mov	r1, r8
 800e38c:	4658      	mov	r0, fp
 800e38e:	b2b6      	uxth	r6, r6
 800e390:	f7ff f862 	bl	800d458 <__aeabi_uidiv>
 800e394:	4641      	mov	r1, r8
 800e396:	4607      	mov	r7, r0
 800e398:	4658      	mov	r0, fp
 800e39a:	f7ff f98b 	bl	800d6b4 <__aeabi_uidivmod>
 800e39e:	fb09 f907 	mul.w	r9, r9, r7
 800e3a2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 800e3a6:	4589      	cmp	r9, r1
 800e3a8:	d907      	bls.n	800e3ba <__divdi3+0xb6>
 800e3aa:	1e7b      	subs	r3, r7, #1
 800e3ac:	190c      	adds	r4, r1, r4
 800e3ae:	f080 8157 	bcs.w	800e660 <__divdi3+0x35c>
 800e3b2:	3f02      	subs	r7, #2
 800e3b4:	45a1      	cmp	r9, r4
 800e3b6:	f240 8153 	bls.w	800e660 <__divdi3+0x35c>
 800e3ba:	ea47 400a 	orr.w	r0, r7, sl, lsl #16
 800e3be:	f04f 0800 	mov.w	r8, #0
 800e3c2:	e004      	b.n	800e3ce <__divdi3+0xca>
 800e3c4:	4563      	cmp	r3, ip
 800e3c6:	d958      	bls.n	800e47a <__divdi3+0x176>
 800e3c8:	f04f 0800 	mov.w	r8, #0
 800e3cc:	4640      	mov	r0, r8
 800e3ce:	4602      	mov	r2, r0
 800e3d0:	4643      	mov	r3, r8
 800e3d2:	b115      	cbz	r5, 800e3da <__divdi3+0xd6>
 800e3d4:	4252      	negs	r2, r2
 800e3d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800e3da:	4610      	mov	r0, r2
 800e3dc:	4619      	mov	r1, r3
 800e3de:	b005      	add	sp, #20
 800e3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3e4:	b922      	cbnz	r2, 800e3f0 <__divdi3+0xec>
 800e3e6:	2001      	movs	r0, #1
 800e3e8:	4611      	mov	r1, r2
 800e3ea:	f7ff f835 	bl	800d458 <__aeabi_uidiv>
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	fab4 f384 	clz	r3, r4
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	f040 80dc 	bne.w	800e5b2 <__divdi3+0x2ae>
 800e3fa:	1b3f      	subs	r7, r7, r4
 800e3fc:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800e400:	fa1f fa84 	uxth.w	sl, r4
 800e404:	f04f 0801 	mov.w	r8, #1
 800e408:	4649      	mov	r1, r9
 800e40a:	4638      	mov	r0, r7
 800e40c:	f7ff f824 	bl	800d458 <__aeabi_uidiv>
 800e410:	4649      	mov	r1, r9
 800e412:	4683      	mov	fp, r0
 800e414:	4638      	mov	r0, r7
 800e416:	f7ff f94d 	bl	800d6b4 <__aeabi_uidivmod>
 800e41a:	0c33      	lsrs	r3, r6, #16
 800e41c:	fb0a f00b 	mul.w	r0, sl, fp
 800e420:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800e424:	4288      	cmp	r0, r1
 800e426:	d90b      	bls.n	800e440 <__divdi3+0x13c>
 800e428:	1909      	adds	r1, r1, r4
 800e42a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e42e:	f080 8115 	bcs.w	800e65c <__divdi3+0x358>
 800e432:	4288      	cmp	r0, r1
 800e434:	bf84      	itt	hi
 800e436:	f1ab 0b02 	subhi.w	fp, fp, #2
 800e43a:	1909      	addhi	r1, r1, r4
 800e43c:	f240 810e 	bls.w	800e65c <__divdi3+0x358>
 800e440:	1a0b      	subs	r3, r1, r0
 800e442:	4649      	mov	r1, r9
 800e444:	4618      	mov	r0, r3
 800e446:	9301      	str	r3, [sp, #4]
 800e448:	f7ff f806 	bl	800d458 <__aeabi_uidiv>
 800e44c:	9b01      	ldr	r3, [sp, #4]
 800e44e:	4649      	mov	r1, r9
 800e450:	b2b6      	uxth	r6, r6
 800e452:	4607      	mov	r7, r0
 800e454:	4618      	mov	r0, r3
 800e456:	f7ff f92d 	bl	800d6b4 <__aeabi_uidivmod>
 800e45a:	fb0a fa07 	mul.w	sl, sl, r7
 800e45e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
 800e462:	458a      	cmp	sl, r1
 800e464:	d906      	bls.n	800e474 <__divdi3+0x170>
 800e466:	1e7b      	subs	r3, r7, #1
 800e468:	190c      	adds	r4, r1, r4
 800e46a:	d202      	bcs.n	800e472 <__divdi3+0x16e>
 800e46c:	3f02      	subs	r7, #2
 800e46e:	45a2      	cmp	sl, r4
 800e470:	d800      	bhi.n	800e474 <__divdi3+0x170>
 800e472:	461f      	mov	r7, r3
 800e474:	ea47 400b 	orr.w	r0, r7, fp, lsl #16
 800e478:	e7a9      	b.n	800e3ce <__divdi3+0xca>
 800e47a:	fab3 f483 	clz	r4, r3
 800e47e:	2c00      	cmp	r4, #0
 800e480:	f000 80e4 	beq.w	800e64c <__divdi3+0x348>
 800e484:	f1c4 0320 	rsb	r3, r4, #32
 800e488:	fa01 f104 	lsl.w	r1, r1, r4
 800e48c:	fa22 fa03 	lsr.w	sl, r2, r3
 800e490:	fa2c fb03 	lsr.w	fp, ip, r3
 800e494:	ea4a 0a01 	orr.w	sl, sl, r1
 800e498:	fa20 f803 	lsr.w	r8, r0, r3
 800e49c:	fa0c fc04 	lsl.w	ip, ip, r4
 800e4a0:	4658      	mov	r0, fp
 800e4a2:	ea4f 471a 	mov.w	r7, sl, lsr #16
 800e4a6:	ea48 080c 	orr.w	r8, r8, ip
 800e4aa:	4639      	mov	r1, r7
 800e4ac:	fa02 f904 	lsl.w	r9, r2, r4
 800e4b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800e4b4:	f7fe ffd0 	bl	800d458 <__aeabi_uidiv>
 800e4b8:	4639      	mov	r1, r7
 800e4ba:	4681      	mov	r9, r0
 800e4bc:	4658      	mov	r0, fp
 800e4be:	f7ff f8f9 	bl	800d6b4 <__aeabi_uidivmod>
 800e4c2:	fa1f fc8a 	uxth.w	ip, sl
 800e4c6:	ea4f 4318 	mov.w	r3, r8, lsr #16
 800e4ca:	fb0c f009 	mul.w	r0, ip, r9
 800e4ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800e4d2:	4298      	cmp	r0, r3
 800e4d4:	d90c      	bls.n	800e4f0 <__divdi3+0x1ec>
 800e4d6:	eb13 030a 	adds.w	r3, r3, sl
 800e4da:	f109 31ff 	add.w	r1, r9, #4294967295
 800e4de:	f080 80c3 	bcs.w	800e668 <__divdi3+0x364>
 800e4e2:	4298      	cmp	r0, r3
 800e4e4:	bf84      	itt	hi
 800e4e6:	f1a9 0902 	subhi.w	r9, r9, #2
 800e4ea:	4453      	addhi	r3, sl
 800e4ec:	f240 80bc 	bls.w	800e668 <__divdi3+0x364>
 800e4f0:	1a1b      	subs	r3, r3, r0
 800e4f2:	4639      	mov	r1, r7
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	f8cd c008 	str.w	ip, [sp, #8]
 800e4fa:	9301      	str	r3, [sp, #4]
 800e4fc:	f7fe ffac 	bl	800d458 <__aeabi_uidiv>
 800e500:	9b01      	ldr	r3, [sp, #4]
 800e502:	4639      	mov	r1, r7
 800e504:	fa1f f888 	uxth.w	r8, r8
 800e508:	4683      	mov	fp, r0
 800e50a:	4618      	mov	r0, r3
 800e50c:	f7ff f8d2 	bl	800d6b4 <__aeabi_uidivmod>
 800e510:	f8dd c008 	ldr.w	ip, [sp, #8]
 800e514:	fb0c f30b 	mul.w	r3, ip, fp
 800e518:	ea48 4101 	orr.w	r1, r8, r1, lsl #16
 800e51c:	428b      	cmp	r3, r1
 800e51e:	d90c      	bls.n	800e53a <__divdi3+0x236>
 800e520:	eb11 010a 	adds.w	r1, r1, sl
 800e524:	f10b 30ff 	add.w	r0, fp, #4294967295
 800e528:	f080 809c 	bcs.w	800e664 <__divdi3+0x360>
 800e52c:	428b      	cmp	r3, r1
 800e52e:	bf84      	itt	hi
 800e530:	f1ab 0b02 	subhi.w	fp, fp, #2
 800e534:	4451      	addhi	r1, sl
 800e536:	f240 8095 	bls.w	800e664 <__divdi3+0x360>
 800e53a:	9f03      	ldr	r7, [sp, #12]
 800e53c:	ea4b 4009 	orr.w	r0, fp, r9, lsl #16
 800e540:	1ac9      	subs	r1, r1, r3
 800e542:	fa1f fc80 	uxth.w	ip, r0
 800e546:	b2ba      	uxth	r2, r7
 800e548:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800e54c:	0c07      	lsrs	r7, r0, #16
 800e54e:	fb02 f80c 	mul.w	r8, r2, ip
 800e552:	fb02 f207 	mul.w	r2, r2, r7
 800e556:	fb09 230c 	mla	r3, r9, ip, r2
 800e55a:	fb09 f907 	mul.w	r9, r9, r7
 800e55e:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800e562:	429a      	cmp	r2, r3
 800e564:	bf88      	it	hi
 800e566:	f509 3980 	addhi.w	r9, r9, #65536	; 0x10000
 800e56a:	eb09 4913 	add.w	r9, r9, r3, lsr #16
 800e56e:	4549      	cmp	r1, r9
 800e570:	d310      	bcc.n	800e594 <__divdi3+0x290>
 800e572:	fa1f f888 	uxth.w	r8, r8
 800e576:	bf14      	ite	ne
 800e578:	2200      	movne	r2, #0
 800e57a:	2201      	moveq	r2, #1
 800e57c:	fa06 f404 	lsl.w	r4, r6, r4
 800e580:	eb08 4303 	add.w	r3, r8, r3, lsl #16
 800e584:	429c      	cmp	r4, r3
 800e586:	bf2c      	ite	cs
 800e588:	2300      	movcs	r3, #0
 800e58a:	f002 0301 	andcc.w	r3, r2, #1
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f43f af15 	beq.w	800e3be <__divdi3+0xba>
 800e594:	3801      	subs	r0, #1
 800e596:	f04f 0800 	mov.w	r8, #0
 800e59a:	e718      	b.n	800e3ce <__divdi3+0xca>
 800e59c:	4252      	negs	r2, r2
 800e59e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800e5a2:	43ed      	mvns	r5, r5
 800e5a4:	e6b9      	b.n	800e31a <__divdi3+0x16>
 800e5a6:	4240      	negs	r0, r0
 800e5a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800e5ac:	f04f 35ff 	mov.w	r5, #4294967295
 800e5b0:	e6b0      	b.n	800e314 <__divdi3+0x10>
 800e5b2:	409c      	lsls	r4, r3
 800e5b4:	f1c3 0b20 	rsb	fp, r3, #32
 800e5b8:	fa27 f80b 	lsr.w	r8, r7, fp
 800e5bc:	fa07 f703 	lsl.w	r7, r7, r3
 800e5c0:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800e5c4:	4640      	mov	r0, r8
 800e5c6:	4649      	mov	r1, r9
 800e5c8:	fa26 fb0b 	lsr.w	fp, r6, fp
 800e5cc:	409e      	lsls	r6, r3
 800e5ce:	f7fe ff43 	bl	800d458 <__aeabi_uidiv>
 800e5d2:	4649      	mov	r1, r9
 800e5d4:	fa1f fa84 	uxth.w	sl, r4
 800e5d8:	ea4b 0b07 	orr.w	fp, fp, r7
 800e5dc:	4603      	mov	r3, r0
 800e5de:	4640      	mov	r0, r8
 800e5e0:	9301      	str	r3, [sp, #4]
 800e5e2:	f7ff f867 	bl	800d6b4 <__aeabi_uidivmod>
 800e5e6:	9b01      	ldr	r3, [sp, #4]
 800e5e8:	ea4f 421b 	mov.w	r2, fp, lsr #16
 800e5ec:	fb0a f003 	mul.w	r0, sl, r3
 800e5f0:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800e5f4:	4288      	cmp	r0, r1
 800e5f6:	d906      	bls.n	800e606 <__divdi3+0x302>
 800e5f8:	1e5a      	subs	r2, r3, #1
 800e5fa:	1909      	adds	r1, r1, r4
 800e5fc:	d236      	bcs.n	800e66c <__divdi3+0x368>
 800e5fe:	4288      	cmp	r0, r1
 800e600:	d934      	bls.n	800e66c <__divdi3+0x368>
 800e602:	3b02      	subs	r3, #2
 800e604:	1909      	adds	r1, r1, r4
 800e606:	1a0f      	subs	r7, r1, r0
 800e608:	4649      	mov	r1, r9
 800e60a:	4638      	mov	r0, r7
 800e60c:	9301      	str	r3, [sp, #4]
 800e60e:	f7fe ff23 	bl	800d458 <__aeabi_uidiv>
 800e612:	4649      	mov	r1, r9
 800e614:	fa1f fb8b 	uxth.w	fp, fp
 800e618:	4680      	mov	r8, r0
 800e61a:	4638      	mov	r0, r7
 800e61c:	f7ff f84a 	bl	800d6b4 <__aeabi_uidivmod>
 800e620:	9b01      	ldr	r3, [sp, #4]
 800e622:	fb0a f708 	mul.w	r7, sl, r8
 800e626:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 800e62a:	428f      	cmp	r7, r1
 800e62c:	d90a      	bls.n	800e644 <__divdi3+0x340>
 800e62e:	1909      	adds	r1, r1, r4
 800e630:	f108 32ff 	add.w	r2, r8, #4294967295
 800e634:	d205      	bcs.n	800e642 <__divdi3+0x33e>
 800e636:	428f      	cmp	r7, r1
 800e638:	bf84      	itt	hi
 800e63a:	f1a8 0802 	subhi.w	r8, r8, #2
 800e63e:	1909      	addhi	r1, r1, r4
 800e640:	d800      	bhi.n	800e644 <__divdi3+0x340>
 800e642:	4690      	mov	r8, r2
 800e644:	1bcf      	subs	r7, r1, r7
 800e646:	ea48 4803 	orr.w	r8, r8, r3, lsl #16
 800e64a:	e6dd      	b.n	800e408 <__divdi3+0x104>
 800e64c:	2001      	movs	r0, #1
 800e64e:	4563      	cmp	r3, ip
 800e650:	bf28      	it	cs
 800e652:	4552      	cmpcs	r2, sl
 800e654:	46a0      	mov	r8, r4
 800e656:	f67f aeba 	bls.w	800e3ce <__divdi3+0xca>
 800e65a:	e6b5      	b.n	800e3c8 <__divdi3+0xc4>
 800e65c:	469b      	mov	fp, r3
 800e65e:	e6ef      	b.n	800e440 <__divdi3+0x13c>
 800e660:	461f      	mov	r7, r3
 800e662:	e6aa      	b.n	800e3ba <__divdi3+0xb6>
 800e664:	4683      	mov	fp, r0
 800e666:	e768      	b.n	800e53a <__divdi3+0x236>
 800e668:	4689      	mov	r9, r1
 800e66a:	e741      	b.n	800e4f0 <__divdi3+0x1ec>
 800e66c:	4613      	mov	r3, r2
 800e66e:	e7ca      	b.n	800e606 <__divdi3+0x302>

0800e670 <__udivdi3>:
 800e670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e674:	4606      	mov	r6, r0
 800e676:	b083      	sub	sp, #12
 800e678:	460d      	mov	r5, r1
 800e67a:	4614      	mov	r4, r2
 800e67c:	4607      	mov	r7, r0
 800e67e:	4688      	mov	r8, r1
 800e680:	2b00      	cmp	r3, #0
 800e682:	d14a      	bne.n	800e71a <__udivdi3+0xaa>
 800e684:	428a      	cmp	r2, r1
 800e686:	d955      	bls.n	800e734 <__udivdi3+0xc4>
 800e688:	fab2 f382 	clz	r3, r2
 800e68c:	b14b      	cbz	r3, 800e6a2 <__udivdi3+0x32>
 800e68e:	f1c3 0220 	rsb	r2, r3, #32
 800e692:	fa01 f803 	lsl.w	r8, r1, r3
 800e696:	fa20 f202 	lsr.w	r2, r0, r2
 800e69a:	409c      	lsls	r4, r3
 800e69c:	ea42 0808 	orr.w	r8, r2, r8
 800e6a0:	409f      	lsls	r7, r3
 800e6a2:	0c25      	lsrs	r5, r4, #16
 800e6a4:	4640      	mov	r0, r8
 800e6a6:	4629      	mov	r1, r5
 800e6a8:	fa1f fa84 	uxth.w	sl, r4
 800e6ac:	f7fe fed4 	bl	800d458 <__aeabi_uidiv>
 800e6b0:	4629      	mov	r1, r5
 800e6b2:	4681      	mov	r9, r0
 800e6b4:	4640      	mov	r0, r8
 800e6b6:	f7fe fffd 	bl	800d6b4 <__aeabi_uidivmod>
 800e6ba:	0c3b      	lsrs	r3, r7, #16
 800e6bc:	fb0a f009 	mul.w	r0, sl, r9
 800e6c0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800e6c4:	4288      	cmp	r0, r1
 800e6c6:	d90a      	bls.n	800e6de <__udivdi3+0x6e>
 800e6c8:	1909      	adds	r1, r1, r4
 800e6ca:	f109 32ff 	add.w	r2, r9, #4294967295
 800e6ce:	d205      	bcs.n	800e6dc <__udivdi3+0x6c>
 800e6d0:	4288      	cmp	r0, r1
 800e6d2:	bf84      	itt	hi
 800e6d4:	f1a9 0902 	subhi.w	r9, r9, #2
 800e6d8:	1909      	addhi	r1, r1, r4
 800e6da:	d800      	bhi.n	800e6de <__udivdi3+0x6e>
 800e6dc:	4691      	mov	r9, r2
 800e6de:	ebc0 0801 	rsb	r8, r0, r1
 800e6e2:	4629      	mov	r1, r5
 800e6e4:	4640      	mov	r0, r8
 800e6e6:	b2bf      	uxth	r7, r7
 800e6e8:	f7fe feb6 	bl	800d458 <__aeabi_uidiv>
 800e6ec:	4629      	mov	r1, r5
 800e6ee:	4606      	mov	r6, r0
 800e6f0:	4640      	mov	r0, r8
 800e6f2:	f7fe ffdf 	bl	800d6b4 <__aeabi_uidivmod>
 800e6f6:	fb0a fa06 	mul.w	sl, sl, r6
 800e6fa:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800e6fe:	458a      	cmp	sl, r1
 800e700:	d907      	bls.n	800e712 <__udivdi3+0xa2>
 800e702:	1e73      	subs	r3, r6, #1
 800e704:	190c      	adds	r4, r1, r4
 800e706:	f080 8122 	bcs.w	800e94e <__udivdi3+0x2de>
 800e70a:	3e02      	subs	r6, #2
 800e70c:	45a2      	cmp	sl, r4
 800e70e:	f240 811e 	bls.w	800e94e <__udivdi3+0x2de>
 800e712:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800e716:	2600      	movs	r6, #0
 800e718:	e058      	b.n	800e7cc <__udivdi3+0x15c>
 800e71a:	428b      	cmp	r3, r1
 800e71c:	d854      	bhi.n	800e7c8 <__udivdi3+0x158>
 800e71e:	fab3 f483 	clz	r4, r3
 800e722:	2c00      	cmp	r4, #0
 800e724:	d156      	bne.n	800e7d4 <__udivdi3+0x164>
 800e726:	428b      	cmp	r3, r1
 800e728:	bf28      	it	cs
 800e72a:	4282      	cmpcs	r2, r0
 800e72c:	d84c      	bhi.n	800e7c8 <__udivdi3+0x158>
 800e72e:	4626      	mov	r6, r4
 800e730:	2001      	movs	r0, #1
 800e732:	e04b      	b.n	800e7cc <__udivdi3+0x15c>
 800e734:	b922      	cbnz	r2, 800e740 <__udivdi3+0xd0>
 800e736:	2001      	movs	r0, #1
 800e738:	4611      	mov	r1, r2
 800e73a:	f7fe fe8d 	bl	800d458 <__aeabi_uidiv>
 800e73e:	4604      	mov	r4, r0
 800e740:	fab4 f384 	clz	r3, r4
 800e744:	2b00      	cmp	r3, #0
 800e746:	f040 80b9 	bne.w	800e8bc <__udivdi3+0x24c>
 800e74a:	1b2d      	subs	r5, r5, r4
 800e74c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e750:	fa1f fa84 	uxth.w	sl, r4
 800e754:	2601      	movs	r6, #1
 800e756:	4641      	mov	r1, r8
 800e758:	4628      	mov	r0, r5
 800e75a:	f7fe fe7d 	bl	800d458 <__aeabi_uidiv>
 800e75e:	4641      	mov	r1, r8
 800e760:	4681      	mov	r9, r0
 800e762:	4628      	mov	r0, r5
 800e764:	f7fe ffa6 	bl	800d6b4 <__aeabi_uidivmod>
 800e768:	0c3b      	lsrs	r3, r7, #16
 800e76a:	fb0a f009 	mul.w	r0, sl, r9
 800e76e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800e772:	4288      	cmp	r0, r1
 800e774:	d90b      	bls.n	800e78e <__udivdi3+0x11e>
 800e776:	1909      	adds	r1, r1, r4
 800e778:	f109 33ff 	add.w	r3, r9, #4294967295
 800e77c:	f080 80e9 	bcs.w	800e952 <__udivdi3+0x2e2>
 800e780:	4288      	cmp	r0, r1
 800e782:	bf84      	itt	hi
 800e784:	f1a9 0902 	subhi.w	r9, r9, #2
 800e788:	1909      	addhi	r1, r1, r4
 800e78a:	f240 80e2 	bls.w	800e952 <__udivdi3+0x2e2>
 800e78e:	ebc0 0b01 	rsb	fp, r0, r1
 800e792:	4641      	mov	r1, r8
 800e794:	4658      	mov	r0, fp
 800e796:	b2bf      	uxth	r7, r7
 800e798:	f7fe fe5e 	bl	800d458 <__aeabi_uidiv>
 800e79c:	4641      	mov	r1, r8
 800e79e:	4605      	mov	r5, r0
 800e7a0:	4658      	mov	r0, fp
 800e7a2:	f7fe ff87 	bl	800d6b4 <__aeabi_uidivmod>
 800e7a6:	fb0a fa05 	mul.w	sl, sl, r5
 800e7aa:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800e7ae:	458a      	cmp	sl, r1
 800e7b0:	d907      	bls.n	800e7c2 <__udivdi3+0x152>
 800e7b2:	1e6b      	subs	r3, r5, #1
 800e7b4:	190c      	adds	r4, r1, r4
 800e7b6:	f080 80ce 	bcs.w	800e956 <__udivdi3+0x2e6>
 800e7ba:	3d02      	subs	r5, #2
 800e7bc:	45a2      	cmp	sl, r4
 800e7be:	f240 80ca 	bls.w	800e956 <__udivdi3+0x2e6>
 800e7c2:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800e7c6:	e001      	b.n	800e7cc <__udivdi3+0x15c>
 800e7c8:	2600      	movs	r6, #0
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	4631      	mov	r1, r6
 800e7ce:	b003      	add	sp, #12
 800e7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7d4:	f1c4 0120 	rsb	r1, r4, #32
 800e7d8:	fa03 f304 	lsl.w	r3, r3, r4
 800e7dc:	fa22 f801 	lsr.w	r8, r2, r1
 800e7e0:	fa25 f701 	lsr.w	r7, r5, r1
 800e7e4:	ea48 0803 	orr.w	r8, r8, r3
 800e7e8:	fa20 f101 	lsr.w	r1, r0, r1
 800e7ec:	fa05 f504 	lsl.w	r5, r5, r4
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800e7f6:	430d      	orrs	r5, r1
 800e7f8:	4649      	mov	r1, r9
 800e7fa:	fa02 f204 	lsl.w	r2, r2, r4
 800e7fe:	9201      	str	r2, [sp, #4]
 800e800:	f7fe fe2a 	bl	800d458 <__aeabi_uidiv>
 800e804:	4649      	mov	r1, r9
 800e806:	4682      	mov	sl, r0
 800e808:	4638      	mov	r0, r7
 800e80a:	f7fe ff53 	bl	800d6b4 <__aeabi_uidivmod>
 800e80e:	fa1f f288 	uxth.w	r2, r8
 800e812:	0c2f      	lsrs	r7, r5, #16
 800e814:	fb02 f00a 	mul.w	r0, r2, sl
 800e818:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800e81c:	42b8      	cmp	r0, r7
 800e81e:	d906      	bls.n	800e82e <__udivdi3+0x1be>
 800e820:	eb17 0708 	adds.w	r7, r7, r8
 800e824:	f10a 31ff 	add.w	r1, sl, #4294967295
 800e828:	f0c0 809f 	bcc.w	800e96a <__udivdi3+0x2fa>
 800e82c:	468a      	mov	sl, r1
 800e82e:	1a3f      	subs	r7, r7, r0
 800e830:	4649      	mov	r1, r9
 800e832:	4638      	mov	r0, r7
 800e834:	9200      	str	r2, [sp, #0]
 800e836:	f7fe fe0f 	bl	800d458 <__aeabi_uidiv>
 800e83a:	4649      	mov	r1, r9
 800e83c:	b2ad      	uxth	r5, r5
 800e83e:	4683      	mov	fp, r0
 800e840:	4638      	mov	r0, r7
 800e842:	f7fe ff37 	bl	800d6b4 <__aeabi_uidivmod>
 800e846:	9a00      	ldr	r2, [sp, #0]
 800e848:	fb02 f70b 	mul.w	r7, r2, fp
 800e84c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800e850:	428f      	cmp	r7, r1
 800e852:	d905      	bls.n	800e860 <__udivdi3+0x1f0>
 800e854:	eb11 0108 	adds.w	r1, r1, r8
 800e858:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e85c:	d37d      	bcc.n	800e95a <__udivdi3+0x2ea>
 800e85e:	4693      	mov	fp, r2
 800e860:	9b01      	ldr	r3, [sp, #4]
 800e862:	ea4b 400a 	orr.w	r0, fp, sl, lsl #16
 800e866:	1bc9      	subs	r1, r1, r7
 800e868:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800e86c:	b29d      	uxth	r5, r3
 800e86e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e872:	b283      	uxth	r3, r0
 800e874:	fb05 f203 	mul.w	r2, r5, r3
 800e878:	fb05 f50c 	mul.w	r5, r5, ip
 800e87c:	fb0a 5303 	mla	r3, sl, r3, r5
 800e880:	fb0a fa0c 	mul.w	sl, sl, ip
 800e884:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e888:	429d      	cmp	r5, r3
 800e88a:	bf88      	it	hi
 800e88c:	f50a 3a80 	addhi.w	sl, sl, #65536	; 0x10000
 800e890:	eb0a 4a13 	add.w	sl, sl, r3, lsr #16
 800e894:	4551      	cmp	r1, sl
 800e896:	d30e      	bcc.n	800e8b6 <__udivdi3+0x246>
 800e898:	b292      	uxth	r2, r2
 800e89a:	bf14      	ite	ne
 800e89c:	2100      	movne	r1, #0
 800e89e:	2101      	moveq	r1, #1
 800e8a0:	fa06 f604 	lsl.w	r6, r6, r4
 800e8a4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800e8a8:	429e      	cmp	r6, r3
 800e8aa:	bf2c      	ite	cs
 800e8ac:	2600      	movcs	r6, #0
 800e8ae:	f001 0601 	andcc.w	r6, r1, #1
 800e8b2:	2e00      	cmp	r6, #0
 800e8b4:	d08a      	beq.n	800e7cc <__udivdi3+0x15c>
 800e8b6:	3801      	subs	r0, #1
 800e8b8:	2600      	movs	r6, #0
 800e8ba:	e787      	b.n	800e7cc <__udivdi3+0x15c>
 800e8bc:	409c      	lsls	r4, r3
 800e8be:	f1c3 0220 	rsb	r2, r3, #32
 800e8c2:	fa25 fa02 	lsr.w	sl, r5, r2
 800e8c6:	fa26 f902 	lsr.w	r9, r6, r2
 800e8ca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e8ce:	4650      	mov	r0, sl
 800e8d0:	4641      	mov	r1, r8
 800e8d2:	fa05 f503 	lsl.w	r5, r5, r3
 800e8d6:	fa06 f703 	lsl.w	r7, r6, r3
 800e8da:	f7fe fdbd 	bl	800d458 <__aeabi_uidiv>
 800e8de:	4641      	mov	r1, r8
 800e8e0:	ea49 0905 	orr.w	r9, r9, r5
 800e8e4:	4683      	mov	fp, r0
 800e8e6:	4650      	mov	r0, sl
 800e8e8:	f7fe fee4 	bl	800d6b4 <__aeabi_uidivmod>
 800e8ec:	fa1f fa84 	uxth.w	sl, r4
 800e8f0:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800e8f4:	fb0a f00b 	mul.w	r0, sl, fp
 800e8f8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800e8fc:	4288      	cmp	r0, r1
 800e8fe:	d909      	bls.n	800e914 <__udivdi3+0x2a4>
 800e900:	1909      	adds	r1, r1, r4
 800e902:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e906:	d238      	bcs.n	800e97a <__udivdi3+0x30a>
 800e908:	4288      	cmp	r0, r1
 800e90a:	bf84      	itt	hi
 800e90c:	f1ab 0b02 	subhi.w	fp, fp, #2
 800e910:	1909      	addhi	r1, r1, r4
 800e912:	d932      	bls.n	800e97a <__udivdi3+0x30a>
 800e914:	1a0d      	subs	r5, r1, r0
 800e916:	4641      	mov	r1, r8
 800e918:	4628      	mov	r0, r5
 800e91a:	fa1f f989 	uxth.w	r9, r9
 800e91e:	f7fe fd9b 	bl	800d458 <__aeabi_uidiv>
 800e922:	4641      	mov	r1, r8
 800e924:	4606      	mov	r6, r0
 800e926:	4628      	mov	r0, r5
 800e928:	f7fe fec4 	bl	800d6b4 <__aeabi_uidivmod>
 800e92c:	fb0a f506 	mul.w	r5, sl, r6
 800e930:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800e934:	428d      	cmp	r5, r1
 800e936:	d906      	bls.n	800e946 <__udivdi3+0x2d6>
 800e938:	1e73      	subs	r3, r6, #1
 800e93a:	1909      	adds	r1, r1, r4
 800e93c:	d21f      	bcs.n	800e97e <__udivdi3+0x30e>
 800e93e:	428d      	cmp	r5, r1
 800e940:	d91d      	bls.n	800e97e <__udivdi3+0x30e>
 800e942:	3e02      	subs	r6, #2
 800e944:	1909      	adds	r1, r1, r4
 800e946:	1b4d      	subs	r5, r1, r5
 800e948:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800e94c:	e703      	b.n	800e756 <__udivdi3+0xe6>
 800e94e:	461e      	mov	r6, r3
 800e950:	e6df      	b.n	800e712 <__udivdi3+0xa2>
 800e952:	4699      	mov	r9, r3
 800e954:	e71b      	b.n	800e78e <__udivdi3+0x11e>
 800e956:	461d      	mov	r5, r3
 800e958:	e733      	b.n	800e7c2 <__udivdi3+0x152>
 800e95a:	428f      	cmp	r7, r1
 800e95c:	bf84      	itt	hi
 800e95e:	f1ab 0b02 	subhi.w	fp, fp, #2
 800e962:	4441      	addhi	r1, r8
 800e964:	f63f af7c 	bhi.w	800e860 <__udivdi3+0x1f0>
 800e968:	e779      	b.n	800e85e <__udivdi3+0x1ee>
 800e96a:	42b8      	cmp	r0, r7
 800e96c:	bf84      	itt	hi
 800e96e:	f1aa 0a02 	subhi.w	sl, sl, #2
 800e972:	4447      	addhi	r7, r8
 800e974:	f63f af5b 	bhi.w	800e82e <__udivdi3+0x1be>
 800e978:	e758      	b.n	800e82c <__udivdi3+0x1bc>
 800e97a:	469b      	mov	fp, r3
 800e97c:	e7ca      	b.n	800e914 <__udivdi3+0x2a4>
 800e97e:	461e      	mov	r6, r3
 800e980:	e7e1      	b.n	800e946 <__udivdi3+0x2d6>
 800e982:	bf00      	nop

0800e984 <Reset_Handler>:
	.type	Reset_Handler, %function
Reset_Handler:

/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is
  required, then adjust the Register Addresses */
  bl	SystemInit_ExtMemCtl
 800e984:	f000 f82c 	bl	800e9e0 <SystemInit_ExtMemCtl>
/* restore original stack pointer */
  LDR r0, =_estack
 800e988:	480f      	ldr	r0, [pc, #60]	; (800e9c8 <LoopFillZerobss+0x14>)
  MSR msp, r0
 800e98a:	f380 8808 	msr	MSP, r0
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800e98e:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800e990:	f000 b804 	b.w	800e99c <LoopCopyDataInit>

0800e994 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800e994:	4b0d      	ldr	r3, [pc, #52]	; (800e9cc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800e996:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800e998:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800e99a:	3104      	adds	r1, #4

0800e99c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800e99c:	480c      	ldr	r0, [pc, #48]	; (800e9d0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800e99e:	4b0d      	ldr	r3, [pc, #52]	; (800e9d4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800e9a0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800e9a2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800e9a4:	f4ff aff6 	bcc.w	800e994 <CopyDataInit>
	ldr	r2, =_sbss
 800e9a8:	4a0b      	ldr	r2, [pc, #44]	; (800e9d8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800e9aa:	f000 b803 	b.w	800e9b4 <LoopFillZerobss>

0800e9ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800e9ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800e9b0:	f842 3b04 	str.w	r3, [r2], #4

0800e9b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800e9b4:	4b09      	ldr	r3, [pc, #36]	; (800e9dc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800e9b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800e9b8:	f4ff aff9 	bcc.w	800e9ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800e9bc:	f7f4 fa36 	bl	8002e2c <SystemInit>
/* Call static constructors */
/*	bl __libc_init_array */
/* Call the application's entry point.*/
	bl	main
 800e9c0:	f7f3 f810 	bl	80019e4 <main>
	bx	lr
 800e9c4:	4770      	bx	lr
 800e9c6:	0000      	.short	0x0000

/* FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is
  required, then adjust the Register Addresses */
  bl	SystemInit_ExtMemCtl
/* restore original stack pointer */
  LDR r0, =_estack
 800e9c8:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 800e9cc:	0800f054 	.word	0x0800f054
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 800e9d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800e9d4:	2000061c 	.word	0x2000061c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 800e9d8:	2000061c 	.word	0x2000061c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 800e9dc:	20000c04 	.word	0x20000c04

0800e9e0 <SystemInit_ExtMemCtl>:
 * @param  None
 * @retval : None
*/
	.section	.text.SystemInit_ExtMemCtl_Dummy,"ax",%progbits
SystemInit_ExtMemCtl_Dummy:
	bx	lr
 800e9e0:	4770      	bx	lr

0800e9e2 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e9e2:	f7ff bffe 	b.w	800e9e2 <ADC1_2_IRQHandler>
 800e9e6:	0000      	movs	r0, r0
 800e9e8:	0d0a4b4f 	.word	0x0d0a4b4f
 800e9ec:	00000000 	.word	0x00000000
 800e9f0:	0d0a5441 	.word	0x0d0a5441
 800e9f4:	00000000 	.word	0x00000000
 800e9f8:	522b5441 	.word	0x522b5441
 800e9fc:	54455345 	.word	0x54455345
 800ea00:	00000d0a 	.word	0x00000d0a
 800ea04:	502b5441 	.word	0x502b5441
 800ea08:	3d445753 	.word	0x3d445753
 800ea0c:	0a0d7325 	.word	0x0a0d7325
 800ea10:	00000000 	.word	0x00000000
 800ea14:	0a0d4b4f 	.word	0x0a0d4b4f
 800ea18:	00000000 	.word	0x00000000
 800ea1c:	522b5441 	.word	0x522b5441
 800ea20:	54455345 	.word	0x54455345
 800ea24:	00000a0d 	.word	0x00000a0d
 800ea28:	4e2b5441 	.word	0x4e2b5441
 800ea2c:	3d454d41 	.word	0x3d454d41
 800ea30:	0a0d7325 	.word	0x0a0d7325
 800ea34:	00000000 	.word	0x00000000
 800ea38:	70736552 	.word	0x70736552
 800ea3c:	65736e6f 	.word	0x65736e6f
 800ea40:	0073253a 	.word	0x0073253a
 800ea44:	552b5441 	.word	0x552b5441
 800ea48:	3d545241 	.word	0x3d545241
 800ea4c:	30343833 	.word	0x30343833
 800ea50:	2c302c30 	.word	0x2c302c30
 800ea54:	000d0a30 	.word	0x000d0a30
 800ea58:	20746f6e 	.word	0x20746f6e
 800ea5c:	6e6e6f63 	.word	0x6e6e6f63
 800ea60:	0d746365 	.word	0x0d746365
 800ea64:	0000000a 	.word	0x0000000a

0800ea68 <HexChar>:
 800ea68:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 800ea78:	2c53532a 00000000 2c33562c 00000000     *SS,....,V3,....
 800ea88:	5f736b73 5f646d63 5f746553 73736150     sks_cmd_Set_Pass
 800ea98:	64726f57 00000d0a 63637573 66737365     Word....successf
 800eaa8:	0a0d6c75 00000000 6c696166 00000a0d     ul......fail....
 800eab8:	5f736b73 5f646d63 65736552 65445f74     sks_cmd_Reset_De
 800eac8:	6c756166 000d0a74 30454c42 00000031     fault...BLE01...
 800ead8:	30454c42 00000032 30454c42 00000033     BLE02...BLE03...
 800eae8:	2c53532a 30303030 30303030 422c3130     *SS,0000000001,B
 800eaf8:	312c454c 32313332 2c312c33 252c6425     LE,123123,1,%d,%
 800eb08:	64252c64 000a0d23 0d0a7325 00000000     d,%d#...%s......
 800eb18:	6f727245 75203a72 6c62616e 6f742065     Error: unable to
 800eb28:	6b616d20 69742065 7520656d 676e6973      make time using
 800eb38:	746b6d20 0a656d69 00000000 200a0a0d      mktime........ 
 800eb48:	20435452 20746f6e 20746579 666e6f63     RTC not yet conf
 800eb58:	72756769 2e2e6465 00002e2e 52200a0d     igured........ R
 800eb68:	63204354 69666e6f 65727567 2e2e2e64     TC configured...
 800eb78:	0000002e 200a0a0d 65776f50 6e4f2072     ....... Power On
 800eb88:	73655220 6f207465 72756363 2e646572      Reset occurred.
 800eb98:	002e2e2e 200a0a0d 65747845 6c616e72     ....... External
 800eba8:	73655220 6f207465 72756363 2e646572      Reset occurred.
 800ebb8:	002e2e2e 4e200a0d 656e206f 74206465     ...... No need t
 800ebc8:	6f63206f 6769666e 20657275 2e435452     o configure RTC.
 800ebd8:	002e2e2e 252c6425 64252c64 0a64252c     ....%d,%d,%d,%d.
 800ebe8:	0000000d 33323130 37363534 42413938     ....0123456789AB
 800ebf8:	46454443 00000000                       CDEF....

0800ec00 <g_pcHex>:
 800ec00:	0800ebec 4f525245 00000052 0a0d6325     ....ERROR...%c..
 800ec10:	00000000 6c383025 00002058 32302520     ....%08lX .. %02
 800ec20:	00000058 34302520 00000058 38302520     X... %04X... %08
 800ec30:	0000584c                                LX..

0800ec34 <day_name.4589>:
 800ec34:	4d6e7553 75546e6f 64655765 46756854     SunMonTueWedThuF
 800ec44:	61536972 00000074                       riSat...

0800ec4c <mon_name.4590>:
 800ec4c:	466e614a 614d6265 72704172 4a79614d     JanFebMarAprMayJ
 800ec5c:	754a6e75 6775416c 4f706553 6f4e7463     unJulAugSepOctNo
 800ec6c:	63654476                                vDec

0800ec70 <DAYS_IN_MONTH>:
 800ec70:	0000001f 0000001c 0000001f 0000001e     ................
 800ec80:	0000001f 0000001e 0000001f 0000001f     ................
 800ec90:	0000001e 0000001f 0000001e 0000001f     ................

0800eca0 <_DAYS_BEFORE_MONTH>:
 800eca0:	00000000 0000001f 0000003b 0000005a     ........;...Z...
 800ecb0:	00000078 00000097 000000b5 000000d4     x...............
 800ecc0:	000000f3 00000111 00000130 0000014e     ........0...N...

0800ecd0 <mon_lengths>:
 800ecd0:	0000001f 0000001c 0000001f 0000001e     ................
 800ece0:	0000001f 0000001e 0000001f 0000001f     ................
 800ecf0:	0000001e 0000001f 0000001e 0000001f     ................
 800ed00:	0000001f 0000001d 0000001f 0000001e     ................
 800ed10:	0000001f 0000001e 0000001f 0000001f     ................
 800ed20:	0000001e 0000001f 0000001e 0000001f     ................

0800ed30 <year_lengths>:
 800ed30:	0000016d 0000016e                       m...n...

0800ed38 <blanks.6735>:
 800ed38:	20202020 20202020 20202020 20202020                     

0800ed48 <zeroes.6736>:
 800ed48:	30303030 30303030 30303030 30303030     0000000000000000

0800ed58 <_ctype_>:
 800ed58:	20202000 20202020 28282020 20282828     .         ((((( 
 800ed68:	20202020 20202020 20202020 20202020                     
 800ed78:	10108820 10101010 10101010 10101010      ...............
 800ed88:	04040410 04040404 10040404 10101010     ................
 800ed98:	41411010 41414141 01010101 01010101     ..AAAAAA........
 800eda8:	01010101 01010101 01010101 10101010     ................
 800edb8:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800edc8:	02020202 02020202 02020202 10101010     ................
 800edd8:	00000020 00000000 00000000 00000000      ...............
	...

0800ee60 <p05.5261>:
 800ee60:	00000005 00000019 0000007d 00000000     ........}.......

0800ee70 <__mprec_tens>:
 800ee70:	00000000 3ff00000 00000000 40240000     .......?......$@
 800ee80:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 800ee90:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 800eea0:	00000000 412e8480 00000000 416312d0     .......A......cA
 800eeb0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 800eec0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 800eed0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 800eee0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 800eef0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 800ef00:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 800ef10:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 800ef20:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 800ef30:	79d99db4 44ea7843                       ...yCx.D

0800ef38 <__mprec_tinytens>:
 800ef38:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 800ef48:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 800ef58:	64ac6f43 0ac80628                       Co.d(...

0800ef60 <__mprec_bigtens>:
 800ef60:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 800ef70:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 800ef80:	7f73bf3c 75154fdd                       <.s..O.u

0800ef88 <blanks.6679>:
 800ef88:	20202020 20202020 20202020 20202020                     

0800ef98 <zeroes.6680>:
 800ef98:	30303030 30303030 30303030 30303030     0000000000000000
 800efa8:	73332e25 332e2520 64332573 322e2520     %.3s %.3s%3d %.2
 800efb8:	2e253a64 253a6432 2064322e 000a6425     d:%.2d:%.2d %d..
 800efc8:	00000043 00464e49 00666e69 004e414e     C...INF.inf.NAN.
 800efd8:	006e616e 33323130 37363534 42413938     nan.0123456789AB
 800efe8:	46454443 00000000 33323130 37363534     CDEF....01234567
 800eff8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
 800f008:	0000296c 00000030 69666e49 7974696e     l)..0...Infinity
 800f018:	00000000 004e614e 49534f50 00000058     ....NaN.POSIX...
 800f028:	0000002e                                ....

0800f02c <_init>:
 800f02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f02e:	bf00      	nop
 800f030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f032:	bc08      	pop	{r3}
 800f034:	469e      	mov	lr, r3
 800f036:	4770      	bx	lr

0800f038 <_fini>:
 800f038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f03a:	bf00      	nop
 800f03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f03e:	bc08      	pop	{r3}
 800f040:	469e      	mov	lr, r3
 800f042:	4770      	bx	lr
