Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_ipsdksebesegespozicio_plbw_1_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\pcores\" "C:\Diak\gl\SPARTAN3E500K_slave\SystemGenrator\MicroBlazeproject\Nexys2_BSB_Support_v_3_0\lib\Digilent\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s500epq208-4
Output File Name                   : "../implementation/system_ipsdksebesegespozicio_plbw_1_wrapper.ngc"

---- Source Options
Top Module Name                    : system_ipsdksebesegespozicio_plbw_1_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" in Library ipsdksebesegespozicio_plbw_v55_00_a.
Entity <addsb_11_0_09a98e96b9130e03> compiled.
Entity <addsb_11_0_09a98e96b9130e03> (Architecture <addsb_11_0_09a98e96b9130e03_a>) compiled.
Entity <addsb_11_0_178ba6eaed72af2d> compiled.
Entity <addsb_11_0_178ba6eaed72af2d> (Architecture <addsb_11_0_178ba6eaed72af2d_a>) compiled.
Entity <addsb_11_0_40c59820e74e5c61> compiled.
Entity <addsb_11_0_40c59820e74e5c61> (Architecture <addsb_11_0_40c59820e74e5c61_a>) compiled.
Entity <cntr_11_0_5baa608aaa6fc4cf> compiled.
Entity <cntr_11_0_5baa608aaa6fc4cf> (Architecture <cntr_11_0_5baa608aaa6fc4cf_a>) compiled.
Entity <cntr_11_0_cee71699703bac4e> compiled.
Entity <cntr_11_0_cee71699703bac4e> (Architecture <cntr_11_0_cee71699703bac4e_a>) compiled.
Entity <cntr_11_0_d7c176806556610b> compiled.
Entity <cntr_11_0_d7c176806556610b> (Architecture <cntr_11_0_d7c176806556610b_a>) compiled.
Entity <mult_11_2_35e3d9e317f5b4b5> compiled.
Entity <mult_11_2_35e3d9e317f5b4b5> (Architecture <mult_11_2_35e3d9e317f5b4b5_a>) compiled.
Entity <mult_11_2_99ead271b49e8ec3> compiled.
Entity <mult_11_2_99ead271b49e8ec3> (Architecture <mult_11_2_99ead271b49e8ec3_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <mcode_block_f4d0462e0e> compiled.
Entity <mcode_block_f4d0462e0e> (Architecture <behavior>) compiled.
Entity <mcode_block_21bcea37fb> compiled.
Entity <mcode_block_21bcea37fb> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <xlcounter_free_IpSDKSebesegEsPozicio> compiled.
Entity <xlcounter_free_IpSDKSebesegEsPozicio> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <inverter_6844eee868> compiled.
Entity <inverter_6844eee868> (Architecture <behavior>) compiled.
Entity <logical_49a7e4b36d> compiled.
Entity <logical_49a7e4b36d> (Architecture <behavior>) compiled.
Entity <logical_a670ce0bc3> compiled.
Entity <logical_a670ce0bc3> (Architecture <behavior>) compiled.
Entity <relational_7a7af7b80d> compiled.
Entity <relational_7a7af7b80d> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <inverter_e4a281cf78> compiled.
Entity <inverter_e4a281cf78> (Architecture <behavior>) compiled.
Entity <logical_938d99ac11> compiled.
Entity <logical_938d99ac11> (Architecture <behavior>) compiled.
Entity <constant_60b1e3cf3c> compiled.
Entity <constant_60b1e3cf3c> (Architecture <behavior>) compiled.
Entity <relational_7a2906d528> compiled.
Entity <relational_7a2906d528> (Architecture <behavior>) compiled.
Entity <relational_8059411daf> compiled.
Entity <relational_8059411daf> (Architecture <behavior>) compiled.
Entity <mux_2a57cddffb> compiled.
Entity <mux_2a57cddffb> (Architecture <behavior>) compiled.
Entity <relational_9fe1fd91dc> compiled.
Entity <relational_9fe1fd91dc> (Architecture <behavior>) compiled.
Entity <constant_b789b9ed67> compiled.
Entity <constant_b789b9ed67> (Architecture <behavior>) compiled.
Entity <shift_dacab189fc> compiled.
Entity <shift_dacab189fc> (Architecture <behavior>) compiled.
Entity <relational_a54b8994ea> compiled.
Entity <relational_a54b8994ea> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <relational_ec17798a35> compiled.
Entity <relational_ec17798a35> (Architecture <behavior>) compiled.
Entity <xladdsub_IpSDKSebesegEsPozicio> compiled.
Entity <xladdsub_IpSDKSebesegEsPozicio> (Architecture <behavior>) compiled.
Entity <mux_a161f3a75c> compiled.
Entity <mux_a161f3a75c> (Architecture <behavior>) compiled.
Entity <relational_dc0a74902c> compiled.
Entity <relational_dc0a74902c> (Architecture <behavior>) compiled.
Entity <mux_65a0e0a5b3> compiled.
Entity <mux_65a0e0a5b3> (Architecture <behavior>) compiled.
Entity <relational_5ef1f4e573> compiled.
Entity <relational_5ef1f4e573> (Architecture <behavior>) compiled.
Entity <inverter_5898baed89> compiled.
Entity <inverter_5898baed89> (Architecture <behavior>) compiled.
Entity <relational_5568c80e3e> compiled.
Entity <relational_5568c80e3e> (Architecture <behavior>) compiled.
Entity <relational_7c0df51a7c> compiled.
Entity <relational_7c0df51a7c> (Architecture <behavior>) compiled.
Entity <constant_a803a2dbbb> compiled.
Entity <constant_a803a2dbbb> (Architecture <behavior>) compiled.
Entity <constant_73351a0d84> compiled.
Entity <constant_73351a0d84> (Architecture <behavior>) compiled.
Entity <constant_a28586f773> compiled.
Entity <constant_a28586f773> (Architecture <behavior>) compiled.
Entity <constant_017d9de1ab> compiled.
Entity <constant_017d9de1ab> (Architecture <behavior>) compiled.
Entity <constant_7044437b9b> compiled.
Entity <constant_7044437b9b> (Architecture <behavior>) compiled.
Entity <bitbasher_b142b1358a> compiled.
Entity <bitbasher_b142b1358a> (Architecture <behavior>) compiled.
Entity <mux_cde5f13da6> compiled.
Entity <mux_cde5f13da6> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <mux_2c45f290ed> compiled.
Entity <mux_2c45f290ed> (Architecture <behavior>) compiled.
Entity <constant_32150454cb> compiled.
Entity <constant_32150454cb> (Architecture <behavior>) compiled.
Entity <constant_190a6d2a1a> compiled.
Entity <constant_190a6d2a1a> (Architecture <behavior>) compiled.
Entity <inverter_1ca63a13a1> compiled.
Entity <inverter_1ca63a13a1> (Architecture <behavior>) compiled.
Entity <bitbasher_7e62e7628d> compiled.
Entity <bitbasher_7e62e7628d> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <relational_3ffd1d0a40> compiled.
Entity <relational_3ffd1d0a40> (Architecture <behavior>) compiled.
Entity <relational_14f77d7b05> compiled.
Entity <relational_14f77d7b05> (Architecture <behavior>) compiled.
Entity <xlcounter_limit_IpSDKSebesegEsPozicio> compiled.
Entity <xlcounter_limit_IpSDKSebesegEsPozicio> (Architecture <behavior>) compiled.
Entity <mux_98fb5a53eb> compiled.
Entity <mux_98fb5a53eb> (Architecture <behavior>) compiled.
Entity <mux_3aa8bfcc2e> compiled.
Entity <mux_3aa8bfcc2e> (Architecture <behavior>) compiled.
Entity <xlmult_IpSDKSebesegEsPozicio> compiled.
Entity <xlmult_IpSDKSebesegEsPozicio> (Architecture <behavior>) compiled.
Entity <bitbasher_75b6572827> compiled.
Entity <bitbasher_75b6572827> (Architecture <behavior>) compiled.
Entity <constant_9f5572ba51> compiled.
Entity <constant_9f5572ba51> (Architecture <behavior>) compiled.
Entity <mux_a54904b290> compiled.
Entity <mux_a54904b290> (Architecture <behavior>) compiled.
Entity <bitbasher_ce88ef0be9> compiled.
Entity <bitbasher_ce88ef0be9> (Architecture <behavior>) compiled.
Entity <bitbasher_ba9332815c> compiled.
Entity <bitbasher_ba9332815c> (Architecture <behavior>) compiled.
Entity <SensorIncModul> compiled.
Entity <SensorIncModul> (Architecture <BEHAVIORAL>) compiled.
Entity <inverter_e2b989a05e> compiled.
Entity <inverter_e2b989a05e> (Architecture <behavior>) compiled.
Entity <edk_processor_entity_22b9db8c44> compiled.
Entity <edk_processor_entity_22b9db8c44> (Architecture <structural>) compiled.
Entity <h_hid_ileszto1_entity_f27e58c4dd> compiled.
Entity <h_hid_ileszto1_entity_f27e58c4dd> (Architecture <structural>) compiled.
Entity <h_hid_ileszto2_entity_7671127c92> compiled.
Entity <h_hid_ileszto2_entity_7671127c92> (Architecture <structural>) compiled.
Entity <pwm_entity_a327091309> compiled.
Entity <pwm_entity_a327091309> (Architecture <structural>) compiled.
Entity <pozszab_entity_5ed7430573> compiled.
Entity <pozszab_entity_5ed7430573> (Architecture <structural>) compiled.
Entity <pozic_entity_8612479328> compiled.
Entity <pozic_entity_8612479328> (Architecture <structural>) compiled.
Entity <sebesseg_m_r_entity_0ae19925ed> compiled.
Entity <sebesseg_m_r_entity_0ae19925ed> (Architecture <structural>) compiled.
Entity <signtousign_entity_61df1eb12c> compiled.
Entity <signtousign_entity_61df1eb12c> (Architecture <structural>) compiled.
Entity <pozici_szab_entity_c4239a9ed1> compiled.
Entity <pozici_szab_entity_c4239a9ed1> (Architecture <structural>) compiled.
Entity <mintav_teli_jel_generator_entity_780ae48a1c> compiled.
Entity <mintav_teli_jel_generator_entity_780ae48a1c> (Architecture <structural>) compiled.
Entity <pidrek_entity_f13bcc123e> compiled.
Entity <pidrek_entity_f13bcc123e> (Architecture <structural>) compiled.
Entity <sebess_g_szab_entity_5adc82f9fe> compiled.
Entity <sebess_g_szab_entity_5adc82f9fe> (Architecture <structural>) compiled.
Entity <ipsdksebesegespozicio> compiled.
Entity <ipsdksebesegespozicio> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd" in Library ipsdksebesegespozicio_plbw_v55_00_a.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <xland2> compiled.
Entity <xland2> (Architecture <behavior>) compiled.
Entity <default_clock_driver_IpSDKSebesegEsPozicio> compiled.
Entity <default_clock_driver_IpSDKSebesegEsPozicio> (Architecture <structural>) compiled.
Entity <ipsdksebesegespozicio_cw> compiled.
Entity <ipsdksebesegespozicio_cw> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_plbw.vhd" in Library ipsdksebesegespozicio_plbw_v55_00_a.
Entity <plbaddrpref> compiled.
Entity <plbaddrpref> (Architecture <behavior>) compiled.
Entity <ipsdksebesegespozicio_plbw> compiled.
Entity <ipsdksebesegespozicio_plbw> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system_ipsdksebesegespozicio_plbw_1_wrapper.vhd" in Library work.
Entity <system_ipsdksebesegespozicio_plbw_1_wrapper> compiled.
Entity <system_ipsdksebesegespozicio_plbw_1_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_ipsdksebesegespozicio_plbw_1_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <ipsdksebesegespozicio_plbw> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	C_BASEADDR = "11001011111001000000000000000000"
	C_HIGHADDR = "11001011111001000000111111111111"
	C_MEMMAP_AKTPOZICIO = 2060
	C_MEMMAP_AKTPOZICIO_BIN_PT = 0
	C_MEMMAP_AKTPOZICIO_N_BITS = 16
	C_MEMMAP_AKTSEBESSEG = 2064
	C_MEMMAP_AKTSEBESSEG_BIN_PT = 0
	C_MEMMAP_AKTSEBESSEG_N_BITS = 16
	C_MEMMAP_CONFIG = 2080
	C_MEMMAP_CONFIG_BIN_PT = 0
	C_MEMMAP_CONFIG_N_BITS = 16
	C_MEMMAP_ESEBESSEG = 2068
	C_MEMMAP_ESEBESSEG_BIN_PT = 0
	C_MEMMAP_ESEBESSEG_N_BITS = 16
	C_MEMMAP_PIDTS = 2064
	C_MEMMAP_PIDTS_BIN_PT = 0
	C_MEMMAP_PIDTS_N_BITS = 32
	C_MEMMAP_POSREF = 2048
	C_MEMMAP_POSREF_BIN_PT = 0
	C_MEMMAP_POSREF_N_BITS = 16
	C_MEMMAP_Q0 = 2060
	C_MEMMAP_Q0_BIN_PT = 0
	C_MEMMAP_Q0_N_BITS = 16
	C_MEMMAP_Q1 = 2052
	C_MEMMAP_Q1_BIN_PT = 0
	C_MEMMAP_Q1_N_BITS = 16
	C_MEMMAP_Q2 = 2056
	C_MEMMAP_Q2_BIN_PT = 0
	C_MEMMAP_Q2_N_BITS = 16
	C_MEMMAP_Q_SAV = 2076
	C_MEMMAP_Q_SAV_BIN_PT = 0
	C_MEMMAP_Q_SAV_N_BITS = 16
	C_MEMMAP_REFSPEED = 2068
	C_MEMMAP_REFSPEED_BIN_PT = 0
	C_MEMMAP_REFSPEED_N_BITS = 16
	C_MEMMAP_SEBESSEGPOZICIO = 2056
	C_MEMMAP_SEBESSEGPOZICIO_BIN_PT = 0
	C_MEMMAP_SEBESSEGPOZICIO_N_BITS = 16
	C_MEMMAP_SUGARAKARANYA = 2072
	C_MEMMAP_SUGARAKARANYA_BIN_PT = 0
	C_MEMMAP_SUGARAKARANYA_N_BITS = 16
	C_MEMMAP_TOLTESIIDO = 2084
	C_MEMMAP_TOLTESIIDO_BIN_PT = 0
	C_MEMMAP_TOLTESIIDO_N_BITS = 16
	C_MEMMAP_UPOZICIO = 2052
	C_MEMMAP_UPOZICIO_BIN_PT = 0
	C_MEMMAP_UPOZICIO_N_BITS = 32
	C_MEMMAP_USEBESSEG = 2048
	C_MEMMAP_USEBESSEG_BIN_PT = 0
	C_MEMMAP_USEBESSEG_N_BITS = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <plbaddrpref> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	C_BASEADDR = "11001011111001000000000000000000"
	C_HIGHADDR = "11001011111001000000111111111111"
	C_SPLB_DWIDTH = 32
	C_SPLB_NATIVE_DWIDTH = 32

Analyzing hierarchy for entity <ipsdksebesegespozicio_cw> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16

Analyzing hierarchy for entity <xland2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <default_clock_driver_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <ipsdksebesegespozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <xlclockdriver> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <bitbasher_ce88ef0be9> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_ba9332815c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <edk_processor_entity_22b9db8c44> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <h_hid_ileszto1_entity_f27e58c4dd> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <h_hid_ileszto2_entity_7671127c92> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <SensorIncModul> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <inverter_e2b989a05e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <pozici_szab_entity_c4239a9ed1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 16
	init_value = "0000000000000000"

Analyzing hierarchy for entity <sebess_g_szab_entity_5adc82f9fe> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_963ed6358a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mcode_block_f4d0462e0e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mcode_block_21bcea37fb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d7c176806556610b"
	op_arith = 1
	op_width = 16

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_6844eee868> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <logical_49a7e4b36d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <logical_a670ce0bc3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7a7af7b80d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <inverter_e4a281cf78> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_7e62e7628d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <pozic_entity_8612479328> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <pozszab_entity_5ed7430573> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <pwm_entity_a327091309> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 17
	init_value = "00000000000000000"

Analyzing hierarchy for entity <sebesseg_m_r_entity_0ae19925ed> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <signtousign_entity_61df1eb12c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16

Analyzing hierarchy for entity <bitbasher_75b6572827> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9f5572ba51> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16

Analyzing hierarchy for entity <mintav_teli_jel_generator_entity_780ae48a1c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mult_11_2_99ead271b49e8ec3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	multsign = 2
	overflow = 2
	p_arith = 2
	p_bin_pt = 0
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <mux_a54904b290> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <pidrek_entity_f13bcc123e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <mux_cde5f13da6> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_6844eee868> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mux_2c45f290ed> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_32150454cb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_190a6d2a1a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 16
	init_value = "0000000000000000"

Analyzing hierarchy for entity <xladdsub_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_178ba6eaed72af2d"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16

Analyzing hierarchy for entity <relational_a54b8994ea> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a803a2dbbb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 16

Analyzing hierarchy for entity <constant_017d9de1ab> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7044437b9b> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_ec17798a35> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc0a74902c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mux_a161f3a75c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17

Analyzing hierarchy for entity <bitbasher_b142b1358a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mux_65a0e0a5b3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_5ef1f4e573> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_5898baed89> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_5568c80e3e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7c0df51a7c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_73351a0d84> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a28586f773> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d7c176806556610b"
	op_arith = 1
	op_width = 16

Analyzing hierarchy for entity <relational_8059411daf> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7a2906d528> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <logical_49a7e4b36d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mux_2a57cddffb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b789b9ed67> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_9fe1fd91dc> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <shift_dacab189fc> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <constant_60b1e3cf3c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000"
	latency = 1
	width = 17

Analyzing hierarchy for entity <inverter_1ca63a13a1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	width = 16

Analyzing hierarchy for entity <xldelay> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 32

Analyzing hierarchy for entity <logical_a670ce0bc3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <relational_3ffd1d0a40> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_5baa608aaa6fc4cf"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <relational_14f77d7b05> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <xlregister> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	d_width = 17
	init_value = "00000000000000000"

Analyzing hierarchy for entity <xlcounter_limit_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	cnt_15_0 = 2
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_cee71699703bac4e"
	count_limited = 1
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <mux_98fb5a53eb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <mux_3aa8bfcc2e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 17
	b_arith = 2
	b_bin_pt = 0
	b_width = 17
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 18
	core_name0 = "addsb_11_0_40c59820e74e5c61"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 18
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17

Analyzing hierarchy for entity <xlmult_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mult_11_2_35e3d9e317f5b4b5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	multsign = 2
	overflow = 2
	p_arith = 2
	p_bin_pt = 0
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xldelay> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 6
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000"
	width = 17

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000"
	latency = 1
	width = 17

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 17

Analyzing hierarchy for entity <synth_reg> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 6
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	width = 16

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000"
	width = 17

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 1
	width = 17

Analyzing hierarchy for entity <srl17e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (architecture <structural>) with generics.
	latency = 3
	width = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_ipsdksebesegespozicio_plbw_1_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <system_ipsdksebesegespozicio_plbw_1_wrapper> analyzed. Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> generated.

Analyzing generic Entity <ipsdksebesegespozicio_plbw> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	C_BASEADDR = "11001011111001000000000000000000"
	C_HIGHADDR = "11001011111001000000111111111111"
	C_MEMMAP_AKTPOZICIO = 2060
	C_MEMMAP_AKTPOZICIO_BIN_PT = 0
	C_MEMMAP_AKTPOZICIO_N_BITS = 16
	C_MEMMAP_AKTSEBESSEG = 2064
	C_MEMMAP_AKTSEBESSEG_BIN_PT = 0
	C_MEMMAP_AKTSEBESSEG_N_BITS = 16
	C_MEMMAP_CONFIG = 2080
	C_MEMMAP_CONFIG_BIN_PT = 0
	C_MEMMAP_CONFIG_N_BITS = 16
	C_MEMMAP_ESEBESSEG = 2068
	C_MEMMAP_ESEBESSEG_BIN_PT = 0
	C_MEMMAP_ESEBESSEG_N_BITS = 16
	C_MEMMAP_PIDTS = 2064
	C_MEMMAP_PIDTS_BIN_PT = 0
	C_MEMMAP_PIDTS_N_BITS = 32
	C_MEMMAP_POSREF = 2048
	C_MEMMAP_POSREF_BIN_PT = 0
	C_MEMMAP_POSREF_N_BITS = 16
	C_MEMMAP_Q0 = 2060
	C_MEMMAP_Q0_BIN_PT = 0
	C_MEMMAP_Q0_N_BITS = 16
	C_MEMMAP_Q1 = 2052
	C_MEMMAP_Q1_BIN_PT = 0
	C_MEMMAP_Q1_N_BITS = 16
	C_MEMMAP_Q2 = 2056
	C_MEMMAP_Q2_BIN_PT = 0
	C_MEMMAP_Q2_N_BITS = 16
	C_MEMMAP_Q_SAV = 2076
	C_MEMMAP_Q_SAV_BIN_PT = 0
	C_MEMMAP_Q_SAV_N_BITS = 16
	C_MEMMAP_REFSPEED = 2068
	C_MEMMAP_REFSPEED_BIN_PT = 0
	C_MEMMAP_REFSPEED_N_BITS = 16
	C_MEMMAP_SEBESSEGPOZICIO = 2056
	C_MEMMAP_SEBESSEGPOZICIO_BIN_PT = 0
	C_MEMMAP_SEBESSEGPOZICIO_N_BITS = 16
	C_MEMMAP_SUGARAKARANYA = 2072
	C_MEMMAP_SUGARAKARANYA_BIN_PT = 0
	C_MEMMAP_SUGARAKARANYA_N_BITS = 16
	C_MEMMAP_TOLTESIIDO = 2084
	C_MEMMAP_TOLTESIIDO_BIN_PT = 0
	C_MEMMAP_TOLTESIIDO_N_BITS = 16
	C_MEMMAP_UPOZICIO = 2052
	C_MEMMAP_UPOZICIO_BIN_PT = 0
	C_MEMMAP_UPOZICIO_N_BITS = 32
	C_MEMMAP_USEBESSEG = 2048
	C_MEMMAP_USEBESSEG_BIN_PT = 0
	C_MEMMAP_USEBESSEG_N_BITS = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_plbw.vhd" line 208: Unconnected input port 'ce' of component 'ipsdksebesegespozicio_cw' is tied to default value.
Entity <ipsdksebesegespozicio_plbw> analyzed. Unit <ipsdksebesegespozicio_plbw> generated.

Analyzing generic Entity <plbaddrpref> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	C_BASEADDR = "11001011111001000000000000000000"
	C_HIGHADDR = "11001011111001000000111111111111"
	C_SPLB_DWIDTH = 32
	C_SPLB_NATIVE_DWIDTH = 32
Entity <plbaddrpref> analyzed. Unit <plbaddrpref> generated.

Analyzing Entity <ipsdksebesegespozicio_cw> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x15>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <ipsdksebesegespozicio_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <ipsdksebesegespozicio_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <ipsdksebesegespozicio_cw>.
Entity <ipsdksebesegespozicio_cw> analyzed. Unit <ipsdksebesegespozicio_cw> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000"
	width = 16
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <xland2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <xland2> analyzed. Unit <xland2> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <default_clock_driver_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver_IpSDKSebesegEsPozicio>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd" line 427: Unconnected output port 'clr' of component 'xlclockdriver'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd" line 427: Unconnected output port 'ce_logic' of component 'xlclockdriver'.
Entity <default_clock_driver_IpSDKSebesegEsPozicio> analyzed. Unit <default_clock_driver_IpSDKSebesegEsPozicio> generated.

Analyzing generic Entity <xlclockdriver> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <ipsdksebesegespozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9589: Unconnected output port 'a6' of component 'bitbasher_ba9332815c'.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9589: Unconnected output port 'a7' of component 'bitbasher_ba9332815c'.
Entity <ipsdksebesegespozicio> analyzed. Unit <ipsdksebesegespozicio> generated.

Analyzing Entity <bitbasher_ce88ef0be9> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <bitbasher_ce88ef0be9> analyzed. Unit <bitbasher_ce88ef0be9> generated.

Analyzing Entity <bitbasher_ba9332815c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <bitbasher_ba9332815c> analyzed. Unit <bitbasher_ba9332815c> generated.

Analyzing Entity <edk_processor_entity_22b9db8c44> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
Entity <edk_processor_entity_22b9db8c44> analyzed. Unit <edk_processor_entity_22b9db8c44> generated.

Analyzing Entity <constant_963ed6358a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <mcode_block_f4d0462e0e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mcode_block_f4d0462e0e> analyzed. Unit <mcode_block_f4d0462e0e> generated.

Analyzing Entity <mcode_block_21bcea37fb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mcode_block_21bcea37fb> analyzed. Unit <mcode_block_21bcea37fb> generated.

Analyzing Entity <h_hid_ileszto1_entity_f27e58c4dd> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6445: Unconnected input port 'up' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6445: Unconnected input port 'load' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6445: Unconnected input port 'din' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
Entity <h_hid_ileszto1_entity_f27e58c4dd> analyzed. Unit <h_hid_ileszto1_entity_f27e58c4dd> generated.

Analyzing generic Entity <xlconvert.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <xlcounter_free_IpSDKSebesegEsPozicio.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	core_name0 = "cntr_11_0_d7c176806556610b"
	op_arith = 1
	op_width = 16
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free_IpSDKSebesegEsPozicio.1>.
Entity <xlcounter_free_IpSDKSebesegEsPozicio.1> analyzed. Unit <xlcounter_free_IpSDKSebesegEsPozicio.1> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <inverter_6844eee868> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_6844eee868> analyzed. Unit <inverter_6844eee868> generated.

Analyzing Entity <logical_49a7e4b36d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <logical_49a7e4b36d> analyzed. Unit <logical_49a7e4b36d> generated.

Analyzing Entity <logical_a670ce0bc3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <logical_a670ce0bc3> analyzed. Unit <logical_a670ce0bc3> generated.

Analyzing Entity <relational_7a7af7b80d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_7a7af7b80d> analyzed. Unit <relational_7a7af7b80d> generated.

Analyzing generic Entity <xlregister.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.5> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.5> analyzed. Unit <synth_reg_w_init.5> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing Entity <h_hid_ileszto2_entity_7671127c92> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6803: Unconnected input port 'up' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6803: Unconnected input port 'load' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6803: Unconnected input port 'din' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
Entity <h_hid_ileszto2_entity_7671127c92> analyzed. Unit <h_hid_ileszto2_entity_7671127c92> generated.

Analyzing Entity <inverter_e4a281cf78> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_e4a281cf78> analyzed. Unit <inverter_e4a281cf78> generated.

Analyzing Entity <logical_938d99ac11> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <logical_938d99ac11> analyzed. Unit <logical_938d99ac11> generated.

Analyzing Entity <SensorIncModul> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <BEHAVIORAL>).
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5914: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d1> in unit <SensorIncModul>.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5921: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d2> in unit <SensorIncModul>.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5928: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <a_kanalis_d3> in unit <SensorIncModul>.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5936: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d1> in unit <SensorIncModul>.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5943: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d2> in unit <SensorIncModul>.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 5950: Instantiating black box module <FDCE>.
    Set user-defined property "INIT =  0" for instance <b_kanalis_d3> in unit <SensorIncModul>.
Entity <SensorIncModul> analyzed. Unit <SensorIncModul> generated.

Analyzing Entity <inverter_e2b989a05e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_e2b989a05e> analyzed. Unit <inverter_e2b989a05e> generated.

Analyzing Entity <pozici_szab_entity_c4239a9ed1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
Entity <pozici_szab_entity_c4239a9ed1> analyzed. Unit <pozici_szab_entity_c4239a9ed1> generated.

Analyzing Entity <bitbasher_7e62e7628d> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <bitbasher_7e62e7628d> analyzed. Unit <bitbasher_7e62e7628d> generated.

Analyzing Entity <constant_6293007044> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing generic Entity <xlconvert.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xlconvert.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing generic Entity <xlconvert.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 17
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing Entity <pozic_entity_8612479328> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7665: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7665: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7665: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
Entity <pozic_entity_8612479328> analyzed. Unit <pozic_entity_8612479328> generated.

Analyzing Entity <mux_cde5f13da6> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_cde5f13da6> analyzed. Unit <mux_cde5f13da6> generated.

Analyzing Entity <mux_2c45f290ed> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_2c45f290ed> analyzed. Unit <mux_2c45f290ed> generated.

Analyzing Entity <logical_80f90b97d0> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <constant_32150454cb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_32150454cb> analyzed. Unit <constant_32150454cb> generated.

Analyzing Entity <constant_190a6d2a1a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_190a6d2a1a> analyzed. Unit <constant_190a6d2a1a> generated.

Analyzing generic Entity <xladdsub_IpSDKSebesegEsPozicio.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_178ba6eaed72af2d"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 4462: Instantiating black box module <addsb_11_0_178ba6eaed72af2d>.
Entity <xladdsub_IpSDKSebesegEsPozicio.2> analyzed. Unit <xladdsub_IpSDKSebesegEsPozicio.2> generated.

Analyzing Entity <pozszab_entity_5ed7430573> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7264: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7264: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7264: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
Entity <pozszab_entity_5ed7430573> analyzed. Unit <pozszab_entity_5ed7430573> generated.

Analyzing Entity <relational_a54b8994ea> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_a54b8994ea> analyzed. Unit <relational_a54b8994ea> generated.

Analyzing Entity <constant_a803a2dbbb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_a803a2dbbb> analyzed. Unit <constant_a803a2dbbb> generated.

Analyzing generic Entity <xldelay.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 16
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 16
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 16
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <constant_017d9de1ab> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_017d9de1ab> analyzed. Unit <constant_017d9de1ab> generated.

Analyzing Entity <constant_7044437b9b> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_7044437b9b> analyzed. Unit <constant_7044437b9b> generated.

Analyzing Entity <relational_ec17798a35> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_ec17798a35> analyzed. Unit <relational_ec17798a35> generated.

Analyzing Entity <relational_dc0a74902c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_dc0a74902c> analyzed. Unit <relational_dc0a74902c> generated.

Analyzing Entity <mux_a161f3a75c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_a161f3a75c> analyzed. Unit <mux_a161f3a75c> generated.

Analyzing generic Entity <xladdsub_IpSDKSebesegEsPozicio.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 4454: Instantiating black box module <addsb_11_0_09a98e96b9130e03>.
Entity <xladdsub_IpSDKSebesegEsPozicio.3> analyzed. Unit <xladdsub_IpSDKSebesegEsPozicio.3> generated.

Analyzing Entity <bitbasher_b142b1358a> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <bitbasher_b142b1358a> analyzed. Unit <bitbasher_b142b1358a> generated.

Analyzing Entity <mux_65a0e0a5b3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_65a0e0a5b3> analyzed. Unit <mux_65a0e0a5b3> generated.

Analyzing Entity <relational_5ef1f4e573> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_5ef1f4e573> analyzed. Unit <relational_5ef1f4e573> generated.

Analyzing Entity <inverter_5898baed89> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_5898baed89> analyzed. Unit <inverter_5898baed89> generated.

Analyzing Entity <relational_5568c80e3e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_5568c80e3e> analyzed. Unit <relational_5568c80e3e> generated.

Analyzing Entity <relational_7c0df51a7c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_7c0df51a7c> analyzed. Unit <relational_7c0df51a7c> generated.

Analyzing Entity <constant_73351a0d84> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_73351a0d84> analyzed. Unit <constant_73351a0d84> generated.

Analyzing Entity <constant_a28586f773> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_a28586f773> analyzed. Unit <constant_a28586f773> generated.

Analyzing Entity <pwm_entity_a327091309> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6969: Unconnected input port 'up' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6969: Unconnected input port 'load' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 6969: Unconnected input port 'din' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
Entity <pwm_entity_a327091309> analyzed. Unit <pwm_entity_a327091309> generated.

Analyzing Entity <relational_8059411daf> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_8059411daf> analyzed. Unit <relational_8059411daf> generated.

Analyzing Entity <relational_7a2906d528> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_7a2906d528> analyzed. Unit <relational_7a2906d528> generated.

Analyzing Entity <mux_2a57cddffb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_2a57cddffb> analyzed. Unit <mux_2a57cddffb> generated.

Analyzing Entity <constant_b789b9ed67> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_b789b9ed67> analyzed. Unit <constant_b789b9ed67> generated.

Analyzing Entity <relational_9fe1fd91dc> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_9fe1fd91dc> analyzed. Unit <relational_9fe1fd91dc> generated.

Analyzing Entity <shift_dacab189fc> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <shift_dacab189fc> analyzed. Unit <shift_dacab189fc> generated.

Analyzing Entity <constant_60b1e3cf3c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_60b1e3cf3c> analyzed. Unit <constant_60b1e3cf3c> generated.

Analyzing generic Entity <xlregister.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	d_width = 17
	init_value = "00000000000000000"
Entity <xlregister.3> analyzed. Unit <xlregister.3> generated.

Analyzing generic Entity <synth_reg_w_init.6> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000"
	latency = 1
	width = 17
Entity <synth_reg_w_init.6> analyzed. Unit <synth_reg_w_init.6> generated.

Analyzing generic Entity <single_reg_w_init.5> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000"
	width = 17
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2564: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.5> analyzed. Unit <single_reg_w_init.5> generated.

Analyzing Entity <sebesseg_m_r_entity_0ae19925ed> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7747: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7747: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 7747: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
Entity <sebesseg_m_r_entity_0ae19925ed> analyzed. Unit <sebesseg_m_r_entity_0ae19925ed> generated.

Analyzing Entity <signtousign_entity_61df1eb12c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
Entity <signtousign_entity_61df1eb12c> analyzed. Unit <signtousign_entity_61df1eb12c> generated.

Analyzing Entity <inverter_1ca63a13a1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <inverter_1ca63a13a1> analyzed. Unit <inverter_1ca63a13a1> generated.

Analyzing generic Entity <xlregister.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	d_width = 16
	init_value = "0000000000000000"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing Entity <sebess_g_szab_entity_5adc82f9fe> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9134: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9134: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9134: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9295: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9295: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 9295: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
Entity <sebess_g_szab_entity_5adc82f9fe> analyzed. Unit <sebess_g_szab_entity_5adc82f9fe> generated.

Analyzing Entity <bitbasher_75b6572827> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <bitbasher_75b6572827> analyzed. Unit <bitbasher_75b6572827> generated.

Analyzing Entity <constant_9f5572ba51> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <constant_9f5572ba51> analyzed. Unit <constant_9f5572ba51> generated.

Analyzing generic Entity <xladdsub_IpSDKSebesegEsPozicio.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_09a98e96b9130e03"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 17
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 16
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 4454: Instantiating black box module <addsb_11_0_09a98e96b9130e03>.
Entity <xladdsub_IpSDKSebesegEsPozicio.1> analyzed. Unit <xladdsub_IpSDKSebesegEsPozicio.1> generated.

Analyzing Entity <mintav_teli_jel_generator_entity_780ae48a1c> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8472: Unconnected input port 'up' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8472: Unconnected input port 'load' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8472: Unconnected input port 'din' of component 'xlcounter_free_IpSDKSebesegEsPozicio' is tied to default value.
Entity <mintav_teli_jel_generator_entity_780ae48a1c> analyzed. Unit <mintav_teli_jel_generator_entity_780ae48a1c> generated.

Analyzing generic Entity <xldelay.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 32
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 32
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 32
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing Entity <relational_3ffd1d0a40> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_3ffd1d0a40> analyzed. Unit <relational_3ffd1d0a40> generated.

Analyzing generic Entity <xlcounter_free_IpSDKSebesegEsPozicio.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	core_name0 = "cntr_11_0_5baa608aaa6fc4cf"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free_IpSDKSebesegEsPozicio.2>.
Entity <xlcounter_free_IpSDKSebesegEsPozicio.2> analyzed. Unit <xlcounter_free_IpSDKSebesegEsPozicio.2> generated.

Analyzing Entity <relational_14f77d7b05> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <relational_14f77d7b05> analyzed. Unit <relational_14f77d7b05> generated.

Analyzing generic Entity <xlmult_IpSDKSebesegEsPozicio.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mult_11_2_99ead271b49e8ec3"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	multsign = 2
	overflow = 2
	p_arith = 2
	p_bin_pt = 0
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlmult_IpSDKSebesegEsPozicio.1>.
Entity <xlmult_IpSDKSebesegEsPozicio.1> analyzed. Unit <xlmult_IpSDKSebesegEsPozicio.1> generated.

Analyzing Entity <mux_a54904b290> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_a54904b290> analyzed. Unit <mux_a54904b290> generated.

Analyzing Entity <pidrek_entity_f13bcc123e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8566: Unconnected input port 'up' of component 'xlcounter_limit_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8723: Unconnected input port 'c_in' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:752 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8723: Unconnected input port 'rst' of component 'xladdsub_IpSDKSebesegEsPozicio' is tied to default value.
WARNING:Xst:753 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 8723: Unconnected output port 'c_out' of component 'xladdsub_IpSDKSebesegEsPozicio'.
Entity <pidrek_entity_f13bcc123e> analyzed. Unit <pidrek_entity_f13bcc123e> generated.

Analyzing generic Entity <xlcounter_limit_IpSDKSebesegEsPozicio> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	cnt_15_0 = 2
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_cee71699703bac4e"
	count_limited = 1
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit_IpSDKSebesegEsPozicio>.
Entity <xlcounter_limit_IpSDKSebesegEsPozicio> analyzed. Unit <xlcounter_limit_IpSDKSebesegEsPozicio> generated.

Analyzing generic Entity <xldelay.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing Entity <mux_98fb5a53eb> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_98fb5a53eb> analyzed. Unit <mux_98fb5a53eb> generated.

Analyzing Entity <mux_3aa8bfcc2e> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
Entity <mux_3aa8bfcc2e> analyzed. Unit <mux_3aa8bfcc2e> generated.

Analyzing generic Entity <xladdsub_IpSDKSebesegEsPozicio.4> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 17
	b_arith = 2
	b_bin_pt = 0
	b_width = 17
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 18
	core_name0 = "addsb_11_0_40c59820e74e5c61"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 18
	latency = 0
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 17
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 4470: Instantiating black box module <addsb_11_0_40c59820e74e5c61>.
Entity <xladdsub_IpSDKSebesegEsPozicio.4> analyzed. Unit <xladdsub_IpSDKSebesegEsPozicio.4> generated.

Analyzing generic Entity <xlmult_IpSDKSebesegEsPozicio.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 16
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	c_a_type = 0
	c_a_width = 16
	c_b_type = 0
	c_b_width = 16
	c_baat = 16
	c_output_width = 32
	c_pipelined = 1
	c_type = 0
	core_name0 = "mult_11_2_35e3d9e317f5b4b5"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	multsign = 2
	overflow = 2
	p_arith = 2
	p_bin_pt = 0
	p_width = 17
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlmult_IpSDKSebesegEsPozicio.2>.
Entity <xlmult_IpSDKSebesegEsPozicio.2> analyzed. Unit <xlmult_IpSDKSebesegEsPozicio.2> generated.

Analyzing generic Entity <synth_reg.5> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 17
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 1
	width = 17
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing generic Entity <xldelay.5> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.6> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2329: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldelay.1> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 6
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <ipsdksebesegespozicio_plbw_v55_00_a> (Architecture <structural>).
	latency = 6
	width = 1
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2329: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd" line 2342: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20<0>> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20<0>> in unit <inverter_e2b989a05e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20<0>> in unit <inverter_5898baed89> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20<0>> in unit <shift_dacab189fc> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20<0>> in unit <inverter_1ca63a13a1> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.

Synthesizing Unit <plbaddrpref>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_plbw.vhd".
Unit <plbaddrpref> synthesized.


Synthesizing Unit <xland2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd".
Unit <xland2> synthesized.


Synthesizing Unit <bitbasher_ce88ef0be9>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <a_1_36<15:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_ce88ef0be9> synthesized.


Synthesizing Unit <bitbasher_ba9332815c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <a_1_36<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a_1_36<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <bitbasher_ba9332815c> synthesized.


Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e2b989a05e> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <mcode_block_f4d0462e0e>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ps1reg_39_20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plbabusreg_13_25<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <avalidreg_28_23<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <plbabusreg_13_25>.
    Found 1-bit register for signal <plbpavalidreg_14_28<0>>.
    Found 1-bit register for signal <plbrnwreg_15_24<0>>.
    Found 1-bit register for signal <plbrstreg_12_24<0>>.
    Found 32-bit register for signal <plbwrdbusreg_16_27>.
    Found 1-bit register for signal <psreg_47_19<0>>.
    Found 3-bit register for signal <rdcompdelay_58_25>.
    Found 1-bit register for signal <rdcompreg_62_23<0>>.
    Found 1-bit register for signal <rddackreg_66_23<0>>.
    Found 32-bit register for signal <rddbusreg_84_23>.
    Found 20-bit comparator equal for signal <rel_33_4<0>>.
    Found 1-bit register for signal <wrdackreg_70_23<0>>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mcode_block_f4d0462e0e> synthesized.


Synthesizing Unit <mcode_block_21bcea37fb>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <bankaddr_reg_183_26>.
    Found 32-bit register for signal <read_bank_out_reg_180_31>.
    Found 32-bit register for signal <reg_bank_out_reg_33_30>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <mcode_block_21bcea37fb> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <inverter_6844eee868>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_6844eee868> synthesized.


Synthesizing Unit <logical_49a7e4b36d>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_49a7e4b36d> synthesized.


Synthesizing Unit <logical_a670ce0bc3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_a670ce0bc3> synthesized.


Synthesizing Unit <relational_7a7af7b80d>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7a7af7b80d> synthesized.


Synthesizing Unit <inverter_e4a281cf78>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_e4a281cf78> synthesized.


Synthesizing Unit <logical_938d99ac11>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_938d99ac11> synthesized.


Synthesizing Unit <bitbasher_7e62e7628d>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_7e62e7628d> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <mux_cde5f13da6>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_cde5f13da6> synthesized.


Synthesizing Unit <mux_2c45f290ed>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_2c45f290ed> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <constant_32150454cb>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_32150454cb> synthesized.


Synthesizing Unit <constant_190a6d2a1a>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_190a6d2a1a> synthesized.


Synthesizing Unit <relational_a54b8994ea>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_a54b8994ea> synthesized.


Synthesizing Unit <constant_a803a2dbbb>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a803a2dbbb> synthesized.


Synthesizing Unit <constant_017d9de1ab>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_017d9de1ab> synthesized.


Synthesizing Unit <constant_7044437b9b>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7044437b9b> synthesized.


Synthesizing Unit <relational_ec17798a35>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 17-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_ec17798a35> synthesized.


Synthesizing Unit <relational_dc0a74902c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc0a74902c> synthesized.


Synthesizing Unit <mux_a161f3a75c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_a161f3a75c> synthesized.


Synthesizing Unit <bitbasher_b142b1358a>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_b142b1358a> synthesized.


Synthesizing Unit <mux_65a0e0a5b3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit 4-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred  17 Multiplexer(s).
Unit <mux_65a0e0a5b3> synthesized.


Synthesizing Unit <relational_5ef1f4e573>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator lessequal for signal <result_20_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5ef1f4e573> synthesized.


Synthesizing Unit <inverter_5898baed89>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_5898baed89> synthesized.


Synthesizing Unit <relational_5568c80e3e>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5568c80e3e> synthesized.


Synthesizing Unit <relational_7c0df51a7c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7c0df51a7c> synthesized.


Synthesizing Unit <constant_73351a0d84>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_73351a0d84> synthesized.


Synthesizing Unit <constant_a28586f773>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a28586f773> synthesized.


Synthesizing Unit <relational_8059411daf>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8059411daf> synthesized.


Synthesizing Unit <relational_7a2906d528>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7a2906d528> synthesized.


Synthesizing Unit <mux_2a57cddffb>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <unregy_join_6_1<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mux_2a57cddffb> synthesized.


Synthesizing Unit <constant_b789b9ed67>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b789b9ed67> synthesized.


Synthesizing Unit <relational_9fe1fd91dc>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9fe1fd91dc> synthesized.


Synthesizing Unit <shift_dacab189fc>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip_1_23<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_dacab189fc> synthesized.


Synthesizing Unit <constant_60b1e3cf3c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_60b1e3cf3c> synthesized.


Synthesizing Unit <inverter_1ca63a13a1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_1ca63a13a1> synthesized.


Synthesizing Unit <bitbasher_75b6572827>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_75b6572827> synthesized.


Synthesizing Unit <constant_9f5572ba51>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_9f5572ba51> synthesized.


Synthesizing Unit <mux_a54904b290>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_a54904b290> synthesized.


Synthesizing Unit <relational_3ffd1d0a40>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_3ffd1d0a40> synthesized.


Synthesizing Unit <relational_14f77d7b05>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_14f77d7b05> synthesized.


Synthesizing Unit <mux_98fb5a53eb>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_98fb5a53eb> synthesized.


Synthesizing Unit <mux_3aa8bfcc2e>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <result9$xor0000> created at line 1119.
Unit <mux_3aa8bfcc2e> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <edk_processor_entity_22b9db8c44>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <edk_processor_entity_22b9db8c44> synthesized.


Synthesizing Unit <SensorIncModul>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <SensorIncModul> synthesized.


Synthesizing Unit <xlcounter_free_IpSDKSebesegEsPozicio_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_IpSDKSebesegEsPozicio_1> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <signtousign_entity_61df1eb12c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <signtousign_entity_61df1eb12c> synthesized.


Synthesizing Unit <xladdsub_IpSDKSebesegEsPozicio_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result12$xor0000> created at line 1119.
Unit <xladdsub_IpSDKSebesegEsPozicio_2> synthesized.


Synthesizing Unit <xladdsub_IpSDKSebesegEsPozicio_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_IpSDKSebesegEsPozicio_3> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <single_reg_w_init_5> synthesized.


Synthesizing Unit <xladdsub_IpSDKSebesegEsPozicio_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result12$xor0000> created at line 1119.
Unit <xladdsub_IpSDKSebesegEsPozicio_1> synthesized.


Synthesizing Unit <xlcounter_free_IpSDKSebesegEsPozicio_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_IpSDKSebesegEsPozicio_2> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <xlcounter_limit_IpSDKSebesegEsPozicio>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 5282.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_IpSDKSebesegEsPozicio> synthesized.


Synthesizing Unit <xladdsub_IpSDKSebesegEsPozicio_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result12$xor0000> created at line 1119.
Unit <xladdsub_IpSDKSebesegEsPozicio_4> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <synth_reg_w_init_5> synthesized.


Synthesizing Unit <pwm_entity_a327091309>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <pwm_entity_a327091309> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <synth_reg_w_init_6> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xlregister_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <xlregister_3> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_2> synthesized.


Synthesizing Unit <xlmult_IpSDKSebesegEsPozicio_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result8$xor0000> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0001> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0002> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0003> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0004> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0005> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0006> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0007> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0008> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0009> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0010> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0011> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0012> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0013> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0014> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0015> created at line 1119.
Unit <xlmult_IpSDKSebesegEsPozicio_1> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_4> synthesized.


Synthesizing Unit <xlmult_IpSDKSebesegEsPozicio_2>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result8$xor0000> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0001> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0002> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0003> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0004> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0005> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0006> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0007> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0008> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0009> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0010> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0011> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0012> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0013> created at line 1119.
    Found 1-bit xor2 for signal <result8$xor0014> created at line 1119.
Unit <xlmult_IpSDKSebesegEsPozicio_2> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_5> synthesized.


Synthesizing Unit <default_clock_driver_IpSDKSebesegEsPozicio>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd".
Unit <default_clock_driver_IpSDKSebesegEsPozicio> synthesized.


Synthesizing Unit <h_hid_ileszto1_entity_f27e58c4dd>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <h_hid_ileszto1_entity_f27e58c4dd> synthesized.


Synthesizing Unit <h_hid_ileszto2_entity_7671127c92>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <h_hid_ileszto2_entity_7671127c92> synthesized.


Synthesizing Unit <pozic_entity_8612479328>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <pozic_entity_8612479328> synthesized.


Synthesizing Unit <pozszab_entity_5ed7430573>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <pozszab_entity_5ed7430573> synthesized.


Synthesizing Unit <sebesseg_m_r_entity_0ae19925ed>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <sebesseg_m_r_entity_0ae19925ed> synthesized.


Synthesizing Unit <mintav_teli_jel_generator_entity_780ae48a1c>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <mintav_teli_jel_generator_entity_780ae48a1c> synthesized.


Synthesizing Unit <pidrek_entity_f13bcc123e>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <pidrek_entity_f13bcc123e> synthesized.


Synthesizing Unit <pozici_szab_entity_c4239a9ed1>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <pozici_szab_entity_c4239a9ed1> synthesized.


Synthesizing Unit <sebess_g_szab_entity_5adc82f9fe>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <sebess_g_szab_entity_5adc82f9fe> synthesized.


Synthesizing Unit <ipsdksebesegespozicio>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio.vhd".
Unit <ipsdksebesegespozicio> synthesized.


Synthesizing Unit <ipsdksebesegespozicio_cw>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ipsdksebesegespozicio_cw> synthesized.


Synthesizing Unit <ipsdksebesegespozicio_plbw>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/pcores/ipsdksebesegespozicio_plbw_v55_00_a/hdl/vhdl/ipsdksebesegespozicio_plbw.vhd".
Unit <ipsdksebesegespozicio_plbw> synthesized.


Synthesizing Unit <system_ipsdksebesegespozicio_plbw_1_wrapper>.
    Related source file is "C:/Diak/gl/SPARTAN3E500K_slave/SystemGenrator/MicroBlazeproject/hdl/system_ipsdksebesegespozicio_plbw_1_wrapper.vhd".
Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 1-bit register                                        : 18
 2-bit register                                        : 1
 32-bit register                                       : 5
# Comparators                                          : 18
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 3
 17-bit comparator greatequal                          : 2
 17-bit comparator greater                             : 2
 17-bit comparator less                                : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 17-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 38
 1-bit xor2                                            : 38

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <plbabusreg_13_25_0> of sequential type is unconnected in block <mcode_block_f4d0462e0e>.
WARNING:Xst:2677 - Node <plbabusreg_13_25_1> of sequential type is unconnected in block <mcode_block_f4d0462e0e>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 779
 Flip-Flops                                            : 779
# Comparators                                          : 18
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 3
 17-bit comparator greatequal                          : 2
 17-bit comparator greater                             : 2
 17-bit comparator less                                : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 20-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 17-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 38
 1-bit xor2                                            : 38

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <pozszab_entity_5ed7430573>: instances <ct0>, <ct2> of unit <constant_a803a2dbbb> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <pozszab_entity_5ed7430573>: instances <ct0>, <u0> of unit <constant_a803a2dbbb> are equivalent, second instance is removed

Optimizing unit <system_ipsdksebesegespozicio_plbw_1_wrapper> ...

Optimizing unit <mcode_block_f4d0462e0e> ...

Optimizing unit <mcode_block_21bcea37fb> ...

Optimizing unit <single_reg_w_init_1> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <SensorIncModul> ...

Optimizing unit <xladdsub_IpSDKSebesegEsPozicio_2> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <single_reg_w_init_5> ...

Optimizing unit <xladdsub_IpSDKSebesegEsPozicio_1> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <xladdsub_IpSDKSebesegEsPozicio_4> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <xlmult_IpSDKSebesegEsPozicio_1> ...

Optimizing unit <xlmult_IpSDKSebesegEsPozicio_2> ...

Optimizing unit <h_hid_ileszto1_entity_f27e58c4dd> ...

Optimizing unit <h_hid_ileszto2_entity_7671127c92> ...

Optimizing unit <pozic_entity_8612479328> ...

Optimizing unit <pozszab_entity_5ed7430573> ...

Optimizing unit <sebesseg_m_r_entity_0ae19925ed> ...

Optimizing unit <mintav_teli_jel_generator_entity_780ae48a1c> ...

Optimizing unit <pidrek_entity_f13bcc123e> ...

Optimizing unit <pozici_szab_entity_c4239a9ed1> ...

Optimizing unit <sebess_g_szab_entity_5adc82f9fe> ...

Optimizing unit <ipsdksebesegespozicio> ...

Optimizing unit <ipsdksebesegespozicio_cw> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/dir_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following 18 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following 16 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/sebesseg_m_r_0ae19925ed/imp_reg/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozic_8612479328/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following 15 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following 9 FFs/Latches : <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp>
   <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> is equivalent to the following FF/Latch : <ipsdksebesegespozicio_plbw_1/sysgen_dut/USebesseg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 

Final Macro Processing ...

Processing Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> :
	Found 2-bit shift register for signal <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/edk_processor_22b9db8c44/plb_decode/rdcompdelay_58_25_2>.
	Found 2-bit shift register for signal <ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_el_rte_a_0_t/op_mem_32_22_1>.
Unit <system_ipsdksebesegespozicio_plbw_1_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 775
 Flip-Flops                                            : 775
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system_ipsdksebesegespozicio_plbw_1_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 115

Cell Usage :
# BELS                             : 788
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 98
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 225
#      LUT3_D                      : 3
#      LUT4                        : 244
#      LUT4_D                      : 5
#      LUT4_L                      : 31
#      MUXCY                       : 137
#      MUXF5                       : 32
#      VCC                         : 1
# FlipFlops/Latches                : 777
#      FDCE                        : 6
#      FDE                         : 261
#      FDRE                        : 510
# Shift Registers                  : 4
#      SRL16E                      : 4
# Others                           : 16
#      addsb_11_0_09a98e96b9130e03 : 3
#      addsb_11_0_178ba6eaed72af2d : 3
#      addsb_11_0_40c59820e74e5c61 : 1
#      cntr_11_0_5baa608aaa6fc4cf  : 1
#      cntr_11_0_cee71699703bac4e  : 1
#      cntr_11_0_d7c176806556610b  : 4
#      mult_11_2_35e3d9e317f5b4b5  : 1
#      mult_11_2_99ead271b49e8ec3  : 1
#      xlpersistentdff             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-4 

 Number of Slices:                      550  out of   4656    11%  
 Number of Slice Flip Flops:            777  out of   9312     8%  
 Number of 4 input LUTs:                621  out of   9312     6%  
    Number used as logic:               617
    Number used as Shift registers:       4
 Number of IOs:                         115
 Number of bonded IOBs:                   0  out of    158     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
splb_clk                           | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/edk_processor_22b9db8c44/plb_decode/rddackreg_66_23_0)| 775   |
positionb                          | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3)            | 2     |
positiona                          | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)            | 1     |
speedb                             | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)            | 2     |
speeda                             | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)            | 1     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                 | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
sl_wait(XST_GND:G)                                                                                                                                                                                                                   | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3)| 2     |
ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott2(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quada_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1)| 1     |
ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott1_INV_0:O)  | NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2)| 1     |
ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott2(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/quadb_tagadott21_INV_0:O)| NONE(ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2)| 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.750ns (Maximum Frequency: 102.564MHz)
   Minimum input arrival time before clock: 9.707ns
   Maximum output required time after clock: 8.792ns
   Maximum combinational path delay: 5.072ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'splb_clk'
  Clock period: 9.750ns (frequency: 102.564MHz)
  Total number of paths / destination ports: 16745 / 980
-------------------------------------------------------------------------
Delay:               9.750ns (Levels of Logic = 20)
  Source:            ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (FF)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/h_hid_ileszto1_f27e58c4dd/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Source Clock:      splb_clk rising
  Destination Clock: splb_clk rising

  Data Path: ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/h_hid_ileszto1_f27e58c4dd/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_q_net<14>)
     LUT3:I0->O            1   0.704   0.455  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>_SW1 (N69)
     LUT4:I2->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>)
     MUXCY:S->O           14   0.864   1.004  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6>)
     LUT4:I3->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13>)
     MUXCY:CI->O           4   0.459   0.622  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pwm_a327091309/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14>)
     LUT3:I2->O            2   0.704   0.447  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/h_hid_ileszto1_f27e58c4dd/logical2/fully_2_1_bit1 (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/h_hid_ileszto1_f27e58c4dd/logical2_y_net)
     FDRE:CE                   0.555          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/h_hid_ileszto1_f27e58c4dd/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      9.750ns (6.516ns logic, 3.234ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'splb_clk'
  Total number of paths / destination ports: 18269 / 316
-------------------------------------------------------------------------
Offset:              9.707ns (Levels of Logic = 25)
  Source:            ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_sz_mol_sa/comp0.core_instance0:s<16> (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Destination Clock: splb_clk rising

  Data Path: ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_sz_mol_sa/comp0.core_instance0:s<16> to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    addsb_11_0_09a98e96b9130e03:s<16>   36   0.000   1.438  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_sz_mol_sa/comp0.core_instance0 (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/a_hiba_negativ_op_net)
     LUT2:I0->O            1   0.704   0.595  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/modulusz_mux/unregy_join_6_1<0>1 (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/modulusz_mux_y_net<0>)
     LUT2:I0->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<14>)
     MUXCY:CI->O           9   0.459   0.995  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<15> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/hiba_kil_pett_a_s_vbol/Mcompar_result_22_3_rel<0>_cy<15>)
     LUT4:I0->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_lut<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_lut<1>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<4>)
     MUXCY:CI->O           3   0.459   0.706  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba/Mcompar_result_22_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/pozitiv_hiba_op_net)
     LUT4:I0->O           10   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/pozici_szab_c4239a9ed1/pozszab_5ed7430573/mux_y_net_x0<12>1 (ipsdksebesegespozicio_plbw_1/sysgen_dut/data_in_x11_net<11>)
     FDRE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/UPozicio/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      9.707ns (5.973ns logic, 3.734ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'positionb'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.308ns (Levels of Logic = 0)
  Source:            positiona (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3 (FF)
  Destination Clock: positionb rising

  Data Path: positiona to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d1
    ----------------------------------------
    Total                      0.308ns (0.308ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'positiona'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.308ns (Levels of Logic = 0)
  Source:            positionb (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2 (FF)
  Destination Clock: positiona rising

  Data Path: positionb to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/b_kanalis_d2
    ----------------------------------------
    Total                      0.308ns (0.308ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'speedb'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.308ns (Levels of Logic = 0)
  Source:            speeda (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3 (FF)
  Destination Clock: speedb rising

  Data Path: speeda to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d1
    ----------------------------------------
    Total                      0.308ns (0.308ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'speeda'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.308ns (Levels of Logic = 0)
  Source:            speedb (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2 (FF)
  Destination Clock: speeda rising

  Data Path: speedb to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.308          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inkremnt_lis_jelfeldolgoz_2/a_kanalis_d2
    ----------------------------------------
    Total                      0.308ns (0.308ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'splb_clk'
  Total number of paths / destination ports: 2120 / 334
-------------------------------------------------------------------------
Offset:              8.792ns (Levels of Logic = 20)
  Source:            ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (FF)
  Destination:       speedpwm1 (PAD)
  Source Clock:      splb_clk rising

  Data Path: ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp to speedpwm1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/register_q_net<14>)
     LUT3:I0->O            1   0.704   0.455  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>_SW1 (N72)
     LUT4:I2->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_lut<6>)
     MUXCY:S->O           14   0.864   1.004  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_korltozsa/Mcompar_result_18_3_rel<0>_cy<6>)
     LUT4:I3->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<13>)
     MUXCY:CI->O           4   0.459   0.666  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/pwm_68d29cf3b3/kit_lt_s_v_ge/Mcompar_result_18_3_rel<0>_cy<14>)
     LUT4:I1->O            0   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/inverter2/internal_ip_12_1_bitnot_0_not00001 (speedpwm1)
    ----------------------------------------
    Total                      8.792ns (5.961ns logic, 2.831ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 370 / 68
-------------------------------------------------------------------------
Delay:               5.072ns (Levels of Logic = 18)
  Source:            ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1:q<0> (PAD)
  Destination:       ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1:SINIT (PAD)

  Data Path: ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1:q<0> to ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1:SINIT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cntr_11_0_5baa608aaa6fc4cf:q<0>    1   0.000   0.595  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1 (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l_op_net<0>)
     LUT4:I0->O            1   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_lut<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<0> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<1> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<2> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<3> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<4> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<5> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<6> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<7> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<8> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<9> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<10> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<11> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<12> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<13> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<14> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<14>)
     MUXCY:CI->O          66   0.331   1.448  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/periodusv_ge/Mcompar_result_12_3_rel<0>_cy<15> (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/kimenet_ha_stop_0_y_net_x4)
     LUT2:I0->O            0   0.704   0.000  ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/core_sinit1 (ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/core_sinit)
    cntr_11_0_5baa608aaa6fc4cf:SINIT        0.000          ipsdksebesegespozicio_plbw_1/sysgen_dut/ipsdksebesegespozicio_x0/sebess_g_szab_5adc82f9fe/mintav_teli_jel_generator_780ae48a1c/sz_ml_l/comp1.core_instance1
    ----------------------------------------
    Total                      5.072ns (3.029ns logic, 2.043ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.40 secs
 
--> 

Total memory usage is 318928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  571 (   0 filtered)
Number of infos    :   27 (   0 filtered)

