Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 16:57:47 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning           Wide multiplier                             3           
TIMING-18  Warning           Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3688)
5. checking no_input_delay (8)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1235)
---------------------------
 There are 1235 register/latch pins with no clock driven by root clock pin: D_s_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3688)
---------------------------------------------------
 There are 3688 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.811        0.000                      0                    4        0.243        0.000                      0                    4        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_65  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65              8.811        0.000                      0                    4        0.243        0.000                      0                    4        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :            0  Failing Endpoints,  Worst Slack        8.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.811ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.514%)  route 0.617ns (57.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.617     6.211    reset_cond/D_stage_d[1]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436    14.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_D)       -0.081    15.022    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  8.811    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.262%)  route 0.574ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.574     6.169    reset_cond/D_stage_d[3]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436    14.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_D)       -0.058    15.045    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.522     6.127    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.251 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     6.251    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.521     6.116    reset_cond/D_stage_d[2]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436    14.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_D)       -0.061    15.042    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.812    reset_cond/D_stage_d[2]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X28Y30         FDPE (Hold_fdpe_C_D)         0.070     1.569    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.822    reset_cond/D_stage_d[3]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X28Y30         FDPE (Hold_fdpe_C_D)         0.072     1.571    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.800%)  route 0.205ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.205     1.844    reset_cond/D_stage_d[1]
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X28Y30         FDPE (Hold_fdpe_C_D)         0.066     1.565    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.185     1.832    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     1.877    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_s_q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X28Y30   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   reset_cond/D_stage_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3643 Endpoints
Min Delay          3643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.921ns  (logic 15.113ns (37.856%)  route 24.808ns (62.143%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.245    30.209    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.299    30.508 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.599    31.107    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124    31.231 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.280    32.511    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_18_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I2_O)        0.150    32.661 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.484    36.145    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    39.921 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.921    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.678ns  (logic 14.890ns (37.526%)  route 24.788ns (62.474%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.245    30.209    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.299    30.508 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.599    31.107    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124    31.231 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.029    32.260    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_18_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I0_O)        0.124    32.384 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.715    36.099    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    39.678 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.678    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.563ns  (logic 14.370ns (36.321%)  route 25.193ns (63.679%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.899 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[3]
                         net (fo=1, routed)           1.223    26.122    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[7]
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.307    26.429 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=1, routed)           0.980    27.409    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124    27.533 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=2, routed)           1.550    29.083    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][7]_INST_0_i_6/O
                         net (fo=2, routed)           0.669    29.876    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.000 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.751    30.751    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    30.875 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.406    32.281    beta_manual/motherboard/beta/pc_system/io_segment[3]
    SLICE_X32Y34         LUT4 (Prop_lut4_I0_O)        0.150    32.431 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.351    35.782    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    39.563 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.563    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.438ns  (logic 14.127ns (35.821%)  route 25.311ns (64.179%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.899 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[3]
                         net (fo=1, routed)           1.223    26.122    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[7]
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.307    26.429 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=1, routed)           0.980    27.409    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124    27.533 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=2, routed)           1.550    29.083    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][7]_INST_0_i_6/O
                         net (fo=2, routed)           0.669    29.876    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.000 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.751    30.751    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124    30.875 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.406    32.281    beta_manual/motherboard/beta/pc_system/io_segment[3]
    SLICE_X32Y34         LUT4 (Prop_lut4_I0_O)        0.124    32.405 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.469    35.874    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    39.438 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.438    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.405ns  (logic 14.880ns (37.760%)  route 24.526ns (62.240%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.245    30.209    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.299    30.508 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.599    31.107    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124    31.231 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.019    32.250    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6]_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.374 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.463    35.837    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    39.405 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.405    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.373ns  (logic 14.879ns (37.790%)  route 24.494ns (62.210%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 f  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 f  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.245    30.209    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.299    30.508 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.599    31.107    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124    31.231 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.280    32.511    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_18_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.124    32.635 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.170    35.805    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    39.373 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.373    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.279ns  (logic 14.882ns (37.887%)  route 24.397ns (62.113%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.245    30.209    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.299    30.508 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.599    31.107    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124    31.231 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.189    32.421    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_18_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I2_O)        0.124    32.545 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.164    35.708    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    39.279 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    39.279    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.545ns  (logic 14.607ns (38.906%)  route 22.938ns (61.094%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.701 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.701    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.818 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.818    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.037 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__2/O[0]
                         net (fo=1, routed)           1.088    26.124    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X46Y33         LUT4 (Prop_lut4_I2_O)        0.295    26.419 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4/O
                         net (fo=1, routed)           0.680    27.099    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_4_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.150    27.249 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_2/O
                         net (fo=2, routed)           1.170    28.419    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[10]
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.328    28.747 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.747    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1
    SLICE_X44Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    28.964 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_2/O
                         net (fo=2, routed)           1.098    30.062    beta_manual/motherboard/beta/pc_system/io_led[1][4]
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.299    30.361 r  beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.640    34.001    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    37.545 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    37.545    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.342ns  (logic 14.249ns (38.157%)  route 23.093ns (61.843%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.899 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[3]
                         net (fo=1, routed)           1.223    26.122    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[7]
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.307    26.429 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=1, routed)           0.980    27.409    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124    27.533 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=2, routed)           1.550    29.083    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[6]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][7]_INST_0_i_6/O
                         net (fo=2, routed)           0.000    29.207    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    29.424 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.659    30.084    beta_manual/motherboard/beta/pc_system/io_led[0][7]
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.299    30.383 r  beta_manual/motherboard/beta/pc_system/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           3.417    33.800    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    37.342 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    37.342    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.135ns  (logic 14.262ns (38.406%)  route 22.873ns (61.594%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y10         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[8]
                         net (fo=59, routed)          3.328     5.782    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_id[26]
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.906 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_174/O
                         net (fo=7, routed)           1.449     7.354    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.478 r  beta_manual/motherboard/memory_unit/instruction_memory/mul0_i_488/O
                         net (fo=128, routed)         4.394    11.873    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_226_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.997 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452/O
                         net (fo=1, routed)           0.000    11.997    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_452_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    12.209 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212/O
                         net (fo=2, routed)           0.000    12.209    beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_212_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    12.303 r  beta_manual/motherboard/beta/regfile_system/regfile/mul0_i_75/O
                         net (fo=1, routed)           0.972    13.275    beta_manual/motherboard/beta/regfile_system_n_76
    SLICE_X35Y41         LUT5 (Prop_lut5_I4_O)        0.316    13.591 r  beta_manual/motherboard/beta/mul0_i_28/O
                         net (fo=122, routed)         3.587    17.178    beta_manual/motherboard/beta/alu_system/multiplier/A[4]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    21.029 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.031    beta_manual/motherboard/beta/alu_system/multiplier/mul0__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.549 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0__1/P[1]
                         net (fo=2, routed)           1.531    24.080    beta_manual/motherboard/beta/alu_system/multiplier/mul0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.204 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2/O
                         net (fo=1, routed)           0.000    24.204    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_i_2_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.584 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.584    beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.907 r  beta_manual/motherboard/beta/alu_system/multiplier/mul0_carry__0/O[1]
                         net (fo=1, routed)           1.202    26.109    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[5]
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.306    26.415 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3/O
                         net (fo=1, routed)           0.574    26.989    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124    27.113 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_2/O
                         net (fo=2, routed)           0.911    28.024    beta_manual/motherboard/memory_unit/data_memory/io_segment_OBUF[6]_inst_i_8_0[4]
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.124    28.148 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    28.148    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1
    SLICE_X37Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    28.365 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2/O
                         net (fo=2, routed)           0.872    29.238    beta_manual/motherboard/beta/pc_system/io_led[0][5]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.299    29.537 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.050    33.587    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    37.135 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    37.135    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.496%)  route 0.125ns (49.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/Q
                         net (fo=2, routed)           0.125     0.253    beta_manual/motherboard/acc/D_in_byte_cache_q[4]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.521%)  route 0.118ns (45.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/Q
                         net (fo=2, routed)           0.118     0.259    beta_manual/motherboard/acc/D_in_byte_cache_q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/Q
                         net (fo=2, routed)           0.131     0.259    beta_manual/motherboard/acc/D_in_byte_cache_q[6]
    SLICE_X33Y36         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.603%)  route 0.135ns (51.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/Q
                         net (fo=2, routed)           0.135     0.263    beta_manual/motherboard/acc/D_in_byte_cache_q[5]
    SLICE_X32Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.603%)  route 0.135ns (51.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[5]/Q
                         net (fo=2, routed)           0.135     0.263    beta_manual/motherboard/acc/D_in_byte_cache_q[5]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE                         0.000     0.000 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/C
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]/Q
                         net (fo=7, routed)           0.063     0.227    beta_manual/motherboard/lcd/D_clock_ctr_q_reg[3]
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.481%)  route 0.133ns (48.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/Q
                         net (fo=2, routed)           0.133     0.274    beta_manual/motherboard/acc/D_in_byte_cache_q[3]
    SLICE_X32Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.122%)  route 0.135ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/Q
                         net (fo=2, routed)           0.135     0.276    beta_manual/motherboard/acc/D_in_byte_cache_q[2]
    SLICE_X32Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.536%)  route 0.166ns (56.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[6]/Q
                         net (fo=2, routed)           0.166     0.294    beta_manual/motherboard/acc/D_in_byte_cache_q[6]
    SLICE_X32Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/forLoop_idx_0_267511915[0].interrupt_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE                         0.000     0.000 r  beta_manual/forLoop_idx_0_267511915[0].interrupt_button_edge/D_last_q_reg/C
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  beta_manual/forLoop_idx_0_267511915[0].interrupt_button_edge/D_last_q_reg/Q
                         net (fo=2, routed)           0.070     0.198    beta_manual/motherboard/beta/control_system/D_last_q
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.099     0.297 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     0.297    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay          1148 Endpoints
Min Delay          1148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.734ns  (logic 0.608ns (6.246%)  route 9.126ns (93.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.954    14.872    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X51Y57         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.734ns  (logic 0.608ns (6.246%)  route 9.126ns (93.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.954    14.872    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X50Y57         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 0.608ns (6.341%)  route 8.980ns (93.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.809    14.726    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X51Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 0.608ns (6.341%)  route 8.980ns (93.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.809    14.726    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X50Y56         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X50Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X50Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X50Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X51Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X51Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 0.608ns (6.446%)  route 8.824ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.554     5.138    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.594 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          2.171     7.766    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X37Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.918 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        6.653    14.570    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X51Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][23]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_mosi_enable_q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.141ns (30.007%)  route 0.329ns (69.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.329     1.969    beta_manual/motherboard/acc/Q[0]
    SLICE_X29Y36         FDRE                                         r  beta_manual/motherboard/acc/D_mosi_enable_q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.732%)  route 0.333ns (70.268%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.333     1.973    beta_manual/motherboard/acc/Q[0]
    SLICE_X28Y36         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.141ns (29.732%)  route 0.333ns (70.268%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.333     1.973    beta_manual/motherboard/acc/Q[0]
    SLICE_X28Y36         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.141ns (27.683%)  route 0.368ns (72.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.555     1.499    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.640 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.368     2.008    beta_manual/motherboard/acc/Q[0]
    SLICE_X33Y35         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[7]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.634ns (30.963%)  route 3.643ns (69.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.111     4.621    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.745 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     5.277    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436     4.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.634ns (30.963%)  route 3.643ns (69.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.111     4.621    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.745 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     5.277    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436     4.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.634ns (30.963%)  route 3.643ns (69.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.111     4.621    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.745 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     5.277    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436     4.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 1.634ns (30.963%)  route 3.643ns (69.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.111     4.621    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.745 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     5.277    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.436     4.841    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.322ns (17.163%)  route 1.556ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.379     1.657    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     1.878    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.322ns (17.163%)  route 1.556ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.379     1.657    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     1.878    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.322ns (17.163%)  route 1.556ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.379     1.657    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     1.878    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.322ns (17.163%)  route 1.556ns (82.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.379     1.657    reset_cond/rst_n_IBUF
    SLICE_X28Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.702 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     1.878    reset_cond/M_reset_cond_in
    SLICE_X28Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.823     2.013    reset_cond/CLK
    SLICE_X28Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





