\hypertarget{struct_s_c_b___mem_map}{}\section{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}\label{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{A\+C\+T\+LR}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}\label{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{C\+P\+U\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{I\+C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{V\+T\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{A\+I\+R\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{C\+CR}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_a5aec30bee30f8ce5b1a151821cf79146}\label{struct_s_c_b___mem_map_a5aec30bee30f8ce5b1a151821cf79146}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{S\+H\+P\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{S\+H\+P\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{S\+H\+C\+SR}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ada5d25c6c4f20fabcc3bb03db9bee4dd}\label{struct_s_c_b___mem_map_ada5d25c6c4f20fabcc3bb03db9bee4dd}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{D\+F\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+CB -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}\label{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+C\+T\+LR}

Auxiliary Control Register,, offset\+: 0x8 \mbox{\Hypertarget{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}\label{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+I\+R\+CR}

Application Interrupt and Reset Control Register, offset\+: 0x\+D0C \mbox{\Hypertarget{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}\label{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+CR}

Configuration and Control Register, offset\+: 0x\+D14 \mbox{\Hypertarget{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}\label{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+P\+U\+ID}{CPUID}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+P\+U\+ID}

C\+P\+U\+ID Base Register, offset\+: 0x\+D00 \mbox{\Hypertarget{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}\label{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+F\+SR}{DFSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+D\+F\+SR}

Debug Fault Status Register, offset\+: 0x\+D30 \mbox{\Hypertarget{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}\label{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{I\+C\+SR}{ICSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+I\+C\+SR}

Interrupt Control and State Register, offset\+: 0x\+D04 \mbox{\Hypertarget{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}\label{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+CR}

System Control Register, offset\+: 0x\+D10 \mbox{\Hypertarget{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}\label{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+C\+SR}

System Handler Control and State Register, offset\+: 0x\+D24 \mbox{\Hypertarget{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}\label{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R2@{S\+H\+P\+R2}}
\index{S\+H\+P\+R2@{S\+H\+P\+R2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+P\+R2}{SHPR2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R2}

System Handler Priority Register 2, offset\+: 0x\+D1C \mbox{\Hypertarget{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}\label{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R3@{S\+H\+P\+R3}}
\index{S\+H\+P\+R3@{S\+H\+P\+R3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+H\+P\+R3}{SHPR3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R3}

System Handler Priority Register 3, offset\+: 0x\+D20 \mbox{\Hypertarget{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}\label{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}} 
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{V\+T\+OR}{VTOR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+V\+T\+OR}

Vector Table Offset Register, offset\+: 0x\+D08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
