# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PE_7.srcs/sources_1/new/and2.vhd" \
"../../../../PE_7.srcs/sources_1/new/bin2sseg.vhd" \
"../../../../PE_7.srcs/sources_1/new/jk_ff.vhd" \
"../../../../PE_7.srcs/sources_1/new/mod_m_counter.vhd" \
"../../../../PE_7.srcs/sources_1/new/mux2.vhd" \
"../../../../PE_7.srcs/sources_1/new/oe_counter.vhd" \
"../../../../PE_7.srcs/sim_1/new/tb_oe_counter.vhd" \

# Do not sort compile order
nosort
