
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Thu Apr 24 00:50:05 2025
Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog FPU_Main.vg
<CMD> set init_top_cell FPU_Main
<CMD> set init_mmmc_file FPU_Main.view
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=04/24 00:50:24, mem=556.8M)
#% End Load MMMC data ... (date=04/24 00:50:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=557.0M, current mem=557.0M)

Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Thu Apr 24 00:50:24 2025
viaInitial ends at Thu Apr 24 00:50:24 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from FPU_Main.view
Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=20.0M, fe_cpu=0.22min, fe_real=0.37min, fe_mem=735.2M) ***
#% Begin Load netlist data ... (date=04/24 00:50:27, mem=573.6M)
*** Begin netlist parsing (mem=735.2M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'FPU_Main.vg'

*** Memory Usage v#1 (Current mem = 754.207M, initial mem = 268.238M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=754.2M) ***
#% End Load netlist data ... (date=04/24 00:50:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=594.5M, current mem=594.5M)
Set top cell to FPU_Main.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell FPU_Main ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 45209 stdCell insts.

*** Memory Usage v#1 (Current mem = 810.133M, initial mem = 268.238M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'FPU_Main.sdc' ...
Current (total cpu=0:00:13.8, real=0:00:23.0, peak res=816.3M, current mem=816.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File FPU_Main.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File FPU_Main.sdc, Line 44).

INFO (CTE): Reading of timing constraints file FPU_Main.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File FPU_Main.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=835.7M, current mem=835.7M)
Current (total cpu=0:00:13.9, real=0:00:23.0, peak res=835.7M, current mem=835.7M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> check_timing -verbose
AAE DB initialization (MEM=1068.23 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1110.91)
Total number of fetched objects 55577
End delay calculation. (MEM=1189.68 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1162.6 CPU=0:00:08.4 REAL=0:00:08.0)
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        1 | 
     | no_drive             | No drive assertion      |       67 | 
     +-----------------------------------------------------------+ 
     +------------------------------------+ 
     |        TIMING CHECK DETAIL         | 
     |------------------------------------| 
     |  Pin  |      Warning       |  View | 
     |-------+--------------------+-------| 
     |  clk  | No drive assertion | worst | 
     | A[31] | No drive assertion | worst | 
     | A[30] | No drive assertion | worst | 
     | A[29] | No drive assertion | worst | 
     | A[28] | No drive assertion | worst | 
     | A[27] | No drive assertion | worst | 
     | A[26] | No drive assertion | worst | 
     | A[25] | No drive assertion | worst | 
     | A[24] | No drive assertion | worst | 
     | A[23] | No drive assertion | worst | 
     | A[22] | No drive assertion | worst | 
     | A[21] | No drive assertion | worst | 
     | A[20] | No drive assertion | worst | 
     | A[19] | No drive assertion | worst | 
     | A[18] | No drive assertion | worst | 
     | A[17] | No drive assertion | worst | 
     | A[16] | No drive assertion | worst | 
     | A[15] | No drive assertion | worst | 
     | A[14] | No drive assertion | worst | 
     | A[13] | No drive assertion | worst | 
     | A[12] | No drive assertion | worst | 
     | A[11] | No drive assertion | worst | 
     | A[10] | No drive assertion | worst | 
     |  A[9] | No drive assertion | worst | 
     |  A[8] | No drive assertion | worst | 
     |  A[7] | No drive assertion | worst | 
     |  A[6] | No drive assertion | worst | 
     |  A[5] | No drive assertion | worst | 
     |  A[4] | No drive assertion | worst | 
     |  A[3] | No drive assertion | worst | 
     |  A[2] | No drive assertion | worst | 
     |  A[1] | No drive assertion | worst | 
     |  A[0] | No drive assertion | worst | 
     | B[31] | No drive assertion | worst | 
     | B[30] | No drive assertion | worst | 
     | B[29] | No drive assertion | worst | 
     | B[28] | No drive assertion | worst | 
     | B[27] | No drive assertion | worst | 
     | B[26] | No drive assertion | worst | 
     | B[25] | No drive assertion | worst | 
     | B[24] | No drive assertion | worst | 
     | B[23] | No drive assertion | worst | 
     | B[22] | No drive assertion | worst | 
     | B[21] | No drive assertion | worst | 
     | B[20] | No drive assertion | worst | 
     | B[19] | No drive assertion | worst | 
     | B[18] | No drive assertion | worst | 
     | B[17] | No drive assertion | worst | 
     | B[16] | No drive assertion | worst | 
     | B[15] | No drive assertion | worst | 
     | B[14] | No drive assertion | worst | 
     | B[13] | No drive assertion | worst | 
     | B[12] | No drive assertion | worst | 
     | B[11] | No drive assertion | worst | 
     | B[10] | No drive assertion | worst | 
     |  B[9] | No drive assertion | worst | 
     |  B[8] | No drive assertion | worst | 
     |  B[7] | No drive assertion | worst | 
     |  B[6] | No drive assertion | worst | 
     |  B[5] | No drive assertion | worst | 
     |  B[4] | No drive assertion | worst | 
     |  B[3] | No drive assertion | worst | 
     |  B[2] | No drive assertion | worst | 
     |  B[1] | No drive assertion | worst | 
     |  B[0] | No drive assertion | worst | 
     |  S[1] | No drive assertion | worst | 
     |  S[0] | No drive assertion | worst | 
     +------------------------------------+ 
     +------------------+ 
     |   TIMING CHECK   | 
     |   IDEAL CLOCKS   | 
     |------------------| 
     |  Clock   |  View | 
     | Waveform |       | 
     |----------+-------| 
     |   clk    | worst | 
     +------------------+ 
<CMD> checkDesign -all
Estimated cell power/ground rail width = 0.175 um
Begin checking placement ... (start mem=1162.6M, init mem=1196.6M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 45209       
Placement Density:70.01%(90834/129751)
Placement Density (including fixed std cells):70.01%(90834/129751)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1196.6M)
############################################################################
# Innovus Netlist Design Rule Check
# Thu Apr 24 00:50:39 2025

############################################################################
Design: FPU_Main

------ Design Summary:
Total Standard Cell Number   (cells) : 45209
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 90833.95
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 45209
Number of Non-uniquified Insts : 45205
Number of Nets                 : 54857
Average number of Pins per Net : 3.45
Maximum number of Pins in Net  : 1717

------ I/O Port summary

Number of Primary I/O Ports    : 99
Number of Input Ports          : 67
Number of Output Ports         : 32
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 99
**WARN: (IMPREPO-202):	There are 99 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 2729
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U157' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6699' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6698' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6697' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6696' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6695' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6694' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6693' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A1' of  instance 'U6692' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6691' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6679' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6678' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6677' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6676' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6675' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6674' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6673' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6672' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A1' of  instance 'U6671' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A2' of  instance 'U6659' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 123
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 2729 Instances with input pins tied together.
**WARN: (IMPREPO-218):	There are 123 Floating Instance terminals.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 789
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 99 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
Assigns in module FPU_Main
  N2310 A[24]
  N2410 A[25]
  N2510 A[26]
  N2610 A[27]
  N2710 A[28]
  N2810 A[29]
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/FPU_Main.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2136         123  %s term '%s' of %s instance '%s' does no...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   IMPREPO-218          1  There are %d Floating Instance terminals...
*** Message Summary: 128 warning(s), 0 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.7 10.0 10 10 10
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {{A[0]} {A[1]} {A[2]} {A[3]} {A[4]} {A[5]} {A[6]} {A[7]} {A[8]} {A[9]} {A[10]} {A[11]} {A[12]} {A[13]} {A[14]} {A[15]} {A[16]} {A[17]} {A[18]} {A[19]} {A[20]} {A[21]} {A[22]} {A[23]} {A[24]} {A[25]} {A[26]} {A[27]} {A[28]} {A[29]} {A[30]} {A[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1178.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.0 -pin {{B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} {B[16]} {B[17]} {B[18]} {B[19]} {B[20]} {B[21]} {B[22]} {B[23]} {B[24]} {B[25]} {B[26]} {B[27]} {B[28]} {B[29]} {B[30]} {B[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1179.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 1.0 -pin clk
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1180.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.0 -pin {{O[0]} {O[1]} {O[2]} {O[3]} {O[4]} {O[5]} {O[6]} {O[7]} {O[8]} {O[9]} {O[10]} {O[11]} {O[12]} {O[13]} {O[14]} {O[15]} {O[16]} {O[17]} {O[18]} {O[19]} {O[20]} {O[21]} {O[22]} {O[23]} {O[24]} {O[25]} {O[26]} {O[27]} {O[28]} {O[29]} {O[30]} {O[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1180.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -0.996428571429 -pin {{S[0]} {S[1]}}
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1180.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.0 -pin {{B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} {B[16]} {B[17]} {B[18]} {B[19]} {B[20]} {B[21]} {B[22]} {B[23]} {B[24]} {B[25]} {B[26]} {B[27]} {B[28]} {B[29]} {B[30]} {B[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1180.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit TRACK -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.35714285714 -pin {{B[0]} {B[1]} {B[2]} {B[3]} {B[4]} {B[5]} {B[6]} {B[7]} {B[8]} {B[9]} {B[10]} {B[11]} {B[12]} {B[13]} {B[14]} {B[15]} {B[16]} {B[17]} {B[18]} {B[19]} {B[20]} {B[21]} {B[22]} {B[23]} {B[24]} {B[25]} {B[26]} {B[27]} {B[28]} {B[29]} {B[30]} {B[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1180.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> saveIoFile -locations FPU_Main.save.io
Dumping FTerm of cell FPU_Main to file
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=04/24 00:50:39, mem=984.2M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1176.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/24 00:50:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.0M, current mem=986.0M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 10 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=04/24 00:50:39, mem=986.1M)

Initialize fgc environment(mem: 1176.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1176.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1176.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1176.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1176.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       40       |        0       |
| metal10|       20       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/24 00:50:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.9M, current mem=986.9M)
<CMD> fit
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=04/24 00:50:39, mem=986.9M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Apr 24 00:50:39 2025 ***
SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Git/ECE240_Projects/project3/Innovus
SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2298.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 48 used
Read in 48 components
  48 core components: 48 unplaced, 0 placed, 0 fixed
Read in 99 physical pins
  99 physical pins: 0 unplaced, 99 placed, 0 fixed
Read in 99 nets
Read in 2 special nets, 2 routed
Read in 195 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 516
  Number of Followpin connections: 258
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2308.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 99 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 774 wires.
ViaGen created 4644 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       774      |       NA       |
|  via1  |       516      |        0       |
|  via2  |       516      |        0       |
|  via3  |       516      |        0       |
|  via4  |       516      |        0       |
|  via5  |       516      |        0       |
|  via6  |       516      |        0       |
|  via7  |       516      |        0       |
|  via8  |       516      |        0       |
|  via9  |       516      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/24 00:50:40, total cpu=0:00:00.2, real=0:00:01.0, peak res=1000.2M, current mem=992.3M)
<CMD> undo
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=04/24 00:50:40, mem=992.3M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Apr 24 00:50:40 2025 ***
SPECIAL ROUTE ran on directory: /home/c11879_csufresno/Documents/ECE240_Git/ECE240_Projects/project3/Innovus
SPECIAL ROUTE ran on machine: nc-csuaf4-l01.apporto.com (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2308.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 48 used
Read in 48 components
  48 core components: 48 unplaced, 0 placed, 0 fixed
Read in 99 physical pins
  99 physical pins: 0 unplaced, 99 placed, 0 fixed
Read in 99 nets
Read in 2 special nets, 2 routed
Read in 195 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 516
  Number of Followpin connections: 258
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 2313.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 99 io pins ...
 Updating DB with 0 via definition ...
sroute created 774 wires.
ViaGen created 27864 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       774      |       NA       |
|  via1  |      3096      |        0       |
|  via2  |      3096      |        0       |
|  via3  |      3096      |        0       |
|  via4  |      3096      |        0       |
|  via5  |      3096      |        0       |
|  via6  |      3096      |        0       |
|  via7  |      3096      |        0       |
|  via8  |      3096      |        0       |
|  via9  |      3096      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/24 00:50:40, total cpu=0:00:00.8, real=0:00:00.0, peak res=1006.2M, current mem=996.1M)
<CMD> saveFPlan FPU_Main_pin.fp
<CMD> timeDesign -prePlace
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1191.83)
Total number of fetched objects 55577
End delay calculation. (MEM=1224.45 CPU=0:00:07.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1224.45 CPU=0:00:08.4 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:00:38.0 mem=1224.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.230  |  0.230  |  0.295  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

Density: 69.969%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.16 sec
Total Real time: 13.0 sec
Total Memory Usage: 1133.511719 Mbytes
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            true
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2201 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 35005 (67.2%) nets
3		: 9091 (17.5%) nets
4     -	14	: 5885 (11.3%) nets
15    -	39	: 2050 (3.9%) nets
40    -	79	: 13 (0.0%) nets
80    -	159	: 25 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=43219 (0 fixed + 43219 movable) #buf cell=0 #inv cell=4760 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=52070 #term=185199 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=99
stdCell: 43219 single + 0 double + 0 multi
Total standard cell length = 63.9012 (mm), area = 0.0895 (mm^2)
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 336322 sites (89462 um^2) / alloc_area 481448 sites (128065 um^2).
Pin Density = 0.3795.
            = total # of pins 185199 / total area 488043.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 6.376e+04 (3.48e+04 2.90e+04)
              Est.  stn bbox = 7.650e+04 (4.02e+04 3.63e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1239.5M
Iteration  2: Total net bbox = 6.376e+04 (3.48e+04 2.90e+04)
              Est.  stn bbox = 7.650e+04 (4.02e+04 3.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1240.5M
*** Finished SKP initialization (cpu=0:00:08.6, real=0:00:08.0)***
Iteration  3: Total net bbox = 4.122e+04 (2.53e+04 1.59e+04)
              Est.  stn bbox = 5.521e+04 (3.17e+04 2.35e+04)
              cpu = 0:00:16.6 real = 0:00:16.0 mem = 1589.9M
Iteration  4: Total net bbox = 2.507e+05 (1.49e+05 1.02e+05)
              Est.  stn bbox = 3.295e+05 (1.96e+05 1.33e+05)
              cpu = 0:00:51.4 real = 0:00:52.0 mem = 1693.0M
Iteration  5: Total net bbox = 2.507e+05 (1.49e+05 1.02e+05)
              Est.  stn bbox = 3.295e+05 (1.96e+05 1.33e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1693.0M
Iteration  6: Total net bbox = 4.051e+05 (2.21e+05 1.84e+05)
              Est.  stn bbox = 5.330e+05 (2.92e+05 2.41e+05)
              cpu = 0:00:30.5 real = 0:00:30.0 mem = 1597.3M
Iteration  7: Total net bbox = 4.173e+05 (2.32e+05 1.85e+05)
              Est.  stn bbox = 5.462e+05 (3.04e+05 2.43e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1597.5M
Iteration  8: Total net bbox = 4.173e+05 (2.32e+05 1.85e+05)
              Est.  stn bbox = 5.462e+05 (3.04e+05 2.43e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1597.5M
Iteration  9: Total net bbox = 4.816e+05 (2.61e+05 2.21e+05)
              Est.  stn bbox = 6.284e+05 (3.40e+05 2.88e+05)
              cpu = 0:00:31.4 real = 0:00:32.0 mem = 1575.7M
Iteration 10: Total net bbox = 4.816e+05 (2.61e+05 2.21e+05)
              Est.  stn bbox = 6.284e+05 (3.40e+05 2.88e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1575.7M
Iteration 11: Total net bbox = 4.892e+05 (2.65e+05 2.24e+05)
              Est.  stn bbox = 6.379e+05 (3.45e+05 2.93e+05)
              cpu = 0:00:13.5 real = 0:00:13.0 mem = 1576.5M
Iteration 12: Total net bbox = 4.892e+05 (2.65e+05 2.24e+05)
              Est.  stn bbox = 6.379e+05 (3.45e+05 2.93e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1576.5M
Iteration 13: Total net bbox = 4.797e+05 (2.59e+05 2.21e+05)
              Est.  stn bbox = 6.191e+05 (3.34e+05 2.85e+05)
              cpu = 0:00:49.7 real = 0:00:50.0 mem = 1586.1M
Iteration 14: Total net bbox = 4.797e+05 (2.59e+05 2.21e+05)
              Est.  stn bbox = 6.191e+05 (3.34e+05 2.85e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1586.1M
Iteration 15: Total net bbox = 4.797e+05 (2.59e+05 2.21e+05)
              Est.  stn bbox = 6.191e+05 (3.34e+05 2.85e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1586.1M
Finished Global Placement (cpu=0:03:15, real=0:03:16, mem=1586.1M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:00 mem=1618.1M) ***
Total net bbox length = 4.797e+05 (2.588e+05 2.210e+05) (ext = 9.266e+03)
Move report: Detail placement moves 43219 insts, mean move: 0.75 um, max move: 25.44 um
	Max move on inst (U12936): (143.69, 200.06) --> (168.72, 200.48)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1640.7MB
Summary Report:
Instances move: 43219 (out of 43219 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 25.44 um (Instance: U12936) (143.694, 200.064) -> (168.72, 200.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 4.626e+05 (2.383e+05 2.243e+05) (ext = 9.225e+03)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1640.7MB
*** Finished refinePlace (0:04:05 mem=1640.7M) ***
*** Finished Initial Placement (cpu=0:03:23, real=0:03:24, mem=1640.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1640.67 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1640.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52070  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52070 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.27% V. EstWL: 5.348434e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       286( 0.39%)        17( 0.02%)         1( 0.00%)   ( 0.41%) 
[NR-eGR]  metal3  (3)        15( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        64( 0.09%)         3( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              389( 0.07%)        21( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.01% V
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 1640.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1640.67 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1640.67 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1640.67 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1640.67 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1640.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1640.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 185199
[NR-eGR] metal2  (2V) length: 1.423105e+05um, number of vias: 229404
[NR-eGR] metal3  (3H) length: 2.389968e+05um, number of vias: 77824
[NR-eGR] metal4  (4V) length: 1.071679e+05um, number of vias: 11715
[NR-eGR] metal5  (5H) length: 4.588316e+04um, number of vias: 9189
[NR-eGR] metal6  (6V) length: 4.369762e+04um, number of vias: 305
[NR-eGR] metal7  (7H) length: 6.899850e+02um, number of vias: 175
[NR-eGR] metal8  (8V) length: 1.597540e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.803435e+05um, number of vias: 513811
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.745490e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.81 seconds, mem = 1640.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.6, real=0:00:01.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 3:28, real = 0: 3:28, mem = 1404.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1143.0M, totSessionCpu=0:04:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1149.7M, totSessionCpu=0:04:08 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1410.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1441.05 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1441.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52070  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52070 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.23% V. EstWL: 5.399660e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       308( 0.42%)        17( 0.02%)         1( 0.00%)   ( 0.44%) 
[NR-eGR]  metal3  (3)        12( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        58( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5  (5)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              397( 0.07%)        20( 0.00%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1452.58 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1452.58 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1452.58 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1452.58 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1452.58 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1452.58 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 185199
[NR-eGR] metal2  (2V) length: 1.441799e+05um, number of vias: 230252
[NR-eGR] metal3  (3H) length: 2.426291e+05um, number of vias: 77315
[NR-eGR] metal4  (4V) length: 1.078696e+05um, number of vias: 11780
[NR-eGR] metal5  (5H) length: 4.663196e+04um, number of vias: 9039
[NR-eGR] metal6  (6V) length: 4.204015e+04um, number of vias: 309
[NR-eGR] metal7  (7H) length: 8.870850e+02um, number of vias: 157
[NR-eGR] metal8  (8V) length: 1.586440e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.858251e+05um, number of vias: 514053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.143720e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.72 sec, Curr Mem: 1452.58 MB )
Extraction called for design 'FPU_Main' of instances=43219 and nets=52869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1452.578M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1452.58)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 53587
End delay calculation. (MEM=1475.66 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1475.66 CPU=0:00:09.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:04:22 mem=1475.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.021  |
|           TNS (ns):|-775.359 |
|    Violating Paths:|   920   |
|          All Paths:|  3929   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    463 (463)     |   -0.437   |    463 (463)     |
|   max_tran     |   369 (11674)    |   -0.818   |   369 (11674)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.912%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1211.4M, totSessionCpu=0:04:23 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1447.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1447.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:24.3/0:04:32.6 (1.0), mem = 1447.9M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:26.8/0:04:35.2 (1.0), mem = 1625.1M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:27.3/0:04:35.6 (1.0), mem = 1544.1M
*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:29.5/0:04:37.8 (1.0), mem = 1544.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.6/0:04:37.9 (1.0), mem = 1544.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1164| 14351|    -0.85|   950|   950|    -0.45|     0|     0|     0|     0|    -3.02|  -775.35|       0|       0|       0|  68.91|          |         |
Dumping Information for Job 6 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     4|     4|    -0.00|     0|     0|     0|     0|    -1.52|  -241.48|     568|       0|     424|  69.46| 0:00:25.0|  1615.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.52|  -241.27|       0|       0|       4|  69.47| 0:00:00.0|  1615.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         17 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:25.5 real=0:00:25.0 mem=1615.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:27.5/0:00:27.5 (1.0), totSession cpu/real = 0:04:57.1/0:05:05.4 (1.0), mem = 1596.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 1328.0M, totSessionCpu=0:04:57 **

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:57.5/0:05:05.8 (1.0), mem = 1553.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 799 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.523  TNS Slack -241.267 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -1.523|-241.267|    69.47%|   0:00:00.0| 1572.3M|     worst|  default| result_reg[30]30/SI |
|  -0.827| -64.993|    69.59%|   0:00:12.0| 1620.4M|     worst|  default| result_reg[30]30/SI |
|  -0.384| -17.202|    69.78%|   0:00:07.0| 1627.4M|     worst|  default| result_reg[30]33/D  |
|  -0.335| -12.575|    69.80%|   0:00:03.0| 1627.4M|     worst|  default| result_reg[30]33/D  |
|  -0.080|  -0.851|    69.98%|   0:00:04.0| 1627.4M|     worst|  default| result_reg[29]/D    |
|  -0.044|  -0.225|    70.00%|   0:00:02.0| 1627.4M|     worst|  default| result_reg[29]/D    |
|  -0.032|  -0.118|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.029|  -0.094|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[29]/D    |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.002|  -0.002|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:01.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
|  -0.005|  -0.005|    70.01%|   0:00:00.0| 1627.4M|     worst|  default| result_reg[30]7/D   |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:28.3 real=0:00:29.0 mem=1627.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:28.3 real=0:00:29.0 mem=1627.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        101 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.005  TNS Slack -0.005 
*** SetupOpt [finish] : cpu/real = 0:00:31.9/0:00:31.8 (1.0), totSession cpu/real = 0:05:29.3/0:05:37.6 (1.0), mem = 1608.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.005
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:29.9/0:05:38.2 (1.0), mem = 1580.4M
Reclaim Optimization WNS Slack -0.005  TNS Slack -0.005 Density 70.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.01%|        -|  -0.005|  -0.005|   0:00:00.0| 1580.4M|
|    69.98%|      169|  -0.005|  -0.005|   0:00:17.0| 1623.1M|
|    69.95%|      141|  -0.005|  -0.005|   0:00:10.0| 1623.1M|
|    69.92%|      104|  -0.005|  -0.005|   0:00:07.0| 1623.1M|
|    69.91%|       93|  -0.005|  -0.005|   0:00:05.0| 1623.1M|
|    69.89%|       66|  -0.005|  -0.005|   0:00:04.0| 1623.1M|
|    69.89%|       82|  -0.002|  -0.002|   0:00:03.0| 1623.1M|
|    69.81%|      106|  -0.002|  -0.002|   0:00:03.0| 1623.1M|
|    69.58%|      486|   0.000|   0.000|   0:00:08.0| 1623.1M|
|    69.58%|       17|   0.000|   0.000|   0:00:00.0| 1623.1M|
|    69.58%|        0|   0.000|   0.000|   0:00:00.0| 1623.1M|
|    69.58%|        9|   0.000|   0.000|   0:00:01.0| 1623.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         10 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:58.7) (real = 0:00:59.0) **
*** AreaOpt [finish] : cpu/real = 0:00:58.5/0:00:58.4 (1.0), totSession cpu/real = 0:06:28.4/0:06:36.6 (1.0), mem = 1623.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:59, real=0:00:59, mem=1561.99M, totSessionCpu=0:06:28).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1595.87 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1595.87 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52862  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52862 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52862 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.32% V. EstWL: 5.357632e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       317( 0.43%)        20( 0.03%)   ( 0.46%) 
[NR-eGR]  metal3  (3)        14( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        66( 0.09%)         2( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              412( 0.07%)        24( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.70 seconds, mem = 1607.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.0, real=0:00:06.0)***
Iteration  7: Total net bbox = 4.599e+05 (2.47e+05 2.13e+05)
              Est.  stn bbox = 5.905e+05 (3.16e+05 2.74e+05)
              cpu = 0:00:26.4 real = 0:00:27.0 mem = 1925.5M
Iteration  8: Total net bbox = 4.793e+05 (2.55e+05 2.24e+05)
              Est.  stn bbox = 6.134e+05 (3.25e+05 2.88e+05)
              cpu = 0:00:13.6 real = 0:00:14.0 mem = 1894.5M
Iteration  9: Total net bbox = 4.719e+05 (2.51e+05 2.21e+05)
              Est.  stn bbox = 6.041e+05 (3.20e+05 2.84e+05)
              cpu = 0:00:25.4 real = 0:00:25.0 mem = 1896.6M
Iteration 10: Total net bbox = 4.965e+05 (2.63e+05 2.33e+05)
              Est.  stn bbox = 6.301e+05 (3.33e+05 2.97e+05)
              cpu = 0:00:45.8 real = 0:00:46.0 mem = 1904.0M
Iteration 11: Total net bbox = 4.964e+05 (2.65e+05 2.32e+05)
              Est.  stn bbox = 6.270e+05 (3.34e+05 2.93e+05)
              cpu = 0:00:22.9 real = 0:00:23.0 mem = 1905.2M
Move report: Timing Driven Placement moves 44011 insts, mean move: 5.28 um, max move: 73.62 um
	Max move on inst (FE_OFC395_FE_DBTN24_temp2_2): (142.88, 42.28) --> (215.40, 43.38)

Finished Incremental Placement (cpu=0:02:24, real=0:02:23, mem=1905.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:08:54 mem=1905.9M) ***
Total net bbox length = 5.073e+05 (2.743e+05 2.330e+05) (ext = 9.503e+03)
Move report: Detail placement moves 44011 insts, mean move: 0.66 um, max move: 20.33 um
	Max move on inst (U7330): (123.32, 327.06) --> (143.07, 326.48)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1928.6MB
Summary Report:
Instances move: 44011 (out of 44011 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 20.33 um (Instance: U7330) (123.323, 327.058) -> (143.07, 326.48)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.867e+05 (2.511e+05 2.356e+05) (ext = 9.503e+03)
Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1928.6MB
*** Finished refinePlace (0:08:58 mem=1928.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1928.64 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1928.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52862  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52862 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52862 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.17% V. EstWL: 5.532352e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       190( 0.26%)         4( 0.01%)   ( 0.26%) 
[NR-eGR]  metal3  (3)        12( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        36( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              242( 0.04%)         9( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.71 seconds, mem = 1928.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1928.64 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1928.64 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1928.64 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1928.64 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1928.64 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1928.64 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186142
[NR-eGR] metal2  (2V) length: 1.465029e+05um, number of vias: 232074
[NR-eGR] metal3  (3H) length: 2.477195e+05um, number of vias: 82218
[NR-eGR] metal4  (4V) length: 1.118578e+05um, number of vias: 11574
[NR-eGR] metal5  (5H) length: 4.672705e+04um, number of vias: 8945
[NR-eGR] metal6  (6V) length: 4.298209e+04um, number of vias: 259
[NR-eGR] metal7  (7H) length: 7.828750e+02um, number of vias: 145
[NR-eGR] metal8  (8V) length: 1.717220e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.982894e+05um, number of vias: 521357
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.909960e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.92 seconds, mem = 1928.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:31, real=0:02:31)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1928.6M)
Extraction called for design 'FPU_Main' of instances=44011 and nets=53667 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1629.641M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1297.6M, totSessionCpu=0:09:01 **
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1642.43)
Total number of fetched objects 54379
End delay calculation. (MEM=1675.05 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1675.05 CPU=0:00:09.9 REAL=0:00:10.0)
*** Timing NOT met, worst failing slack is -0.053
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.4/0:09:23.4 (1.0), mem = 1691.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 805 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -0.444 Density 69.58
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.006 TNS -0.011; reg2reg* WNS -0.053 TNS -0.433; HEPG WNS -0.053 TNS -0.433; all paths WNS -0.053 TNS -0.444
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.053|   -0.053|  -0.433|   -0.444|    69.58%|   0:00:00.0| 1726.1M|     worst|  reg2reg| result_reg[30]20/D  |
|   0.005|   -0.006|   0.000|   -0.011|    69.62%|   0:00:03.0| 1734.1M|     worst|  reg2reg| result_reg[29]28/D  |
|   0.009|   -0.006|   0.000|   -0.011|    69.63%|   0:00:00.0| 1734.1M|     worst|  reg2reg| result_reg[30]20/D  |
|   0.009|   -0.006|   0.000|   -0.011|    69.63%|   0:00:00.0| 1734.1M|     worst|  reg2reg| result_reg[30]20/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=1734.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.006|   -0.006|  -0.011|   -0.011|    69.63%|   0:00:00.0| 1734.1M|     worst|  default| result_reg[28]/D    |
|   0.006|    0.006|   0.000|    0.000|    69.63%|   0:00:00.0| 1734.1M|     worst|  default| result_reg[28]/D    |
|   0.013|    0.009|   0.000|    0.000|    69.63%|   0:00:00.0| 1734.1M|        NA|       NA| NA                  |
|   0.013|    0.009|   0.000|    0.000|    69.63%|   0:00:00.0| 1734.1M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1734.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:03.0 mem=1734.1M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.014 TNS 0.000; reg2reg* WNS 0.009 TNS 0.000; HEPG WNS 0.009 TNS 0.000; all paths WNS 0.009 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 69.63
*** Starting refinePlace (0:09:26 mem=1734.1M) ***
Total net bbox length = 4.868e+05 (2.511e+05 2.356e+05) (ext = 9.503e+03)
Move report: Detail placement moves 145 insts, mean move: 0.46 um, max move: 2.35 um
	Max move on inst (FE_RC_586_0): (81.51, 126.28) --> (80.56, 127.68)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1734.1MB
Summary Report:
Instances move: 145 (out of 44058 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 2.35 um (Instance: FE_RC_586_0) (81.51, 126.28) -> (80.56, 127.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 4.868e+05 (2.512e+05 2.357e+05) (ext = 9.503e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1734.1MB
*** Finished refinePlace (0:09:28 mem=1734.1M) ***
*** maximum move = 2.35 um ***
*** Finished re-routing un-routed nets (1734.1M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1734.1M) ***
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 69.63
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         11 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=1734.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:13.0/0:00:13.0 (1.0), totSession cpu/real = 0:09:28.4/0:09:36.4 (1.0), mem = 1715.1M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:28.9/0:09:36.9 (1.0), mem = 1678.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.63%|        -|   0.000|   0.000|   0:00:00.0| 1678.1M|
|    69.63%|        9|   0.000|   0.000|   0:00:00.0| 1720.8M|
|    69.59%|       49|  -0.001|  -0.001|   0:00:03.0| 1722.0M|
|    69.55%|       85|  -0.001|  -0.001|   0:00:03.0| 1722.0M|
|    69.55%|        1|  -0.001|  -0.001|   0:00:00.0| 1722.0M|
|    69.55%|        0|  -0.001|  -0.001|   0:00:00.0| 1722.0M|
|    69.55%|        0|  -0.001|  -0.001|   0:00:00.0| 1722.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 69.55
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
*** Starting refinePlace (0:09:36 mem=1722.0M) ***
Total net bbox length = 4.870e+05 (2.513e+05 2.357e+05) (ext = 9.504e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1722.0MB
Summary Report:
Instances move: 0 (out of 44007 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.870e+05 (2.513e+05 2.357e+05) (ext = 9.504e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1722.0MB
*** Finished refinePlace (0:09:37 mem=1722.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1722.0M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1722.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:09:37.3/0:09:45.3 (1.0), mem = 1722.0M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1660.89M, totSessionCpu=0:09:37).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:37.9/0:09:45.9 (1.0), mem = 1660.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    25|    -0.00|   106|   106|    -0.01|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  69.55|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|      66|       0|      60|  69.59| 0:00:03.0|  1762.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  69.59| 0:00:00.0|  1762.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1762.3M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:09:43.4/0:09:51.4 (1.0), mem = 1743.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.001 -> -0.001
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:44.5/0:09:52.5 (1.0), mem = 1743.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 69.59
OptDebug: Start of Optimizer TNS Pass: default* WNS 0.003 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|    69.59%|   0:00:00.0| 1762.3M|     worst|  reg2reg| result_reg[30]49/D  |
|   0.000|    0.001|   0.000|    0.000|    69.59%|   0:00:00.0| 1762.3M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1762.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1762.3M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS 0.003 TNS 0.000; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS 0.001 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.59
*** Starting refinePlace (0:09:48 mem=1762.3M) ***
Total net bbox length = 4.872e+05 (2.514e+05 2.358e+05) (ext = 9.504e+03)
Move report: Detail placement moves 160 insts, mean move: 0.28 um, max move: 1.59 um
	Max move on inst (FE_OFC1278_n2983): (130.91, 239.68) --> (130.72, 238.28)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1762.3MB
Summary Report:
Instances move: 160 (out of 44073 movable)
Instances flipped: 0
Mean displacement: 0.28 um
Max displacement: 1.59 um (Instance: FE_OFC1278_n2983) (130.91, 239.68) -> (130.72, 238.28)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 4.872e+05 (2.514e+05 2.358e+05) (ext = 9.504e+03)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1762.3MB
*** Finished refinePlace (0:09:50 mem=1762.3M) ***
*** maximum move = 1.59 um ***
*** Finished re-routing un-routed nets (1762.3M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1762.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.59
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=1762.3M) ***

*** SetupOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:09:50.4/0:09:58.4 (1.0), mem = 1743.2M
End: GigaOpt TNS non-legal recovery

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'FPU_Main' of instances=44073 and nets=53732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1728.289M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1728.29 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52923  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52923 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52923 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.17% V. EstWL: 5.535852e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       188( 0.26%)         5( 0.01%)   ( 0.26%) 
[NR-eGR]  metal3  (3)        13( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        41( 0.06%)         2( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              248( 0.04%)         9( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1728.29 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1718.29)
Total number of fetched objects 54440
End delay calculation. (MEM=1703.21 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1703.21 CPU=0:00:09.5 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:10:04 mem=1703.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:58, real = 0:05:57, mem = 1360.5M, totSessionCpu=0:10:04 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.001  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.593%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:00, real = 0:06:00, mem = 1360.0M, totSessionCpu=0:10:06 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:09:27, real = 0:09:28, mem = 1566.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> timeDesign -preCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1566.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.001  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.593%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.36 sec
Total Real time: 3.0 sec
Total Memory Usage: 1583.238281 Mbytes
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1275.4M, totSessionCpu=0:10:10 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1275.4M, totSessionCpu=0:10:10 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1279.4M, totSessionCpu=0:10:10 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1589.25 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1619.63 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1619.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52923  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52923 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52923 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.16% V. EstWL: 5.572994e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       209( 0.28%)         3( 0.00%)   ( 0.29%) 
[NR-eGR]  metal3  (3)        12( 0.02%)         3( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        42( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              276( 0.05%)         7( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1631.34 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1631.34 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1631.34 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1631.34 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1631.34 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1631.34 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186240
[NR-eGR] metal2  (2V) length: 1.476968e+05um, number of vias: 233293
[NR-eGR] metal3  (3H) length: 2.491355e+05um, number of vias: 81633
[NR-eGR] metal4  (4V) length: 1.122919e+05um, number of vias: 11808
[NR-eGR] metal5  (5H) length: 4.929387e+04um, number of vias: 8880
[NR-eGR] metal6  (6V) length: 4.229413e+04um, number of vias: 225
[NR-eGR] metal7  (7H) length: 9.285400e+02um, number of vias: 103
[NR-eGR] metal8  (8V) length: 1.464310e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.031050e+05um, number of vias: 522182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.232415e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.01 sec, Real: 2.02 sec, Curr Mem: 1616.41 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'FPU_Main' of instances=44073 and nets=53732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1616.406M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1614.41)
Total number of fetched objects 54440
End delay calculation. (MEM=1637.49 CPU=0:00:09.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1637.49 CPU=0:00:11.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=0:10:27 mem=1637.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.009  |
|           TNS (ns):| -0.053  |
|    Violating Paths:|   10    |
|          All Paths:|  3929   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.593%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1265.6M, totSessionCpu=0:10:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1573.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1573.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:29.3/0:10:37.7 (1.0), mem = 1573.8M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:10:31.8/0:10:40.2 (1.0), mem = 1744.6M

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:32.8/0:10:41.1 (1.0), mem = 1662.6M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.009  TNS Slack -0.053 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.009|  -0.053|    69.59%|   0:00:00.0| 1681.7M|     worst|  default| result_reg[30]7/D   |
|  -0.009|  -0.047|    69.59%|   0:00:00.0| 1725.9M|     worst|  default| result_reg[30]7/D   |
|  -0.007|  -0.032|    69.60%|   0:00:01.0| 1725.9M|     worst|  default| result_reg[30]33/D  |
|  -0.007|  -0.032|    69.60%|   0:00:00.0| 1725.9M|     worst|  default| result_reg[30]33/D  |
|  -0.004|  -0.007|    69.60%|   0:00:00.0| 1725.9M|     worst|  default| result_reg[28]/D    |
|  -0.004|  -0.007|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.004|  -0.007|    69.60%|   0:00:01.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.004|  -0.007|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.004|  -0.007|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.000|  -0.000|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.000|  -0.000|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.000|  -0.000|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.000|  -0.000|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|  -0.000|  -0.000|    69.60%|   0:00:00.0| 1733.9M|     worst|  default| result_reg[28]/D    |
|   0.000|   0.000|    69.60%|   0:00:00.0| 1733.9M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1733.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1733.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:10:38.4/0:10:46.8 (1.0), mem = 1714.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:39.2/0:10:47.6 (1.0), mem = 1691.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.60%|        -|   0.000|   0.000|   0:00:00.0| 1691.9M|
|    69.60%|        1|   0.000|   0.000|   0:00:01.0| 1734.6M|
|    69.59%|       13|   0.000|   0.000|   0:00:02.0| 1734.6M|
|    69.58%|       34|   0.000|   0.000|   0:00:01.0| 1734.6M|
|    69.58%|        1|   0.000|   0.000|   0:00:00.0| 1734.6M|
|    69.58%|        0|   0.000|   0.000|   0:00:01.0| 1734.6M|
|    69.58%|        0|   0.000|   0.000|   0:00:00.0| 1734.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:06.0) **
*** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:10:44.3/0:10:52.7 (1.0), mem = 1734.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1672.50M, totSessionCpu=0:10:44).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1704.88 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1704.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52924  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52924 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52924 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.16% V. EstWL: 5.537392e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       187( 0.25%)         6( 0.01%)   ( 0.26%) 
[NR-eGR]  metal3  (3)        11( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        40( 0.05%)         2( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              246( 0.04%)        10( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.78 seconds, mem = 1716.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.1, real=0:00:07.0)***
Iteration  7: Total net bbox = 4.579e+05 (2.45e+05 2.13e+05)
              Est.  stn bbox = 5.880e+05 (3.14e+05 2.74e+05)
              cpu = 0:00:10.0 real = 0:00:10.0 mem = 1969.1M
Iteration  8: Total net bbox = 4.785e+05 (2.55e+05 2.24e+05)
              Est.  stn bbox = 6.123e+05 (3.25e+05 2.87e+05)
              cpu = 0:00:11.4 real = 0:00:11.0 mem = 1954.1M
Iteration  9: Total net bbox = 4.727e+05 (2.51e+05 2.22e+05)
              Est.  stn bbox = 6.049e+05 (3.20e+05 2.85e+05)
              cpu = 0:00:11.2 real = 0:00:11.0 mem = 1956.3M
Iteration 10: Total net bbox = 4.977e+05 (2.64e+05 2.34e+05)
              Est.  stn bbox = 6.314e+05 (3.34e+05 2.98e+05)
              cpu = 0:00:32.9 real = 0:00:33.0 mem = 1961.9M
Iteration 11: Total net bbox = 4.983e+05 (2.66e+05 2.33e+05)
              Est.  stn bbox = 6.291e+05 (3.34e+05 2.95e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1967.1M
Move report: Timing Driven Placement moves 44074 insts, mean move: 3.16 um, max move: 47.36 um
	Max move on inst (FE_OFC246_temp2_21): (104.31, 80.08) --> (147.06, 75.47)

Finished Incremental Placement (cpu=0:01:26, real=0:01:25, mem=1967.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:12:12 mem=1967.9M) ***
Total net bbox length = 5.090e+05 (2.751e+05 2.339e+05) (ext = 9.622e+03)
Move report: Detail placement moves 44074 insts, mean move: 0.65 um, max move: 14.43 um
	Max move on inst (U22210): (240.32, 78.35) --> (254.41, 78.68)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1990.6MB
Summary Report:
Instances move: 44074 (out of 44074 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 14.43 um (Instance: U22210) (240.316, 78.3475) -> (254.41, 78.68)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.887e+05 (2.518e+05 2.369e+05) (ext = 9.631e+03)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1990.6MB
*** Finished refinePlace (0:12:16 mem=1990.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1990.59 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1990.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52924  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52924 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52924 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.13% V. EstWL: 5.554836e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       150( 0.20%)         3( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)         6( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        27( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              195( 0.03%)         7( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1990.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1990.59 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1990.59 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1990.59 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1990.59 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1990.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 1990.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186231
[NR-eGR] metal2  (2V) length: 1.457549e+05um, number of vias: 231886
[NR-eGR] metal3  (3H) length: 2.472859e+05um, number of vias: 82974
[NR-eGR] metal4  (4V) length: 1.129184e+05um, number of vias: 11713
[NR-eGR] metal5  (5H) length: 4.825556e+04um, number of vias: 9146
[NR-eGR] metal6  (6V) length: 4.414214e+04um, number of vias: 234
[NR-eGR] metal7  (7H) length: 7.364400e+02um, number of vias: 114
[NR-eGR] metal8  (8V) length: 1.691270e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.007854e+05um, number of vias: 522300
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.933325e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.20 seconds, mem = 1990.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:33, real=0:01:33)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1990.6M)
Extraction called for design 'FPU_Main' of instances=44074 and nets=53733 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1703.586M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:10, real = 0:02:10, mem = 1314.5M, totSessionCpu=0:12:20 **
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1714.38)
Total number of fetched objects 54441
End delay calculation. (MEM=1747 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1747 CPU=0:00:09.6 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -0.024
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:33.4/0:12:41.6 (1.0), mem = 1763.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.158 Density 69.58
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.009 TNS -0.018; reg2reg* WNS -0.024 TNS -0.140; HEPG WNS -0.024 TNS -0.140; all paths WNS -0.024 TNS -0.158
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.024|   -0.024|  -0.140|   -0.158|    69.58%|   0:00:00.0| 1798.1M|     worst|  reg2reg| result_reg[29]4/D   |
|   0.001|   -0.009|   0.000|   -0.019|    69.59%|   0:00:01.0| 1798.1M|     worst|  reg2reg| result_reg[30]36/D  |
|   0.005|   -0.009|   0.000|   -0.019|    69.59%|   0:00:01.0| 1798.1M|     worst|  reg2reg| result_reg[30]23/D  |
|   0.007|   -0.009|   0.000|   -0.019|    69.60%|   0:00:00.0| 1798.1M|     worst|  reg2reg| result_reg[30]17/D  |
|   0.011|   -0.009|   0.000|   -0.019|    69.60%|   0:00:01.0| 1798.1M|     worst|  reg2reg| result_reg[30]39/D  |
|   0.011|   -0.009|   0.000|   -0.018|    69.60%|   0:00:00.0| 1798.1M|     worst|  reg2reg| result_reg[30]39/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1798.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.009|   -0.009|  -0.018|   -0.018|    69.60%|   0:00:00.0| 1798.1M|     worst|  default| result_reg[28]/D    |
|   0.013|    0.011|   0.000|    0.000|    69.60%|   0:00:00.0| 1798.1M|        NA|       NA| NA                  |
|   0.013|    0.011|   0.000|    0.000|    69.60%|   0:00:00.0| 1798.1M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1798.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1798.1M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.021 TNS 0.000; reg2reg* WNS 0.011 TNS 0.000; HEPG WNS 0.011 TNS 0.000; all paths WNS 0.011 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 69.60
*** Starting refinePlace (0:12:44 mem=1798.1M) ***
Total net bbox length = 4.887e+05 (2.519e+05 2.369e+05) (ext = 9.631e+03)
Move report: Detail placement moves 80 insts, mean move: 0.34 um, max move: 0.95 um
	Max move on inst (FE_RC_657_0): (17.48, 18.48) --> (16.53, 18.48)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1798.1MB
Summary Report:
Instances move: 80 (out of 44093 movable)
Instances flipped: 0
Mean displacement: 0.34 um
Max displacement: 0.95 um (Instance: FE_RC_657_0) (17.48, 18.48) -> (16.53, 18.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 4.888e+05 (2.519e+05 2.369e+05) (ext = 9.631e+03)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1798.1MB
*** Finished refinePlace (0:12:45 mem=1798.1M) ***
*** maximum move = 0.95 um ***
*** Finished re-routing un-routed nets (1798.1M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1798.1M) ***
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 69.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=1798.1M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:12:45.7/0:12:53.8 (1.0), mem = 1779.1M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:46.2/0:12:54.3 (1.0), mem = 1741.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.60%|        -|   0.000|   0.000|   0:00:00.0| 1741.1M|
|    69.60%|        2|   0.000|   0.000|   0:00:01.0| 1783.8M|
|    69.59%|       15|   0.000|   0.000|   0:00:02.0| 1783.8M|
|    69.56%|       70|   0.000|   0.000|   0:00:02.0| 1783.8M|
|    69.56%|        0|   0.000|   0.000|   0:00:00.0| 1783.8M|
|    69.56%|        0|   0.000|   0.000|   0:00:00.0| 1783.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.56
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Starting refinePlace (0:12:52 mem=1783.8M) ***
Total net bbox length = 4.888e+05 (2.519e+05 2.369e+05) (ext = 9.631e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1783.8MB
Summary Report:
Instances move: 0 (out of 44078 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.888e+05 (2.519e+05 2.369e+05) (ext = 9.631e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1783.8MB
*** Finished refinePlace (0:12:53 mem=1783.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1783.8M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1783.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:12:53.5/0:13:01.6 (1.0), mem = 1783.8M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1722.75M, totSessionCpu=0:12:54).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:53.9/0:13:02.0 (1.0), mem = 1722.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    69|    69|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.56|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      66|       0|      29|  69.60| 0:00:02.0|  1803.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.60| 0:00:00.0|  1803.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1803.6M) ***

*** Starting refinePlace (0:12:59 mem=1803.6M) ***
Total net bbox length = 4.889e+05 (2.520e+05 2.370e+05) (ext = 9.631e+03)
Move report: Detail placement moves 88 insts, mean move: 0.98 um, max move: 3.56 um
	Max move on inst (FE_OFC1427_n2temp7_2): (47.31, 64.68) --> (46.55, 67.48)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1803.6MB
Summary Report:
Instances move: 88 (out of 44144 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 3.56 um (Instance: FE_OFC1427_n2temp7_2) (47.31, 64.68) -> (46.55, 67.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 4.890e+05 (2.520e+05 2.370e+05) (ext = 9.631e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1803.6MB
*** Finished refinePlace (0:13:00 mem=1803.6M) ***
*** maximum move = 3.56 um ***
*** Finished re-routing un-routed nets (1803.6M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1803.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:13:00.4/0:13:08.5 (1.0), mem = 1784.5M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'FPU_Main' of instances=44144 and nets=53803 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1769.508M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1769.51 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1769.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52994  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52994 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52994 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.13% V. EstWL: 5.556614e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       155( 0.21%)         3( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)         7( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        34( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              206( 0.03%)         7( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 1769.51 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1767.51)
Total number of fetched objects 54511
End delay calculation. (MEM=1752.5 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1752.5 CPU=0:00:09.7 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:13:14 mem=1752.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:05, real = 0:03:05, mem = 1377.7M, totSessionCpu=0:13:14 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.003  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.605%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:07, real = 0:03:07, mem = 1374.6M, totSessionCpu=0:13:16 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:07, real = 0:03:07, mem = 1628.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.0M, totSessionCpu=0:13:17 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.6M, totSessionCpu=0:13:17 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1291.6M, totSessionCpu=0:13:17 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1651.53 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1681.91 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.91 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52994  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52994 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52994 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.11% V. EstWL: 5.594554e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       161( 0.22%)         2( 0.00%)   ( 0.22%) 
[NR-eGR]  metal3  (3)         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        41( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              222( 0.04%)         4( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1693.63 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1693.63 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1693.63 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1693.63 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1693.63 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 1693.63 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186365
[NR-eGR] metal2  (2V) length: 1.473249e+05um, number of vias: 233102
[NR-eGR] metal3  (3H) length: 2.505294e+05um, number of vias: 82434
[NR-eGR] metal4  (4V) length: 1.136434e+05um, number of vias: 11673
[NR-eGR] metal5  (5H) length: 4.888330e+04um, number of vias: 8874
[NR-eGR] metal6  (6V) length: 4.284819e+04um, number of vias: 253
[NR-eGR] metal7  (7H) length: 8.234850e+02um, number of vias: 133
[NR-eGR] metal8  (8V) length: 1.518580e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.055712e+05um, number of vias: 522834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.367505e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.91 sec, Real: 1.92 sec, Curr Mem: 1678.63 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'FPU_Main' of instances=44144 and nets=53803 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1678.633M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1676.63)
Total number of fetched objects 54511
End delay calculation. (MEM=1699.78 CPU=0:00:08.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1699.78 CPU=0:00:10.0 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=0:13:33 mem=1699.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.004  |
|           TNS (ns):| -0.012  |
|    Violating Paths:|    5    |
|          All Paths:|  3929   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.605%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1289.5M, totSessionCpu=0:13:33 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1636.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1636.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:35.0/0:13:43.2 (1.0), mem = 1636.0M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:13:37.8/0:13:46.0 (1.0), mem = 1802.2M

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:38.8/0:13:47.0 (1.0), mem = 1714.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.004  TNS Slack -0.012 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.004|  -0.012|    69.60%|   0:00:00.0| 1733.3M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.011|    69.60%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:01.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.009|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]7/D   |
|  -0.004|  -0.007|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]33/D  |
|  -0.004|  -0.007|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]33/D  |
|  -0.004|  -0.004|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]33/D  |
|  -0.004|  -0.004|    69.61%|   0:00:00.0| 1776.0M|     worst|  default| result_reg[30]33/D  |
|   0.000|   0.000|    69.61%|   0:00:00.0| 1776.0M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1776.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1776.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:13:43.8/0:13:52.1 (1.0), mem = 1756.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:44.4/0:13:52.7 (1.0), mem = 1733.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.61%|        -|   0.000|   0.000|   0:00:00.0| 1733.0M|
|    69.61%|        0|   0.000|   0.000|   0:00:00.0| 1752.1M|
|    69.59%|       13|   0.000|   0.000|   0:00:02.0| 1775.7M|
|    69.59%|       10|   0.000|   0.000|   0:00:01.0| 1775.7M|
|    69.59%|        0|   0.000|   0.000|   0:00:00.0| 1775.7M|
|    69.59%|        0|   0.000|   0.000|   0:00:00.0| 1775.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.59
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:04.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:13:48.9/0:13:57.1 (1.0), mem = 1775.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1714.61M, totSessionCpu=0:13:49).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1746.98 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52980  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52980 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52980 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.13% V. EstWL: 5.556908e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       144( 0.20%)         3( 0.00%)   ( 0.20%) 
[NR-eGR]  metal3  (3)         8( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        34( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              194( 0.03%)         7( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.73 seconds, mem = 1758.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.2, real=0:00:06.0)***
Iteration  7: Total net bbox = 4.574e+05 (2.45e+05 2.12e+05)
              Est.  stn bbox = 5.874e+05 (3.13e+05 2.74e+05)
              cpu = 0:00:09.7 real = 0:00:10.0 mem = 1994.9M
Iteration  8: Total net bbox = 4.785e+05 (2.54e+05 2.24e+05)
              Est.  stn bbox = 6.125e+05 (3.25e+05 2.88e+05)
              cpu = 0:00:12.2 real = 0:00:13.0 mem = 1978.9M
Iteration  9: Total net bbox = 4.732e+05 (2.51e+05 2.22e+05)
              Est.  stn bbox = 6.054e+05 (3.20e+05 2.86e+05)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1979.1M
Iteration 10: Total net bbox = 4.980e+05 (2.64e+05 2.34e+05)
              Est.  stn bbox = 6.318e+05 (3.33e+05 2.98e+05)
              cpu = 0:00:34.6 real = 0:00:35.0 mem = 1982.8M
Iteration 11: Total net bbox = 4.991e+05 (2.66e+05 2.34e+05)
              Est.  stn bbox = 6.300e+05 (3.34e+05 2.95e+05)
              cpu = 0:00:10.6 real = 0:00:11.0 mem = 1986.9M
Move report: Timing Driven Placement moves 44130 insts, mean move: 2.75 um, max move: 29.86 um
	Max move on inst (FE_OFC86_n2x3_4): (147.44, 166.88) --> (149.34, 138.92)

Finished Incremental Placement (cpu=0:01:27, real=0:01:26, mem=1986.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:15:18 mem=1987.7M) ***
Total net bbox length = 5.099e+05 (2.752e+05 2.347e+05) (ext = 9.640e+03)
Move report: Detail placement moves 44130 insts, mean move: 0.65 um, max move: 20.17 um
	Max move on inst (FE_OFC1367_n2985): (132.97, 239.87) --> (152.95, 239.68)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2010.4MB
Summary Report:
Instances move: 44130 (out of 44130 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 20.17 um (Instance: FE_OFC1367_n2985) (132.974, 239.87) -> (152.95, 239.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 4.897e+05 (2.520e+05 2.376e+05) (ext = 9.649e+03)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2010.4MB
*** Finished refinePlace (0:15:22 mem=2010.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2010.44 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2010.44 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=52980  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 52980 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 52980 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.13% V. EstWL: 5.566302e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       139( 0.19%)         4( 0.01%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        11( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        34( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              198( 0.03%)         6( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
Early Global Route congestion estimation runtime: 0.81 seconds, mem = 2010.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2010.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2010.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2010.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2010.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2010.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2010.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186334
[NR-eGR] metal2  (2V) length: 1.466579e+05um, number of vias: 232611
[NR-eGR] metal3  (3H) length: 2.484900e+05um, number of vias: 82600
[NR-eGR] metal4  (4V) length: 1.128272e+05um, number of vias: 11260
[NR-eGR] metal5  (5H) length: 4.711711e+04um, number of vias: 8893
[NR-eGR] metal6  (6V) length: 4.428600e+04um, number of vias: 240
[NR-eGR] metal7  (7H) length: 6.839350e+02um, number of vias: 135
[NR-eGR] metal8  (8V) length: 1.662920e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.017259e+05um, number of vias: 522075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.873295e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.93 seconds, mem = 2010.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:34, real=0:01:34)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2010.4M)
Extraction called for design 'FPU_Main' of instances=44130 and nets=53789 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1724.438M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 1337.0M, totSessionCpu=0:15:26 **
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1745.24)
Total number of fetched objects 54497
End delay calculation. (MEM=1777.93 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1777.93 CPU=0:00:09.6 REAL=0:00:09.0)
*** Timing NOT met, worst failing slack is -0.011
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:39.4/0:15:47.5 (1.0), mem = 1793.9M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.041 Density 69.59
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.006 TNS -0.011; reg2reg* WNS -0.011 TNS -0.030; HEPG WNS -0.011 TNS -0.030; all paths WNS -0.011 TNS -0.041
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.011|   -0.011|  -0.030|   -0.041|    69.59%|   0:00:00.0| 1829.0M|     worst|  reg2reg| result_reg[29]4/D   |
|   0.003|   -0.006|   0.000|   -0.011|    69.60%|   0:00:01.0| 1837.0M|     worst|  reg2reg| result_reg[30]36/D  |
|   0.007|   -0.006|   0.000|   -0.011|    69.60%|   0:00:01.0| 1837.0M|     worst|  reg2reg| result_reg[30]20/D  |
|   0.012|   -0.006|   0.000|   -0.011|    69.60%|   0:00:01.0| 1837.0M|     worst|  reg2reg| result_reg[30]36/D  |
|   0.012|   -0.006|   0.000|   -0.011|    69.60%|   0:00:00.0| 1837.0M|     worst|  reg2reg| result_reg[30]36/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:03.0 mem=1837.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.006|   -0.006|  -0.011|   -0.011|    69.60%|   0:00:00.0| 1837.0M|     worst|  default| result_reg[29]/D    |
|   0.003|    0.003|   0.000|    0.000|    69.60%|   0:00:00.0| 1837.0M|     worst|  default| result_reg[29]/D    |
|   0.010|    0.010|   0.000|    0.000|    69.60%|   0:00:00.0| 1837.0M|     worst|  default| result_reg[29]/D    |
|   0.011|    0.011|   0.000|    0.000|    69.60%|   0:00:00.0| 1837.0M|     worst|  default| result_reg[29]/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1837.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:03.0 mem=1837.0M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.011 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.011 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 69.60
*** Starting refinePlace (0:15:50 mem=1837.0M) ***
Total net bbox length = 4.897e+05 (2.521e+05 2.376e+05) (ext = 9.649e+03)
Move report: Detail placement moves 43 insts, mean move: 1.01 um, max move: 2.80 um
	Max move on inst (FE_OFC973_n7667): (162.45, 218.68) --> (162.45, 215.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1837.0MB
Summary Report:
Instances move: 43 (out of 44148 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 2.80 um (Instance: FE_OFC973_n7667) (162.45, 218.68) -> (162.45, 215.88)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.897e+05 (2.521e+05 2.376e+05) (ext = 9.649e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1837.0MB
*** Finished refinePlace (0:15:51 mem=1837.0M) ***
*** maximum move = 2.80 um ***
*** Finished re-routing un-routed nets (1837.0M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1837.0M) ***
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 69.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          7 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1837.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:15:51.8/0:15:59.9 (1.0), mem = 1817.9M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:52.4/0:16:00.4 (1.0), mem = 1779.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.60%|        -|   0.000|   0.000|   0:00:00.0| 1779.0M|
|    69.60%|        6|   0.000|   0.000|   0:00:01.0| 1821.7M|
|    69.59%|       13|   0.000|   0.000|   0:00:02.0| 1821.7M|
|    69.57%|       53|   0.000|   0.000|   0:00:02.0| 1821.7M|
|    69.57%|        0|   0.000|   0.000|   0:00:00.0| 1821.7M|
|    69.57%|        0|   0.000|   0.000|   0:00:00.0| 1821.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.57
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:15:58 mem=1821.7M) ***
Total net bbox length = 4.897e+05 (2.521e+05 2.376e+05) (ext = 9.649e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1821.7MB
Summary Report:
Instances move: 0 (out of 44135 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.897e+05 (2.521e+05 2.376e+05) (ext = 9.649e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1821.7MB
*** Finished refinePlace (0:15:59 mem=1821.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1821.7M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1821.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:15:59.2/0:16:07.3 (1.0), mem = 1821.7M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1759.62M, totSessionCpu=0:15:59).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:59.7/0:16:07.8 (1.0), mem = 1759.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    44|    44|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.57|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      28|       0|      22|  69.59| 0:00:01.0|  1821.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.59| 0:00:00.0|  1821.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1821.5M) ***

*** Starting refinePlace (0:16:04 mem=1821.5M) ***
Total net bbox length = 4.898e+05 (2.521e+05 2.377e+05) (ext = 9.649e+03)
Move report: Detail placement moves 34 insts, mean move: 0.93 um, max move: 2.92 um
	Max move on inst (FE_OFC1448_n191715): (315.02, 155.68) --> (316.54, 157.08)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1824.5MB
Summary Report:
Instances move: 34 (out of 44163 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 2.92 um (Instance: FE_OFC1448_n191715) (315.02, 155.68) -> (316.54, 157.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 4.898e+05 (2.521e+05 2.377e+05) (ext = 9.649e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1824.5MB
*** Finished refinePlace (0:16:04 mem=1824.5M) ***
*** maximum move = 2.92 um ***
*** Finished re-routing un-routed nets (1824.5M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1824.5M) ***
*** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:16:05.1/0:16:13.2 (1.0), mem = 1805.4M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'FPU_Main' of instances=44163 and nets=53822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1790.430M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1790.43 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1790.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53013  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53013 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53013 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.13% V. EstWL: 5.567366e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       137( 0.19%)         3( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        10( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        39( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              199( 0.03%)         6( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.74 sec, Curr Mem: 1802.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1792.16)
Total number of fetched objects 54530
End delay calculation. (MEM=1777.16 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1777.16 CPU=0:00:09.4 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:16:19 mem=1777.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:02, real = 0:03:02, mem = 1397.8M, totSessionCpu=0:16:19 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  0.002  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.593%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:04, real = 0:03:04, mem = 1395.7M, totSessionCpu=0:16:21 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:04, real = 0:03:04, mem = 1661.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1308.9M, totSessionCpu=0:16:21 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { fast }
setOptMode -activeSetupViews              { worst }
setOptMode -autoSetupViews                { worst}
setOptMode -autoTDGRSetupViews            { worst}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 true
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -setupTargetSlack              0
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1309.5M, totSessionCpu=0:16:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1313.6M, totSessionCpu=0:16:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1684.19 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1714.56 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1714.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53013  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53013 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53013 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.11% V. EstWL: 5.604410e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       133( 0.18%)         2( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        10( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        27( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         6( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              179( 0.03%)         7( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1726.30 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1726.30 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1726.30 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1726.30 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1726.30 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1726.30 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186396
[NR-eGR] metal2  (2V) length: 1.478993e+05um, number of vias: 233557
[NR-eGR] metal3  (3H) length: 2.501056e+05um, number of vias: 81710
[NR-eGR] metal4  (4V) length: 1.138283e+05um, number of vias: 11457
[NR-eGR] metal5  (5H) length: 4.962826e+04um, number of vias: 8649
[NR-eGR] metal6  (6V) length: 4.278004e+04um, number of vias: 213
[NR-eGR] metal7  (7H) length: 6.425400e+02um, number of vias: 107
[NR-eGR] metal8  (8V) length: 1.336475e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.062214e+05um, number of vias: 522091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.255485e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.88 sec, Real: 1.88 sec, Curr Mem: 1711.30 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'FPU_Main' of instances=44163 and nets=53822 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1711.297M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1709.3)
Total number of fetched objects 54530
End delay calculation. (MEM=1732.45 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1732.45 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:16:37 mem=1732.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.008  |
|           TNS (ns):| -0.029  |
|    Violating Paths:|    9    |
|          All Paths:|  3929   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.593%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1312.4M, totSessionCpu=0:16:38 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1663.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1663.7M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:39.6/0:16:47.8 (1.0), mem = 1663.7M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:16:42.1/0:16:50.3 (1.0), mem = 1837.9M

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:43.2/0:16:51.4 (1.0), mem = 1751.9M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.008  TNS Slack -0.029 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.008|  -0.029|    69.59%|   0:00:00.0| 1771.0M|     worst|  default| result_reg[30]23/D  |
|  -0.006|  -0.014|    69.59%|   0:00:01.0| 1813.7M|     worst|  default| result_reg[29]/D    |
|  -0.006|  -0.014|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[29]/D    |
|  -0.006|  -0.014|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[29]/D    |
|  -0.001|  -0.003|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[30]7/D   |
|  -0.001|  -0.001|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[30]7/D   |
|  -0.001|  -0.001|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[30]7/D   |
|  -0.001|  -0.001|    69.59%|   0:00:00.0| 1813.7M|     worst|  default| result_reg[30]7/D   |
|   0.000|   0.000|    69.59%|   0:00:00.0| 1813.7M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1813.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1813.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:16:48.0/0:16:56.2 (1.0), mem = 1794.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:48.6/0:16:56.8 (1.0), mem = 1771.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.59%|        -|   0.000|   0.000|   0:00:00.0| 1771.7M|
|    69.59%|        2|   0.000|   0.000|   0:00:00.0| 1814.3M|
|    69.59%|        5|   0.000|   0.000|   0:00:02.0| 1814.3M|
|    69.59%|       11|   0.000|   0.000|   0:00:01.0| 1814.3M|
|    69.59%|        0|   0.000|   0.000|   0:00:00.0| 1814.3M|
|    69.59%|        0|   0.000|   0.000|   0:00:00.0| 1814.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.59
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
*** AreaOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:16:52.9/0:17:01.1 (1.0), mem = 1814.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1752.27M, totSessionCpu=0:16:53).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1784.64 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1784.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53009  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53009 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53009 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.13% V. EstWL: 5.567030e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       141( 0.19%)         4( 0.01%)   ( 0.20%) 
[NR-eGR]  metal3  (3)        12( 0.02%)         3( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        39( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              207( 0.03%)         7( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.89 seconds, mem = 1796.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.0, real=0:00:06.0)***
Iteration  7: Total net bbox = 4.574e+05 (2.45e+05 2.12e+05)
              Est.  stn bbox = 5.874e+05 (3.13e+05 2.74e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 2026.9M
Iteration  8: Total net bbox = 4.781e+05 (2.54e+05 2.24e+05)
              Est.  stn bbox = 6.121e+05 (3.24e+05 2.88e+05)
              cpu = 0:00:12.5 real = 0:00:13.0 mem = 2011.9M
Iteration  9: Total net bbox = 4.729e+05 (2.51e+05 2.22e+05)
              Est.  stn bbox = 6.057e+05 (3.20e+05 2.85e+05)
              cpu = 0:00:11.5 real = 0:00:12.0 mem = 2016.1M
Iteration 10: Total net bbox = 4.984e+05 (2.64e+05 2.35e+05)
              Est.  stn bbox = 6.327e+05 (3.34e+05 2.99e+05)
              cpu = 0:00:31.9 real = 0:00:32.0 mem = 2019.8M
Iteration 11: Total net bbox = 4.999e+05 (2.66e+05 2.34e+05)
              Est.  stn bbox = 6.312e+05 (3.35e+05 2.96e+05)
              cpu = 0:00:11.1 real = 0:00:11.0 mem = 2024.0M
Move report: Timing Driven Placement moves 44159 insts, mean move: 2.47 um, max move: 29.37 um
	Max move on inst (FE_OFC315_n3temp5_19): (228.38, 164.08) --> (225.43, 190.50)

Finished Incremental Placement (cpu=0:01:26, real=0:01:26, mem=2024.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:18:21 mem=2024.7M) ***
Total net bbox length = 5.104e+05 (2.752e+05 2.351e+05) (ext = 9.582e+03)
Move report: Detail placement moves 44159 insts, mean move: 0.65 um, max move: 16.21 um
	Max move on inst (U12054): (210.54, 227.50) --> (194.75, 227.08)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 2047.5MB
Summary Report:
Instances move: 44159 (out of 44159 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 16.21 um (Instance: U12054) (210.544, 227.499) -> (194.75, 227.08)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.907e+05 (2.524e+05 2.383e+05) (ext = 9.606e+03)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2047.5MB
*** Finished refinePlace (0:18:25 mem=2047.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2047.49 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2047.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53009  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53009 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53009 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.11% V. EstWL: 5.578300e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       131( 0.18%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)        10( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        39( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)        10( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              193( 0.03%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.73 seconds, mem = 2047.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2047.49 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2047.49 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2047.49 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2047.49 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2047.49 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2047.49 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186387
[NR-eGR] metal2  (2V) length: 1.468386e+05um, number of vias: 232607
[NR-eGR] metal3  (3H) length: 2.487857e+05um, number of vias: 83463
[NR-eGR] metal4  (4V) length: 1.143991e+05um, number of vias: 11134
[NR-eGR] metal5  (5H) length: 4.718244e+04um, number of vias: 8910
[NR-eGR] metal6  (6V) length: 4.407697e+04um, number of vias: 199
[NR-eGR] metal7  (7H) length: 7.040850e+02um, number of vias: 95
[NR-eGR] metal8  (8V) length: 1.367275e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.033541e+05um, number of vias: 522795
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.871585e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.94 seconds, mem = 2047.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:33, real=0:01:33)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2047.5M)
Extraction called for design 'FPU_Main' of instances=44159 and nets=53818 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1757.492M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:07, real = 0:02:06, mem = 1360.3M, totSessionCpu=0:18:28 **
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1778.3)
Total number of fetched objects 54526
End delay calculation. (MEM=1810.99 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1810.99 CPU=0:00:09.7 REAL=0:00:10.0)
*** Timing NOT met, worst failing slack is -0.012
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:42.2/0:18:50.2 (1.0), mem = 1827.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.047 Density 69.59
OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.008 TNS 0.000; reg2reg* WNS -0.012 TNS -0.047; HEPG WNS -0.012 TNS -0.047; all paths WNS -0.012 TNS -0.047
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.012|   -0.012|  -0.047|   -0.047|    69.59%|   0:00:00.0| 1862.1M|     worst|  reg2reg| result_reg[30]7/D   |
|   0.001|    0.001|   0.000|    0.000|    69.59%|   0:00:01.0| 1870.1M|     worst|  reg2reg| result_reg[30]36/D  |
|   0.007|    0.007|   0.000|    0.000|    69.60%|   0:00:01.0| 1870.1M|     worst|  reg2reg| result_reg[30]36/D  |
|   0.012|    0.008|   0.000|    0.000|    69.60%|   0:00:00.0| 1889.2M|     worst|  reg2reg| result_reg[30]46/D  |
|   0.012|    0.008|   0.000|    0.000|    69.60%|   0:00:00.0| 1889.2M|     worst|  reg2reg| result_reg[30]46/D  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1889.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|   0.008|    0.008|   0.000|    0.000|    69.60%|   0:00:00.0| 1889.2M|     worst|  default| result_reg[28]/D    |
|   0.013|    0.012|   0.000|    0.000|    69.60%|   0:00:00.0| 1889.2M|        NA|       NA| NA                  |
|   0.013|    0.012|   0.000|    0.000|    69.60%|   0:00:00.0| 1889.2M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1889.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:03.0 mem=1889.2M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.014 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.012 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 69.60
*** Starting refinePlace (0:18:52 mem=1889.2M) ***
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.606e+03)
Move report: Detail placement moves 34 insts, mean move: 0.90 um, max move: 2.16 um
	Max move on inst (FE_RC_724_0): (367.08, 29.68) --> (366.32, 31.08)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1889.2MB
Summary Report:
Instances move: 34 (out of 44173 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 2.16 um (Instance: FE_RC_724_0) (367.08, 29.68) -> (366.32, 31.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X1
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.606e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1889.2MB
*** Finished refinePlace (0:18:53 mem=1889.2M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1889.2M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1889.2M) ***
** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 69.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=1889.2M) ***

*** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:18:53.8/0:19:01.7 (1.0), mem = 1870.1M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:54.3/0:19:02.2 (1.0), mem = 1810.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.60%|        -|   0.000|   0.000|   0:00:00.0| 1810.2M|
|    69.60%|        1|   0.000|   0.000|   0:00:00.0| 1852.8M|
|    69.60%|       12|   0.000|   0.000|   0:00:03.0| 1852.8M|
|    69.58%|       44|   0.000|   0.000|   0:00:01.0| 1852.8M|
|    69.58%|        0|   0.000|   0.000|   0:00:01.0| 1852.8M|
|    69.58%|        0|   0.000|   0.000|   0:00:00.0| 1852.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
*** Starting refinePlace (0:19:00 mem=1852.8M) ***
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.605e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1852.8MB
Summary Report:
Instances move: 0 (out of 44161 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.605e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1852.8MB
*** Finished refinePlace (0:19:01 mem=1852.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1852.8M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1852.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:19:01.2/0:19:09.1 (1.0), mem = 1852.8M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1790.76M, totSessionCpu=0:19:01).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:01.6/0:19:09.5 (1.0), mem = 1790.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    43|    43|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.58|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      24|       0|      28|  69.60| 0:00:02.0|  1890.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.60| 0:00:00.0|  1890.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1890.7M) ***

*** Starting refinePlace (0:19:06 mem=1890.7M) ***
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.605e+03)
Move report: Detail placement moves 37 insts, mean move: 1.23 um, max move: 5.01 um
	Max move on inst (FE_OFC357_n4temp3_20): (219.64, 357.28) --> (216.03, 355.88)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1890.7MB
Summary Report:
Instances move: 37 (out of 44185 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 5.01 um (Instance: FE_OFC357_n4temp3_20) (219.64, 357.28) -> (216.03, 355.88)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X2
Total net bbox length = 4.908e+05 (2.525e+05 2.383e+05) (ext = 9.605e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1890.7MB
*** Finished refinePlace (0:19:07 mem=1890.7M) ***
*** maximum move = 5.01 um ***
*** Finished re-routing un-routed nets (1890.7M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1890.7M) ***
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:19:07.2/0:19:15.1 (1.0), mem = 1871.6M
End: GigaOpt postEco DRV Optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'FPU_Main' of instances=44185 and nets=53844 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1856.594M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1856.59 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53035  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53035 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53035 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.11% V. EstWL: 5.579210e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       133( 0.18%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        32( 0.04%)         2( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              184( 0.03%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 1856.59 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1846.59)
Total number of fetched objects 54552
End delay calculation. (MEM=1831.59 CPU=0:00:08.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1831.59 CPU=0:00:09.7 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:19:21 mem=1831.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:00, real = 0:02:59, mem = 1439.8M, totSessionCpu=0:19:21 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.598%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:02, real = 0:03:01, mem = 1440.4M, totSessionCpu=0:19:23 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:03:02, real = 0:03:02, mem = 1695.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> set_ccopt_property buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
<CMD> set_ccopt_property inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): synth
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1716 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/synth was created. It contains 1716 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=04/24 01:09:40, mem=1297.9M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          8.4
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -activeHoldViews                    { fast }
setOptMode -activeSetupViews                   { worst }
setOptMode -autoSetupViews                     { worst}
setOptMode -autoTDGRSetupViews                 { worst}
setOptMode -drcMargin                          0
setOptMode -fixCap                             true
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -fixTran                            true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1664.9M, init mem=1681.6M)
*info: Placed = 44185         
*info: Unplaced = 0           
Placement Density:69.60%(90351/129819)
Placement Density (including fixed std cells):69.60%(90351/129819)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1681.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1716 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1716 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1681.61 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1711.98 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1711.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53035  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53035 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53035 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.11% V. EstWL: 5.579210e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       133( 0.18%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        32( 0.04%)         2( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5  (5)         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              184( 0.03%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1723.72 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1723.72 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1723.72 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1723.72 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1723.72 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1723.72 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186437
[NR-eGR] metal2  (2V) length: 1.470827e+05um, number of vias: 232635
[NR-eGR] metal3  (3H) length: 2.492803e+05um, number of vias: 83349
[NR-eGR] metal4  (4V) length: 1.142143e+05um, number of vias: 11191
[NR-eGR] metal5  (5H) length: 4.662343e+04um, number of vias: 8902
[NR-eGR] metal6  (6V) length: 4.383875e+04um, number of vias: 219
[NR-eGR] metal7  (7H) length: 8.865650e+02um, number of vias: 103
[NR-eGR] metal8  (8V) length: 1.564710e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.034907e+05um, number of vias: 522836
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.878745e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.59 sec, Real: 1.59 sec, Curr Mem: 1723.72 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 129819.438um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/synth:
  Sources:                     pin clk
  Total number of sinks:       1716
  Delay constrained sinks:     1716
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst:setup.late:
  Skew target:                 0.040ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/synth with 1716 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.9 real=0:00:04.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for worst:setup.late...
      Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      hp wire lengths  : top=0.000um, trunk=1040.010um, leaf=2863.745um, total=3903.755um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 25 
    Bottom-up phase done. (took cpu=0:00:00.6 real=0:00:00.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:19:32 mem=1770.4M) ***
Total net bbox length = 4.943e+05 (2.542e+05 2.401e+05) (ext = 9.733e+03)
Move report: Detail placement moves 477 insts, mean move: 0.98 um, max move: 3.23 um
	Max move on inst (U162929): (309.51, 68.88) --> (312.74, 68.88)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1770.4MB
Summary Report:
Instances move: 477 (out of 44210 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 3.23 um (Instance: U162929) (309.51, 68.88) -> (312.74, 68.88)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 4.945e+05 (2.543e+05 2.402e+05) (ext = 9.730e+03)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1770.4MB
*** Finished refinePlace (0:19:33 mem=1770.4M) ***
    ClockRefiner summary
    All clock instances: Moved 79, flipped 40 and cell swapped 0 (out of a total of 1741).
    The largest move was 2.92 um for result_reg[6]31.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.5 real=0:00:01.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2.8,2.828)             5
    [2.828,2.856)           0
    [2.856,2.884)           0
    [2.884,2.912)           0
    [2.912,2.94)            0
    [2.94,2.968)            0
    [2.968,2.996)           0
    [2.996,3.024)           0
    [3.024,3.052)           0
    [3.052,3.08)            0
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------
         2.8         (302.670,173.880)    (302.670,171.080)    ccl_a clock buffer, uid:A8550 (a lib_cell BUF_X32) at (302.670,171.080), in power domain auto-default
         2.8         (124.640,151.480)    (124.640,148.680)    ccl_a clock buffer, uid:A8572 (a lib_cell BUF_X32) at (124.640,148.680), in power domain auto-default
         2.8         (124.640,115.080)    (124.640,112.280)    ccl_a clock buffer, uid:A8571 (a lib_cell BUF_X32) at (124.640,112.280), in power domain auto-default
         2.8         (124.640,115.080)    (124.640,117.880)    ccl clock buffer, uid:A8577 (a lib_cell BUF_X32) at (124.640,117.880), in power domain auto-default
         2.8         (302.480,71.680)     (302.480,68.880)     ccl clock buffer, uid:A8576 (a lib_cell BUF_X32) at (302.480,68.880), in power domain auto-default
         0           (316.605,247.147)    (316.605,247.147)    ccl_a clock buffer, uid:A8558 (a lib_cell BUF_X32) at (310.460,246.680), in power domain auto-default
         0           (301.025,224.748)    (301.025,224.748)    ccl_a clock buffer, uid:A8557 (a lib_cell BUF_X32) at (294.880,224.280), in power domain auto-default
         0           (332.375,325.548)    (332.375,325.548)    ccl_a clock buffer, uid:A8556 (a lib_cell BUF_X32) at (326.230,325.080), in power domain auto-default
         0           (308.625,174.348)    (308.625,174.348)    ccl_a clock buffer, uid:A8570 (a lib_cell BUF_X32) at (302.480,173.880), in power domain auto-default
         0           (305.645,69.812)     (305.645,69.812)     ccl clock buffer, uid:A8576 (a lib_cell BUF_X32) at (302.480,68.880), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.7 real=0:00:01.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=157.369fF, leaf=681.593fF, total=838.962fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.137, avg=0.111, sd=0.012], skew [0.049 vs 0.040*], 94.1% {0.094, 0.134} (wid=0.057 ws=0.038) (gid=0.080 gs=0.012)
    Skew group summary after 'Clustering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.137, avg=0.111, sd=0.012], skew [0.049 vs 0.040*], 94.1% {0.094, 0.134} (wid=0.057 ws=0.038) (gid=0.080 gs=0.012)
    Legalizer API calls during this step: 401 succeeded with high effort: 401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.4 real=0:00:02.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        26 (unrouted=26, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 26 nets for routing of which 26 have one or more fixed wires.
(ccopt eGR): Start to route 26 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1770.38 MB )
[NR-eGR] Read 115088 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1770.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 115088
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53060  numIgnoredNets=53034
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 26 clock nets ( 26 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.529200e+03um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 19 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.519400e+03um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 19 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.519400e+03um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 19 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.519400e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.163120e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1770.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186487
[NR-eGR] metal2  (2V) length: 1.460222e+05um, number of vias: 231881
[NR-eGR] metal3  (3H) length: 2.496635e+05um, number of vias: 83824
[NR-eGR] metal4  (4V) length: 1.162781e+05um, number of vias: 11306
[NR-eGR] metal5  (5H) length: 4.721722e+04um, number of vias: 8900
[NR-eGR] metal6  (6V) length: 4.383594e+04um, number of vias: 219
[NR-eGR] metal7  (7H) length: 8.865650e+02um, number of vias: 103
[NR-eGR] metal8  (8V) length: 1.564710e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.054683e+05um, number of vias: 522720
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.856330e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1767
[NR-eGR] metal2  (2V) length: 9.669550e+02um, number of vias: 1934
[NR-eGR] metal3  (3H) length: 3.159730e+03um, number of vias: 1384
[NR-eGR] metal4  (4V) length: 3.134455e+03um, number of vias: 119
[NR-eGR] metal5  (5H) length: 5.951900e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.856330e+03um, number of vias: 5204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.856330e+03um, number of vias: 5204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 1770.38 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=26, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1770.38 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 7646
[NR-eGR] Read numTotalNets=53060  numIgnoredNets=26
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 53034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53034 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.13% V. EstWL: 5.526556e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       127( 0.17%)         2( 0.00%)   ( 0.18%) 
[NR-eGR]  metal3  (3)         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)        46( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              193( 0.03%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.70 seconds, mem = 1770.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1770.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1770.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186487
[NR-eGR] metal2  (2V) length: 1.459509e+05um, number of vias: 231913
[NR-eGR] metal3  (3H) length: 2.472423e+05um, number of vias: 83945
[NR-eGR] metal4  (4V) length: 1.133602e+05um, number of vias: 12394
[NR-eGR] metal5  (5H) length: 4.982707e+04um, number of vias: 9875
[NR-eGR] metal6  (6V) length: 4.708544e+04um, number of vias: 235
[NR-eGR] metal7  (7H) length: 7.924150e+02um, number of vias: 100
[NR-eGR] metal8  (8V) length: 1.448230e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.057066e+05um, number of vias: 524949
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.92 seconds, mem = 1770.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.7, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'FPU_Main' of instances=44210 and nets=53869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1770.379M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
    cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
    cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
    sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
    wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
    wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
    hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 25 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.088, max=0.136, avg=0.111, sd=0.012], skew [0.048 vs 0.040*], 92.3% {0.093, 0.133} (wid=0.057 ws=0.038) (gid=0.079 gs=0.012)
  Skew group summary after clustering cong repair call:
    skew_group clk/synth: insertion delay [min=0.088, max=0.136, avg=0.111, sd=0.012], skew [0.048 vs 0.040*], 92.3% {0.093, 0.133} (wid=0.057 ws=0.038) (gid=0.079 gs=0.012)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.0 real=0:00:03.0)
  Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136, avg=0.111, sd=0.012], skew [0.048 vs 0.040*], 92.3% {0.093, 0.133} (wid=0.057 ws=0.038) (gid=0.079 gs=0.012)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136, avg=0.111, sd=0.012], skew [0.048 vs 0.040*], 92.3% {0.093, 0.133} (wid=0.057 ws=0.038) (gid=0.079 gs=0.012)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=325.850um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=325.850um^2
      cell capacitance : b=603.157fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=603.157fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=156.960fF, leaf=680.447fF, total=837.408fF
      wire lengths     : top=0.000um, trunk=1406.864um, leaf=6327.680um, total=7734.544um
      hp wire lengths  : top=0.000um, trunk=1051.210um, leaf=2867.225um, total=3918.435um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=8 avg=0.016ns sd=0.007ns min=0.008ns max=0.027ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 25 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/synth: insertion delay [min=0.088, max=0.136], skew [0.048 vs 0.040*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=312.816um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=312.816um^2
      cell capacitance : b=579.031fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=579.031fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=154.391fF, leaf=680.447fF, total=834.838fF
      wire lengths     : top=0.000um, trunk=1385.049um, leaf=6327.680um, total=7712.729um
      hp wire lengths  : top=0.000um, trunk=947.160um, leaf=2867.225um, total=3814.385um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=7 avg=0.019ns sd=0.009ns min=0.008ns max=0.031ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.018ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 24 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.130], skew [0.042 vs 0.040*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/synth: insertion delay [min=0.088, max=0.130], skew [0.042 vs 0.040*]
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=293.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=293.664um^2
      cell capacitance : b=540.350fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=540.350fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=167.004fF, leaf=680.743fF, total=847.746fF
      wire lengths     : top=0.000um, trunk=1496.495um, leaf=6330.349um, total=7826.844um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=7 avg=0.017ns sd=0.008ns min=0.008ns max=0.033ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.019ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 21 BUF_X16: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.087, max=0.122, avg=0.109, sd=0.009], skew [0.035 vs 0.040], 100% {0.087, 0.122} (wid=0.062 ws=0.045) (gid=0.084 gs=0.029)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/synth: insertion delay [min=0.087, max=0.122, avg=0.109, sd=0.009], skew [0.035 vs 0.040], 100% {0.087, 0.122} (wid=0.062 ws=0.045) (gid=0.084 gs=0.029)
    Legalizer API calls during this step: 230 succeeded with high effort: 230 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:07.6 real=0:00:07.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=293.664um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=293.664um^2
      cell capacitance : b=540.350fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=540.350fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=165.813fF, leaf=680.743fF, total=846.556fF
      wire lengths     : top=0.000um, trunk=1485.049um, leaf=6330.349um, total=7815.398um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=7 avg=0.017ns sd=0.008ns min=0.008ns max=0.032ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.019ns sd=0.004ns min=0.012ns max=0.026ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 21 BUF_X16: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.087, max=0.122], skew [0.035 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/synth: insertion delay [min=0.087, max=0.122], skew [0.035 vs 0.040]
    Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=113.316um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=113.316um^2
      cell capacitance : b=195.458fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=195.458fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=166.744fF, leaf=677.264fF, total=844.009fF
      wire lengths     : top=0.000um, trunk=1493.940um, leaf=6297.979um, total=7791.918um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=7 avg=0.011ns sd=0.004ns min=0.007ns max=0.018ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.034ns sd=0.004ns min=0.024ns max=0.042ns {18 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 1 BUF_X16: 7 BUF_X8: 15 BUF_X4: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/synth: insertion delay [min=0.085, max=0.124], skew [0.039 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/synth: insertion delay [min=0.085, max=0.124], skew [0.039 vs 0.040]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=98.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=98.952um^2
      cell capacitance : b=171.530fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=171.530fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=166.668fF, leaf=677.160fF, total=843.828fF
      wire lengths     : top=0.000um, trunk=1493.270um, leaf=6297.388um, total=7790.658um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=7 avg=0.011ns sd=0.003ns min=0.009ns max=0.016ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.037ns sd=0.008ns min=0.024ns max=0.063ns {16 <= 0.043ns, 1 <= 0.057ns, 1 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 1 BUF_X16: 3 BUF_X8: 18 BUF_X4: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/synth: insertion delay [min=0.088, max=0.123], skew [0.036 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/synth: insertion delay [min=0.088, max=0.123], skew [0.036 vs 0.040]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=86.184um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.184um^2
      cell capacitance : b=147.580fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.580fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=158.681fF, leaf=677.077fF, total=835.758fF
      wire lengths     : top=0.000um, trunk=1425.934um, leaf=6296.628um, total=7722.563um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=7 avg=0.013ns sd=0.004ns min=0.007ns max=0.018ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.039ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X16: 3 BUF_X8: 17 BUF_X4: 4 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127], skew [0.040 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127], skew [0.040 vs 0.040]
    Legalizer API calls during this step: 197 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
      cell areas       : b=86.184um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.184um^2
      cell capacitance : b=147.580fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.580fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=158.681fF, leaf=677.077fF, total=835.758fF
      wire lengths     : top=0.000um, trunk=1425.934um, leaf=6296.628um, total=7722.563um
      hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=7 avg=0.013ns sd=0.004ns min=0.007ns max=0.018ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.039ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X16: 3 BUF_X8: 17 BUF_X4: 4 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.114, sd=0.008], skew [0.040 vs 0.040], 100% {0.088, 0.127} (wid=0.048 ws=0.034) (gid=0.099 gs=0.031)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.114, sd=0.008], skew [0.040 vs 0.040], 100% {0.088, 0.127} (wid=0.048 ws=0.034) (gid=0.099 gs=0.031)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 26 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
          cell areas       : b=86.184um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.184um^2
          cell capacitance : b=147.580fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.580fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=158.681fF, leaf=677.077fF, total=835.758fF
          wire lengths     : top=0.000um, trunk=1425.934um, leaf=6296.628um, total=7722.563um
          hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=7 avg=0.013ns sd=0.004ns min=0.007ns max=0.018ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.039ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X16: 3 BUF_X8: 17 BUF_X4: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=24, i=0, icg=0, nicg=0, l=0, total=24
          cell areas       : b=86.184um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.184um^2
          cell capacitance : b=147.580fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.580fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=158.681fF, leaf=677.077fF, total=835.758fF
          wire lengths     : top=0.000um, trunk=1425.934um, leaf=6296.628um, total=7722.563um
          hp wire lengths  : top=0.000um, trunk=951.720um, leaf=2867.225um, total=3818.945um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=7 avg=0.013ns sd=0.004ns min=0.007ns max=0.018ns {7 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.039ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X16: 3 BUF_X8: 17 BUF_X4: 4 
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
          cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
          cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
          wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
          hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
          cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
          cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
          wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
          hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
    cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
    cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
    sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
    wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
    wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
    hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
          cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
          cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
          wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
          hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127], skew [0.033 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127, avg=0.114, sd=0.007], skew [0.033 vs 0.040], 100% {0.094, 0.127} (wid=0.046 ws=0.032) (gid=0.099 gs=0.026)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/synth: insertion delay [min=0.094, max=0.127, avg=0.114, sd=0.007], skew [0.033 vs 0.040], 100% {0.094, 0.127} (wid=0.046 ws=0.032) (gid=0.099 gs=0.026)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 27 Succeeded: 0
    Clock tree timing engine global stage delay update for worst:setup.late...
    Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.094, max=0.128], skew [0.034 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/synth: insertion delay [min=0.094, max=0.128], skew [0.034 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=159.095fF, leaf=677.465fF, total=836.561fF
      wire lengths     : top=0.000um, trunk=1429.664um, leaf=6300.688um, total=7730.352um
      hp wire lengths  : top=0.000um, trunk=954.520um, leaf=2867.225um, total=3821.745um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=8 avg=0.012ns sd=0.004ns min=0.007ns max=0.018ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.038ns sd=0.010ns min=0.024ns max=0.063ns {15 <= 0.043ns, 1 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.094, max=0.128, avg=0.114, sd=0.007], skew [0.034 vs 0.040], 100% {0.094, 0.128} (wid=0.046 ws=0.032) (gid=0.099 gs=0.025)
    Skew group summary after 'Improving clock skew':
      skew_group clk/synth: insertion delay [min=0.094, max=0.128, avg=0.114, sd=0.007], skew [0.034 vs 0.040], 100% {0.094, 0.128} (wid=0.046 ws=0.032) (gid=0.099 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizer API calls during this step: 114 succeeded with high effort: 114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 300 succeeded with high effort: 300 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.8)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizer API calls during this step: 87 succeeded with high effort: 87 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 300 succeeded with high effort: 300 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=91.238um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.238um^2
      cell capacitance : b=155.914fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=155.914fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=121.436fF, leaf=668.639fF, total=790.075fF
      wire lengths     : top=0.000um, trunk=1091.930um, leaf=6227.466um, total=7319.396um
      hp wire lengths  : top=0.000um, trunk=711.600um, leaf=2880.545um, total=3592.145um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=8 avg=0.011ns sd=0.003ns min=0.007ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.041ns sd=0.009ns min=0.030ns max=0.064ns {13 <= 0.043ns, 3 <= 0.057ns, 2 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X16: 4 BUF_X8: 16 BUF_X4: 5 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.110, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.096 gs=0.028)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.110, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.096 gs=0.028)
    Legalizer API calls during this step: 801 succeeded with high effort: 801 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.8 real=0:00:01.8)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1661.899fF fall=1540.501fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1653.742fF fall=1532.992fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
      cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=121.436fF, leaf=669.417fF, total=790.853fF
      wire lengths     : top=0.000um, trunk=1091.930um, leaf=6234.351um, total=7326.281um
      hp wire lengths  : top=0.000um, trunk=711.600um, leaf=2880.545um, total=3592.145um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=8 avg=0.011ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.044ns sd=0.010ns min=0.034ns max=0.064ns {12 <= 0.043ns, 3 <= 0.057ns, 2 <= 0.064ns, 1 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.100 gs=0.033)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.100 gs=0.033)
    Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
      cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=121.436fF, leaf=669.417fF, total=790.853fF
      wire lengths     : top=0.000um, trunk=1091.930um, leaf=6234.351um, total=7326.281um
      hp wire lengths  : top=0.000um, trunk=711.600um, leaf=2880.545um, total=3592.145um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=8 avg=0.011ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.044ns sd=0.010ns min=0.034ns max=0.064ns {12 <= 0.043ns, 3 <= 0.057ns, 2 <= 0.064ns, 1 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.100 gs=0.033)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.040) (gid=0.100 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=2, computed=23, moveTooSmall=21, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=84, accepted=8
        Max accepted move=11.730um, total accepted move=42.210um, average move=5.276um
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=4, computed=21, moveTooSmall=29, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=89, accepted=2
        Max accepted move=5.510um, total accepted move=6.910um, average move=3.455um
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=4, computed=21, moveTooSmall=29, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=93, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 296 succeeded with high effort: 296 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.6 real=0:00:00.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=22, computed=3, moveTooSmall=33, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=0, computed=25, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=25, accepted=2
        Max accepted move=1.140um, total accepted move=1.710um, average move=0.855um
        Move for wirelength. considered=26, filtered=26, permitted=25, cannotCompute=23, computed=2, moveTooSmall=0, resolved=0, predictFail=34, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
        cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
        cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
        sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
        wire capacitance : top=0.000fF, trunk=119.215fF, leaf=670.457fF, total=789.673fF
        wire lengths     : top=0.000um, trunk=1068.630um, leaf=6245.314um, total=7313.944um
        hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=18 avg=0.044ns sd=0.010ns min=0.034ns max=0.065ns {11 <= 0.043ns, 4 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.039) (gid=0.099 gs=0.032)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.039) (gid=0.099 gs=0.032)
      Legalizer API calls during this step: 506 succeeded with high effort: 506 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.8 real=0:00:00.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 27 , Succeeded = 0 , Constraints Broken = 25 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
      cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=119.215fF, leaf=670.457fF, total=789.673fF
      wire lengths     : top=0.000um, trunk=1068.630um, leaf=6245.314um, total=7313.944um
      hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.044ns sd=0.010ns min=0.034ns max=0.065ns {11 <= 0.043ns, 4 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.039) (gid=0.099 gs=0.032)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/synth: insertion delay [min=0.088, max=0.127, avg=0.111, sd=0.009], skew [0.039 vs 0.040], 100% {0.088, 0.127} (wid=0.051 ws=0.039) (gid=0.099 gs=0.032)
    Legalizer API calls during this step: 506 succeeded with high effort: 506 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.0 real=0:00:01.0)
  Total capacitance is (rise=2443.415fF fall=2322.664fF), of which (rise=789.673fF fall=789.673fF) is wire, and (rise=1653.742fF fall=1532.992fF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.3 real=0:00:03.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:19:44 mem=1770.4M) ***
Total net bbox length = 4.942e+05 (2.540e+05 2.401e+05) (ext = 9.725e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1770.4MB
Summary Report:
Instances move: 0 (out of 44210 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.942e+05 (2.540e+05 2.401e+05) (ext = 9.725e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1770.4MB
*** Finished refinePlace (0:19:44 mem=1770.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1741).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:05.4 real=0:00:05.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        26 (unrouted=26, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 26 nets for routing of which 26 have one or more fixed wires.
(ccopt eGR): Start to route 26 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1770.38 MB )
[NR-eGR] Read 115088 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1770.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 115088
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53060  numIgnoredNets=53034
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 26 clock nets ( 26 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.151200e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 16 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.114680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1770.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186487
[NR-eGR] metal2  (2V) length: 1.459781e+05um, number of vias: 231914
[NR-eGR] metal3  (3H) length: 2.470875e+05um, number of vias: 83926
[NR-eGR] metal4  (4V) length: 1.132739e+05um, number of vias: 12374
[NR-eGR] metal5  (5H) length: 4.968968e+04um, number of vias: 9875
[NR-eGR] metal6  (6V) length: 4.708544e+04um, number of vias: 235
[NR-eGR] metal7  (7H) length: 7.924150e+02um, number of vias: 100
[NR-eGR] metal8  (8V) length: 1.448230e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.053553e+05um, number of vias: 524911
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.505020e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1767
[NR-eGR] metal2  (2V) length: 9.941850e+02um, number of vias: 1935
[NR-eGR] metal3  (3H) length: 3.004890e+03um, number of vias: 1365
[NR-eGR] metal4  (4V) length: 3.048145e+03um, number of vias: 99
[NR-eGR] metal5  (5H) length: 4.578000e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.505020e+03um, number of vias: 5166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.505020e+03um, number of vias: 5166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 1770.38 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
Set FIXED routing status on 26 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'FPU_Main' of instances=44210 and nets=53869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1770.379M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst:setup.late...
        Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
          cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
          cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=119.720fF, leaf=673.585fF, total=793.306fF
          wire lengths     : top=0.000um, trunk=1073.330um, leaf=6431.690um, total=7505.020um
          hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.029ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 3 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
        Skew group summary eGRPC initial state:
          skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
            cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
            cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
            sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
            wire capacitance : top=0.000fF, trunk=119.720fF, leaf=673.585fF, total=793.306fF
            wire lengths     : top=0.000um, trunk=1073.330um, leaf=6431.690um, total=7505.020um
            hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.029ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 3 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 9, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 14
          CCOpt-eGRPC Downsizing: considered: 9, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
            cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
            cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
            sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
            wire capacitance : top=0.000fF, trunk=119.720fF, leaf=673.585fF, total=793.306fF
            wire lengths     : top=0.000um, trunk=1073.330um, leaf=6431.690um, total=7505.020um
            hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.029ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 3 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
            cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
            cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
            sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
            wire capacitance : top=0.000fF, trunk=119.720fF, leaf=673.585fF, total=793.306fF
            wire lengths     : top=0.000um, trunk=1073.330um, leaf=6431.690um, total=7505.020um
            hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.029ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 3 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
          cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
          cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
          sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
          wire capacitance : top=0.000fF, trunk=119.720fF, leaf=673.585fF, total=793.306fF
          wire lengths     : top=0.000um, trunk=1073.330um, leaf=6431.690um, total=7505.020um
          hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.029ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 3 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
        Skew group summary before routing clock trees:
          skew_group clk/synth: insertion delay [min=0.088, max=0.124, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.124} (wid=0.048 ws=0.037) (gid=0.100 gs=0.031)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:19:45 mem=1770.4M) ***
Total net bbox length = 4.942e+05 (2.540e+05 2.401e+05) (ext = 9.725e+03)
Move report: Detail placement moves 67 insts, mean move: 1.27 um, max move: 4.20 um
	Max move on inst (U2703): (121.22, 165.48) --> (121.22, 169.68)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1770.4MB
Summary Report:
Instances move: 67 (out of 44210 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 4.20 um (Instance: U2703) (121.22, 165.48) -> (121.22, 169.68)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
Total net bbox length = 4.943e+05 (2.541e+05 2.402e+05) (ext = 9.725e+03)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1770.4MB
*** Finished refinePlace (0:19:46 mem=1770.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1741).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 26 nets for routing of which 26 have one or more fixed wires.
(ccopt eGR): Start to route 26 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1770.38 MB )
[NR-eGR] Read 115088 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1770.38 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 115088
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=53060  numIgnoredNets=53034
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 26 clock nets ( 26 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.151200e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 16 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 16 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 16 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.148400e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.114680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1770.38 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1770.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1770.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 186487
[NR-eGR] metal2  (2V) length: 1.459781e+05um, number of vias: 231914
[NR-eGR] metal3  (3H) length: 2.470875e+05um, number of vias: 83926
[NR-eGR] metal4  (4V) length: 1.132739e+05um, number of vias: 12374
[NR-eGR] metal5  (5H) length: 4.968968e+04um, number of vias: 9875
[NR-eGR] metal6  (6V) length: 4.708544e+04um, number of vias: 235
[NR-eGR] metal7  (7H) length: 7.924150e+02um, number of vias: 100
[NR-eGR] metal8  (8V) length: 1.448230e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.053553e+05um, number of vias: 524911
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.505020e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 1767
[NR-eGR] metal2  (2V) length: 9.941850e+02um, number of vias: 1935
[NR-eGR] metal3  (3H) length: 3.004890e+03um, number of vias: 1365
[NR-eGR] metal4  (4V) length: 3.048145e+03um, number of vias: 99
[NR-eGR] metal5  (5H) length: 4.578000e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.505020e+03um, number of vias: 5166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.505020e+03um, number of vias: 5166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 1770.38 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/.rgf4QNr83
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 26 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 26 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/24 01:10:01, mem=1338.9M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 01:10:01 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=53869)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Thu Apr 24 01:10:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 53867 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.68 (MB), peak = 1841.93 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1381.25 (MB), peak = 1841.93 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Thu Apr 24 01:10:04 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.12 (MB)
#Total memory = 1381.44 (MB)
#Peak memory = 1841.93 (MB)
#
#
#Start global routing on Thu Apr 24 01:10:04 2025
#
#
#Start global routing initialization on Thu Apr 24 01:10:04 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Apr 24 01:10:04 2025
#
#Start routing resource analysis on Thu Apr 24 01:10:04 2025
#
#Routing resource analysis is done on Thu Apr 24 01:10:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2714           0       32761    73.07%
#  metal2         V        2005           0       32761     0.39%
#  metal3         H        2714           0       32761     0.00%
#  metal4         V        1359           0       32761     2.36%
#  metal5         H        1356           0       32761     0.00%
#  metal6         V        1359           0       32761     2.36%
#  metal7         H         451           0       32761     5.64%
#  metal8         V         453           0       32761    10.50%
#  metal9         H         172           8       32761    25.25%
#  metal10        V         133          49       32761    26.01%
#  --------------------------------------------------------------
#  Total                  12716       3.11%      327610    14.56%
#
#  26 nets (0.05%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 01:10:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1386.69 (MB), peak = 1841.93 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Apr 24 01:10:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.07 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1388.82 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.05 (MB), peak = 1841.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 809 (skipped).
#Total number of selected nets for routing = 26.
#Total number of unselected nets (but routable) for routing = 53034 (skipped).
#Total number of nets in the design = 53869.
#
#53034 skipped nets do not have any wires.
#26 routable nets have only global wires.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 26               0  
#------------------------------------------------
#        Total                 26               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26            3                 8           53026  
#-------------------------------------------------------------------------------
#        Total                 26            3                 8           53026  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        8(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 7350 um.
#Total half perimeter of net bounding box = 3912 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 892 um.
#Total wire length on LAYER metal3 = 2986 um.
#Total wire length on LAYER metal4 = 3024 um.
#Total wire length on LAYER metal5 = 447 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4363
#Up-Via Summary (total 4363):
#           
#-----------------------
# metal1           1767
# metal2           1425
# metal3           1078
# metal4             93
#-----------------------
#                  4363 
#
#Total number of involved priority nets 26
#Maximum src to sink distance for priority net 266.9
#Average of max src_to_sink distance for priority net 125.7
#Average of ave src_to_sink distance for priority net 68.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.93 (MB)
#Total memory = 1387.38 (MB)
#Peak memory = 1841.93 (MB)
#
#Finished global routing on Thu Apr 24 01:10:05 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.83 (MB), peak = 1841.93 (MB)
#Start Track Assignment.
#Done with 996 horizontal wires in 6 hboxes and 1263 vertical wires in 6 hboxes.
#Done with 987 horizontal wires in 6 hboxes and 1248 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 7663 um.
#Total half perimeter of net bounding box = 3912 um.
#Total wire length on LAYER metal1 = 412 um.
#Total wire length on LAYER metal2 = 822 um.
#Total wire length on LAYER metal3 = 2876 um.
#Total wire length on LAYER metal4 = 3098 um.
#Total wire length on LAYER metal5 = 455 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4363
#Up-Via Summary (total 4363):
#           
#-----------------------
# metal1           1767
# metal2           1425
# metal3           1078
# metal4             93
#-----------------------
#                  4363 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.76 (MB), peak = 1841.93 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 24.52 (MB)
#Total memory = 1393.77 (MB)
#Peak memory = 1841.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.9% of the total area was rechecked for DRC, and 39.7% required routing.
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1403.12 (MB), peak = 1841.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 7691 um.
#Total half perimeter of net bounding box = 3912 um.
#Total wire length on LAYER metal1 = 5 um.
#Total wire length on LAYER metal2 = 335 um.
#Total wire length on LAYER metal3 = 3403 um.
#Total wire length on LAYER metal4 = 3555 um.
#Total wire length on LAYER metal5 = 393 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5079
#Up-Via Summary (total 5079):
#           
#-----------------------
# metal1           1767
# metal2           1668
# metal3           1575
# metal4             69
#-----------------------
#                  5079 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.25 (MB)
#Total memory = 1401.01 (MB)
#Peak memory = 1841.93 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 7.26 (MB)
#Total memory = 1401.03 (MB)
#Peak memory = 1841.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 54.91 (MB)
#Total memory = 1393.79 (MB)
#Peak memory = 1841.93 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 01:10:13 2025
#
% End globalDetailRoute (date=04/24 01:10:13, total cpu=0:00:11.1, real=0:00:12.0, peak res=1394.0M, current mem=1394.0M)
        NanoRoute done. (took cpu=0:00:11.2 real=0:00:11.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 26 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000           7
       100.000     150.000          10
       150.000     200.000           7
       200.000     250.000           0
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          20
        0.000      2.000           4
        2.000      4.000           0
        4.000      6.000           0
        6.000      8.000           1
        8.000     10.000           0
       10.000     12.000           0
       12.000     14.000           0
       14.000     16.000           0
       16.000     18.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_24 (101 terminals)
    Guided length:  max path =   180.665um, total =   341.005um
    Routed length:  max path =   163.260um, total =   386.940um
    Deviation:      max path =    -9.634%,  total =    13.470%

    Net CTS_8 (94 terminals)
    Guided length:  max path =   158.325um, total =   349.365um
    Routed length:  max path =   152.110um, total =   383.450um
    Deviation:      max path =    -3.925%,  total =     9.756%

    Net CTS_3 (101 terminals)
    Guided length:  max path =    85.445um, total =   299.915um
    Routed length:  max path =    74.360um, total =   325.450um
    Deviation:      max path =   -12.973%,  total =     8.514%

    Net CTS_14 (95 terminals)
    Guided length:  max path =   142.624um, total =   349.459um
    Routed length:  max path =   134.550um, total =   375.470um
    Deviation:      max path =    -5.661%,  total =     7.443%

    Net CTS_17 (101 terminals)
    Guided length:  max path =   168.075um, total =   381.115um
    Routed length:  max path =   165.720um, total =   409.450um
    Deviation:      max path =    -1.401%,  total =     7.435%

    Net CTS_21 (93 terminals)
    Guided length:  max path =    97.626um, total =   333.903um
    Routed length:  max path =    92.140um, total =   357.130um
    Deviation:      max path =    -5.619%,  total =     6.956%

    Net CTS_16 (100 terminals)
    Guided length:  max path =   144.905um, total =   381.334um
    Routed length:  max path =   154.900um, total =   402.870um
    Deviation:      max path =     6.898%,  total =     5.648%

    Net CTS_6 (96 terminals)
    Guided length:  max path =    95.815um, total =   402.404um
    Routed length:  max path =    97.100um, total =   429.600um
    Deviation:      max path =     1.341%,  total =     6.758%

    Net CTS_5 (96 terminals)
    Guided length:  max path =   195.205um, total =   336.575um
    Routed length:  max path =   189.300um, total =   358.350um
    Deviation:      max path =    -3.025%,  total =     6.470%

    Net CTS_4 (100 terminals)
    Guided length:  max path =   129.875um, total =   349.184um
    Routed length:  max path =   127.860um, total =   371.730um
    Deviation:      max path =    -1.551%,  total =     6.457%

Set FIXED routing status on 26 net(s)
Set FIXED placed status on 25 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1728.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1758.56 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1758.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6142
[NR-eGR] Read numTotalNets=53060  numIgnoredNets=26
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 53034 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53034 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.12% V. EstWL: 5.527438e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       136( 0.18%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3  (3)        11( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        40( 0.05%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         5( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              196( 0.03%)         5( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1770.29 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1770.29 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1770.29 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1770.29 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1770.29 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 1770.29 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 4.545000e+00um, number of vias: 186487
[NR-eGR] metal2  (2V) length: 1.455622e+05um, number of vias: 231623
[NR-eGR] metal3  (3H) length: 2.475552e+05um, number of vias: 84112
[NR-eGR] metal4  (4V) length: 1.137065e+05um, number of vias: 12336
[NR-eGR] metal5  (5H) length: 4.943072e+04um, number of vias: 9861
[NR-eGR] metal6  (6V) length: 4.647360e+04um, number of vias: 259
[NR-eGR] metal7  (7H) length: 9.181100e+02um, number of vias: 117
[NR-eGR] metal8  (8V) length: 1.971480e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.056223e+05um, number of vias: 524795
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.58 sec, Curr Mem: 1770.29 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.6 real=0:00:01.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:13.7 real=0:00:13.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'FPU_Main' of instances=44210 and nets=53869 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1770.293M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
    cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
    cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
    sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
    wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
    wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
    hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
  Skew group summary after routing clock trees:
    skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
  CCOpt::Phase::Routing done. (took cpu=0:00:14.2 real=0:00:14.2)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
        cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
        cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
        sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
        wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
        wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
        hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 26, tested: 26, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
        cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
        cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
        sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
        wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
        wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
        hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 26, nets tested: 26, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
      cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
      cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
      sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
      wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
      wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
      hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
        cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
        cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
        sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
        wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
        wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
        hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        26 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=26, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 53843 (unrouted=809, trialRouted=53034, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=809, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst:setup.late...
  Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
    cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
    cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
    sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
    wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
    wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
    hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
  Skew group summary after post-conditioning:
    skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        25      86.450      147.758
  Inverters                       0       0.000        0.000
  Integrated Clock Gates          0       0.000        0.000
  Non-Integrated Clock Gates      0       0.000        0.000
  Clock Logic                     0       0.000        0.000
  All                            25      86.450      147.758
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1072.495
  Leaf      6618.130
  Total     7690.625
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        694.750
  Leaf        2885.295
  Total       3580.045
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------------
  Type     Gate        Wire       Total
  ----------------------------------------
  Top         0.000      0.000       0.000
  Trunk     147.758    119.879     267.636
  Leaf     1505.984    705.068    2211.052
  Total    1653.742    824.946    2478.689
  ----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------------------
  Count    Total       Average    Std. Dev.    Min      Max
  -----------------------------------------------------------
  1716     1505.984     0.878       0.008      0.854    0.903
  -----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071       8       0.010       0.004      0.005    0.016    {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}          -
  Leaf        0.071      18       0.042       0.011      0.028    0.064    {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X16    buffer      3        19.950
  BUF_X8     buffer     16        55.328
  BUF_X4     buffer      6        11.172
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.088     0.125     0.036       0.040         0.038           0.032           0.111        0.008     100% {0.088, 0.125}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst:setup.late    clk/synth     0.088     0.125     0.036       0.040         0.038           0.032           0.111        0.008     100% {0.088, 0.125}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1815.99)
Total number of fetched objects 54577
Total number of fetched objects 54577
End delay calculation. (MEM=1847.77 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1847.77 CPU=0:00:03.4 REAL=0:00:03.0)
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.110812
	 Executing: set_clock_latency -source -early -max -rise -0.110812 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.110812
	 Executing: set_clock_latency -source -late -max -rise -0.110812 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.10242
	 Executing: set_clock_latency -source -early -max -fall -0.10242 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.10242
	 Executing: set_clock_latency -source -late -max -fall -0.10242 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0879546
	 Executing: set_clock_latency -source -early -min -rise -0.0879546 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0879546
	 Executing: set_clock_latency -source -late -min -rise -0.0879546 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0794994
	 Executing: set_clock_latency -source -early -min -fall -0.0794994 [get_pins clk]
	Clock: clk, View: fast, Ideal Latency: 0, Propagated Latency: 0.0794994
	 Executing: set_clock_latency -source -late -min -fall -0.0794994 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:07.4 real=0:00:07.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=25, i=0, icg=0, nicg=0, l=0, total=25
  cell areas       : b=86.450um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=86.450um^2
  cell capacitance : b=147.758fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=147.758fF
  sink capacitance : count=1716, total=1505.984fF, avg=0.878fF, sd=0.008fF, min=0.854fF, max=0.903fF
  wire capacitance : top=0.000fF, trunk=119.879fF, leaf=705.068fF, total=824.946fF
  wire lengths     : top=0.000um, trunk=1072.495um, leaf=6618.130um, total=7690.625um
  hp wire lengths  : top=0.000um, trunk=694.750um, leaf=2885.295um, total=3580.045um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=8 avg=0.010ns sd=0.004ns min=0.005ns max=0.016ns {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=18 avg=0.042ns sd=0.011ns min=0.028ns max=0.064ns {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X16: 3 BUF_X8: 16 BUF_X4: 6 
Primary reporting skew groups after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
Skew group summary after update timingGraph:
  skew_group clk/synth: insertion delay [min=0.088, max=0.125, avg=0.111, sd=0.008], skew [0.036 vs 0.040], 100% {0.088, 0.125} (wid=0.048 ws=0.038) (gid=0.100 gs=0.031)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:07.4 real=0:00:07.3)
Runtime done. (took cpu=0:00:43.2 real=0:00:42.9)
Runtime Summary
===============
Clock Runtime:  (32%) Core CTS          13.86 (Init 3.59, Construction 3.19, Implementation 5.17, eGRPC 1.14, PostConditioning 0.43, Other 0.33)
Clock Runtime:  (38%) CTS services      16.47 (RefinePlace 2.64, EarlyGlobalClock 1.56, NanoRoute 11.17, ExtractRC 1.10, TimingAnalysis 0.00)
Clock Runtime:  (29%) Other CTS         12.57 (Init 2.00, CongRepair/EGR-DP 3.30, TimingUpdate 7.27, Other 0.00)
Clock Runtime: (100%) Total             42.90

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1360.6M, totSessionCpu=0:20:09 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1398.3M, totSessionCpu=0:20:11 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1721.2M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1881.66)
Total number of fetched objects 54577
End delay calculation. (MEM=1866.65 CPU=0:00:09.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1866.65 CPU=0:00:11.0 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:20:26 mem=1866.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.036  | -0.036  |  0.018  |
|           TNS (ns):| -0.092  | -0.092  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.664%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1515.5M, totSessionCpu=0:20:27 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1789.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1789.9M) ***
*** Starting optimizing excluded clock nets MEM= 1789.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1789.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:28.2/0:20:36.0 (1.0), mem = 1789.9M
*** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:20:32.0/0:20:39.8 (1.0), mem = 1813.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:32.8/0:20:40.6 (1.0), mem = 1813.9M
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
*info: 26 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.036  TNS Slack -0.092 
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+--------+----------+------------+--------+----------+---------+---------------------+
|  -0.036|  -0.092|    69.66%|   0:00:00.0| 1833.0M|     worst|  reg2reg| result_reg[30]33/D  |
|  -0.036|  -0.072|    69.67%|   0:00:01.0| 1875.7M|     worst|  reg2reg| result_reg[30]33/D  |
|  -0.004|  -0.012|    69.67%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]26/D  |
|  -0.004|  -0.012|    69.67%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]26/D  |
|  -0.004|  -0.007|    69.67%|   0:00:01.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.004|  -0.007|    69.67%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.004|  -0.007|    69.67%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.004|  -0.005|    69.68%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.004|  -0.004|    69.68%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.004|  -0.004|    69.68%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|  -0.002|  -0.002|    69.68%|   0:00:00.0| 1875.7M|     worst|  reg2reg| result_reg[30]7/D   |
|   0.000|   0.000|    69.68%|   0:00:00.0| 1875.7M|        NA|       NA| NA                  |
+--------+--------+----------+------------+--------+----------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1875.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1875.7M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         26 | default  |
| metal4 (z=4)  |          5 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:20:39.0/0:20:46.9 (1.0), mem = 1856.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:40.8/0:20:48.7 (1.0), mem = 1830.7M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 69.68
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.68%|        -|   0.001|   0.000|   0:00:00.0| 1830.7M|
|    69.66%|       85|   0.001|   0.000|   0:00:07.0| 1873.4M|
|    69.65%|       35|   0.001|   0.000|   0:00:02.0| 1873.4M|
|    69.65%|       15|   0.001|   0.000|   0:00:01.0| 1873.4M|
|    69.65%|        8|   0.001|   0.000|   0:00:00.0| 1873.4M|
|    69.65%|        2|   0.001|   0.000|   0:00:00.0| 1873.4M|
|    69.65%|        2|   0.001|   0.000|   0:00:01.0| 1873.4M|
|    69.64%|        5|   0.001|   0.000|   0:00:01.0| 1873.4M|
|    69.64%|       14|   0.001|   0.000|   0:00:01.0| 1873.4M|
|    69.64%|        0|   0.001|   0.000|   0:00:01.0| 1873.4M|
|    69.64%|        0|   0.001|   0.000|   0:00:00.0| 1873.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 69.64
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         26 | default  |
| metal4 (z=4)  |          3 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:15.3) (real = 0:00:15.0) **
*** Starting refinePlace (0:20:56 mem=1873.4M) ***
Total net bbox length = 4.943e+05 (2.541e+05 2.402e+05) (ext = 9.725e+03)
Move report: Detail placement moves 43 insts, mean move: 1.14 um, max move: 6.55 um
	Max move on inst (FE_OFC1537_n7427): (349.60, 227.08) --> (350.55, 221.48)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1876.4MB
Summary Report:
Instances move: 43 (out of 44195 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 6.55 um (Instance: FE_OFC1537_n7427) (349.6, 227.08) -> (350.55, 221.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 4.943e+05 (2.541e+05 2.402e+05) (ext = 9.725e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1876.4MB
*** Finished refinePlace (0:20:57 mem=1876.4M) ***
*** maximum move = 6.55 um ***
*** Finished re-routing un-routed nets (1876.4M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1876.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:16.4/0:00:16.3 (1.0), totSession cpu/real = 0:20:57.2/0:21:05.0 (1.0), mem = 1876.4M
End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:16, mem=1811.35M, totSessionCpu=0:20:57).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1841.73 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6142
[NR-eGR] Read numTotalNets=53070  numIgnoredNets=26
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53044 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53044 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.13% V. EstWL: 5.527718e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       124( 0.17%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]  metal3  (3)        13( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        40( 0.05%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         5( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              185( 0.03%)         4( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1853.47 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1853.47 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1853.47 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1853.47 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1853.47 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 1853.47 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 4.545000e+00um, number of vias: 186362
[NR-eGR] metal2  (2V) length: 1.456244e+05um, number of vias: 231544
[NR-eGR] metal3  (3H) length: 2.480634e+05um, number of vias: 84026
[NR-eGR] metal4  (4V) length: 1.139423e+05um, number of vias: 12232
[NR-eGR] metal5  (5H) length: 4.894293e+04um, number of vias: 9760
[NR-eGR] metal6  (6V) length: 4.662167e+04um, number of vias: 232
[NR-eGR] metal7  (7H) length: 8.662850e+02um, number of vias: 100
[NR-eGR] metal8  (8V) length: 1.494255e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.055598e+05um, number of vias: 524256
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.00 sec, Real: 1.99 sec, Curr Mem: 1838.47 MB )
Extraction called for design 'FPU_Main' of instances=44220 and nets=53879 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1838.469M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1836.47)
Total number of fetched objects 54587
End delay calculation. (MEM=1860.36 CPU=0:00:09.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1860.36 CPU=0:00:11.1 REAL=0:00:11.0)
Begin: GigaOpt postEco DRV Optimization
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:15.5/0:21:23.2 (1.0), mem = 1860.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    12|    12|    -0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  69.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       5|       0|       7|  69.64| 0:00:00.0|  1911.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  69.64| 0:00:00.0|  1911.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         26 | default  |
| metal4 (z=4)  |          3 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1911.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.1/0:00:05.0 (1.0), totSession cpu/real = 0:21:20.5/0:21:28.3 (1.0), mem = 1892.4M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.001 (bump = 0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.001
Begin: GigaOpt TNS non-legal recovery
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:21.4/0:21:29.1 (1.0), mem = 1892.4M
*info: 26 clock nets excluded
*info: 2 special nets excluded.
*info: 809 no-driver nets excluded.
*info: 26 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 69.64
OptDebug: Start of Optimizer TNS Pass: default* WNS 0.019 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.001ns TNS -0.001ns; HEPG WNS -0.001ns TNS -0.001ns; all paths WNS -0.001ns TNS -0.001ns; Real time 0:01:58
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|    69.64%|   0:00:00.0| 1911.4M|     worst|  reg2reg| result_reg[30]33/D  |
|   0.000|    0.000|   0.000|    0.000|    69.64%|   0:00:00.0| 1911.4M|     worst|       NA| NA                  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1911.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1911.4M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS 0.019 TNS 0.000; reg2reg* WNS 0.000 TNS 0.000; HEPG WNS 0.000 TNS 0.000; all paths WNS 0.000 TNS 0.000
CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:01:59
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.64
*** Starting refinePlace (0:21:25 mem=1911.4M) ***
Total net bbox length = 4.943e+05 (2.541e+05 2.402e+05) (ext = 9.725e+03)
Density distribution unevenness ratio = 5.289%
Move report: Detail placement moves 10 insts, mean move: 1.16 um, max move: 1.90 um
	Max move on inst (FE_OFC1545_N61128): (131.29, 108.08) --> (133.19, 108.08)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1911.4MB
Summary Report:
Instances move: 10 (out of 44200 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 1.90 um (Instance: FE_OFC1545_N61128) (131.29, 108.08) -> (133.19, 108.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 4.943e+05 (2.541e+05 2.402e+05) (ext = 9.725e+03)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1911.4MB
*** Finished refinePlace (0:21:26 mem=1911.4M) ***
*** maximum move = 1.90 um ***
*** Finished re-routing un-routed nets (1911.4M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1911.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.64
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         26 | default  |
| metal4 (z=4)  |          3 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1911.4M) ***

*** SetupOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:21:27.1/0:21:34.8 (1.0), mem = 1892.4M
End: GigaOpt TNS non-legal recovery

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'FPU_Main' of instances=44225 and nets=53884 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1877.363M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1877.36 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6142
[NR-eGR] Read numTotalNets=53075  numIgnoredNets=26
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53049 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53049 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.13% V. EstWL: 5.527900e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       127( 0.17%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]  metal3  (3)        12( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        40( 0.05%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              189( 0.03%)         3( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 1877.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1875.36)
Total number of fetched objects 54592
End delay calculation. (MEM=1860.36 CPU=0:00:09.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1860.36 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:21:42 mem=1860.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:34, real = 0:01:33, mem = 1527.6M, totSessionCpu=0:21:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.644%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:35, mem = 1531.1M, totSessionCpu=0:21:44 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 10 warning(s), 0 error(s)

#% End ccopt_design (date=04/24 01:11:58, total cpu=0:02:19, real=0:02:18, peak res=1634.7M, current mem=1441.7M)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1732.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.644%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.54 sec
Total Real time: 4.0 sec
Total Memory Usage: 1749.386719 Mbytes
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1718.4M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1741.21)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 54592
End delay calculation. (MEM=1773.9 CPU=0:00:09.2 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1773.9 CPU=0:00:10.6 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:11.0 totSessionCpu=0:22:01 mem=1773.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.189  | -0.189  | -0.083  |
|           TNS (ns):|-170.868 |-168.996 | -2.302  |
|    Violating Paths:|  2807   |  2740   |   96    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

Density: 69.644%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 14.2 sec
Total Real time: 14.0 sec
Total Memory Usage: 1686.894531 Mbytes
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew true -noBoundary true -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1.0 -reclaimArea true -simplifyNetlist true -allEndPoints true -setupTargetSlack 0.000 -holdTargetSlack 0.001 -maxDensity 0.950 -drcMargin 0.000 -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1382.3M, totSessionCpu=0:22:01 **
**INFO: User settings:
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   0.1
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   1
setExtractRCMode -total_c_th                      0
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -maxSkew                        true
setUsefulSkewMode -noBoundary                     true
setUsefulSkewMode -useCells                       {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setOptMode -activeSetupViews                      { worst }
setOptMode -allEndPoints                          true
setOptMode -autoSetupViews                        { worst}
setOptMode -autoTDGRSetupViews                    { worst}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         true
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0.001
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           none
setOptMode -preserveAllSequential                 false
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -skew                             true
setAnalysisMode -usefulSkew                       true
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1420.3M, totSessionCpu=0:22:03 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0.001
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1741.0M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:04 mem=1741.0M ***
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1747.74)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 54592
End delay calculation. (MEM=1780.43 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1780.43 CPU=0:00:10.5 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:22:19 mem=1780.4M)

Active hold views:
 fast
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:16.3 real=0:00:17.0 totSessionCpu=0:22:21 mem=1795.7M ***
Done building hold timer [151847 node(s), 443977 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.7 real=0:00:23.0 totSessionCpu=0:22:27 mem=1826.0M ***
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1809.02)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 54592
End delay calculation. (MEM=1848.91 CPU=0:00:09.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1848.91 CPU=0:00:10.7 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:22:41 mem=1848.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:36.4 real=0:00:37.0 totSessionCpu=0:22:41 mem=1848.9M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.189  | -0.189  | -0.083  |
|           TNS (ns):|-170.868 |-168.996 | -2.302  |
|    Violating Paths:|  2807   |  2740   |   96    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.644%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1519.2M, totSessionCpu=0:22:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:43.6/0:22:51.6 (1.0), mem = 1799.2M
*info: Run optDesign holdfix with 1 thread.
Info: 26 nets with fixed/cover wires excluded.
Info: 26 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:40.3 real=0:00:41.0 totSessionCpu=0:22:44 mem=1976.1M density=69.644% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.189|  -170.87|    2806|          0|       0(     0)|    69.64%|   0:00:00.0|  1976.1M|
|   1|  -0.189|  -170.87|    2806|          0|       0(     0)|    69.64%|   0:00:00.0|  1976.1M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.189|  -170.87|    2806|          0|       0(     0)|    69.64%|   0:00:00.0|  1976.1M|
|   1|  -0.171|  -116.42|    2216|       1518|       1(     0)|    70.88%|   0:00:29.0|  1983.1M|
|   2|  -0.154|   -78.29|    1443|       1246|       1(     1)|    71.92%|   0:00:14.0|  1957.7M|
|   3|  -0.139|   -53.82|    1044|       1067|       1(     1)|    72.70%|   0:00:08.0|  1993.9M|
|   4|  -0.122|   -34.59|     857|        926|       1(     1)|    73.37%|   0:00:06.0|  1993.9M|
|   5|  -0.105|   -19.50|     631|        808|       1(     1)|    73.91%|   0:00:05.0|  1993.9M|
|   6|  -0.088|    -9.71|     379|        570|       2(     1)|    74.30%|   0:00:04.0|  1993.9M|
|   7|  -0.071|    -4.23|     214|        340|       0(     0)|    74.53%|   0:00:02.0|  1993.9M|
|   8|  -0.055|    -1.52|      94|        203|       0(     0)|    74.66%|   0:00:01.0|  1993.9M|
|   9|  -0.040|    -0.54|      33|         87|       0(     0)|    74.72%|   0:00:01.0|  1993.9M|
|  10|  -0.025|    -0.18|      15|         31|       0(     0)|    74.74%|   0:00:00.0|  1993.9M|
|  11|  -0.010|    -0.04|       7|         16|       0(     0)|    74.75%|   0:00:00.0|  1993.9M|
|  12|   0.001|     0.00|       0|          7|       0(     0)|    74.75%|   0:00:00.0|  1993.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 6819 cells added for Phase I
*info:    Total 7 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:55 real=0:01:55 totSessionCpu=0:23:59 mem=1993.9M density=74.750% ***

*info:
*info: Added a total of 6819 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          864 cells of type 'BUF_X1' used
*info:            6 cells of type 'BUF_X16' used
*info:           28 cells of type 'BUF_X2' used
*info:           56 cells of type 'BUF_X32' used
*info:          230 cells of type 'BUF_X4' used
*info:            4 cells of type 'BUF_X8' used
*info:         5238 cells of type 'CLKBUF_X1' used
*info:            7 cells of type 'CLKBUF_X2' used
*info:          386 cells of type 'CLKBUF_X3' used
*info:
*info: Total 7 instances resized
*info:       in which 5 FF resizing
*info:

*** Starting refinePlace (0:23:59 mem=1993.9M) ***
Total net bbox length = 5.410e+05 (2.791e+05 2.619e+05) (ext = 9.454e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1993.9MB
Summary Report:
Instances move: 0 (out of 51019 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.410e+05 (2.791e+05 2.619e+05) (ext = 9.454e+03)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1993.9MB
*** Finished refinePlace (0:24:00 mem=1993.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1993.9M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1993.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:57 real=0:01:57 totSessionCpu=0:24:01 mem=1993.9M density=74.750%) ***
*** HoldOpt [finish] : cpu/real = 0:01:17.3/0:01:17.3 (1.0), totSession cpu/real = 0:24:00.9/0:24:08.8 (1.0), mem = 1974.8M
**INFO: total 6825 insts, 0 nets marked don't touch
**INFO: total 6825 insts, 0 nets marked don't touch DB property
**INFO: total 6825 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 15.299%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0042
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 15.299%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0042)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1869.18 MB )
[NR-eGR] Read 52756 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1869.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 52756
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 26  Num Prerouted Wires = 6142
[NR-eGR] Read numTotalNets=59894  numIgnoredNets=26
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 59868 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59868 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.15% V. EstWL: 5.978742e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       152( 0.21%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3  (3)        10( 0.01%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        70( 0.09%)         1( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5  (5)         5( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              244( 0.04%)         6( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.84 sec, Real: 0.84 sec, Curr Mem: 1882.43 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 1495.8M, totSessionCpu=0:24:03 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1819.3)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 61411
End delay calculation. (MEM=1850.73 CPU=0:00:09.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1850.73 CPU=0:00:11.1 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:24:17 mem=1850.7M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1790.53)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 61411
End delay calculation. (MEM=1855.22 CPU=0:00:09.7 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1855.22 CPU=0:00:11.2 REAL=0:00:11.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=0:24:32 mem=1855.2M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.020  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.750%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:32, real = 0:02:32, mem = 1560.5M, totSessionCpu=0:24:33 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for worst:setup.early...
Clock tree timing engine global stage delay update for worst:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst:setup.late...
Clock tree timing engine global stage delay update for worst:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.early...
Clock tree timing engine global stage delay update for fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast:hold.late...
Clock tree timing engine global stage delay update for fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

------------------------------------------------------------
Cell type                     Count    Area      Capacitance
------------------------------------------------------------
Buffers                        25      86.450      147.758
Inverters                       0       0.000        0.000
Integrated Clock Gates          0       0.000        0.000
Non-Integrated Clock Gates      0       0.000        0.000
Clock Logic                     0       0.000        0.000
All                            25      86.450      147.758
------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1072.495
Leaf      6618.130
Total     7690.625
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        694.750
Leaf        2885.295
Total       3580.045
-----------------------


Clock DAG capacitances:
=======================

----------------------------------------
Type     Gate        Wire       Total
----------------------------------------
Top         0.000      0.000       0.000
Trunk     147.758    119.957     267.715
Leaf     1506.017    705.101    2211.118
Total    1653.774    825.058    2478.833
----------------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------------------
Count    Total       Average    Std. Dev.    Min      Max
-----------------------------------------------------------
1716     1506.016     0.878       0.008      0.854    0.903
-----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       8       0.010       0.004      0.005    0.016    {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}          -
Leaf        0.071      18       0.042       0.011      0.028    0.064    {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------
Name       Type      Inst     Inst Area 
                     Count    (um^2)
----------------------------------------
BUF_X16    buffer      3        19.950
BUF_X8     buffer     16        55.328
BUF_X4     buffer      6        11.172
----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)      
                                                                 (Ohms)                                     
---------------------------------------------------------------------------------------------------------------------------
clk           0     25    0      0       5       100    266.085    6267.99     86.450    825.058  1653.774  clk
---------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1716       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
-----------------------------------------------------------------------------------------------------------------
  0     25    0      0       5       3.125     100    95.3333  266.085    626.799     86.450    825.058  1653.774
-----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1716       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    2.690   124.001  266.085   51.543
Source-sink manhattan distance (um)   2.300   113.112  265.620   48.114
Source-sink resistance (Ohm)         20.783   347.951  626.799  130.621
-----------------------------------------------------------------------

Transition distribution for half-corner worst:setup.late:
=========================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.071       8       0.010       0.004      0.005    0.016    {8 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}          -
Leaf        0.071      18       0.042       0.011      0.028    0.064    {13 <= 0.043ns, 2 <= 0.057ns, 1 <= 0.064ns, 2 <= 0.068ns, 0 <= 0.071ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 25
# Inverters           :  0
  Total               : 25
Minimum depth         :  2
Maximum depth         :  3
Buffering area (um^2) : 86.450

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1716       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1716       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------
Timing Corner      Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
--------------------------------------------------------------------------------------------------------------------------------
fast:hold.early       0.057          0.034         0.014          0.013      ignored            -      ignored            -
fast:hold.late        0.057          0.034         0.015          0.013      ignored            -      ignored            -
worst:setup.early     0.064          0.037         0.016          0.012      ignored            -      ignored            -
worst:setup.late      0.064          0.037         0.016          0.012      auto computed   0.071     auto computed   0.071
--------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_clock_tree_structure
Clock tree clk:
 Total FF: 1716
 Max Level: 5
  (L1) output port clk
   \_ (L2) CTS_ccl_a_buf_00078/A -> Z (BUF_X4)
   |   \_ (L3) CTS_ccl_a_buf_00034/A -> Z (BUF_X4)
   |   |   \_ ... (92 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00044/A -> Z (BUF_X4)
   |       \_ ... (100 sinks omitted)
   \_ (L2) CTS_ccl_a_buf_00080/A -> Z (BUF_X8)
   |   \_ (L3) CTS_ccl_a_buf_00036/A -> Z (BUF_X4)
   |   |   \_ (L4) CTS_cdb_buf_00104/A -> Z (BUF_X8)
   |   |       \_ ... (93 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00042/A -> Z (BUF_X4)
   |   |   \_ ... (94 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00048/A -> Z (BUF_X8)
   |   |   \_ ... (99 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00050/A -> Z (BUF_X8)
   |   |   \_ ... (95 sinks omitted)
   |   \_ (L3) CTS_ccl_a_buf_00052/A -> Z (BUF_X8)
   |       \_ ... (95 sinks omitted)
   \_ (L2) CTS_ccl_buf_00089/A -> Z (BUF_X16)
       \_ (L3) CTS_ccl_a_buf_00076/A -> Z (BUF_X16)
       |   \_ (L4) CTS_ccl_a_buf_00022/A -> Z (BUF_X8)
       |   |   \_ ... (94 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00024/A -> Z (BUF_X8)
       |   |   \_ ... (93 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00026/A -> Z (BUF_X8)
       |   |   \_ ... (91 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00054/A -> Z (BUF_X8)
       |       \_ ... (100 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00082/A -> Z (BUF_X8)
       |   \_ (L4) CTS_ccl_a_buf_00020/A -> Z (BUF_X8)
       |   |   \_ ... (100 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00028/A -> Z (BUF_X8)
       |   |   \_ ... (99 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00030/A -> Z (BUF_X8)
       |   |   \_ ... (99 sinks omitted)
       |   \_ (L4) CTS_ccl_a_buf_00040/A -> Z (BUF_X8)
       |       \_ ... (100 sinks omitted)
       \_ (L3) CTS_ccl_a_buf_00084/A -> Z (BUF_X4)
           \_ (L4) CTS_ccl_a_buf_00032/A -> Z (BUF_X8)
           |   \_ ... (80 sinks omitted)
           \_ (L4) CTS_ccl_a_buf_00038/A -> Z (BUF_X16)
           |   \_ ... (100 sinks omitted)
           \_ (L4) CTS_ccl_a_buf_00046/A -> Z (BUF_X8)
               \_ ... (92 sinks omitted)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=04/24 01:14:48, mem=1482.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.07 (MB), peak = 1841.93 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1741.6M, init mem=1758.4M)
*info: Placed = 51044          (Fixed = 25)
*info: Unplaced = 0           
Placement Density:74.75%(97040/129819)
Placement Density (including fixed std cells):74.75%(97040/129819)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1758.4M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (26) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1758.4M) ***
% Begin globalDetailRoute (date=04/24 01:14:48, mem=1477.8M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 01:14:48 2025
#
#Generating timing data, please wait...
#59894 total nets, 59894 already routed, 59894 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 61411
End delay calculation. (MEM=1804.44 CPU=0:00:09.6 REAL=0:00:09.0)
#Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1415.82 (MB), peak = 1841.93 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=60703)
#Start reading timing information from file .timing_file_25990.tif.gz ...
#Read in timing information for 99 ports, 51044 instances from timing file .timing_file_25990.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Start routing data preparation on Thu Apr 24 01:15:11 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 60701 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.68 (MB), peak = 1841.93 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1468.29 (MB), peak = 1841.93 (MB)
#
#Finished routing data preparation on Thu Apr 24 01:15:12 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.03 (MB)
#Total memory = 1468.38 (MB)
#Peak memory = 1841.93 (MB)
#
#
#Start global routing on Thu Apr 24 01:15:12 2025
#
#
#Start global routing initialization on Thu Apr 24 01:15:12 2025
#
#Number of eco nets is 4
#
#Start global routing data preparation on Thu Apr 24 01:15:12 2025
#
#Start routing resource analysis on Thu Apr 24 01:15:12 2025
#
#Routing resource analysis is done on Thu Apr 24 01:15:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2714           0       32761    77.87%
#  metal2         V        2005           0       32761     0.39%
#  metal3         H        2714           0       32761     0.00%
#  metal4         V        1359           0       32761     2.36%
#  metal5         H        1356           0       32761     0.00%
#  metal6         V        1359           0       32761     2.36%
#  metal7         H         451           0       32761     5.64%
#  metal8         V         453           0       32761    10.50%
#  metal9         H         172           8       32761    25.25%
#  metal10        V         133          49       32761    26.01%
#  --------------------------------------------------------------
#  Total                  12716       3.11%      327610    15.04%
#
#  26 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 01:15:12 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1475.95 (MB), peak = 1841.93 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 01:15:12 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.86 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.19 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1515.70 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1515.72 (MB), peak = 1841.93 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1527.67 (MB), peak = 1841.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 809 (skipped).
#Total number of routable nets = 59894.
#Total number of nets in the design = 60703.
#
#59872 routable nets have only global wires.
#22 routable nets have only detail routed wires.
#16 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  4            7                 8           59856  
#-------------------------------------------------------------------------------
#        Total                  4            7                 8           59856  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26            7                 8           59856  
#-------------------------------------------------------------------------------
#        Total                 26            7                 8           59856  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      854(2.61%)    280(0.85%)     55(0.17%)      2(0.01%)   (3.64%)
#  metal3       19(0.06%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#  metal4       90(0.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.27%)
#  metal5        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    965(0.32%)    281(0.09%)     55(0.02%)      2(0.00%)   (0.44%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.43% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |           3257.11 |           3286.22 |    11.20    11.20   369.60   369.60 |
[hotspot] |   metal2(V)    |              6.89 |             62.00 |   162.40    16.80   179.19    28.00 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.89 |              3.56 |   168.00    11.20   179.19    22.39 |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |             28.44 |             28.44 |   364.00    11.20   375.19    22.39 |
[hotspot] |   metal9(H)    |             28.44 |            227.56 |     5.59    11.20    16.80    22.39 |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)  3257.11 | (metal1)  3286.22 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              5.11 |             29.56 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 5.11/29.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   162.40    16.80   179.19    28.00 |        4.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    44.80    56.00    56.00    67.20 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    44.80    72.80    56.00    84.00 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   123.20    95.20   134.40   106.39 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    44.80   162.40    56.00   173.59 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 601422 um.
#Total half perimeter of net bounding box = 612305 um.
#Total wire length on LAYER metal1 = 397 um.
#Total wire length on LAYER metal2 = 133887 um.
#Total wire length on LAYER metal3 = 257186 um.
#Total wire length on LAYER metal4 = 119854 um.
#Total wire length on LAYER metal5 = 62567 um.
#Total wire length on LAYER metal6 = 27439 um.
#Total wire length on LAYER metal7 = 67 um.
#Total wire length on LAYER metal8 = 25 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 380493
#Up-Via Summary (total 380493):
#           
#-----------------------
# metal1         191175
# metal2         131152
# metal3          43917
# metal4           9690
# metal5           4529
# metal6             26
# metal7              4
#-----------------------
#                380493 
#
#Max overcon = 7 tracks.
#Total overcon = 0.44%.
#Worst layer Gcell overcon rate = 0.27%.
#
#Global routing statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 56.50 (MB)
#Total memory = 1524.88 (MB)
#Peak memory = 1841.93 (MB)
#
#Finished global routing on Thu Apr 24 01:15:55 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.32 (MB), peak = 1841.93 (MB)
#Start Track Assignment.
#Done with 88611 horizontal wires in 6 hboxes and 82567 vertical wires in 6 hboxes.
#Done with 22365 horizontal wires in 6 hboxes and 17410 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       394.07 	  0.03%  	  0.00% 	  0.03%
# metal2    131556.54 	  0.09%  	  0.00% 	  0.00%
# metal3    251510.58 	  0.09%  	  0.00% 	  0.00%
# metal4    116318.94 	  0.10%  	  0.00% 	  0.01%
# metal5     62304.20 	  0.01%  	  0.00% 	  0.00%
# metal6     27578.32 	  0.01%  	  0.00% 	  0.00%
# metal7        73.85 	  0.00%  	  0.00% 	  0.00%
# metal8        26.56 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      589763.05  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 641021 um.
#Total half perimeter of net bounding box = 612305 um.
#Total wire length on LAYER metal1 = 29958 um.
#Total wire length on LAYER metal2 = 130989 um.
#Total wire length on LAYER metal3 = 269279 um.
#Total wire length on LAYER metal4 = 119927 um.
#Total wire length on LAYER metal5 = 63053 um.
#Total wire length on LAYER metal6 = 27717 um.
#Total wire length on LAYER metal7 = 73 um.
#Total wire length on LAYER metal8 = 26 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 380493
#Up-Via Summary (total 380493):
#           
#-----------------------
# metal1         191175
# metal2         131152
# metal3          43917
# metal4           9690
# metal5           4529
# metal6             26
# metal7              4
#-----------------------
#                380493 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1522.11 (MB), peak = 1841.93 (MB)
#
#number of short segments in preferred routing layers
#	metal4    metal5    Total 
#	7         4         11        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = 62.17 (MB)
#Total memory = 1523.51 (MB)
#Peak memory = 1841.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2       16       18
#	metal2        6       11       17
#	metal3        0        2        2
#	Totals        8       29       37
#7054 out of 51044 instances (13.8%) need to be verified(marked ipoed), dirty area = 5.3%.
#68.1% of the total area is being checked for drcs
#68.1% of the total area was checked
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2       16       18
#	metal2        6       11       17
#	metal3        0        2        2
#	Totals        8       29       37
#cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1536.26 (MB), peak = 1841.93 (MB)
#start 1st optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        6        7
#	metal2        4        3        7
#	Totals        5        9       14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.16 (MB), peak = 1841.93 (MB)
#start 2nd optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        6        7
#	metal2        2        3        5
#	Totals        3        9       12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.21 (MB), peak = 1841.93 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1537.45 (MB), peak = 1841.93 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.45 (MB), peak = 1841.93 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.45 (MB), peak = 1841.93 (MB)
#start 6th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.46 (MB), peak = 1841.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 647945 um.
#Total half perimeter of net bounding box = 612305 um.
#Total wire length on LAYER metal1 = 18177 um.
#Total wire length on LAYER metal2 = 207092 um.
#Total wire length on LAYER metal3 = 248612 um.
#Total wire length on LAYER metal4 = 98694 um.
#Total wire length on LAYER metal5 = 54785 um.
#Total wire length on LAYER metal6 = 20527 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 389297
#Up-Via Summary (total 389297):
#           
#-----------------------
# metal1         199164
# metal2         145917
# metal3          35095
# metal4           6594
# metal5           2512
# metal6             11
# metal7              4
#-----------------------
#                389297 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:51
#Elapsed time = 00:02:51
#Increased memory = 3.69 (MB)
#Total memory = 1527.20 (MB)
#Peak memory = 1841.93 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1531.12 (MB), peak = 1841.93 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 01:19:13 2025
#
#
#Start Post Route Wire Spread.
#Done with 18828 horizontal wires in 11 hboxes and 10360 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 655716 um.
#Total half perimeter of net bounding box = 612305 um.
#Total wire length on LAYER metal1 = 18251 um.
#Total wire length on LAYER metal2 = 208760 um.
#Total wire length on LAYER metal3 = 252439 um.
#Total wire length on LAYER metal4 = 100012 um.
#Total wire length on LAYER metal5 = 55487 um.
#Total wire length on LAYER metal6 = 20710 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 389297
#Up-Via Summary (total 389297):
#           
#-----------------------
# metal1         199164
# metal2         145917
# metal3          35095
# metal4           6594
# metal5           2512
# metal6             11
# metal7              4
#-----------------------
#                389297 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1533.94 (MB), peak = 1841.93 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1533.94 (MB), peak = 1841.93 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 655716 um.
#Total half perimeter of net bounding box = 612305 um.
#Total wire length on LAYER metal1 = 18251 um.
#Total wire length on LAYER metal2 = 208760 um.
#Total wire length on LAYER metal3 = 252439 um.
#Total wire length on LAYER metal4 = 100012 um.
#Total wire length on LAYER metal5 = 55487 um.
#Total wire length on LAYER metal6 = 20710 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 389297
#Up-Via Summary (total 389297):
#           
#-----------------------
# metal1         199164
# metal2         145917
# metal3          35095
# metal4           6594
# metal5           2512
# metal6             11
# metal7              4
#-----------------------
#                389297 
#
#detailRoute Statistics:
#Cpu time = 00:03:30
#Elapsed time = 00:03:30
#Increased memory = 8.31 (MB)
#Total memory = 1531.82 (MB)
#Peak memory = 1841.93 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:49
#Elapsed time = 00:04:48
#Increased memory = -30.25 (MB)
#Total memory = 1447.60 (MB)
#Peak memory = 1841.93 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 01:19:37 2025
#
% End globalDetailRoute (date=04/24 01:19:37, total cpu=0:04:49, real=0:04:49, peak res=1579.8M, current mem=1446.0M)
#Default setup view is reset to worst.
#Default setup view is reset to worst.
#routeDesign: cpu time = 00:04:49, elapsed time = 00:04:49, memory = 1400.55 (MB), peak = 1841.93 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=04/24 01:19:37, total cpu=0:04:49, real=0:04:49, peak res=1579.8M, current mem=1400.6M)
<CMD> fit
<CMD> reset_parasitics
<CMD> extractRC
Extraction called for design 'FPU_Main' of instances=51044 and nets=60703 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1710.113M)
<CMD> rcOut -spef FPU_Main.spef
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=51044 and nets=60703 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1710.1M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1762.1M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1762.1M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 1762.1M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 1762.1M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 1762.1M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 1762.1M)
Extracted 70.0003% (CPU Time= 0:00:04.0  MEM= 1766.1M)
Extracted 80.0004% (CPU Time= 0:00:04.6  MEM= 1766.1M)
Extracted 90.0003% (CPU Time= 0:00:05.2  MEM= 1766.1M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1766.1M)
Number of Extracted Resistors     : 957292
Number of Extracted Ground Cap.   : 1016751
Number of Extracted Coupling Cap. : 1825208
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1750.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:09.0  MEM: 1758.121M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1775.2 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1794.28)
Initializing multi-corner resistance tables ...
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1854.13 CPU=0:00:20.4 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1827.05 CPU=0:00:22.0 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1827.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1827.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1784.17)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 61411. 
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1827.86 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1827.86 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:28.3 real=0:00:29.0 totSessionCpu=0:30:04 mem=1827.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.750%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 42.48 sec
Total Real time: 42.0 sec
Total Memory Usage: 1817.871094 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=51044 and nets=60703 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1817.9M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 1869.9M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1869.9M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1869.9M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 1869.9M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 1869.9M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 1869.9M)
Extracted 70.0003% (CPU Time= 0:00:04.1  MEM= 1873.9M)
Extracted 80.0004% (CPU Time= 0:00:04.7  MEM= 1873.9M)
Extracted 90.0003% (CPU Time= 0:00:05.2  MEM= 1873.9M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1873.9M)
Number of Extracted Resistors     : 957292
Number of Extracted Ground Cap.   : 1016751
Number of Extracted Coupling Cap. : 1825208
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1841.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:09.0  MEM: 1845.879M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1828.46)
Initializing multi-corner resistance tables ...
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1870.78 CPU=0:00:20.5 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1870.78 CPU=0:00:22.0 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1870.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1870.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1796.89)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 61411. 
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1840.58 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1840.58 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:27.9 real=0:00:27.0 totSessionCpu=0:30:47 mem=1840.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.750%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 42.08 sec
Total Real time: 42.0 sec
Total Memory Usage: 1829.597656 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=51044 and nets=60703 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1829.6M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 1881.6M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1881.6M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1881.6M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 1881.6M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 1881.6M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 1881.6M)
Extracted 70.0003% (CPU Time= 0:00:04.1  MEM= 1885.6M)
Extracted 80.0004% (CPU Time= 0:00:04.6  MEM= 1885.6M)
Extracted 90.0003% (CPU Time= 0:00:05.3  MEM= 1885.6M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 1885.6M)
Number of Extracted Resistors     : 957292
Number of Extracted Ground Cap.   : 1016751
Number of Extracted Coupling Cap. : 1825208
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1853.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.2  Real Time: 0:00:09.0  MEM: 1861.605M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1800.23)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1837.54 CPU=0:00:20.2 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1837.54 CPU=0:00:21.8 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1837.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 1837.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1796.65)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 61411. 
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  13.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1839.33 CPU=0:00:05.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1839.33 CPU=0:00:05.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:31.9 real=0:00:32.0 totSessionCpu=0:31:35 mem=1839.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 fast 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.063  | -0.099  |
|           TNS (ns):| -36.437 | -4.379  | -32.135 |
|    Violating Paths:|  1356   |   702   |   690   |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

Density: 74.750%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 44.45 sec
Total Real time: 43.0 sec
Total Memory Usage: 1755.113281 Mbytes
Reset AAE Options
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setUsefulSkewMode -maxSkew true -noBoundary true -useCells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} -maxAllowedDelay 1
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.8M, totSessionCpu=0:31:35 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      true
setUsefulSkewMode -noBoundary                                   true
setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             10
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0.001
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1553.4M, totSessionCpu=0:31:38 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1805.2M, init mem=1805.2M)
*info: Placed = 51044          (Fixed = 25)
*info: Unplaced = 0           
Placement Density:74.75%(97040/129819)
Placement Density (including fixed std cells):74.75%(97040/129819)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1805.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.001
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=51044 and nets=60703 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1805.2M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 1853.2M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1853.2M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 1853.2M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 1853.2M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 1853.2M)
Extracted 60.0004% (CPU Time= 0:00:03.7  MEM= 1853.2M)
Extracted 70.0003% (CPU Time= 0:00:04.1  MEM= 1857.2M)
Extracted 80.0004% (CPU Time= 0:00:04.6  MEM= 1857.2M)
Extracted 90.0003% (CPU Time= 0:00:05.3  MEM= 1857.2M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 1857.2M)
Number of Extracted Resistors     : 957292
Number of Extracted Ground Cap.   : 1016751
Number of Extracted Coupling Cap. : 1825208
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1825.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:09.0  MEM: 1829.184M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:31:49 mem=1829.2M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1834.98)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1867.75 CPU=0:00:20.0 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1867.75 CPU=0:00:21.2 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1867.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1867.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1809.87)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 61411. 
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  13.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1852.55 CPU=0:00:04.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1852.55 CPU=0:00:04.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:31.0 totSessionCpu=0:32:23 mem=1852.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:33.6 real=0:00:34.0 totSessionCpu=0:32:23 mem=1852.6M ***
Done building hold timer [167766 node(s), 261134 edge(s), 1 view(s)] (fixHold) cpu=0:00:38.8 real=0:00:39.0 totSessionCpu=0:32:28 mem=1888.3M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1863.11)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1912.63 CPU=0:00:19.4 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1912.63 CPU=0:00:20.5 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1912.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1912.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1846.75)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 61411. 
Total number of fetched objects 61411
AAE_INFO-618: Total number of nets in the design is 60703,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1889.43 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1889.43 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:26.6 real=0:00:26.0 totSessionCpu=0:32:56 mem=1889.4M)
Done building cte setup timing graph (fixHold) cpu=0:01:07 real=0:01:07 totSessionCpu=0:32:56 mem=1889.4M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  0.170  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.099  | -0.063  | -0.099  |
|           TNS (ns):| -36.437 | -4.379  | -32.135 |
|    Violating Paths:|  1356   |   702   |   690   |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.750%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:26, real = 0:01:26, mem = 1673.4M, totSessionCpu=0:33:02 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:33:01.6/0:33:06.5 (1.0), mem = 1888.7M
*info: Run optDesign holdfix with 1 thread.
Info: 26 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:14 real=0:01:14 totSessionCpu=0:33:03 mem=2071.8M density=74.750% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.099|   -36.44|    1351|          0|       0(     0)|    74.75%|   0:00:00.0|  2071.8M|
|   1|  -0.099|   -36.44|    1351|          0|       0(     0)|    74.75%|   0:00:00.0|  2071.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.099|   -36.44|    1351|          0|       0(     0)|    74.75%|   0:00:00.0|  2071.8M|
|   1|  -0.080|    -6.67|     265|        697|      13(     0)|    75.22%|   0:00:19.0|  2115.1M|
|   2|  -0.093|    -3.79|     168|        150|       2(     0)|    75.32%|   0:00:09.0|  2191.4M|
|   3|  -0.074|    -2.50|     114|         82|       0(     0)|    75.37%|   0:00:02.0|  2191.4M|
|   4|  -0.067|    -1.66|      79|         44|       0(     0)|    75.40%|   0:00:02.0|  2191.4M|
|   5|  -0.055|    -1.14|      54|         26|       0(     0)|    75.42%|   0:00:01.0|  2191.4M|
|   6|  -0.043|    -0.80|      36|         10|       0(     0)|    75.43%|   0:00:00.0|  2191.4M|
|   7|  -0.035|    -0.48|      23|          7|       0(     0)|    75.43%|   0:00:00.0|  2191.4M|
|   8|  -0.026|    -0.28|      20|          1|       0(     0)|    75.43%|   0:00:01.0|  2191.4M|
|   9|  -0.018|    -0.19|      16|          3|       0(     0)|    75.43%|   0:00:00.0|  2191.4M|
|  10|  -0.012|    -0.06|      11|          3|       0(     0)|    75.43%|   0:00:00.0|  2191.4M|
|  11|  -0.012|    -0.04|       9|          1|       0(     0)|    75.44%|   0:00:00.0|  2191.4M|
|  12|  -0.002|    -0.00|       3|          2|       0(     0)|    75.44%|   0:00:00.0|  2191.4M|
|  13|   0.001|     0.00|       0|          1|       0(     0)|    75.44%|   0:00:01.0|  2191.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1027 cells added for Phase I
*info:    Total 15 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:51 real=0:01:51 totSessionCpu=0:33:40 mem=2191.4M density=75.437% ***

*info:
*info: Added a total of 1027 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          559 cells of type 'BUF_X1' used
*info:            2 cells of type 'BUF_X16' used
*info:           28 cells of type 'BUF_X2' used
*info:            4 cells of type 'BUF_X32' used
*info:           12 cells of type 'BUF_X4' used
*info:          406 cells of type 'CLKBUF_X1' used
*info:           10 cells of type 'CLKBUF_X2' used
*info:            6 cells of type 'CLKBUF_X3' used
*info:
*info: Total 15 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:51 real=0:01:51 totSessionCpu=0:33:40 mem=2191.4M density=75.437%) ***
*** HoldOpt [finish] : cpu/real = 0:00:38.8/0:00:38.8 (1.0), totSession cpu/real = 0:33:40.4/0:33:45.3 (1.0), mem = 2172.4M
**INFO: total 1042 insts, 0 nets marked don't touch
**INFO: total 1042 insts, 0 nets marked don't touch DB property
**INFO: total 1042 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:33:41 mem=2172.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2172.4MB
Summary Report:
Instances move: 0 (out of 52046 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2172.4MB
*** Finished refinePlace (0:33:42 mem=2172.4M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.103  |  0.103  |  0.113  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.437%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1718.4M, totSessionCpu=0:33:43 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 1844
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1844

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 01:23:54 2025
#
#num needed restored net=0
#need_extraction net=0 (total=61729)
#Processed 1042 dirty instances, 1616 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1042 insts marked dirty, reset pre-exisiting dirty flag on 1042 insts, 1874 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Thu Apr 24 01:23:56 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61727 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.96 (MB), peak = 1988.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1675.59 (MB), peak = 1988.78 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 59.79500 212.46500 ) on metal1 for NET A[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 45.72500 167.66500 ) on metal1 for NET A[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 183.81000 296.38000 ) on metal1 for NET FE_PHN8684_B_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.61500 248.86500 ) on metal1 for NET FE_OFN13_FE_DBTN200_A_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 128.94500 246.06500 ) on metal1 for NET FE_OFN13_FE_DBTN200_A_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 197.42000 352.38000 ) on metal1 for NET FE_PHN8674_B_22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 17.60500 264.09000 ) on metal1 for NET FE_DBTN139_n3x2_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 192.74500 363.58000 ) on metal1 for NET FE_PHN8664_B_21. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 254.91500 146.49000 ) on metal1 for NET FE_DBTN149_n2x1_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 188.94500 363.58000 ) on metal1 for NET FE_PHN8677_B_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 168.27500 280.89000 ) on metal1 for NET B[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 168.28500 269.69000 ) on metal1 for NET B[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 176.82500 262.86500 ) on metal1 for NET B[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 183.74000 366.38000 ) on metal1 for NET FE_PHN8690_B_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 189.82000 324.38000 ) on metal1 for NET FE_PHN8689_B_19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 175.31500 276.86500 ) on metal1 for NET B[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 175.12500 265.66500 ) on metal1 for NET B[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 186.14500 271.26500 ) on metal1 for NET B[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 129.31500 251.66500 ) on metal1 for NET FE_OFN176_n9194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.86500 213.69000 ) on metal1 for NET FE_OFN176_n9194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1272 routed nets are extracted.
#    1246 (2.02%) extracted nets are partially routed.
#59049 routed net(s) are imported.
#600 (0.97%) nets are without wires.
#808 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61729.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Apr 24 01:23:58 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.46 (MB)
#Total memory = 1676.18 (MB)
#Peak memory = 1988.78 (MB)
#
#
#Start global routing on Thu Apr 24 01:23:58 2025
#
#
#Start global routing initialization on Thu Apr 24 01:23:58 2025
#
#Number of eco nets is 1246
#
#Start global routing data preparation on Thu Apr 24 01:23:59 2025
#
#Start routing resource analysis on Thu Apr 24 01:23:59 2025
#
#Routing resource analysis is done on Thu Apr 24 01:24:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2714           0       32761    78.50%
#  metal2         V        2005           0       32761     0.39%
#  metal3         H        2714           0       32761     0.00%
#  metal4         V        1359           0       32761     2.36%
#  metal5         H        1356           0       32761     0.00%
#  metal6         V        1359           0       32761     2.36%
#  metal7         H         451           0       32761     5.64%
#  metal8         V         453           0       32761    10.50%
#  metal9         H         172           8       32761    25.25%
#  metal10        V         133          49       32761    26.01%
#  --------------------------------------------------------------
#  Total                  12716       3.11%      327610    15.10%
#
#  26 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 01:24:01 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1683.74 (MB), peak = 1988.78 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 01:24:01 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1685.25 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1691.46 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1691.46 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1697.07 (MB), peak = 1988.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 808 (skipped).
#Total number of routable nets = 60921.
#Total number of nets in the design = 61729.
#
#1846 routable nets have only global wires.
#59075 routable nets have only detail routed wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#36 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            4                 6            1840  
#------------------------------------------------------------
#        Total            4                 6            1840  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26           10                12           60879  
#-------------------------------------------------------------------------------
#        Total                 26           10                12           60879  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal2      242(0.74%)     21(0.06%)      1(0.00%)      1(0.00%)   (0.81%)
#  metal3        2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    245(0.08%)     21(0.01%)      1(0.00%)      1(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.09% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 660571 um.
#Total half perimeter of net bounding box = 618856 um.
#Total wire length on LAYER metal1 = 18217 um.
#Total wire length on LAYER metal2 = 209876 um.
#Total wire length on LAYER metal3 = 254871 um.
#Total wire length on LAYER metal4 = 101259 um.
#Total wire length on LAYER metal5 = 55523 um.
#Total wire length on LAYER metal6 = 20767 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 392936
#Up-Via Summary (total 392936):
#           
#-----------------------
# metal1         200827
# metal2         147309
# metal3          35599
# metal4           6657
# metal5           2529
# metal6             11
# metal7              4
#-----------------------
#                392936 
#
#Max overcon = 4 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 19.50 (MB)
#Total memory = 1695.68 (MB)
#Peak memory = 1988.78 (MB)
#
#Finished global routing on Thu Apr 24 01:24:04 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.11 (MB), peak = 1988.78 (MB)
#Start Track Assignment.
#Done with 863 horizontal wires in 6 hboxes and 824 vertical wires in 6 hboxes.
#Done with 104 horizontal wires in 6 hboxes and 102 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 661993 um.
#Total half perimeter of net bounding box = 618856 um.
#Total wire length on LAYER metal1 = 18444 um.
#Total wire length on LAYER metal2 = 210303 um.
#Total wire length on LAYER metal3 = 255536 um.
#Total wire length on LAYER metal4 = 101300 um.
#Total wire length on LAYER metal5 = 55584 um.
#Total wire length on LAYER metal6 = 20768 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 392936
#Up-Via Summary (total 392936):
#           
#-----------------------
# metal1         200827
# metal2         147309
# metal3          35599
# metal4           6657
# metal5           2529
# metal6             11
# metal7              4
#-----------------------
#                392936 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1706.88 (MB), peak = 1988.78 (MB)
#
#number of short segments in preferred routing layers
#	metal5    Total 
#	2         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 37.61 (MB)
#Total memory = 1708.30 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.7% of the total area was rechecked for DRC, and 47.3% required routing.
#   number of violations = 267
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   Totals
#	metal1        3        1       10        0       14
#	metal2       33        0      213        2      248
#	metal3        2        0        3        0        5
#	Totals       38        1      226        2      267
#1042 out of 52071 instances (2.0%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 267
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   Totals
#	metal1        3        1       10        0       14
#	metal2       33        0      213        2      248
#	metal3        2        0        3        0        5
#	Totals       38        1      226        2      267
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1710.46 (MB), peak = 1988.78 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        2        2
#	Totals        2        2
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1713.93 (MB), peak = 1988.78 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.10 (MB), peak = 1988.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 661163 um.
#Total half perimeter of net bounding box = 618856 um.
#Total wire length on LAYER metal1 = 17822 um.
#Total wire length on LAYER metal2 = 209533 um.
#Total wire length on LAYER metal3 = 255593 um.
#Total wire length on LAYER metal4 = 101760 um.
#Total wire length on LAYER metal5 = 55580 um.
#Total wire length on LAYER metal6 = 20816 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 395841
#Up-Via Summary (total 395841):
#           
#-----------------------
# metal1         201123
# metal2         149094
# metal3          36311
# metal4           6727
# metal5           2571
# metal6             11
# metal7              4
#-----------------------
#                395841 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -1.32 (MB)
#Total memory = 1706.98 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 01:24:45 2025
#
#
#Start Post Route Wire Spread.
#Done with 2643 horizontal wires in 11 hboxes and 845 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 661940 um.
#Total half perimeter of net bounding box = 618856 um.
#Total wire length on LAYER metal1 = 17830 um.
#Total wire length on LAYER metal2 = 209691 um.
#Total wire length on LAYER metal3 = 255992 um.
#Total wire length on LAYER metal4 = 101894 um.
#Total wire length on LAYER metal5 = 55647 um.
#Total wire length on LAYER metal6 = 20828 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 395841
#Up-Via Summary (total 395841):
#           
#-----------------------
# metal1         201123
# metal2         149094
# metal3          36311
# metal4           6727
# metal5           2571
# metal6             11
# metal7              4
#-----------------------
#                395841 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1708.29 (MB), peak = 1988.78 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 661940 um.
#Total half perimeter of net bounding box = 618856 um.
#Total wire length on LAYER metal1 = 17830 um.
#Total wire length on LAYER metal2 = 209691 um.
#Total wire length on LAYER metal3 = 255992 um.
#Total wire length on LAYER metal4 = 101894 um.
#Total wire length on LAYER metal5 = 55647 um.
#Total wire length on LAYER metal6 = 20828 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 395841
#Up-Via Summary (total 395841):
#           
#-----------------------
# metal1         201123
# metal2         149094
# metal3          36311
# metal4           6727
# metal5           2571
# metal6             11
# metal7              4
#-----------------------
#                395841 
#
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -2.13 (MB)
#Total memory = 1706.16 (MB)
#Peak memory = 1988.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -128.37 (MB)
#Total memory = 1590.07 (MB)
#Peak memory = 1988.78 (MB)
#Number of warnings = 21
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 01:24:52 2025
#
**optDesign ... cpu = 0:03:06, real = 0:03:05, mem = 1590.0M, totSessionCpu=0:34:41 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=52071 and nets=61729 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1930.3M)
Extracted 10.0002% (CPU Time= 0:00:01.5  MEM= 1982.3M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1982.3M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 1982.3M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 1982.3M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 1982.3M)
Extracted 60.0003% (CPU Time= 0:00:03.8  MEM= 1982.3M)
Extracted 70.0002% (CPU Time= 0:00:04.2  MEM= 1986.3M)
Extracted 80.0002% (CPU Time= 0:00:04.8  MEM= 1986.3M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 1986.3M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 1986.3M)
Number of Extracted Resistors     : 977039
Number of Extracted Ground Cap.   : 1037522
Number of Extracted Coupling Cap. : 1862764
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1962.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.5  Real Time: 0:00:10.0  MEM: 1963.059M)
**optDesign ... cpu = 0:03:16, real = 0:03:15, mem = 1599.9M, totSessionCpu=0:34:52 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1947.05)
Initializing multi-corner resistance tables ...
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1995.96 CPU=0:00:20.4 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1995.96 CPU=0:00:22.0 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1996.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1996.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1950.08)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 62438. 
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1992.76 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1992.76 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:29.0 totSessionCpu=0:35:21 mem=1992.8M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.437%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:47, real = 0:03:45, mem = 1717.1M, totSessionCpu=0:35:22 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:47, real = 0:03:45, mem = 1717.1M, totSessionCpu=0:35:22 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1966.02M, totSessionCpu=0:35:23).
**optDesign ... cpu = 0:03:48, real = 0:03:46, mem = 1717.1M, totSessionCpu=0:35:23 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:49, real = 0:03:48, mem = 1717.1M, totSessionCpu=0:35:25 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_6WD8c1/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_6WD8c1 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1971.29)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1996.78 CPU=0:00:19.4 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1996.78 CPU=0:00:20.6 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1996.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1996.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1948.9)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 62438. 
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  13.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1991.58 CPU=0:00:04.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1991.58 CPU=0:00:04.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:30.1 real=0:00:30.0 totSessionCpu=0:35:57 mem=1991.6M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_6WD8c1/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_6WD8c1 -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  | -0.009  |
|           TNS (ns):| -0.089  | -0.055  | -0.034  |
|    Violating Paths:|   22    |   10    |   12    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.437%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:28, real = 0:04:26, mem = 1760.1M, totSessionCpu=0:36:03 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1645.3M, totSessionCpu=0:36:03 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      true
setUsefulSkewMode -noBoundary                                   true
setUsefulSkewMode -useCells                                     {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             10
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0.001
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1604.6M, totSessionCpu=0:36:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1920.8M, init mem=1920.8M)
*info: Placed = 52071          (Fixed = 25)
*info: Unplaced = 0           
Placement Density:75.44%(97932/129819)
Placement Density (including fixed std cells):75.44%(97932/129819)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=1920.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.001
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=52071 and nets=61729 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1920.8M)
Extracted 10.0002% (CPU Time= 0:00:01.5  MEM= 1968.8M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1968.8M)
Extracted 30.0003% (CPU Time= 0:00:02.3  MEM= 1968.8M)
Extracted 40.0002% (CPU Time= 0:00:02.9  MEM= 1968.8M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 1968.8M)
Extracted 60.0003% (CPU Time= 0:00:03.8  MEM= 1968.8M)
Extracted 70.0002% (CPU Time= 0:00:04.3  MEM= 1972.8M)
Extracted 80.0002% (CPU Time= 0:00:04.9  MEM= 1972.8M)
Extracted 90.0003% (CPU Time= 0:00:05.5  MEM= 1972.8M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 1972.8M)
Number of Extracted Resistors     : 977039
Number of Extracted Ground Cap.   : 1037522
Number of Extracted Coupling Cap. : 1862764
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1940.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.3  Real Time: 0:00:10.0  MEM: 1944.805M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:36:16 mem=1921.5M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1919.52)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1952.37 CPU=0:00:20.3 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1952.37 CPU=0:00:21.5 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1952.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1952.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1893.48)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 62438. 
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  13.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1936.16 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1936.16 CPU=0:00:04.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:31.5 real=0:00:31.0 totSessionCpu=0:36:51 mem=1936.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:34.5 real=0:00:34.0 totSessionCpu=0:36:51 mem=1936.2M ***
Done building hold timer [166718 node(s), 256421 edge(s), 1 view(s)] (fixHold) cpu=0:00:39.7 real=0:00:39.0 totSessionCpu=0:36:56 mem=1967.6M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1942.35)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1991.94 CPU=0:00:20.1 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1991.94 CPU=0:00:21.3 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1991.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1991.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1925.05)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 62438. 
Total number of fetched objects 62438
AAE_INFO-618: Total number of nets in the design is 61729,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1967.73 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1967.73 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:27.3 real=0:00:27.0 totSessionCpu=0:37:25 mem=1967.7M)
Done building cte setup timing graph (fixHold) cpu=0:01:09 real=0:01:08 totSessionCpu=0:37:25 mem=1967.7M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  | -0.009  |
|           TNS (ns):| -0.089  | -0.055  | -0.034  |
|    Violating Paths:|   22    |   10    |   12    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.437%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:28, real = 0:01:27, mem = 1722.2M, totSessionCpu=0:37:31 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:37:30.8/0:37:33.9 (1.0), mem = 1965.0M
*info: Run optDesign holdfix with 1 thread.
Info: 26 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:15 real=0:01:15 totSessionCpu=0:37:32 mem=2146.6M density=75.437% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.045|    -0.09|      21|          0|       0(     0)|    75.44%|   0:00:00.0|  2146.6M|
|   1|  -0.045|    -0.09|      21|          0|       0(     0)|    75.44%|   0:00:00.0|  2146.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.045|    -0.09|      21|          0|       0(     0)|    75.44%|   0:00:00.0|  2146.6M|
|   1|  -0.026|    -0.03|       1|         44|       0(     0)|    75.46%|   0:00:01.0|  2146.6M|
|   2|  -0.006|    -0.01|       1|          1|       0(     0)|    75.46%|   0:00:00.0|  2146.6M|
|   3|   0.001|     0.00|       0|          1|       0(     0)|    75.47%|   0:00:00.0|  2146.6M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 46 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:20 real=0:01:20 totSessionCpu=0:37:36 mem=2146.6M density=75.466% ***

*info:
*info: Added a total of 46 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           43 cells of type 'BUF_X1' used
*info:            1 cell  of type 'BUF_X2' used
*info:            2 cells of type 'CLKBUF_X1' used

*** Finish Post Route Hold Fixing (cpu=0:01:20 real=0:01:20 totSessionCpu=0:37:36 mem=2146.6M density=75.466%) ***
*** HoldOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:37:36.4/0:37:39.5 (1.0), mem = 2127.5M
**INFO: total 46 insts, 0 nets marked don't touch
**INFO: total 46 insts, 0 nets marked don't touch DB property
**INFO: total 46 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:37:37 mem=2127.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2127.5MB
Summary Report:
Instances move: 0 (out of 52092 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2127.5MB
*** Finished refinePlace (0:37:38 mem=2127.5M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.101  |  0.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.466%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 1755.3M, totSessionCpu=0:37:39 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 90
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 90

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 01:27:48 2025
#
#num needed restored net=0
#need_extraction net=0 (total=61775)
#Processed 46 dirty instances, 45 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(46 insts marked dirty, reset pre-exisiting dirty flag on 46 insts, 92 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Thu Apr 24 01:27:51 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61773 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.49 (MB), peak = 1988.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1714.12 (MB), peak = 1988.78 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 126.66500 198.46500 ) on metal1 for NET A[23]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 130.08500 198.46500 ) on metal1 for NET B[28]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 36.37500 367.79500 ) on metal1 for NET sub_0_root_sub_9_root_sub_49_I24_aco19\/A\[6\]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 97.55500 205.39500 ) on metal1 for NET FE_PHN9430_N34126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 176.06500 96.09000 ) on metal1 for NET FE_PHN3124_N63109. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 139.92500 346.76500 ) on metal1 for NET FE_PHN9396_N109718. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 138.21500 240.36500 ) on metal1 for NET FE_PHN9398_mul_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 126.43500 140.99500 ) on metal1 for NET FE_PHN7141_n3289. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 87.67500 332.76500 ) on metal1 for NET FE_PHN9409_n74318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 139.58500 346.86500 ) on metal1 for NET N109718. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 294.58500 341.16500 ) on metal1 for NET n4temp3[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 95.08500 196.99500 ) on metal1 for NET n78107. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 105.76500 229.26500 ) on metal1 for NET FE_PHN9369_N12147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 193.18500 358.06500 ) on metal1 for NET FE_PHN4047_N17136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 210.41500 328.59500 ) on metal1 for NET FE_PHN9412_n161711. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 87.33500 332.86500 ) on metal1 for NET n74318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 135.02500 198.46500 ) on metal1 for NET FE_PHN3573_N13129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 195.26500 349.66500 ) on metal1 for NET FE_PHN9435_N17136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 193.62000 357.98000 ) on metal1 for NET FE_PHN9435_N17136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 37.74500 93.29000 ) on metal1 for NET n87526. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#63 routed nets are extracted.
#    63 (0.10%) extracted nets are partially routed.
#60877 routed net(s) are imported.
#27 (0.04%) nets are without wires.
#808 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61775.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Apr 24 01:27:53 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.01 (MB)
#Total memory = 1714.25 (MB)
#Peak memory = 1988.78 (MB)
#
#
#Start global routing on Thu Apr 24 01:27:53 2025
#
#
#Start global routing initialization on Thu Apr 24 01:27:53 2025
#
#Number of eco nets is 63
#
#Start global routing data preparation on Thu Apr 24 01:27:53 2025
#
#Start routing resource analysis on Thu Apr 24 01:27:53 2025
#
#Routing resource analysis is done on Thu Apr 24 01:27:55 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2714           0       32761    78.54%
#  metal2         V        2005           0       32761     0.39%
#  metal3         H        2714           0       32761     0.00%
#  metal4         V        1359           0       32761     2.36%
#  metal5         H        1356           0       32761     0.00%
#  metal6         V        1359           0       32761     2.36%
#  metal7         H         451           0       32761     5.64%
#  metal8         V         453           0       32761    10.50%
#  metal9         H         172           8       32761    25.25%
#  metal10        V         133          49       32761    26.01%
#  --------------------------------------------------------------
#  Total                  12716       3.11%      327610    15.11%
#
#  26 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 01:27:55 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1721.88 (MB), peak = 1988.78 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 01:27:55 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1723.38 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.96 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1726.96 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1730.11 (MB), peak = 1988.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 808 (skipped).
#Total number of routable nets = 60967.
#Total number of nets in the design = 61775.
#
#90 routable nets have only global wires.
#60877 routable nets have only detail routed wires.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              90  
#-----------------------------
#        Total              90  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26           10                12           60925  
#-------------------------------------------------------------------------------
#        Total                 26           10                12           60925  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  metal1        0(0.00%)      0(0.00%)   (0.00%)
#  metal2       13(0.04%)      3(0.01%)   (0.05%)
#  metal3        2(0.01%)      0(0.00%)   (0.01%)
#  metal4        0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     15(0.01%)      3(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662191 um.
#Total half perimeter of net bounding box = 619158 um.
#Total wire length on LAYER metal1 = 17829 um.
#Total wire length on LAYER metal2 = 209732 um.
#Total wire length on LAYER metal3 = 256130 um.
#Total wire length on LAYER metal4 = 101944 um.
#Total wire length on LAYER metal5 = 55660 um.
#Total wire length on LAYER metal6 = 20838 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396039
#Up-Via Summary (total 396039):
#           
#-----------------------
# metal1         201203
# metal2         149170
# metal3          36343
# metal4           6735
# metal5           2573
# metal6             11
# metal7              4
#-----------------------
#                396039 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 14.46 (MB)
#Total memory = 1728.71 (MB)
#Peak memory = 1988.78 (MB)
#
#Finished global routing on Thu Apr 24 01:27:58 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.14 (MB), peak = 1988.78 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 6 hboxes and 43 vertical wires in 6 hboxes.
#Done with 8 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662260 um.
#Total half perimeter of net bounding box = 619158 um.
#Total wire length on LAYER metal1 = 17839 um.
#Total wire length on LAYER metal2 = 209749 um.
#Total wire length on LAYER metal3 = 256164 um.
#Total wire length on LAYER metal4 = 101948 um.
#Total wire length on LAYER metal5 = 55663 um.
#Total wire length on LAYER metal6 = 20838 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396039
#Up-Via Summary (total 396039):
#           
#-----------------------
# metal1         201203
# metal2         149170
# metal3          36343
# metal4           6735
# metal5           2573
# metal6             11
# metal7              4
#-----------------------
#                396039 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1751.33 (MB), peak = 1988.78 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 43.52 (MB)
#Total memory = 1752.75 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 6.3% required routing.
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        4       16       20
#	metal3        1        2        3
#	Totals        6       20       26
#46 out of 52117 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	metal2        4       16       20
#	metal3        1        2        3
#	Totals        6       20       26
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1748.88 (MB), peak = 1988.78 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1751.03 (MB), peak = 1988.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662226 um.
#Total half perimeter of net bounding box = 619158 um.
#Total wire length on LAYER metal1 = 17815 um.
#Total wire length on LAYER metal2 = 209723 um.
#Total wire length on LAYER metal3 = 256146 um.
#Total wire length on LAYER metal4 = 101976 um.
#Total wire length on LAYER metal5 = 55664 um.
#Total wire length on LAYER metal6 = 20845 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396176
#Up-Via Summary (total 396176):
#           
#-----------------------
# metal1         201212
# metal2         149236
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396176 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -3.84 (MB)
#Total memory = 1748.91 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 01:28:14 2025
#
#
#Start Post Route Wire Spread.
#Done with 1094 horizontal wires in 11 hboxes and 138 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662280 um.
#Total half perimeter of net bounding box = 619158 um.
#Total wire length on LAYER metal1 = 17816 um.
#Total wire length on LAYER metal2 = 209728 um.
#Total wire length on LAYER metal3 = 256176 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396176
#Up-Via Summary (total 396176):
#           
#-----------------------
# metal1         201212
# metal2         149236
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396176 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1749.52 (MB), peak = 1988.78 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662280 um.
#Total half perimeter of net bounding box = 619158 um.
#Total wire length on LAYER metal1 = 17816 um.
#Total wire length on LAYER metal2 = 209728 um.
#Total wire length on LAYER metal3 = 256176 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396176
#Up-Via Summary (total 396176):
#           
#-----------------------
# metal1         201212
# metal2         149236
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396176 
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -5.35 (MB)
#Total memory = 1747.40 (MB)
#Peak memory = 1988.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -119.65 (MB)
#Total memory = 1635.65 (MB)
#Peak memory = 1988.78 (MB)
#Number of warnings = 21
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 01:28:21 2025
#
**optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 1635.8M, totSessionCpu=0:38:12 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=52117 and nets=61775 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1975.2M)
Extracted 10.0003% (CPU Time= 0:00:01.5  MEM= 2027.2M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2027.2M)
Extracted 30.0002% (CPU Time= 0:00:02.2  MEM= 2027.2M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2027.2M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 2027.2M)
Extracted 60.0002% (CPU Time= 0:00:03.8  MEM= 2027.2M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 2031.2M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 2031.2M)
Extracted 90.0002% (CPU Time= 0:00:05.4  MEM= 2031.2M)
Extracted 100% (CPU Time= 0:00:07.0  MEM= 2031.2M)
Number of Extracted Resistors     : 977890
Number of Extracted Ground Cap.   : 1038419
Number of Extracted Coupling Cap. : 1864088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2003.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:09.0  MEM: 2007.918M)
**optDesign ... cpu = 0:02:19, real = 0:02:18, mem = 1642.4M, totSessionCpu=0:38:22 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1992.92)
Initializing multi-corner resistance tables ...
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2039.82 CPU=0:00:20.3 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2039.82 CPU=0:00:21.8 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2039.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2039.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1993.94)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 62484. 
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2036.62 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2036.62 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.5 real=0:00:29.0 totSessionCpu=0:38:52 mem=2036.6M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.466%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:50, real = 0:02:48, mem = 1761.1M, totSessionCpu=0:38:53 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:50, real = 0:02:48, mem = 1761.1M, totSessionCpu=0:38:53 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2009.88M, totSessionCpu=0:38:54).
**optDesign ... cpu = 0:02:51, real = 0:02:49, mem = 1761.1M, totSessionCpu=0:38:54 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:52, real = 0:02:51, mem = 1761.1M, totSessionCpu=0:38:55 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_WBoVGG/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_WBoVGG -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2015.14)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2040.64 CPU=0:00:20.5 REAL=0:00:21.0)
End delay calculation (fullDC). (MEM=2040.64 CPU=0:00:21.8 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2040.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2040.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1994.76)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 62484. 
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  13.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2037.44 CPU=0:00:04.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2037.44 CPU=0:00:04.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:31.1 real=0:00:31.0 totSessionCpu=0:39:29 mem=2037.4M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_WBoVGG/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_WBoVGG -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.001  | -0.004  |
|           TNS (ns):| -0.004  |  0.000  | -0.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.466%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:31, real = 0:03:29, mem = 1806.6M, totSessionCpu=0:39:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew true -noBoundary true -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1696.6M, totSessionCpu=0:39:34 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           8.4
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      true
setUsefulSkewMode -noBoundary                                   true
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { fast }
setOptMode -activeSetupViews                                    { worst }
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { fast}
setOptMode -autoSetupViews                                      { worst}
setOptMode -autoTDGRSetupViews                                  { worst}
setOptMode -autoViewHoldTargetSlack                             10
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0.001
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1655.8M, totSessionCpu=0:39:35 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1962.8M, init mem=1962.8M)
*info: Placed = 52117          (Fixed = 25)
*info: Unplaced = 0           
Placement Density:75.47%(97969/129819)
Placement Density (including fixed std cells):75.47%(97969/129819)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1962.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.001
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=52117 and nets=61775 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1962.8M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2010.8M)
Extracted 20.0002% (CPU Time= 0:00:01.7  MEM= 2010.8M)
Extracted 30.0002% (CPU Time= 0:00:02.3  MEM= 2010.8M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2010.8M)
Extracted 50.0003% (CPU Time= 0:00:03.4  MEM= 2010.8M)
Extracted 60.0002% (CPU Time= 0:00:03.8  MEM= 2010.8M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 2014.8M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 2014.8M)
Extracted 90.0002% (CPU Time= 0:00:05.4  MEM= 2014.8M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 2014.8M)
Number of Extracted Resistors     : 977890
Number of Extracted Ground Cap.   : 1038419
Number of Extracted Coupling Cap. : 1864088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1982.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.2  Real Time: 0:00:09.0  MEM: 1986.773M)
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:39:47 mem=1963.5M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1969.45)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2002.3 CPU=0:00:20.3 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2002.3 CPU=0:00:21.5 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2002.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2002.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1929.41)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 62484. 
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  13.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1972.09 CPU=0:00:04.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1972.09 CPU=0:00:04.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:31.6 real=0:00:32.0 totSessionCpu=0:40:22 mem=1972.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=0:40:22 mem=1972.1M ***
Done building hold timer [166783 node(s), 256465 edge(s), 1 view(s)] (fixHold) cpu=0:00:39.6 real=0:00:40.0 totSessionCpu=0:40:27 mem=2007.8M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1982.54)
*** Calculating scaling factor for worst libraries using the default operating condition of each library.
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2041.67 CPU=0:00:19.7 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2041.67 CPU=0:00:20.8 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2041.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2041.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1977.79)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 62484. 
Total number of fetched objects 62484
AAE_INFO-618: Total number of nets in the design is 61775,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2020.47 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2020.47 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:27.0 real=0:00:27.0 totSessionCpu=0:40:56 mem=2020.5M)
Done building cte setup timing graph (fixHold) cpu=0:01:08 real=0:01:08 totSessionCpu=0:40:56 mem=2020.5M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.4 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: worst
Setting latch borrow mode to budget during optimization.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.001  | -0.004  |
|           TNS (ns):| -0.004  |  0.000  | -0.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.466%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:26, mem = 1764.7M, totSessionCpu=0:41:01 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:01.3/0:41:02.7 (1.0), mem = 2017.7M
*info: Run optDesign holdfix with 1 thread.
Info: 26 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:15 real=0:01:15 totSessionCpu=0:41:02 mem=2200.9M density=75.466% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.004|    -0.00|       1|          0|       0(     0)|    75.47%|   0:00:00.0|  2200.9M|
|   1|  -0.004|    -0.00|       1|          0|       0(     0)|    75.47%|   0:00:00.0|  2200.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.004|    -0.00|       1|          0|       0(     0)|    75.47%|   0:00:00.0|  2200.9M|
|   1|   0.001|     0.00|       0|          2|       0(     0)|    75.47%|   0:00:00.0|  2200.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:01:18 real=0:01:18 totSessionCpu=0:41:06 mem=2200.9M density=75.467% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUF_X1' used

*** Finish Post Route Hold Fixing (cpu=0:01:18 real=0:01:18 totSessionCpu=0:41:06 mem=2200.9M density=75.467%) ***
*** HoldOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:41:05.7/0:41:07.1 (1.0), mem = 2181.8M
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:41:06 mem=2181.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2181.8MB
Summary Report:
Instances move: 0 (out of 52094 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2181.8MB
*** Finished refinePlace (0:41:07 mem=2181.8M) ***

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:34, real = 0:01:33, mem = 1795.5M, totSessionCpu=0:41:08 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 4
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 4

globalDetailRoute

#Start globalDetailRoute on Thu Apr 24 01:31:16 2025
#
#num needed restored net=0
#need_extraction net=0 (total=61777)
#Processed 2 dirty instances, 2 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 6 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Thu Apr 24 01:31:18 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61775 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1756.16 (MB), peak = 1988.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1756.79 (MB), peak = 1988.78 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 166.71500 216.59500 ) on metal1 for NET FE_PHN9436_N1068. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 248.60500 231.96500 ) on metal1 for NET FE_PHN9437_n14828. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 166.37500 216.49000 ) on metal1 for NET N1068. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#4 routed nets are extracted.
#    3 (0.00%) extracted nets are partially routed.
#60965 routed net(s) are imported.
#808 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61777.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Apr 24 01:31:20 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.07 (MB)
#Total memory = 1756.90 (MB)
#Peak memory = 1988.78 (MB)
#
#
#Start global routing on Thu Apr 24 01:31:20 2025
#
#
#Start global routing initialization on Thu Apr 24 01:31:20 2025
#
#Number of eco nets is 3
#
#Start global routing data preparation on Thu Apr 24 01:31:21 2025
#
#Start routing resource analysis on Thu Apr 24 01:31:21 2025
#
#Routing resource analysis is done on Thu Apr 24 01:31:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2714           0       32761    78.54%
#  metal2         V        2005           0       32761     0.39%
#  metal3         H        2714           0       32761     0.00%
#  metal4         V        1359           0       32761     2.36%
#  metal5         H        1356           0       32761     0.00%
#  metal6         V        1359           0       32761     2.36%
#  metal7         H         451           0       32761     5.64%
#  metal8         V         453           0       32761    10.50%
#  metal9         H         172           8       32761    25.25%
#  metal10        V         133          49       32761    26.01%
#  --------------------------------------------------------------
#  Total                  12716       3.11%      327610    15.11%
#
#  26 nets (0.04%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 24 01:31:23 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1764.54 (MB), peak = 1988.78 (MB)
#
#
#Global routing initialization is done on Thu Apr 24 01:31:23 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1766.04 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.29 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1769.30 (MB), peak = 1988.78 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1771.50 (MB), peak = 1988.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 808 (skipped).
#Total number of routable nets = 60969.
#Total number of nets in the design = 61777.
#
#3 routable nets have only global wires.
#60966 routable nets have only detail routed wires.
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 26           10                12           60927  
#-------------------------------------------------------------------------------
#        Total                 26           10                12           60927  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        2(0.01%)   (0.01%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662286 um.
#Total half perimeter of net bounding box = 619164 um.
#Total wire length on LAYER metal1 = 17816 um.
#Total wire length on LAYER metal2 = 209729 um.
#Total wire length on LAYER metal3 = 256180 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396180
#Up-Via Summary (total 396180):
#           
#-----------------------
# metal1         201214
# metal2         149238
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396180 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 13.28 (MB)
#Total memory = 1770.18 (MB)
#Peak memory = 1988.78 (MB)
#
#Finished global routing on Thu Apr 24 01:31:26 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.61 (MB), peak = 1988.78 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 6 hboxes and 1 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662288 um.
#Total half perimeter of net bounding box = 619164 um.
#Total wire length on LAYER metal1 = 17816 um.
#Total wire length on LAYER metal2 = 209730 um.
#Total wire length on LAYER metal3 = 256182 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396180
#Up-Via Summary (total 396180):
#           
#-----------------------
# metal1         201214
# metal2         149238
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396180 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1785.23 (MB), peak = 1988.78 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 34.83 (MB)
#Total memory = 1786.64 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 0.6% required routing.
#   number of violations = 0
#2 out of 52119 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.00 (MB), peak = 1988.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662285 um.
#Total half perimeter of net bounding box = 619164 um.
#Total wire length on LAYER metal1 = 17812 um.
#Total wire length on LAYER metal2 = 209729 um.
#Total wire length on LAYER metal3 = 256184 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396188
#Up-Via Summary (total 396188):
#           
#-----------------------
# metal1         201216
# metal2         149244
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396188 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.23 (MB)
#Total memory = 1788.88 (MB)
#Peak memory = 1988.78 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 24 01:31:36 2025
#
#
#Start Post Route Wire Spread.
#Done with 960 horizontal wires in 11 hboxes and 98 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662286 um.
#Total half perimeter of net bounding box = 619164 um.
#Total wire length on LAYER metal1 = 17812 um.
#Total wire length on LAYER metal2 = 209729 um.
#Total wire length on LAYER metal3 = 256184 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396188
#Up-Via Summary (total 396188):
#           
#-----------------------
# metal1         201216
# metal2         149244
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396188 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1790.21 (MB), peak = 1988.78 (MB)
#CELL_VIEW FPU_Main,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 26
#Total wire length = 662286 um.
#Total half perimeter of net bounding box = 619164 um.
#Total wire length on LAYER metal1 = 17812 um.
#Total wire length on LAYER metal2 = 209729 um.
#Total wire length on LAYER metal3 = 256184 um.
#Total wire length on LAYER metal4 = 101986 um.
#Total wire length on LAYER metal5 = 55669 um.
#Total wire length on LAYER metal6 = 20847 um.
#Total wire length on LAYER metal7 = 27 um.
#Total wire length on LAYER metal8 = 31 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 396188
#Up-Via Summary (total 396188):
#           
#-----------------------
# metal1         201216
# metal2         149244
# metal3          36388
# metal4           6748
# metal5           2577
# metal6             11
# metal7              4
#-----------------------
#                396188 
#
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 1.45 (MB)
#Total memory = 1788.09 (MB)
#Peak memory = 1988.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -111.78 (MB)
#Total memory = 1683.76 (MB)
#Peak memory = 1988.78 (MB)
#Number of warnings = 3
#Total number of warnings = 53
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 24 01:31:43 2025
#
**optDesign ... cpu = 0:02:02, real = 0:02:00, mem = 1684.1M, totSessionCpu=0:41:36 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'FPU_Main' of instances=52119 and nets=61777 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design FPU_Main.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/FPU_Main_25990_IwZKcA.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2014.7M)
Extracted 10.0003% (CPU Time= 0:00:01.4  MEM= 2066.8M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2066.8M)
Extracted 30.0003% (CPU Time= 0:00:02.2  MEM= 2066.8M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2066.8M)
Extracted 50.0003% (CPU Time= 0:00:03.3  MEM= 2066.8M)
Extracted 60.0003% (CPU Time= 0:00:03.8  MEM= 2066.8M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 2070.8M)
Extracted 80.0003% (CPU Time= 0:00:04.8  MEM= 2070.8M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 2070.8M)
Extracted 100% (CPU Time= 0:00:07.0  MEM= 2070.8M)
Number of Extracted Resistors     : 977889
Number of Extracted Ground Cap.   : 1038420
Number of Extracted Coupling Cap. : 1864048
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2039.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:10.0  MEM: 2047.473M)
**optDesign ... cpu = 0:02:12, real = 0:02:10, mem = 1685.0M, totSessionCpu=0:41:46 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2033.47)
Initializing multi-corner resistance tables ...
Total number of fetched objects 62486
AAE_INFO-618: Total number of nets in the design is 61777,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2070.84 CPU=0:00:20.4 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2070.84 CPU=0:00:21.9 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2070.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2070.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2030.95)
Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst -- Total Number of Nets Analyzed = 62486. 
Total number of fetched objects 62486
AAE_INFO-618: Total number of nets in the design is 61777,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2073.63 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2073.63 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:29.4 real=0:00:29.0 totSessionCpu=0:42:15 mem=2073.6M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:02:40, mem = 1799.6M, totSessionCpu=0:42:16 **
GigaOpt: LEF-safe TNS opt is disabled in the current flow
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:42, real = 0:02:40, mem = 1799.6M, totSessionCpu=0:42:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2046.90M, totSessionCpu=0:42:17).
**optDesign ... cpu = 0:02:43, real = 0:02:41, mem = 1799.7M, totSessionCpu=0:42:17 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:45, real = 0:02:42, mem = 1799.7M, totSessionCpu=0:42:19 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_OlPBVD/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_OlPBVD -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: FPU_Main
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2052.16)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 62486
AAE_INFO-618: Total number of nets in the design is 61777,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2077.66 CPU=0:00:19.5 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=2077.66 CPU=0:00:20.8 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2077.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2077.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2031.77)
Glitch Analysis: View fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast -- Total Number of Nets Analyzed = 62486. 
Total number of fetched objects 62486
AAE_INFO-618: Total number of nets in the design is 61777,  13.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2075.46 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2075.46 CPU=0:00:04.5 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:30.2 real=0:00:30.0 totSessionCpu=0:42:52 mem=2075.5M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_OlPBVD/timingGraph.tgz -dir /tmp/innovus_temp_25990_nc-csuaf4-l01.apporto.com_c11879_csufresno_0KZTRt/opt_timing_graph_OlPBVD -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 fast

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.101  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3929   |  3684   |   848   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.467%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:22, real = 0:03:20, mem = 1846.3M, totSessionCpu=0:42:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 FILLCELL_X4 FILLCELL_X8 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 197 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 742 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 2427 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 6905 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 54520 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 64791 filler insts added - prefix FILLER (CPU: 0:00:05.3).
For 64791 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report FPU_Main.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report FPU_Main.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 2120.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:08.1  ELAPSED TIME: 8.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Apr 24 01:33:15 2025

Design Name: FPU_Main
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (380.9500, 379.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:33:15 **** Processed 5000 nets.
**** 01:33:15 **** Processed 10000 nets.
**** 01:33:16 **** Processed 15000 nets.
**** 01:33:16 **** Processed 20000 nets.
**** 01:33:16 **** Processed 25000 nets.
**** 01:33:16 **** Processed 30000 nets.
**** 01:33:16 **** Processed 35000 nets.
**** 01:33:16 **** Processed 40000 nets.
**** 01:33:16 **** Processed 45000 nets.
**** 01:33:17 **** Processed 50000 nets.
**** 01:33:17 **** Processed 55000 nets.
**** 01:33:17 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Apr 24 01:33:18 2025
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.6  MEM: -0.039M)

<CMD> streamOut FPU_Main -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 23
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    205                             COMP
    206                          DIEAREA
    195                          metal10
    193                          metal10
    192                          metal10
    191                          metal10
    190                          metal10
    189                             via9
    188                             via9
    184                             via9
    174                           metal9
    172                           metal9
    171                           metal9
    170                           metal9
    169                           metal9
    168                             via8
    167                             via8
    163                             via8
    153                           metal8
    151                           metal8
    150                           metal8
    149                           metal8
    148                           metal8
    147                             via7
    146                             via7
    142                             via7
    136                           metal7
    135                           metal7
    134                           metal7
    133                           metal7
    132                           metal7
    131                           metal7
    130                           metal7
    129                           metal7
    128                           metal7
    127                           metal7
    126                             via6
    125                             via6
    124                             via6
    123                             via6
    122                             via6
    121                             via6
    196                          metal10
    58                              via3
    57                              via3
    50                            metal3
    107                           metal6
    46                            metal3
    45                            metal3
    44                            metal3
    63                              via3
    120                             via6
    43                            metal3
    199                          metal10
    62                              via3
    178                           metal9
    41                              via2
    22                            metal2
    173                           metal9
    40                              via2
    175                           metal9
    37                              via2
    36                              via2
    165                             via8
    31                            metal2
    88                            metal5
    29                            metal2
    86                            metal5
    105                             via5
    143                             via7
    9                             metal1
    66                            metal4
    42                              via2
    23                            metal2
    99                              via5
    152                           metal8
    19                              via1
    8                             metal1
    65                            metal4
    84                              via4
    164                             via8
    30                            metal2
    87                            metal5
    141                             via7
    7                             metal1
    145                             via7
    6                             metal1
    64                            metal4
    83                              via4
    177                           metal9
    39                              via2
    154                           metal8
    16                              via1
    5                             metal1
    81                              via4
    176                           metal9
    38                              via2
    15                              via1
    144                             via7
    10                            metal1
    67                            metal4
    185                             via9
    51                            metal3
    108                           metal6
    162                             via8
    28                            metal2
    1                             metal1
    157                           metal8
    20                              via1
    186                             via9
    52                            metal3
    109                           metal6
    2                             metal1
    21                              via1
    78                              via4
    166                             via8
    27                            metal2
    85                            metal5
    104                             via5
    4                             metal1
    155                           metal8
    17                              via1
    183                             via9
    49                            metal3
    156                           metal8
    18                              via1
    47                            metal3
    24                            metal2
    100                             via5
    187                             via9
    48                            metal3
    106                           metal6
    25                            metal2
    3                             metal1
    79                              via4
    26                            metal2
    102                             via5
    197                          metal10
    59                              via3
    198                          metal10
    60                              via3
    194                          metal10
    61                              via3
    68                            metal4
    69                            metal4
    70                            metal4
    71                            metal4
    72                            metal4
    73                            metal4
    80                              via4
    82                              via4
    89                            metal5
    90                            metal5
    91                            metal5
    92                            metal5
    93                            metal5
    94                            metal5
    101                             via5
    103                             via5
    110                           metal6
    111                           metal6
    112                           metal6
    113                           metal6
    114                           metal6
    115                           metal6
    203                          metal10
    202                          metal10
    201                          metal10
    200                          metal10
    182                           metal9
    181                           metal9
    180                           metal9
    179                           metal9
    161                           metal8
    160                           metal8
    159                           metal8
    158                           metal8
    140                           metal7
    139                           metal7
    138                           metal7
    137                           metal7
    117                           metal6
    56                            metal3
    55                            metal3
    54                            metal3
    53                            metal3
    32                            metal2
    98                            metal5
    96                            metal5
    76                            metal4
    33                            metal2
    75                            metal4
    97                            metal5
    74                            metal4
    77                            metal4
    118                           metal6
    11                            metal1
    119                           metal6
    12                            metal1
    95                            metal5
    14                            metal1
    34                            metal2
    116                           metal6
    35                            metal2
    13                            metal1


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         116910

Ports/Pins                            99
    metal layer metal1                99

Nets                              581701
    metal layer metal1             43199
    metal layer metal2            288521
    metal layer metal3            199093
    metal layer metal4             38088
    metal layer metal5              9943
    metal layer metal6              2847
    metal layer metal7                 8
    metal layer metal8                 2

    Via Instances                 396188

Special Nets                         802
    metal layer metal1               774
    metal layer metal9                 4
    metal layer metal10               24

    Via Instances                  27912

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               61070
    metal layer metal1              4375
    metal layer metal2             42283
    metal layer metal3             12908
    metal layer metal4              1240
    metal layer metal5               187
    metal layer metal6                74
    metal layer metal8                 1
    metal layer metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing FPU_Main.def
Writing DEF file 'FPU_Main.def', current time is Thu Apr 24 01:33:19 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FPU_Main.def' is written, current time is Thu Apr 24 01:33:20 2025 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
Innovus terminated by external (TERM) signal.

*** Memory Usage v#1 (Current mem = 656.496M, initial mem = 268.238M) ***
*** Message Summary: 1 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:00.5, real=1:52:56, mem=656.5M) ---
