# Subway-Slugging
Basys3 FPGA 
The design for the lab was done in Vivado 2023
Modules were imported from previous labs
Written in structural verilog rather than behavioral 
Full writeup can be accessed below

[CSE 100 Lab 6 Writeup.pdf](https://github.com/user-attachments/files/24224934/CSE.100.Lab.6.Writeup.pdf)
