{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479930592312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479930592331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 11:49:51 2016 " "Processing started: Wed Nov 23 11:49:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479930592331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479930592331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479930592332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1479930593528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux32_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593729 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux16_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_var.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_var.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_VAR " "Found entity 1: DFF_VAR" {  } { { "DFF_VAR.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_VAR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593767 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_VAR_testbench " "Found entity 2: DFF_VAR_testbench" {  } { { "DFF_VAR.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_VAR.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_REG " "Found entity 1: DFF_REG" {  } { { "DFF_REG.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_REG.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593774 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_REG_testbench " "Found entity 2: DFF_REG_testbench" {  } { { "DFF_REG.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_REG.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6432_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux6432_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6432_1 " "Found entity 1: mux6432_1" {  } { { "mux6432_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux6432_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593779 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux6432_1_testbench " "Found entity 2: mux6432_1_testbench" {  } { { "mux6432_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux6432_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder5_32 " "Found entity 1: enDecoder5_32" {  } { { "enDecoder5_32.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/enDecoder5_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder4_16 " "Found entity 1: enDecoder4_16" {  } { { "enDecoder4_16.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/enDecoder4_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder2_4 " "Found entity 1: enDecoder2_4" {  } { { "enDecoder2_4.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/enDecoder2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder1_2 " "Found entity 1: enDecoder1_2" {  } { { "enDecoder1_2.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/enDecoder1_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Slice " "Found entity 1: Bit_Slice" {  } { { "Bit_Slice.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Bit_Slice.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_8 " "Found entity 1: or_8" {  } { { "or_8.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "ZeroFlag.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/ZeroFlag.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subs.sv 1 1 " "Found 1 design units, including 1 entities, in source file subs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subs " "Found entity 1: subs" {  } { { "subs.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/subs.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593879 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593879 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593879 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/regfile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593885 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/regfile.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593893 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/alu.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593900 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593909 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593909 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(118) " "Verilog HDL warning at Control.sv(118): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479930593914 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(151) " "Verilog HDL warning at Control.sv(151): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479930593915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(168) " "Verilog HDL warning at Control.sv(168): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479930593915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(185) " "Verilog HDL warning at Control.sv(185): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479930593915 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(201) " "Verilog HDL warning at Control.sv(201): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479930593915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593929 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/SignExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593936 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignExtend_testbench " "Found entity 2: SignExtend_testbench" {  } { { "SignExtend.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/SignExtend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2_1 " "Found entity 1: mux5_2_1" {  } { { "mux5_2_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux5_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_2_1 " "Found entity 1: mux64_2_1" {  } { { "mux64_2_1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux64_2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file calpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calPC " "Found entity 1: calPC" {  } { { "calPC.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/calPC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/flags.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff1.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF1 " "Found entity 1: D_FF1" {  } { { "D_FF1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/D_FF1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593974 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF1_testbench " "Found entity 2: D_FF1_testbench" {  } { { "D_FF1.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/D_FF1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff2.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF2 " "Found entity 1: D_FF2" {  } { { "D_FF2.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/D_FF2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593979 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF2_testbench " "Found entity 2: D_FF2_testbench" {  } { { "D_FF2.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/D_FF2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_32bit " "Found entity 1: DFF_32bit" {  } { { "DFF_32bit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_32bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_5bit2.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_5bit2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_5bit " "Found entity 1: DFF_5bit" {  } { { "DFF_5bit2.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_5bit2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fowardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FowardUnit " "Found entity 1: FowardUnit" {  } { { "FowardUnit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/FowardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479930593997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479930593997 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "ExMemRd FowardUnit.sv(10) " "Verilog HDL error at FowardUnit.sv(10): value cannot be assigned to input \"ExMemRd\"" {  } { { "FowardUnit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/FowardUnit.sv" 10 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930594013 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "MemWBRd FowardUnit.sv(14) " "Verilog HDL error at FowardUnit.sv(14): value cannot be assigned to input \"MemWBRd\"" {  } { { "FowardUnit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/FowardUnit.sv" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930594013 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "ExMemRd FowardUnit.sv(24) " "Verilog HDL error at FowardUnit.sv(24): value cannot be assigned to input \"ExMemRd\"" {  } { { "FowardUnit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/FowardUnit.sv" 24 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930594013 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "MemWBRd FowardUnit.sv(28) " "Verilog HDL error at FowardUnit.sv(28): value cannot be assigned to input \"MemWBRd\"" {  } { { "FowardUnit.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/FowardUnit.sv" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930594014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479930594144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_VAR DFF_VAR:cp " "Elaborating entity \"DFF_VAR\" for hierarchy \"DFF_VAR:cp\"" {  } { { "CPU.sv" "cp" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF DFF_VAR:cp\|D_FF:eachDff\[0\].d1 " "Elaborating entity \"D_FF\" for hierarchy \"DFF_VAR:cp\|D_FF:eachDff\[0\].d1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].d1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_VAR.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 DFF_VAR:cp\|mux2_1:eachDff\[0\].m1 " "Elaborating entity \"mux2_1\" for hierarchy \"DFF_VAR:cp\|mux2_1:eachDff\[0\].m1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].m1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DFF_VAR.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64_2_1 mux64_2_1:mBR " "Elaborating entity \"mux64_2_1\" for hierarchy \"mux64_2_1:mBR\"" {  } { { "CPU.sv" "mBR" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calPC calPC:cal " "Elaborating entity \"calPC\" for hierarchy \"calPC:cal\"" {  } { { "CPU.sv" "cal" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter calPC:cal\|shifter:s1 " "Elaborating entity \"shifter\" for hierarchy \"calPC:cal\|shifter:s1\"" {  } { { "calPC.sv" "s1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/calPC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu calPC:cal\|alu:add0 " "Elaborating entity \"alu\" for hierarchy \"calPC:cal\|alu:add0\"" {  } { { "calPC.sv" "add0" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/calPC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 calPC:cal\|alu:add0\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"calPC:cal\|alu:add0\|mux8_1:m1\"" {  } { { "alu.sv" "m1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 calPC:cal\|alu:add0\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"calPC:cal\|alu:add0\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux8_1.sv" "m1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/mux8_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Slice calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1 " "Elaborating entity \"Bit_Slice\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\"" {  } { { "alu.sv" "eachDff\[0\].b1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|full_adder:fa\"" {  } { { "Bit_Slice.sv" "fa" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Bit_Slice.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subs calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|subs:sub " "Elaborating entity \"subs\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|subs:sub\"" {  } { { "Bit_Slice.sv" "sub" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/Bit_Slice.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930594542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFlag calPC:cal\|alu:add0\|ZeroFlag:z1 " "Elaborating entity \"ZeroFlag\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\"" {  } { { "alu.sv" "z1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930596781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1 " "Elaborating entity \"or_32\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\"" {  } { { "ZeroFlag.sv" "o1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/ZeroFlag.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930596785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1 " "Elaborating entity \"or_16\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\"" {  } { { "or_32.sv" "o1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_32.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930596790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1 " "Elaborating entity \"or_8\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\"" {  } { { "or_16.sv" "o1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_16.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930596793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\|or_4:o1 " "Elaborating entity \"or_4\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\|or_4:o1\"" {  } { { "or_8.sv" "o1" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/or_8.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930596796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:ins " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:ins\"" {  } { { "CPU.sv" "ins" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479930599181 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1479930599191 "|CPU|instructmem:ins"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "U:/64-bit-Processor/benchmarks/test12_Fibonacci.arm instructmem.sv(46) " "Verilog HDL File I/O error at instructmem.sv(46): can't open Verilog Design File \"U:/64-bit-Processor/benchmarks/test12_Fibonacci.arm\"" {  } { { "instructmem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv" 46 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930599192 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1479930599193 "|CPU|instructmem:ins"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:ins " "Can't elaborate user hierarchy \"instructmem:ins\"" {  } { { "CPU.sv" "ins" { Text "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/CPU.sv" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479930599195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Hoc/Engineer/EE 469/Lab/64-bit-Processor/64-bit-Processor/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1479930599329 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479930600286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 11:50:00 2016 " "Processing ended: Wed Nov 23 11:50:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479930600286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479930600286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479930600286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479930600286 ""}
