0.6
2018.1
Apr  4 2018
18:43:17
/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Uncommented_old_verison/Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,1590678926,verilog,,,,fifo_generator_v13_2_3,,xil_defaultlib,../../../../Uncommented_old_verison.srcs/sim_1/new/include;../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example;../../../../Uncommented_old_verison.srcs/sources_1/new;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Uncommented_old_verison/Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,1590678926,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_2_3_builtin;fifo_generator_v13_2_3_pkg;fifo_generator_v13_2_3_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Uncommented_old_verison/Uncommented_old_verison.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v,1590678926,verilog,,/home/mason/Desktop/work/verilog-parser/tests/cod19grp5/Uncommented_old_verison/Uncommented_old_verison.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,,fifo_generator_v13_2_3_CONV_VER;fifo_generator_v13_2_3_axic_reg_slice;fifo_generator_v13_2_3_beh_ver_ll_afifo;fifo_generator_v13_2_3_bhv_ver_as;fifo_generator_v13_2_3_bhv_ver_preload0;fifo_generator_v13_2_3_bhv_ver_ss;fifo_generator_v13_2_3_sync_stage;fifo_generator_vlog_beh,,xil_defaultlib,../../../../Uncommented_old_verison.srcs/sim_1/new/include;../../../../Uncommented_old_verison.srcs/sources_1/ip/pll_example;../../../../Uncommented_old_verison.srcs/sources_1/new;/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include,,,,,
