

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4'
================================================================
* Date:           Mon May  5 03:27:08 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4739|     4739|  23.695 us|  23.695 us|  4739|  4739|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_3_VITIS_LOOP_20_4  |     4737|     4737|        19|          1|          1|  4720|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      171|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      550|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      550|      275|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_148_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln18_fu_160_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln20_fu_278_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln21_1_fu_256_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln21_2_fu_266_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln21_3_fu_272_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln21_fu_212_p2       |         +|   0|  0|  17|          13|          13|
    |empty_11_fu_218_p2       |         +|   0|  0|  13|           6|           2|
    |icmp_ln18_fu_142_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln20_fu_166_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln18_1_fu_180_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln18_2_fu_224_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln18_fu_172_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 171|         108|          92|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_62                               |   9|          2|    6|         12|
    |indvar_flatten_fu_66                  |   9|          2|   13|         26|
    |j_fu_58                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln21_2_reg_349                 |  13|   0|   13|          0|
    |add_ln21_3_reg_354                 |  13|   0|   13|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ey_addr_1_reg_359                  |  13|   0|   13|          0|
    |ey_load_reg_400                    |  64|   0|   64|          0|
    |hz_load_1_reg_380                  |  64|   0|   64|          0|
    |hz_load_reg_375                    |  64|   0|   64|          0|
    |i_fu_62                            |   6|   0|    6|          0|
    |indvar_flatten_fu_66               |  13|   0|   13|          0|
    |j_fu_58                            |   7|   0|    7|          0|
    |mul_reg_405                        |  64|   0|   64|          0|
    |sub1_reg_415                       |  64|   0|   64|          0|
    |sub_reg_395                        |  64|   0|   64|          0|
    |ey_addr_1_reg_359                  |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 550|  32|  499|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_158_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_158_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_158_p_opcode  |  out|    2|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_158_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_158_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_162_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_162_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_162_p_opcode  |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_162_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_166_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_166_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_166_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4|  return value|
|ey_address0          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce0               |  out|    1|   ap_memory|                                                ey|         array|
|ey_we0               |  out|    1|   ap_memory|                                                ey|         array|
|ey_d0                |  out|   64|   ap_memory|                                                ey|         array|
|ey_address1          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce1               |  out|    1|   ap_memory|                                                ey|         array|
|ey_q1                |   in|   64|   ap_memory|                                                ey|         array|
|hz_address0          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q0                |   in|   64|   ap_memory|                                                hz|         array|
|hz_address1          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce1               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q1                |   in|   64|   ap_memory|                                                hz|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hz, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 1, i6 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.64ns)   --->   "%icmp_ln18 = icmp_eq  i13 %indvar_flatten_load, i13 4720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 33 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%add_ln18_1 = add i13 %indvar_flatten_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 34 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc34, void %for.inc63.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 35 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 37 'load' 'i_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln18 = add i6 %i_load, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 38 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.59ns)   --->   "%icmp_ln20 = icmp_eq  i7 %j_load, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln18 = select i1 %icmp_ln20, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 40 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.29ns)   --->   "%select_ln18_1 = select i1 %icmp_ln20, i6 %add_ln18, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 41 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln18_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 43 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln18_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i10 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 45 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21 = add i13 %zext_ln21, i13 %zext_ln21_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 46 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%empty_11 = add i6 %i_load, i6 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 47 'add' 'empty_11' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.29ns)   --->   "%select_ln18_2 = select i1 %icmp_ln20, i6 %i_load, i6 %empty_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18]   --->   Operation 48 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln18_2, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 49 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i12 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 50 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln18_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i10 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 52 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_1 = add i13 %zext_ln21_2, i13 %zext_ln21_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 53 'add' 'add_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i7 %select_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 54 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_2 = add i13 %add_ln21, i13 %zext_ln21_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 55 'add' 'add_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln21_3 = add i13 %add_ln21_1, i13 %zext_ln21_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 56 'add' 'add_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %select_ln18, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 57 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln20 = store i13 %add_ln18_1, i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 58 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln20 = store i6 %select_ln18_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 59 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln20 = store i7 %add_ln20, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 60 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i13 %add_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 61 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr i64 %ey, i64 0, i64 %zext_ln21_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 62 'getelementptr' 'ey_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr i64 %hz, i64 0, i64 %zext_ln21_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 63 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i13 %add_ln21_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 64 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr i64 %hz, i64 0, i64 %zext_ln21_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 65 'getelementptr' 'hz_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 66 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_2 : Operation 67 [2/2] (2.98ns)   --->   "%hz_load_1 = load i13 %hz_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 67 'load' 'hz_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 68 [1/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 68 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_3 : Operation 69 [1/2] (2.98ns)   --->   "%hz_load_1 = load i13 %hz_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 69 'load' 'hz_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i64 %hz_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 70 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i64 %hz_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 71 'bitcast' 'bitcast_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [5/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln21_1, i64 %bitcast_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 72 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 73 [4/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln21_1, i64 %bitcast_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 73 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 74 [3/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln21_1, i64 %bitcast_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 74 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 75 [2/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln21_1, i64 %bitcast_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 75 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 76 [1/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln21_1, i64 %bitcast_ln21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 76 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 77 [5/5] (3.33ns)   --->   "%mul = dmul i64 %sub, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 77 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 78 [4/5] (3.33ns)   --->   "%mul = dmul i64 %sub, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 78 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 79 [3/5] (3.33ns)   --->   "%mul = dmul i64 %sub, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 79 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 80 [2/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 80 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_12 : Operation 81 [2/5] (3.33ns)   --->   "%mul = dmul i64 %sub, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 81 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 82 [1/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 82 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_13 : Operation 83 [1/5] (3.33ns)   --->   "%mul = dmul i64 %sub, i64 0.5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 83 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %ey_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 84 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [5/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln21, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 85 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 86 [4/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln21, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 86 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 87 [3/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln21, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 87 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 88 [2/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln21, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 88 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 89 [1/5] (2.89ns)   --->   "%sub1 = dsub i64 %bitcast_ln21, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 89 'dsub' 'sub1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_3_VITIS_LOOP_20_4_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4720, i64 4720, i64 4720"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:6]   --->   Operation 93 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i64 %sub1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 94 'bitcast' 'bitcast_ln21_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (2.98ns)   --->   "%store_ln21 = store i64 %bitcast_ln21_3, i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:21]   --->   Operation 95 'store' 'store_ln21' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20]   --->   Operation 96 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ hz]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000000000000000]
i                   (alloca           ) [ 01000000000000000000]
indvar_flatten      (alloca           ) [ 01000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
store_ln0           (store            ) [ 00000000000000000000]
store_ln0           (store            ) [ 00000000000000000000]
store_ln0           (store            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000]
icmp_ln18           (icmp             ) [ 01111111111111111110]
add_ln18_1          (add              ) [ 00000000000000000000]
br_ln18             (br               ) [ 00000000000000000000]
j_load              (load             ) [ 00000000000000000000]
i_load              (load             ) [ 00000000000000000000]
add_ln18            (add              ) [ 00000000000000000000]
icmp_ln20           (icmp             ) [ 00000000000000000000]
select_ln18         (select           ) [ 00000000000000000000]
select_ln18_1       (select           ) [ 00000000000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000000000]
zext_ln21           (zext             ) [ 00000000000000000000]
tmp_1               (bitconcatenate   ) [ 00000000000000000000]
zext_ln21_1         (zext             ) [ 00000000000000000000]
add_ln21            (add              ) [ 00000000000000000000]
empty_11            (add              ) [ 00000000000000000000]
select_ln18_2       (select           ) [ 00000000000000000000]
tmp_2               (bitconcatenate   ) [ 00000000000000000000]
zext_ln21_2         (zext             ) [ 00000000000000000000]
tmp_3               (bitconcatenate   ) [ 00000000000000000000]
zext_ln21_3         (zext             ) [ 00000000000000000000]
add_ln21_1          (add              ) [ 00000000000000000000]
zext_ln21_4         (zext             ) [ 00000000000000000000]
add_ln21_2          (add              ) [ 01100000000000000000]
add_ln21_3          (add              ) [ 01100000000000000000]
add_ln20            (add              ) [ 00000000000000000000]
store_ln20          (store            ) [ 00000000000000000000]
store_ln20          (store            ) [ 00000000000000000000]
store_ln20          (store            ) [ 00000000000000000000]
zext_ln21_5         (zext             ) [ 00000000000000000000]
ey_addr_1           (getelementptr    ) [ 01011111111111111111]
hz_addr             (getelementptr    ) [ 01010000000000000000]
zext_ln21_6         (zext             ) [ 00000000000000000000]
hz_addr_1           (getelementptr    ) [ 01010000000000000000]
hz_load             (load             ) [ 01001000000000000000]
hz_load_1           (load             ) [ 01001000000000000000]
bitcast_ln21_1      (bitcast          ) [ 01000111100000000000]
bitcast_ln21_2      (bitcast          ) [ 01000111100000000000]
sub                 (dsub             ) [ 01000000011111000000]
ey_load             (load             ) [ 01000000000000100000]
mul                 (dmul             ) [ 01000000000000111110]
bitcast_ln21        (bitcast          ) [ 01000000000000011110]
sub1                (dsub             ) [ 01000000000000000001]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000]
specloopname_ln6    (specloopname     ) [ 00000000000000000000]
bitcast_ln21_3      (bitcast          ) [ 00000000000000000000]
store_ln21          (store            ) [ 00000000000000000000]
br_ln20             (br               ) [ 00000000000000000000]
ret_ln0             (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ey">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ey"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hz">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hz"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_3_VITIS_LOOP_20_4_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ey_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ey_addr_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="hz_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hz_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hz_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hz_addr_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="13" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="1"/>
<pin id="99" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hz_load/2 hz_load_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="13" slack="17"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="10"/>
<pin id="107" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ey_load/12 store_ln21/19 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1/14 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln18_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln18_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln18_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln20_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln18_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln18_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln21_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln21_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln21_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_11_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln18_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln21_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln21_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln21_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln21_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln21_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln21_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln20_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln20_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="0" index="1" bw="13" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln20_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln20_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln21_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln21_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_6/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln21_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln21_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bitcast_ln21_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln21_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_3/19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="338" class="1005" name="indvar_flatten_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="0"/>
<pin id="340" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln18_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="17"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln21_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="1"/>
<pin id="351" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="add_ln21_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="1"/>
<pin id="356" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="ey_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="10"/>
<pin id="361" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="ey_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="hz_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="1"/>
<pin id="367" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="hz_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="hz_addr_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="1"/>
<pin id="372" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="hz_addr_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="hz_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hz_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="hz_load_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hz_load_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="bitcast_ln21_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="bitcast_ln21_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="sub_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="400" class="1005" name="ey_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ey_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="mul_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="410" class="1005" name="bitcast_ln21_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="1"/>
<pin id="412" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="415" class="1005" name="sub1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="77" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="154" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="160" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="157" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="180" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="180" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="196" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="157" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="166" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="157" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="224" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="224" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="240" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="172" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="212" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="256" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="262" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="172" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="148" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="180" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="278" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="327"><net_src comp="58" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="334"><net_src comp="62" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="341"><net_src comp="66" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="348"><net_src comp="142" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="266" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="357"><net_src comp="272" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="362"><net_src comp="70" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="368"><net_src comp="77" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="373"><net_src comp="84" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="378"><net_src comp="91" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="383"><net_src comp="91" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="388"><net_src comp="308" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="393"><net_src comp="312" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="398"><net_src comp="111" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="403"><net_src comp="102" pin="7"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="408"><net_src comp="119" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="413"><net_src comp="316" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="418"><net_src comp="115" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ey | {19 }
	Port: hz | {}
 - Input state : 
	Port: fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4 : ey | {12 13 }
	Port: fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4 : hz | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln18 : 2
		add_ln18_1 : 2
		br_ln18 : 3
		j_load : 1
		i_load : 1
		add_ln18 : 2
		icmp_ln20 : 2
		select_ln18 : 3
		select_ln18_1 : 3
		tmp : 4
		zext_ln21 : 5
		tmp_1 : 4
		zext_ln21_1 : 5
		add_ln21 : 6
		empty_11 : 2
		select_ln18_2 : 3
		tmp_2 : 4
		zext_ln21_2 : 5
		tmp_3 : 4
		zext_ln21_3 : 5
		add_ln21_1 : 6
		zext_ln21_4 : 4
		add_ln21_2 : 7
		add_ln21_3 : 7
		add_ln20 : 4
		store_ln20 : 3
		store_ln20 : 4
		store_ln20 : 5
	State 2
		ey_addr_1 : 1
		hz_addr : 1
		hz_addr_1 : 1
		hz_load : 2
		hz_load_1 : 2
	State 3
	State 4
		sub : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		sub1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_111      |    3    |   457   |   698   |
|          |      grp_fu_115      |    3    |   457   |   698   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_119      |    8    |   312   |   109   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln18_1_fu_148  |    0    |    0    |    20   |
|          |    add_ln18_fu_160   |    0    |    0    |    13   |
|          |    add_ln21_fu_212   |    0    |    0    |    17   |
|    add   |    empty_11_fu_218   |    0    |    0    |    13   |
|          |   add_ln21_1_fu_256  |    0    |    0    |    17   |
|          |   add_ln21_2_fu_266  |    0    |    0    |    17   |
|          |   add_ln21_3_fu_272  |    0    |    0    |    17   |
|          |    add_ln20_fu_278   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln18_fu_142   |    0    |    0    |    12   |
|          |   icmp_ln20_fu_166   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln18_fu_172  |    0    |    0    |    7    |
|  select  | select_ln18_1_fu_180 |    0    |    0    |    6    |
|          | select_ln18_2_fu_224 |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_188      |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_200     |    0    |    0    |    0    |
|          |     tmp_2_fu_232     |    0    |    0    |    0    |
|          |     tmp_3_fu_244     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln21_fu_196   |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_208  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_240  |    0    |    0    |    0    |
|   zext   |  zext_ln21_3_fu_252  |    0    |    0    |    0    |
|          |  zext_ln21_4_fu_262  |    0    |    0    |    0    |
|          |  zext_ln21_5_fu_299  |    0    |    0    |    0    |
|          |  zext_ln21_6_fu_304  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    14   |   1226  |   1674  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln21_2_reg_349  |   13   |
|  add_ln21_3_reg_354  |   13   |
|bitcast_ln21_1_reg_385|   64   |
|bitcast_ln21_2_reg_390|   64   |
| bitcast_ln21_reg_410 |   64   |
|   ey_addr_1_reg_359  |   13   |
|    ey_load_reg_400   |   64   |
|   hz_addr_1_reg_370  |   13   |
|    hz_addr_reg_365   |   13   |
|   hz_load_1_reg_380  |   64   |
|    hz_load_reg_375   |   64   |
|       i_reg_331      |    6   |
|   icmp_ln18_reg_345  |    1   |
|indvar_flatten_reg_338|   13   |
|       j_reg_324      |    7   |
|      mul_reg_405     |   64   |
|     sub1_reg_415     |   64   |
|      sub_reg_395     |   64   |
+----------------------+--------+
|         Total        |   668  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_111    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_111    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_115    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   410  ||  1.935  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  1226  |  1674  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   668  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    1   |  1894  |  1719  |
+-----------+--------+--------+--------+--------+
