#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug  9 13:18:30 2020
# Process ID: 30676
# Current directory: /home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1
# Command line: vivado -log mb_preset_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_preset_wrapper.tcl
# Log file: /home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/mb_preset_wrapper.vds
# Journal file: /home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mb_preset_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top mb_preset_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30762
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2175.410 ; gain = 65.551 ; free physical = 6338 ; free virtual = 26409
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_preset_wrapper' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/hdl/mb_preset_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'mb_preset' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1125]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_axi_gpio_0_1' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_axi_gpio_0_1' (2#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_axi_gpio_1_1' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_axi_gpio_1_1' (3#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_axi_uartlite_0_1' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_axi_uartlite_0_1' (4#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_axi_uartlite_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'mb_preset_axi_uartlite_0_1' is unconnected for instance 'axi_uartlite_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1334]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'mb_preset_axi_uartlite_0_1' has 22 connections declared, but only 21 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1334]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_clk_wiz_1_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_clk_wiz_1_0' (5#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_mdm_1_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_mdm_1_0' (6#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_microblaze_0_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_microblaze_0_0' (7#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_microblaze_0_axi_intc_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_microblaze_0_axi_intc_0' (8#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_microblaze_0_axi_periph_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1632]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1YCLQWI' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1YCLQWI' (9#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_BRMYI2' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_BRMYI2' (10#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_122Y26B' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_122Y26B' (11#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_QBKR8B' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_QBKR8B' (12#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5SNW5S' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5SNW5S' (13#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1I3UOJS' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1I3UOJS' (14#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_QQCE3L' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:832]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_QQCE3L' (15#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:832]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1EZ0EGP' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:978]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1EZ0EGP' (16#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:978]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_S74SOE' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3144]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_S74SOE' (17#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3144]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_xbar_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_xbar_0' (18#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_microblaze_0_axi_periph_0' (19#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1632]
WARNING: [Synth 8-7071] port 'M04_AXI_araddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_arvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_awaddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_awvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_bready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_rready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_wdata' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_wstrb' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M04_AXI_wvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_araddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_arvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_awaddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_awvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_bready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_rready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_wdata' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_wstrb' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M05_AXI_wvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_awvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_bready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_rready' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_wdata' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_wstrb' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7071] port 'M07_AXI_wvalid' of module 'mb_preset_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_preset_microblaze_0_axi_periph_0' has 183 connections declared, but only 139 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1453]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_133MWYI' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:2910]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_dlmb_bram_if_cntlr_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_dlmb_bram_if_cntlr_0' (20#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_dlmb_v10_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_dlmb_v10_0' (21#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_preset_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3056]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_preset_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3056]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_ilmb_bram_if_cntlr_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_ilmb_bram_if_cntlr_0' (22#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_ilmb_v10_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_ilmb_v10_0' (23#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_preset_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3102]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_preset_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3102]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_lmb_bram_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_lmb_bram_0' (24#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_preset_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3127]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_preset_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3127]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_preset_lmb_bram_0' has 16 connections declared, but only 14 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:3127]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_133MWYI' (25#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:2910]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_microblaze_0_xlconcat_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_xlconcat_0/synth/mb_preset_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (26#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_microblaze_0_xlconcat_0' (27#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_xlconcat_0/synth/mb_preset_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mb_preset_rst_clk_wiz_1_100M_0' [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_rst_clk_wiz_1_100M_0' (28#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/.Xil/Vivado-30676-luigilinux/realtime/mb_preset_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_preset_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1621]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_preset_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1621]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_preset_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1621]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset' (29#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/synth/mb_preset.v:1125]
INFO: [Synth 8-6155] done synthesizing module 'mb_preset_wrapper' (30#1) [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/hdl/mb_preset_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2219.316 ; gain = 109.457 ; free physical = 6390 ; free virtual = 26462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2237.129 ; gain = 127.270 ; free physical = 6388 ; free virtual = 26459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2237.129 ; gain = 127.270 ; free physical = 6388 ; free virtual = 26459
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2247.035 ; gain = 0.000 ; free physical = 6381 ; free virtual = 26453
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0/mb_preset_microblaze_0_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0/mb_preset_dlmb_v10_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_ilmb_v10_0/mb_preset_ilmb_v10_0/mb_preset_dlmb_v10_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_ilmb_v10_0/mb_preset_ilmb_v10_0/mb_preset_dlmb_v10_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0/mb_preset_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0/mb_preset_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0/mb_preset_lmb_bram_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0/mb_preset_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_axi_intc'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0/mb_preset_mdm_1_0_in_context.xdc] for cell 'mb_preset_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0/mb_preset_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0/mb_preset_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_mdm_1_0/mb_preset_mdm_1_0/mb_preset_mdm_1_0_in_context.xdc] for cell 'mb_preset_i/mdm_1'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc] for cell 'mb_preset_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc] for cell 'mb_preset_i/clk_wiz_1'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0/mb_preset_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_preset_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_xbar_0/mb_preset_xbar_0/mb_preset_xbar_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_xbar_0/mb_preset_xbar_0/mb_preset_xbar_0_in_context.xdc] for cell 'mb_preset_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_1/mb_preset_axi_gpio_0_1/mb_preset_axi_gpio_0_1_in_context.xdc] for cell 'mb_preset_i/axi_gpio_0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_0_1/mb_preset_axi_gpio_0_1/mb_preset_axi_gpio_0_1_in_context.xdc] for cell 'mb_preset_i/axi_gpio_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_1/mb_preset_axi_gpio_1_1/mb_preset_axi_gpio_1_1_in_context.xdc] for cell 'mb_preset_i/axi_gpio_1'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_gpio_1_1/mb_preset_axi_gpio_1_1/mb_preset_axi_gpio_1_1_in_context.xdc] for cell 'mb_preset_i/axi_gpio_1'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_1/mb_preset_axi_uartlite_0_1/mb_preset_axi_uartlite_0_1_in_context.xdc] for cell 'mb_preset_i/axi_uartlite_0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_axi_uartlite_0_1/mb_preset_axi_uartlite_0_1/mb_preset_axi_uartlite_0_1_in_context.xdc] for cell 'mb_preset_i/axi_uartlite_0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2353.879 ; gain = 0.000 ; free physical = 6266 ; free virtual = 26337
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2353.879 ; gain = 0.000 ; free physical = 6266 ; free virtual = 26337
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_preset_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6364 ; free virtual = 26436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6364 ; free virtual = 26436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/dev/mylab/sandbox/project_3/project_3.srcs/sources_1/bd/mb_preset/ip/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0/mb_preset_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for mb_preset_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_preset_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6364 ; free virtual = 26436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6363 ; free virtual = 26436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6351 ; free virtual = 26426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6231 ; free virtual = 26307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6231 ; free virtual = 26307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |mb_preset_xbar_0                  |         1|
|2     |mb_preset_axi_gpio_0_1            |         1|
|3     |mb_preset_axi_gpio_1_1            |         1|
|4     |mb_preset_axi_uartlite_0_1        |         1|
|5     |mb_preset_clk_wiz_1_0             |         1|
|6     |mb_preset_mdm_1_0                 |         1|
|7     |mb_preset_microblaze_0_0          |         1|
|8     |mb_preset_microblaze_0_axi_intc_0 |         1|
|9     |mb_preset_rst_clk_wiz_1_100M_0    |         1|
|10    |mb_preset_dlmb_bram_if_cntlr_0    |         1|
|11    |mb_preset_dlmb_v10_0              |         1|
|12    |mb_preset_ilmb_bram_if_cntlr_0    |         1|
|13    |mb_preset_ilmb_v10_0              |         1|
|14    |mb_preset_lmb_bram_0              |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |mb_preset_axi_gpio_0            |     1|
|2     |mb_preset_axi_gpio_1            |     1|
|3     |mb_preset_axi_uartlite_0        |     1|
|4     |mb_preset_clk_wiz_1             |     1|
|5     |mb_preset_dlmb_bram_if_cntlr    |     1|
|6     |mb_preset_dlmb_v10              |     1|
|7     |mb_preset_ilmb_bram_if_cntlr    |     1|
|8     |mb_preset_ilmb_v10              |     1|
|9     |mb_preset_lmb_bram              |     1|
|10    |mb_preset_mdm_1                 |     1|
|11    |mb_preset_microblaze_0          |     1|
|12    |mb_preset_microblaze_0_axi_intc |     1|
|13    |mb_preset_rst_clk_wiz_1_100M    |     1|
|14    |mb_preset_xbar                  |     1|
|15    |IBUF                            |    22|
|16    |IOBUF                           |    16|
|17    |OBUF                            |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6230 ; free virtual = 26306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2356.848 ; gain = 127.270 ; free physical = 6282 ; free virtual = 26357
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.848 ; gain = 246.988 ; free physical = 6282 ; free virtual = 26357
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.848 ; gain = 0.000 ; free physical = 6276 ; free virtual = 26352
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.848 ; gain = 0.000 ; free physical = 6305 ; free virtual = 26381
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.848 ; gain = 247.156 ; free physical = 6351 ; free virtual = 26427
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_3/project_3.runs/synth_1/mb_preset_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_preset_wrapper_utilization_synth.rpt -pb mb_preset_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 13:19:04 2020...
