project new

# TODO: Create an rtl_template.vhd and generate VHDL output instead of Verilog
options set Output/OutputVerilog true
options set Output GenerateCycleNetlist false
options set Output RTLSchem false
options set Input/SearchPath ../../../../hw/

