Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: tb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tb.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tb"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : tb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga.v" in library work
Compiling verilog file "siggen.v" in library work
Module <vga> compiled
Compiling verilog file "tb.v" in library work
Module <siggen> compiled
Module <tb> compiled
No errors in compilation
Analysis of file <"tb.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <tb> in library <work>.

Analyzing hierarchy for module <vga> in library <work> with parameters.
	VGA_TDISP_H = "00000000000000000000011000100000"
	VGA_TDISP_V = "00000000000000000000000111101100"
	VGA_TFP_H = "00000000000000000000000011100000"
	VGA_TFP_V = "00000000000000000000000000001100"
	VGA_TPULSE_H = "00000000000000000000000011000000"
	VGA_TPULSE_V = "00000000000000000000000000000010"
	VGA_TSYNC_H = "00000000000000000000011001000000"
	VGA_TSYNC_V = "00000000000000000000001000001001"

Analyzing hierarchy for module <siggen> in library <work> with parameters.
	XOFFSET = "00000000000000000000000011011101"
	YOFFSET = "00000000000000000000000000001100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tb>.
Module <tb> is correct for synthesis.
 
Analyzing module <vga> in library <work>.
	VGA_TDISP_H = 32'sb00000000000000000000011000100000
	VGA_TDISP_V = 32'sb00000000000000000000000111101100
	VGA_TFP_H = 32'sb00000000000000000000000011100000
	VGA_TFP_V = 32'sb00000000000000000000000000001100
	VGA_TPULSE_H = 32'sb00000000000000000000000011000000
	VGA_TPULSE_V = 32'sb00000000000000000000000000000010
	VGA_TSYNC_H = 32'sb00000000000000000000011001000000
	VGA_TSYNC_V = 32'sb00000000000000000000001000001001
Module <vga> is correct for synthesis.
 
Analyzing module <siggen> in library <work>.
	XOFFSET = 32'sb00000000000000000000000011011101
	YOFFSET = 32'sb00000000000000000000000000001100
Module <siggen> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <enable> in unit <tb> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <clear> in unit <tb> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <vga>.
    Related source file is "vga.v".
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <vga_B>.
    Found 1-bit register for signal <vga_G>.
    Found 11-bit register for signal <hcnt>.
    Found 1-bit register for signal <vga_R>.
    Found 10-bit register for signal <vcnt>.
    Found 48-bit register for signal <buffer>.
    Found 48-bit 4-to-1 multiplexer for signal <buffer_n>.
    Found 11-bit adder for signal <hcnt_n$addsub0000> created at line 89.
    Found 12-bit comparator less for signal <hcnt_n$cmp_lt0000> created at line 88.
    Found 10-bit adder for signal <vcnt_n$addsub0000> created at line 94.
    Found 11-bit comparator less for signal <vcnt_n$cmp_lt0000> created at line 94.
    Found 11-bit comparator less for signal <vga_HS_n$cmp_lt0000> created at line 84.
    Found 11-bit comparator greatequal for signal <vga_R_n$cmp_ge0000> created at line 98.
    Found 10-bit comparator greatequal for signal <vga_R_n$cmp_ge0001> created at line 98.
    Found 12-bit comparator less for signal <vga_R_n$cmp_lt0000> created at line 98.
    Found 10-bit comparator less for signal <vga_R_n$cmp_lt0001> created at line 98.
    Found 10-bit comparator less for signal <vga_VS_n$cmp_lt0000> created at line 85.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <siggen>.
    Related source file is "siggen.v".
WARNING:Xst:646 - Signal <tile_y<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile_x<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset_y<6:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset_x<6:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 48-bit register for signal <pixels>.
    Found 11-bit subtractor for signal <offset_x>.
    Found 10-bit subtractor for signal <offset_y>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <siggen> synthesized.


Synthesizing Unit <tb>.
    Related source file is "tb.v".
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <tb> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 1-bit register                                        : 5
 10-bit register                                       : 1
 11-bit register                                       : 1
 48-bit register                                       : 2
# Comparators                                          : 8
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <pixels_44> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_38> <pixels_32> <pixels_26> <pixels_20> <pixels_14> <pixels_8> <pixels_2> 
INFO:Xst:2261 - The FF/Latch <pixels_45> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_39> <pixels_33> <pixels_27> <pixels_21> <pixels_15> <pixels_9> <pixels_3> 
INFO:Xst:2261 - The FF/Latch <pixels_46> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_40> <pixels_34> <pixels_28> <pixels_22> <pixels_16> <pixels_10> <pixels_4> 
INFO:Xst:2261 - The FF/Latch <pixels_42> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_36> <pixels_30> <pixels_24> <pixels_18> <pixels_12> <pixels_6> <pixels_0> 
INFO:Xst:2261 - The FF/Latch <pixels_47> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_41> <pixels_35> <pixels_29> <pixels_23> <pixels_17> <pixels_11> <pixels_5> 
INFO:Xst:2261 - The FF/Latch <pixels_43> in Unit <siggen1> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_37> <pixels_31> <pixels_25> <pixels_19> <pixels_13> <pixels_7> <pixels_1> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 122
 Flip-Flops                                            : 122
# Comparators                                          : 8
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pixels_44> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_38> <pixels_32> <pixels_26> <pixels_20> <pixels_14> <pixels_8> <pixels_2> 
INFO:Xst:2261 - The FF/Latch <pixels_45> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_39> <pixels_33> <pixels_27> <pixels_21> <pixels_15> <pixels_9> <pixels_3> 
INFO:Xst:2261 - The FF/Latch <pixels_46> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_40> <pixels_34> <pixels_28> <pixels_22> <pixels_16> <pixels_10> <pixels_4> 
INFO:Xst:2261 - The FF/Latch <pixels_42> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_36> <pixels_30> <pixels_24> <pixels_18> <pixels_12> <pixels_6> <pixels_0> 
INFO:Xst:2261 - The FF/Latch <pixels_47> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_41> <pixels_35> <pixels_29> <pixels_23> <pixels_17> <pixels_11> <pixels_5> 
INFO:Xst:2261 - The FF/Latch <pixels_43> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_37> <pixels_31> <pixels_25> <pixels_19> <pixels_13> <pixels_7> <pixels_1> 

Optimizing unit <tb> ...

Optimizing unit <vga> ...

Optimizing unit <siggen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tb, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tb.ngr
Top Level Output File Name         : tb
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 367
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 50
#      LUT2                        : 9
#      LUT2_D                      : 1
#      LUT3                        : 54
#      LUT3_D                      : 2
#      LUT3_L                      : 48
#      LUT4                        : 87
#      LUT4_D                      : 5
#      LUT4_L                      : 3
#      MUXCY                       : 50
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 112
#      FDR                         : 110
#      FDRS                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      138  out of   4656     2%  
 Number of Slice Flip Flops:            112  out of   9312     1%  
 Number of 4 input LUTs:                262  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.675ns (Maximum Frequency: 149.813MHz)
   Minimum input arrival time before clock: 5.548ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.675ns (frequency: 149.813MHz)
  Total number of paths / destination ports: 4134 / 146
-------------------------------------------------------------------------
Delay:               6.675ns (Levels of Logic = 4)
  Source:            vga1/vcnt_7 (FF)
  Destination:       vga1/buffer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga1/vcnt_7 to vga1/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.932  vga1/vcnt_7 (vga1/vcnt_7)
     LUT3:I0->O            1   0.704   0.424  vga1/buffer_n_and0000285 (vga1/buffer_n_and0000285)
     LUT4:I3->O            3   0.704   0.566  vga1/buffer_n_and00002124_SW0 (N143)
     LUT4_D:I2->O         16   0.704   1.038  vga1/buffer_n_and00002124 (vga1/vga_R_n_and0000)
     LUT4:I3->O            1   0.704   0.000  vga1/Mmux_buffer_n34 (vga1/buffer_n<25>)
     FDR:D                     0.308          vga1/buffer_25
    ----------------------------------------
    Total                      6.675ns (3.715ns logic, 2.960ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 112 / 112
-------------------------------------------------------------------------
Offset:              5.548ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       counter_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.218   1.453  rst_IBUF (rst_IBUF)
     LUT3:I0->O           32   0.704   1.262  counter_or0000166 (counter_or0000)
     FDR:R                     0.911          counter_31
    ----------------------------------------
    Total                      5.548ns (2.833ns logic, 2.715ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            counter_24 (FF)
  Destination:       leds<2> (PAD)
  Source Clock:      clk rising

  Data Path: counter_24 to leds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  counter_24 (counter_24)
     OBUF:I->O                 3.272          leds_2_OBUF (leds<2>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.30 secs
 
--> 


Total memory usage is 514464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   14 (   0 filtered)

