# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Sep 18 23:38:05 2018


##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
main|TVP_CLK                        main|TVP_CLK                        |     479.712          |     No paths         |     No paths         |     No paths                         
main|TVP_CLK                        TX_PLL|PLLOUTCORE_derived_clock     |     12.300           |     No paths         |     No paths         |     No paths                         
TX_PLL|PLLOUTCORE_derived_clock     TX_PLL|PLLOUTCORE_derived_clock     |     196.778          |     No paths         |     98.389           |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


@W|Paths from clock (main|TVP_CLK:r) to clock (TX_PLL|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 12.30 ns is too small.  


Unconstrained Start/End Points
******************************

p:ADV_BLANK_N
p:ADV_B[0]
p:ADV_B[1]
p:ADV_B[2]
p:ADV_B[3]
p:ADV_B[4]
p:ADV_B[5]
p:ADV_B[6]
p:ADV_B[7]
p:ADV_G[0]
p:ADV_G[1]
p:ADV_G[2]
p:ADV_G[3]
p:ADV_G[4]
p:ADV_G[5]
p:ADV_G[6]
p:ADV_G[7]
p:ADV_HSYNC
p:ADV_R[0]
p:ADV_R[1]
p:ADV_R[2]
p:ADV_R[3]
p:ADV_R[4]
p:ADV_R[5]
p:ADV_R[6]
p:ADV_R[7]
p:ADV_SYNC_N
p:ADV_VSYNC
p:DEBUG[0]
p:DEBUG[1]
p:DEBUG[2]
p:DEBUG[3]
p:DEBUG[4]
p:DEBUG[5]
p:DEBUG[6]
p:DEBUG[7]
p:LED
p:TVP_HSYNC
p:TVP_VIDEO[0]
p:TVP_VIDEO[1]
p:TVP_VIDEO[2]
p:TVP_VIDEO[3]
p:TVP_VIDEO[4]
p:TVP_VIDEO[5]
p:TVP_VIDEO[6]
p:TVP_VIDEO[7]
p:TVP_VIDEO[8]
p:TVP_VIDEO[9]
p:TVP_VSYNC


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
