Analysis & Synthesis report for DE0_Top
Thu Feb 21 12:07:57 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Feb 21 12:07:57 2019                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE0_Top                                          ;
; Top-level Entity Name              ; DE0_TOP                                          ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_Top            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Feb 21 12:07:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file memoireAll.vhd
    Info (12022): Found design unit 1: memoireall-SYN
    Info (12023): Found entity 1: memoireAll
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/reg32load.vhd
    Info (12022): Found design unit 1: reg32bit-rtl
    Info (12023): Found entity 1: reg32bit
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/mux21.vhd
    Info (12022): Found design unit 1: mux21-RTL
    Info (12023): Found entity 1: mux21
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionPC.vhd
    Info (12022): Found design unit 1: extensionPC-RTL
    Info (12023): Found entity 1: extensionPC
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/banc.vhd
    Info (12022): Found design unit 1: banc-RTL
    Info (12023): Found entity 1: banc
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/ALU.vhd
    Info (12022): Found design unit 1: ALU-behav
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file DE0_TOP.vhd
    Info (12022): Found design unit 1: DE0_TOP-ARCHI
    Info (12023): Found entity 1: DE0_TOP
Info (12021): Found 2 design units, including 1 entities, in source file DataPath.vhd
    Info (12022): Found design unit 1: DataPath-archi
    Info (12023): Found entity 1: DataPath
Info (12021): Found 2 design units, including 1 entities, in source file arm.vhd
    Info (12022): Found design unit 1: arm-arc_arm
    Info (12023): Found entity 1: arm
Warning (12090): Entity "mux41" obtained from "mux41.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux41.vhd
    Info (12022): Found design unit 1: mux41-RTL
    Info (12023): Found entity 1: mux41
Info (12021): Found 2 design units, including 1 entities, in source file reg32.vhd
    Info (12022): Found design unit 1: reg32-rtl
    Info (12023): Found entity 1: reg32
Info (12021): Found 2 design units, including 1 entities, in source file VIC.vhd
    Info (12022): Found design unit 1: VIC-RTL
    Info (12023): Found entity 1: VIC
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm_1"
Info (12128): Elaborating entity "DataPath" for hierarchy "arm:arm_1|DataPath:DataPath1"
Info (12128): Elaborating entity "VIC" for hierarchy "arm:arm_1|DataPath:DataPath1|VIC:VIC0"
Info (12128): Elaborating entity "ALU" for hierarchy "arm:arm_1|DataPath:DataPath1|ALU:ALU0"
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Y[0]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[1]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[2]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[3]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[4]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[5]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[6]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[7]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[8]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[9]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[10]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[11]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[12]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[13]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[14]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[15]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[16]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[17]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[18]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[19]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[20]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[21]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[22]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[23]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[24]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[25]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[26]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[27]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[28]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[29]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[30]" at ALU.vhd(20)
Info (10041): Inferred latch for "Y[31]" at ALU.vhd(20)
Error (12006): Node instance "MAE1" instantiates undefined entity "MAE" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/arm.vhd Line: 144
Error (12006): Node instance "MuxPC" instantiates undefined entity "mux4v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 242
Error (12006): Node instance "RegPC" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 251
Error (12006): Node instance "LR0" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 259
Error (12006): Node instance "MuxMem" instantiates undefined entity "mux2v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 266
Error (12006): Node instance "Memoire" instantiates undefined entity "intern_memory" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 273
Error (12006): Node instance "RegistreInstr" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 283
Error (12006): Node instance "RegistreData" instantiates undefined entity "Reg" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 291
Error (12006): Node instance "MuxW0" instantiates undefined entity "mux2v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 298
Error (12006): Node instance "MuxRB0" instantiates undefined entity "mux2v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 308
Error (12006): Node instance "BancReg" instantiates undefined entity "RegBank" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 315
Error (12006): Node instance "RegA0" instantiates undefined entity "Reg" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 326
Error (12006): Node instance "RegB0" instantiates undefined entity "Reg" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 333
Error (12006): Node instance "Ext8_32" instantiates undefined entity "ext32" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 340
Error (12006): Node instance "Ext24_32" instantiates undefined entity "ext32" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 345
Error (12006): Node instance "MuxAluA" instantiates undefined entity "mux2v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 350
Error (12006): Node instance "MuxAluB" instantiates undefined entity "mux4v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 360
Error (12006): Node instance "RegALU0" instantiates undefined entity "Reg" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 377
Error (12006): Node instance "cpsrmux" instantiates undefined entity "mux2v1" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 386
Error (12006): Node instance "CPSR0" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 393
Error (12006): Node instance "SPSR0" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 401
Error (12006): Node instance "RegRes" instantiates undefined entity "RegLd" File: /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd Line: 409
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 22 errors, 2 warnings
    Error: Peak virtual memory: 584 megabytes
    Error: Processing ended: Thu Feb 21 12:07:58 2019
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


