`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: szp
// 
// Design Name: RV32I Core
// Module Name: CSR Register
// Tool Versions: Vivado 2019.1
// Description: CSR Register File
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    //  CSRå¯„å­˜å™¨ï¼Œæä¾›è¯»å†™ç«¯å£ï¼ˆåŒæ­¥å†™ï¼Œå¼‚æ­¥è¯»ï¿??
    //  æ—¶é’Ÿä¸‹é™æ²¿å†™ï¿??
    //  0å·å¯„å­˜å™¨çš„ï¿½?ï¿½å§‹ç»ˆä¸º0
// è¾“å…¥
    // clk               æ—¶é’Ÿä¿¡å·
    // rst               å¯„å­˜å™¨é‡ç½®ä¿¡ï¿??
    // write_en          å¯„å­˜å™¨å†™ä½¿èƒ½
    // addr              regè¯»åœ°ï¿??
    // wb_addr           å†™å›åœ°å€
    // wb_data           å†™å›æ•°æ®
// è¾“å‡º
    // rd_reg            regè¯»æ•°ï¿??


module CSRFile(
    input wire clk,
    input wire rst,
    input wire write_en,
    input wire [11:0] addr, wb_addr, debug_reg_addr, //
    input wire [31:0] wb_data,
    output wire [31:0] rd_reg, debug_out_reg //
    );

    reg [31:0] reg_file[31:0];
    integer i;

    // init register file
    initial
    begin
        for(i = 0; i < 32; i = i + 1) 
            reg_file[i][31:0] <= 32'b1;
    end

    // write in clk negedge, reset in rst posedge
    // if write register in clk posedge,
    // new wb data also write in clk posedge,
    // so old wb data will be written to register
    always@(negedge clk or posedge rst) 
    begin 
        if (rst)
            for (i = 0; i < 32; i = i + 1) 
                reg_file[i][31:0] <= 32'b1;
        else if(write_en)
            reg_file[wb_addr] <= wb_data;   
    end

    // read data changes when address changes
    assign rd_reg = reg_file[addr];
    assign debug_out_reg = reg_file[debug_reg_addr]; //


endmodule
