

================================================================
== Vitis HLS Report for 'Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9'
================================================================
* Date:           Thu Oct 13 07:49:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.961 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     3142|  15.000 ns|  15.710 us|    3|  3142|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9  |        1|     3140|         6|          1|          1|  0 ~ 3136|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    2498|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     610|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     610|    2611|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U12  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_i_i_fu_307_p2          |         +|   0|  0|   23|          16|          16|
    |add_i_i_mid1_fu_404_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln1057_2_fu_271_p2     |         +|   0|  0|   23|          16|           1|
    |add_ln1057_fu_236_p2       |         +|   0|  0|   31|          24|           1|
    |add_ln130_fu_483_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln231_fu_344_p2        |         +|   0|  0|   15|           8|           1|
    |pnx_5_fu_248_p2            |         +|   0|  0|   15|           8|           1|
    |x_fu_385_p2                |         +|   0|  0|   15|           8|           1|
    |sub_ln130_fu_525_p2        |         -|   0|  0|  135|         128|         128|
    |and_ln130_1_fu_548_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln130_fu_534_p2        |       and|   0|  0|  128|         128|         128|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1057_10_fu_254_p2   |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln1057_11_fu_333_p2   |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln1057_9_fu_231_p2    |      icmp|   0|  0|   16|          24|          24|
    |icmp_ln238_fu_446_p2       |      icmp|   0|  0|   13|          16|          16|
    |ult20_fu_409_p2            |      icmp|   0|  0|   13|          16|          16|
    |ult_fu_312_p2              |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln130_1_fu_552_p2     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln130_fu_538_p2       |      lshr|   0|  0|  423|         128|         128|
    |or_ln1057_fu_350_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln130_fu_469_p2         |        or|   0|  0|    7|           7|           4|
    |or_ln238_fu_456_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln1057_4_fu_439_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln1057_5_fu_363_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln1057_6_fu_277_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln1057_fu_355_p3    |    select|   0|  0|    8|           1|           1|
    |select_ln130_fu_507_p3     |    select|   0|  0|  122|           1|           1|
    |select_ln188_1_fu_259_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln188_2_fu_429_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln188_3_fu_338_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln188_fu_326_p3     |    select|   0|  0|    8|           1|           1|
    |select_ln238_1_fu_569_p3   |    select|   0|  0|   16|           1|           1|
    |select_ln238_fu_562_p3     |    select|   0|  0|   16|           1|           1|
    |shl_ln130_1_fu_515_p2      |       shl|   0|  0|  370|           1|         113|
    |shl_ln130_fu_493_p2        |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |rev19_fu_317_p2            |       xor|   0|  0|    2|           1|           2|
    |rev21_fu_434_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln238_fu_450_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2498|         867|        1055|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_ifmap_patch_st_blk_n   |   9|          2|    1|          2|
    |indvar_flatten19_fu_114  |   9|          2|   24|         48|
    |indvar_flatten_fu_106    |   9|          2|   16|         32|
    |lhs_fu_98                |   9|          2|    8|         16|
    |pnx_fu_110               |   9|          2|    8|         16|
    |y_fu_102                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln231_reg_696                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |    1|   0|    1|          0|
    |burst_buffer1_load_reg_752            |  128|   0|  128|          0|
    |burst_buffer2_load_reg_763            |  128|   0|  128|          0|
    |icmp_ln1057_10_reg_673                |    1|   0|    1|          0|
    |icmp_ln1057_9_reg_669                 |    1|   0|    1|          0|
    |indvar_flatten19_fu_114               |   24|   0|   24|          0|
    |indvar_flatten_fu_106                 |   16|   0|   16|          0|
    |lhs_fu_98                             |    8|   0|    8|          0|
    |or_ln238_reg_741                      |    1|   0|    1|          0|
    |p_cast3_cast_cast_reg_664             |    8|   0|   16|          8|
    |pnx_fu_110                            |    8|   0|    8|          0|
    |rd_i_reg_711                          |    5|   0|    5|          0|
    |rev19_reg_686                         |    1|   0|    1|          0|
    |rev19_reg_686_pp0_iter3_reg           |    1|   0|    1|          0|
    |select_ln1057_5_reg_706               |    8|   0|    8|          0|
    |select_ln1057_reg_701                 |    8|   0|    8|          0|
    |select_ln188_3_reg_691                |    1|   0|    1|          0|
    |select_ln188_3_reg_691_pp0_iter3_reg  |    1|   0|    1|          0|
    |select_ln238_1_reg_773                |   16|   0|   16|          0|
    |select_ln238_reg_768                  |   16|   0|   16|          0|
    |shl_ln2_reg_747                       |    3|   0|    7|          4|
    |sub_ln130_reg_757                     |  128|   0|  128|          0|
    |trunc_ln54_reg_716                    |    3|   0|    3|          0|
    |trunc_ln54_reg_716_pp0_iter3_reg      |    3|   0|    3|          0|
    |ult20_reg_721                         |    1|   0|    1|          0|
    |y_fu_102                              |    8|   0|    8|          0|
    |icmp_ln1057_10_reg_673                |   64|  32|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  610|  32|  559|         12|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9|  return value|
|c_ifmap_patch_st_din     |  out|   32|     ap_fifo|                                                           c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_full_n  |   in|    1|     ap_fifo|                                                           c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_write   |  out|    1|     ap_fifo|                                                           c_ifmap_patch_st|       pointer|
|mul_ln205                |   in|   16|     ap_none|                                                                  mul_ln205|        scalar|
|p_cast                   |   in|   16|     ap_none|                                                                     p_cast|        scalar|
|bound4                   |   in|   24|     ap_none|                                                                     bound4|        scalar|
|bound                    |   in|   16|     ap_none|                                                                      bound|        scalar|
|p_cast3_cast             |   in|    8|     ap_none|                                                               p_cast3_cast|        scalar|
|cmp_i_not_mid115         |   in|    1|     ap_none|                                                           cmp_i_not_mid115|        scalar|
|p_cast6                  |   in|    8|     ap_none|                                                                    p_cast6|        scalar|
|icmp_ln1057              |   in|    1|     ap_none|                                                                icmp_ln1057|        scalar|
|burst_buffer1_address0   |  out|   11|   ap_memory|                                                              burst_buffer1|         array|
|burst_buffer1_ce0        |  out|    1|   ap_memory|                                                              burst_buffer1|         array|
|burst_buffer1_q0         |   in|  128|   ap_memory|                                                              burst_buffer1|         array|
|burst_buffer2_address0   |  out|   11|   ap_memory|                                                              burst_buffer2|         array|
|burst_buffer2_ce0        |  out|    1|   ap_memory|                                                              burst_buffer2|         array|
|burst_buffer2_q0         |   in|  128|   ap_memory|                                                              burst_buffer2|         array|
+-------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pnx = alloca i32 1"   --->   Operation 12 'alloca' 'pnx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%icmp_ln1057_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1057"   --->   Operation 14 'read' 'icmp_ln1057_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast6"   --->   Operation 15 'read' 'p_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp_i_not_mid115_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_not_mid115"   --->   Operation 16 'read' 'cmp_i_not_mid115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast3_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast3_cast"   --->   Operation 17 'read' 'p_cast3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bound4"   --->   Operation 19 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_cast"   --->   Operation 20 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln205_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln205"   --->   Operation 21 'read' 'mul_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast3_cast_cast = zext i8 %p_cast3_cast_read"   --->   Operation 22 'zext' 'p_cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %indvar_flatten19"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %pnx"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %lhs"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i24 %indvar_flatten19"   --->   Operation 30 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%icmp_ln1057_9 = icmp_eq  i24 %indvar_flatten19_load, i24 %bound4_read"   --->   Operation 31 'icmp' 'icmp_ln1057_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.10ns)   --->   "%add_ln1057 = add i24 %indvar_flatten19_load, i24 1"   --->   Operation 32 'add' 'add_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_9, void %._crit_edge242.loopexit, void %._crit_edge251.exitStub"   --->   Operation 33 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%pnx_load = load i8 %pnx" [src/main.cpp:228]   --->   Operation 35 'load' 'pnx_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.90ns)   --->   "%pnx_5 = add i8 %pnx_load, i8 1" [src/main.cpp:228]   --->   Operation 36 'add' 'pnx_5' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln1057_10 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read"   --->   Operation 37 'icmp' 'icmp_ln1057_10' <Predicate = (!icmp_ln1057_9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln188_1 = select i1 %icmp_ln1057_10, i8 %pnx_5, i8 %pnx_load" [src/main.cpp:188]   --->   Operation 38 'select' 'select_ln188_1' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i8 %select_ln188_1" [src/main.cpp:188]   --->   Operation 39 'zext' 'zext_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 40 'mul' 'mul_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln1057_2 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 41 'add' 'add_ln1057_2' <Predicate = (!icmp_ln1057_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%select_ln1057_6 = select i1 %icmp_ln1057_10, i16 1, i16 %add_ln1057_2"   --->   Operation 42 'select' 'select_ln1057_6' <Predicate = (!icmp_ln1057_9)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln1057 = store i24 %add_ln1057, i24 %indvar_flatten19"   --->   Operation 43 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_2 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln188 = store i8 %select_ln188_1, i8 %pnx" [src/main.cpp:188]   --->   Operation 44 'store' 'store_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %select_ln1057_6, i16 %indvar_flatten"   --->   Operation 45 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_2 = load i8 %y"   --->   Operation 46 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%y_cast = zext i8 %y_2"   --->   Operation 47 'zext' 'y_cast' <Predicate = (!icmp_ln1057_10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%add_i_i = add i16 %mul_ln205_read, i16 %y_cast"   --->   Operation 48 'add' 'add_i_i' <Predicate = (!icmp_ln1057_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.86ns)   --->   "%ult = icmp_ult  i16 %add_i_i, i16 %p_cast_read"   --->   Operation 49 'icmp' 'ult' <Predicate = (!icmp_ln1057_10)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.33ns)   --->   "%rev19 = xor i1 %ult, i1 1"   --->   Operation 50 'xor' 'rev19' <Predicate = (!icmp_ln1057_10)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_load = load i8 %lhs"   --->   Operation 51 'load' 'lhs_load' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.44ns)   --->   "%select_ln188 = select i1 %icmp_ln1057_10, i8 0, i8 %y_2" [src/main.cpp:188]   --->   Operation 52 'select' 'select_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [2/3] (1.08ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 53 'mul' 'mul_ln188' <Predicate = (!icmp_ln1057_9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln1057_11 = icmp_eq  i8 %lhs_load, i8 %p_cast6_read"   --->   Operation 54 'icmp' 'icmp_ln1057_11' <Predicate = (!icmp_ln1057_9 & !icmp_ln1057_10)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.26ns)   --->   "%select_ln188_3 = select i1 %icmp_ln1057_10, i1 %icmp_ln1057_read, i1 %icmp_ln1057_11" [src/main.cpp:188]   --->   Operation 55 'select' 'select_ln188_3' <Predicate = (!icmp_ln1057_9)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.90ns)   --->   "%add_ln231 = add i8 %select_ln188, i8 1" [src/main.cpp:231]   --->   Operation 56 'add' 'add_ln231' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1057)   --->   "%or_ln1057 = or i1 %select_ln188_3, i1 %icmp_ln1057_10"   --->   Operation 57 'or' 'or_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1057 = select i1 %or_ln1057, i8 0, i8 %lhs_load"   --->   Operation 58 'select' 'select_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln1057_5 = select i1 %select_ln188_3, i8 %add_ln231, i8 %select_ln188"   --->   Operation 59 'select' 'select_ln1057_5' <Predicate = (!icmp_ln1057_9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rd_i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln1057, i32 3, i32 7"   --->   Operation 60 'partselect' 'rd_i' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %select_ln1057" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 61 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1057_9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.90ns)   --->   "%x = add i8 %select_ln1057, i8 1" [src/main.cpp:234]   --->   Operation 62 'add' 'x' <Predicate = (!icmp_ln1057_9)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057_5, i8 %y"   --->   Operation 63 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>
ST_3 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln234 = store i8 %x, i8 %lhs" [src/main.cpp:234]   --->   Operation 64 'store' 'store_ln234' <Predicate = (!icmp_ln1057_9)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%mul_ln188 = mul i16 %zext_ln188, i16 %p_cast3_cast_cast" [src/main.cpp:188]   --->   Operation 65 'mul' 'mul_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%y_cast_mid1 = zext i8 %add_ln231" [src/main.cpp:231]   --->   Operation 66 'zext' 'y_cast_mid1' <Predicate = (select_ln188_3)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.01ns)   --->   "%add_i_i_mid1 = add i16 %mul_ln205_read, i16 %y_cast_mid1" [src/main.cpp:231]   --->   Operation 67 'add' 'add_i_i_mid1' <Predicate = (select_ln188_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.86ns)   --->   "%ult20 = icmp_ult  i16 %add_i_i_mid1, i16 %p_cast_read" [src/main.cpp:231]   --->   Operation 68 'icmp' 'ult20' <Predicate = (select_ln188_3)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1525 = zext i8 %select_ln1057"   --->   Operation 69 'zext' 'zext_ln1525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.83ns) (root node of the DSP)   --->   "%ret = add i16 %mul_ln188, i16 %zext_ln1525"   --->   Operation 70 'add' 'ret' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln1057_5, i5 %rd_i" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i13 %tmp" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 72 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%burst_buffer1_addr = getelementptr i128 %burst_buffer1, i64 0, i64 %zext_ln54" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 73 'getelementptr' 'burst_buffer1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%burst_buffer2_addr = getelementptr i128 %burst_buffer2, i64 0, i64 %zext_ln54" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 74 'getelementptr' 'burst_buffer2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.35ns)   --->   "%burst_buffer1_load = load i11 %burst_buffer1_addr"   --->   Operation 75 'load' 'burst_buffer1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>
ST_4 : Operation 76 [2/2] (1.35ns)   --->   "%burst_buffer2_load = load i11 %burst_buffer2_addr"   --->   Operation 76 'load' 'burst_buffer2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%select_ln188_2 = select i1 %icmp_ln1057_10, i1 %cmp_i_not_mid115_read, i1 %rev19" [src/main.cpp:188]   --->   Operation 77 'select' 'select_ln188_2' <Predicate = (!select_ln188_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%rev21 = xor i1 %ult20, i1 1" [src/main.cpp:231]   --->   Operation 78 'xor' 'rev21' <Predicate = (select_ln188_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%select_ln1057_4 = select i1 %select_ln188_3, i1 %rev21, i1 %select_ln188_2"   --->   Operation 79 'select' 'select_ln1057_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (0.83ns) (root node of the DSP)   --->   "%ret = add i16 %mul_ln188, i16 %zext_ln1525"   --->   Operation 80 'add' 'ret' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln238 = icmp_ult  i16 %ret, i16 %p_cast_read" [src/main.cpp:238]   --->   Operation 81 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%xor_ln238 = xor i1 %icmp_ln238, i1 1" [src/main.cpp:238]   --->   Operation 82 'xor' 'xor_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln238 = or i1 %xor_ln238, i1 %select_ln1057_4" [src/main.cpp:238]   --->   Operation 83 'or' 'or_ln238' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln54, i4 0" [/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:54]   --->   Operation 84 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (1.35ns)   --->   "%burst_buffer1_load = load i11 %burst_buffer1_addr"   --->   Operation 85 'load' 'burst_buffer1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%or_ln130 = or i7 %shl_ln2, i7 15"   --->   Operation 86 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_1 = zext i7 %shl_ln2"   --->   Operation 87 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%zext_ln130_2 = zext i7 %or_ln130"   --->   Operation 88 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln130 = add i8 %zext_ln130_2, i8 1"   --->   Operation 89 'add' 'add_ln130' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_3 = zext i8 %add_ln130"   --->   Operation 90 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%shl_ln130 = shl i128 1, i128 %zext_ln130_3"   --->   Operation 91 'shl' 'shl_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln130, i32 7"   --->   Operation 92 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%select_ln130 = select i1 %tmp_3, i128 0, i128 %shl_ln130"   --->   Operation 93 'select' 'select_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%shl_ln130_1 = shl i113 1, i113 %zext_ln130_1"   --->   Operation 94 'shl' 'shl_ln130_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln130)   --->   "%zext_ln130_4 = zext i113 %shl_ln130_1"   --->   Operation 95 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.71ns) (out node of the LUT)   --->   "%sub_ln130 = sub i128 %select_ln130, i128 %zext_ln130_4"   --->   Operation 96 'sub' 'sub_ln130' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (1.35ns)   --->   "%burst_buffer2_load = load i11 %burst_buffer2_addr"   --->   Operation 97 'load' 'burst_buffer2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1984> <RAM>

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %shl_ln2"   --->   Operation 98 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%and_ln130 = and i128 %burst_buffer1_load, i128 %sub_ln130"   --->   Operation 99 'and' 'and_ln130' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%lshr_ln130 = lshr i128 %and_ln130, i128 %zext_ln130"   --->   Operation 100 'lshr' 'lshr_ln130' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln238_1)   --->   "%trunc_ln130 = trunc i128 %lshr_ln130"   --->   Operation 101 'trunc' 'trunc_ln130' <Predicate = (!or_ln238)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%and_ln130_1 = and i128 %burst_buffer2_load, i128 %sub_ln130"   --->   Operation 102 'and' 'and_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%lshr_ln130_1 = lshr i128 %and_ln130_1, i128 %zext_ln130"   --->   Operation 103 'lshr' 'lshr_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln238)   --->   "%trunc_ln130_1 = trunc i128 %lshr_ln130_1"   --->   Operation 104 'trunc' 'trunc_ln130_1' <Predicate = (!or_ln238)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.72ns) (out node of the LUT)   --->   "%select_ln238 = select i1 %or_ln238, i16 0, i16 %trunc_ln130_1" [src/main.cpp:238]   --->   Operation 105 'select' 'select_ln238' <Predicate = true> <Delay = 1.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.72ns) (out node of the LUT)   --->   "%select_ln238_1 = select i1 %or_ln238, i16 0, i16 %trunc_ln130" [src/main.cpp:238]   --->   Operation 106 'select' 'select_ln238_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln1057_9)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3136, i64 392"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:188]   --->   Operation 110 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/main.cpp:188]   --->   Operation 111 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln238, i16 %select_ln238_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_ifmap_patch_st, i32 %p_0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1001> <FIFO>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln205]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i_not_mid115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1057]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ burst_buffer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ burst_buffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_ifmap_patch_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                   (alloca           ) [ 01110000]
y                     (alloca           ) [ 01110000]
indvar_flatten        (alloca           ) [ 01100000]
pnx                   (alloca           ) [ 01100000]
indvar_flatten19      (alloca           ) [ 01100000]
icmp_ln1057_read      (read             ) [ 01110000]
p_cast6_read          (read             ) [ 01110000]
cmp_i_not_mid115_read (read             ) [ 01111100]
p_cast3_cast_read     (read             ) [ 00000000]
bound_read            (read             ) [ 01100000]
bound4_read           (read             ) [ 01100000]
p_cast_read           (read             ) [ 01111100]
mul_ln205_read        (read             ) [ 01111000]
p_cast3_cast_cast     (zext             ) [ 01111000]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten19_load (load             ) [ 00000000]
icmp_ln1057_9         (icmp             ) [ 01111110]
add_ln1057            (add              ) [ 00000000]
br_ln1057             (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
pnx_load              (load             ) [ 00000000]
pnx_5                 (add              ) [ 00000000]
icmp_ln1057_10        (icmp             ) [ 01011100]
select_ln188_1        (select           ) [ 00000000]
zext_ln188            (zext             ) [ 01011000]
add_ln1057_2          (add              ) [ 00000000]
select_ln1057_6       (select           ) [ 00000000]
store_ln1057          (store            ) [ 00000000]
store_ln188           (store            ) [ 00000000]
store_ln1057          (store            ) [ 00000000]
y_2                   (load             ) [ 00000000]
y_cast                (zext             ) [ 00000000]
add_i_i               (add              ) [ 00000000]
ult                   (icmp             ) [ 00000000]
rev19                 (xor              ) [ 01001100]
lhs_load              (load             ) [ 00000000]
select_ln188          (select           ) [ 00000000]
icmp_ln1057_11        (icmp             ) [ 00000000]
select_ln188_3        (select           ) [ 01001100]
add_ln231             (add              ) [ 01001000]
or_ln1057             (or               ) [ 00000000]
select_ln1057         (select           ) [ 01001000]
select_ln1057_5       (select           ) [ 01001000]
rd_i                  (partselect       ) [ 01001000]
trunc_ln54            (trunc            ) [ 01001100]
x                     (add              ) [ 00000000]
store_ln1057          (store            ) [ 00000000]
store_ln234           (store            ) [ 00000000]
mul_ln188             (mul              ) [ 01000100]
y_cast_mid1           (zext             ) [ 00000000]
add_i_i_mid1          (add              ) [ 00000000]
ult20                 (icmp             ) [ 01000100]
zext_ln1525           (zext             ) [ 01000100]
tmp                   (bitconcatenate   ) [ 00000000]
zext_ln54             (zext             ) [ 00000000]
burst_buffer1_addr    (getelementptr    ) [ 01000100]
burst_buffer2_addr    (getelementptr    ) [ 01000100]
select_ln188_2        (select           ) [ 00000000]
rev21                 (xor              ) [ 00000000]
select_ln1057_4       (select           ) [ 00000000]
ret                   (add              ) [ 00000000]
icmp_ln238            (icmp             ) [ 00000000]
xor_ln238             (xor              ) [ 00000000]
or_ln238              (or               ) [ 01000010]
shl_ln2               (bitconcatenate   ) [ 01000010]
burst_buffer1_load    (load             ) [ 01000010]
or_ln130              (or               ) [ 00000000]
zext_ln130_1          (zext             ) [ 00000000]
zext_ln130_2          (zext             ) [ 00000000]
add_ln130             (add              ) [ 00000000]
zext_ln130_3          (zext             ) [ 00000000]
shl_ln130             (shl              ) [ 00000000]
tmp_3                 (bitselect        ) [ 00000000]
select_ln130          (select           ) [ 00000000]
shl_ln130_1           (shl              ) [ 00000000]
zext_ln130_4          (zext             ) [ 00000000]
sub_ln130             (sub              ) [ 01000010]
burst_buffer2_load    (load             ) [ 01000010]
zext_ln130            (zext             ) [ 00000000]
and_ln130             (and              ) [ 00000000]
lshr_ln130            (lshr             ) [ 00000000]
trunc_ln130           (trunc            ) [ 00000000]
and_ln130_1           (and              ) [ 00000000]
lshr_ln130_1          (lshr             ) [ 00000000]
trunc_ln130_1         (trunc            ) [ 00000000]
select_ln238          (select           ) [ 01000001]
select_ln238_1        (select           ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
specpipeline_ln188    (specpipeline     ) [ 00000000]
specloopname_ln188    (specloopname     ) [ 00000000]
p_0                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln205">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_cast3_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp_i_not_mid115">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_not_mid115"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_cast6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="icmp_ln1057">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="burst_buffer1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="burst_buffer1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="burst_buffer2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="burst_buffer2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c_ifmap_patch_st">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_ifmap_patch_st"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_231_8_VITIS_LOOP_234_9_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="lhs_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pnx_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pnx/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln1057_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1057_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_cast6_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast6_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cmp_i_not_mid115_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_not_mid115_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_cast3_cast_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast3_cast_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bound_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bound4_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="0"/>
<pin id="151" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_cast_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln205_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln205_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln174_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="burst_buffer1_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="128" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="13" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="burst_buffer1_addr/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="burst_buffer2_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="burst_buffer2_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="burst_buffer1_load/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="burst_buffer2_load/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_cast3_cast_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_cast_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="24" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten19_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="1"/>
<pin id="230" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln1057_9_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="24" slack="0"/>
<pin id="233" dir="0" index="1" bw="24" slack="1"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_9/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln1057_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="pnx_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pnx_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="pnx_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pnx_5/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln1057_10_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_10/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln188_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln188_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln1057_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057_2/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln1057_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="16" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln1057_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="0" index="1" bw="24" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln188_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="1"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln1057_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="y_2_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="2"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="y_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_i_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="2"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="ult_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="2"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="rev19_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev19/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="lhs_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln188_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln1057_11_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_11/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln188_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="2"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_3/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln231_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln1057_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1057/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln1057_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln1057_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_5/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="rd_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="4" slack="0"/>
<pin id="376" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd_i/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln54_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="x_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln1057_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln234_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="y_cast_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast_mid1/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_i_i_mid1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="3"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i_mid1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="ult20_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="3"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult20/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1525_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1525/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="1"/>
<pin id="420" dir="0" index="2" bw="5" slack="1"/>
<pin id="421" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln54_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln188_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="3"/>
<pin id="431" dir="0" index="1" bw="1" slack="4"/>
<pin id="432" dir="0" index="2" bw="1" slack="2"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_2/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="rev21_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev21/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln1057_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_4/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln238_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="4"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln238_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln238/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln238_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln238/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="shl_ln2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="2"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln130_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln130_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln130_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln130_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln130_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_3/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="shl_ln130_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln130_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="128" slack="0"/>
<pin id="510" dir="0" index="2" bw="128" slack="0"/>
<pin id="511" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln130_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130_1/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln130_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="113" slack="0"/>
<pin id="523" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_4/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln130_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="128" slack="0"/>
<pin id="527" dir="0" index="1" bw="113" slack="0"/>
<pin id="528" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln130_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln130_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="128" slack="1"/>
<pin id="536" dir="0" index="1" bw="128" slack="1"/>
<pin id="537" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="lshr_ln130_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln130/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln130_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="128" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln130_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="128" slack="1"/>
<pin id="550" dir="0" index="1" bw="128" slack="1"/>
<pin id="551" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130_1/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="lshr_ln130_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="128" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln130_1/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln130_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="128" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln238_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="0" index="2" bw="16" slack="0"/>
<pin id="566" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln238/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln238_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="0" index="2" bw="16" slack="0"/>
<pin id="573" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln238_1/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_0_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="1"/>
<pin id="579" dir="0" index="2" bw="16" slack="1"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/7 "/>
</bind>
</comp>

<comp id="583" class="1007" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="1"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln188/2 ret/4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="lhs_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="598" class="1005" name="y_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="605" class="1005" name="indvar_flatten_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="612" class="1005" name="pnx_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pnx "/>
</bind>
</comp>

<comp id="619" class="1005" name="indvar_flatten19_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="24" slack="0"/>
<pin id="621" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="626" class="1005" name="icmp_ln1057_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="2"/>
<pin id="628" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1057_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_cast6_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="2"/>
<pin id="633" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_cast6_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="cmp_i_not_mid115_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="4"/>
<pin id="638" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp_i_not_mid115_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="bound_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="bound4_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="24" slack="1"/>
<pin id="648" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="bound4_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_cast_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="2"/>
<pin id="653" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_cast_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="mul_ln205_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="2"/>
<pin id="660" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln205_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_cast3_cast_cast_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="1"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_cast3_cast_cast "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln1057_9_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057_9 "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_ln1057_10_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057_10 "/>
</bind>
</comp>

<comp id="681" class="1005" name="zext_ln188_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="1"/>
<pin id="683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln188 "/>
</bind>
</comp>

<comp id="686" class="1005" name="rev19_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="2"/>
<pin id="688" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="rev19 "/>
</bind>
</comp>

<comp id="691" class="1005" name="select_ln188_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln188_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="add_ln231_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln231 "/>
</bind>
</comp>

<comp id="701" class="1005" name="select_ln1057_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1057 "/>
</bind>
</comp>

<comp id="706" class="1005" name="select_ln1057_5_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1057_5 "/>
</bind>
</comp>

<comp id="711" class="1005" name="rd_i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rd_i "/>
</bind>
</comp>

<comp id="716" class="1005" name="trunc_ln54_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="2"/>
<pin id="718" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="721" class="1005" name="ult20_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult20 "/>
</bind>
</comp>

<comp id="726" class="1005" name="zext_ln1525_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1525 "/>
</bind>
</comp>

<comp id="731" class="1005" name="burst_buffer1_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="1"/>
<pin id="733" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="burst_buffer1_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="burst_buffer2_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="1"/>
<pin id="738" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="burst_buffer2_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="or_ln238_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln238 "/>
</bind>
</comp>

<comp id="747" class="1005" name="shl_ln2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="burst_buffer1_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="128" slack="1"/>
<pin id="754" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="burst_buffer1_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="sub_ln130_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="128" slack="1"/>
<pin id="759" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln130 "/>
</bind>
</comp>

<comp id="763" class="1005" name="burst_buffer2_load_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="128" slack="1"/>
<pin id="765" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="burst_buffer2_load "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln238_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln238 "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln238_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="1"/>
<pin id="775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln238_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="136" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="228" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="242" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="248" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="245" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="242" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="254" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="271" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="236" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="259" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="277" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="300" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="323" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="326" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="338" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="323" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="338" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="344" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="326" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="355" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="355" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="355" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="363" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="385" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="429" pin="3"/><net_sink comp="439" pin=2"/></net>

<net id="454"><net_src comp="446" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="439" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="462" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="483" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="493" pin="2"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="76" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="475" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="507" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="531" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="531" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="44" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="44" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="544" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="94" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="576" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="588"><net_src comp="267" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="414" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="590"><net_src comp="583" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="594"><net_src comp="98" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="601"><net_src comp="102" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="608"><net_src comp="106" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="615"><net_src comp="110" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="622"><net_src comp="114" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="629"><net_src comp="118" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="634"><net_src comp="124" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="639"><net_src comp="130" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="644"><net_src comp="142" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="649"><net_src comp="148" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="654"><net_src comp="154" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="661"><net_src comp="160" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="667"><net_src comp="199" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="672"><net_src comp="231" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="254" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="684"><net_src comp="267" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="689"><net_src comp="317" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="694"><net_src comp="338" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="699"><net_src comp="344" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="704"><net_src comp="355" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="709"><net_src comp="363" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="714"><net_src comp="371" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="719"><net_src comp="381" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="724"><net_src comp="409" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="729"><net_src comp="414" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="734"><net_src comp="173" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="739"><net_src comp="180" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="744"><net_src comp="456" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="750"><net_src comp="462" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="755"><net_src comp="187" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="760"><net_src comp="525" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="766"><net_src comp="193" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="771"><net_src comp="562" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="776"><net_src comp="569" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="576" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_ifmap_patch_st | {7 }
 - Input state : 
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : mul_ln205 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : p_cast | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : bound4 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : bound | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : p_cast3_cast | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : cmp_i_not_mid115 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : p_cast6 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : icmp_ln1057 | {1 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : burst_buffer1 | {4 5 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : burst_buffer2 | {4 5 }
	Port: Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9 : c_ifmap_patch_st | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1057_9 : 1
		add_ln1057 : 1
		br_ln1057 : 2
		pnx_5 : 1
		icmp_ln1057_10 : 1
		select_ln188_1 : 2
		zext_ln188 : 3
		mul_ln188 : 4
		add_ln1057_2 : 1
		select_ln1057_6 : 2
		store_ln1057 : 2
		store_ln188 : 3
		store_ln1057 : 3
	State 3
		y_cast : 1
		add_i_i : 2
		ult : 3
		rev19 : 4
		select_ln188 : 1
		icmp_ln1057_11 : 1
		select_ln188_3 : 2
		add_ln231 : 2
		or_ln1057 : 3
		select_ln1057 : 3
		select_ln1057_5 : 3
		rd_i : 4
		trunc_ln54 : 4
		x : 4
		store_ln1057 : 4
		store_ln234 : 5
	State 4
		add_i_i_mid1 : 1
		ult20 : 2
		ret : 1
		zext_ln54 : 1
		burst_buffer1_addr : 2
		burst_buffer2_addr : 2
		burst_buffer1_load : 3
		burst_buffer2_load : 3
	State 5
		icmp_ln238 : 1
		xor_ln238 : 2
		or_ln238 : 2
		or_ln130 : 1
		zext_ln130_1 : 1
		zext_ln130_2 : 1
		add_ln130 : 2
		zext_ln130_3 : 3
		shl_ln130 : 4
		tmp_3 : 3
		select_ln130 : 5
		shl_ln130_1 : 2
		zext_ln130_4 : 3
		sub_ln130 : 6
	State 6
		trunc_ln130 : 1
		trunc_ln130_1 : 1
		select_ln238 : 2
		select_ln238_1 : 2
	State 7
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln130_fu_538         |    0    |    0    |   423   |
|          |        lshr_ln130_1_fu_552        |    0    |    0    |   423   |
|----------|-----------------------------------|---------|---------|---------|
|    and   |          and_ln130_fu_534         |    0    |    0    |   128   |
|          |         and_ln130_1_fu_548        |    0    |    0    |   128   |
|----------|-----------------------------------|---------|---------|---------|
|          |       select_ln188_1_fu_259       |    0    |    0    |    8    |
|          |       select_ln1057_6_fu_277      |    0    |    0    |    16   |
|          |        select_ln188_fu_326        |    0    |    0    |    8    |
|          |       select_ln188_3_fu_338       |    0    |    0    |    2    |
|          |        select_ln1057_fu_355       |    0    |    0    |    8    |
|  select  |       select_ln1057_5_fu_363      |    0    |    0    |    8    |
|          |       select_ln188_2_fu_429       |    0    |    0    |    2    |
|          |       select_ln1057_4_fu_439      |    0    |    0    |    2    |
|          |        select_ln130_fu_507        |    0    |    0    |   122   |
|          |        select_ln238_fu_562        |    0    |    0    |    16   |
|          |       select_ln238_1_fu_569       |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |         add_ln1057_fu_236         |    0    |    0    |    31   |
|          |            pnx_5_fu_248           |    0    |    0    |    15   |
|          |        add_ln1057_2_fu_271        |    0    |    0    |    23   |
|    add   |           add_i_i_fu_307          |    0    |    0    |    23   |
|          |          add_ln231_fu_344         |    0    |    0    |    15   |
|          |              x_fu_385             |    0    |    0    |    15   |
|          |        add_i_i_mid1_fu_404        |    0    |    0    |    23   |
|          |          add_ln130_fu_483         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln130_fu_525         |    0    |    0    |   135   |
|----------|-----------------------------------|---------|---------|---------|
|          |        icmp_ln1057_9_fu_231       |    0    |    0    |    16   |
|          |       icmp_ln1057_10_fu_254       |    0    |    0    |    13   |
|   icmp   |             ult_fu_312            |    0    |    0    |    13   |
|          |       icmp_ln1057_11_fu_333       |    0    |    0    |    11   |
|          |            ult20_fu_409           |    0    |    0    |    13   |
|          |         icmp_ln238_fu_446         |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln130_fu_493         |    0    |    0    |    17   |
|          |         shl_ln130_1_fu_515        |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |            rev19_fu_317           |    0    |    0    |    2    |
|    xor   |            rev21_fu_434           |    0    |    0    |    2    |
|          |          xor_ln238_fu_450         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |          or_ln1057_fu_350         |    0    |    0    |    2    |
|    or    |          or_ln238_fu_456          |    0    |    0    |    2    |
|          |          or_ln130_fu_469          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_583            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |    icmp_ln1057_read_read_fu_118   |    0    |    0    |    0    |
|          |      p_cast6_read_read_fu_124     |    0    |    0    |    0    |
|          | cmp_i_not_mid115_read_read_fu_130 |    0    |    0    |    0    |
|   read   |   p_cast3_cast_read_read_fu_136   |    0    |    0    |    0    |
|          |       bound_read_read_fu_142      |    0    |    0    |    0    |
|          |      bound4_read_read_fu_148      |    0    |    0    |    0    |
|          |      p_cast_read_read_fu_154      |    0    |    0    |    0    |
|          |     mul_ln205_read_read_fu_160    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln174_write_fu_166     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      p_cast3_cast_cast_fu_199     |    0    |    0    |    0    |
|          |         zext_ln188_fu_267         |    0    |    0    |    0    |
|          |           y_cast_fu_303           |    0    |    0    |    0    |
|          |         y_cast_mid1_fu_401        |    0    |    0    |    0    |
|          |         zext_ln1525_fu_414        |    0    |    0    |    0    |
|   zext   |          zext_ln54_fu_423         |    0    |    0    |    0    |
|          |        zext_ln130_1_fu_475        |    0    |    0    |    0    |
|          |        zext_ln130_2_fu_479        |    0    |    0    |    0    |
|          |        zext_ln130_3_fu_489        |    0    |    0    |    0    |
|          |        zext_ln130_4_fu_521        |    0    |    0    |    0    |
|          |         zext_ln130_fu_531         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|            rd_i_fu_371            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln54_fu_381         |    0    |    0    |    0    |
|   trunc  |         trunc_ln130_fu_544        |    0    |    0    |    0    |
|          |        trunc_ln130_1_fu_558       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_417            |    0    |    0    |    0    |
|bitconcatenate|           shl_ln2_fu_462          |    0    |    0    |    0    |
|          |             p_0_fu_576            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|            tmp_3_fu_499           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   1725  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln231_reg_696      |    8   |
|     bound4_read_reg_646     |   24   |
|      bound_read_reg_641     |   16   |
|  burst_buffer1_addr_reg_731 |   11   |
|  burst_buffer1_load_reg_752 |   128  |
|  burst_buffer2_addr_reg_736 |   11   |
|  burst_buffer2_load_reg_763 |   128  |
|cmp_i_not_mid115_read_reg_636|    1   |
|    icmp_ln1057_10_reg_673   |    1   |
|    icmp_ln1057_9_reg_669    |    1   |
|   icmp_ln1057_read_reg_626  |    1   |
|   indvar_flatten19_reg_619  |   24   |
|    indvar_flatten_reg_605   |   16   |
|         lhs_reg_591         |    8   |
|    mul_ln205_read_reg_658   |   16   |
|       or_ln238_reg_741      |    1   |
|  p_cast3_cast_cast_reg_664  |   16   |
|     p_cast6_read_reg_631    |    8   |
|     p_cast_read_reg_651     |   16   |
|         pnx_reg_612         |    8   |
|         rd_i_reg_711        |    5   |
|        rev19_reg_686        |    1   |
|   select_ln1057_5_reg_706   |    8   |
|    select_ln1057_reg_701    |    8   |
|    select_ln188_3_reg_691   |    1   |
|    select_ln238_1_reg_773   |   16   |
|     select_ln238_reg_768    |   16   |
|       shl_ln2_reg_747       |    7   |
|      sub_ln130_reg_757      |   128  |
|      trunc_ln54_reg_716     |    3   |
|        ult20_reg_721        |    1   |
|          y_reg_598          |    8   |
|     zext_ln1525_reg_726     |   16   |
|      zext_ln188_reg_681     |   16   |
+-----------------------------+--------+
|            Total            |   677  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_193 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_583    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_583    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  1.956  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  1725  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   677  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   677  |  1761  |
+-----------+--------+--------+--------+--------+
