--------------- Build Started: 07/21/2018 16:49:12 Project: CARD-rev2, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
The code generation step is up to date.
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_541\Debug/main.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Og -c main.c -o .\CortexM0\ARM_GCC_541\Debug\main.o
main.c: In function 'check_equals':
main.c:106:23: warning: variable 'b' set but not used [-Wunused-but-set-variable]
  const unsigned char *b;
                       ^
main.c: In function 'test_RSA_core':
main.c:262:20: warning: passing argument 1 of 'UART_PutString' from incompatible pointer type [-Wincompatible-pointer-types]
     UART_PutString(&RSA_SK);
                    ^
In file included from Generated_Source\PSoC4/project.h:21:0,
                 from main.c:11:
Generated_Source\PSoC4/UART.h:139:10: note: expected 'const char8 * {aka const char *}' but argument is of type 'const br_rsa_private_key * {aka const struct <anonymous> *}'
     void UART_PutString(const char8 string[]) ;
          ^
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_541\Debug\CARD-rev2.a .\CortexM0\ARM_GCC_541\Debug\UART.o .\CortexM0\ARM_GCC_541\Debug\UART_PM.o .\CortexM0\ARM_GCC_541\Debug\UART_INT.o .\CortexM0\ARM_GCC_541\Debug\UART_BOOT.o .\CortexM0\ARM_GCC_541\Debug\EEPROM.o .\CortexM0\ARM_GCC_541\Debug\UART_IntClock.o .\CortexM0\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM0\ARM_GCC_541\Debug\CyFlash.o .\CortexM0\ARM_GCC_541\Debug\CyLib.o .\CortexM0\ARM_GCC_541\Debug\cyPm.o .\CortexM0\ARM_GCC_541\Debug\cyutils.o .\CortexM0\ARM_GCC_541\Debug\CyLFClk.o .\CortexM0\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_541\Debug\CARD-rev2.a
arm-none-eabi-gcc.exe -Wl,--start-group -o "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\CARD-rev2.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev2.elf" .\CortexM0\ARM_GCC_541\Debug\main.o .\CortexM0\ARM_GCC_541\Debug\usbserialprotocol.o .\CortexM0\ARM_GCC_541\Debug\gcm.o .\CortexM0\ARM_GCC_541\Debug\ccopy.o .\CortexM0\ARM_GCC_541\Debug\dec16be.o .\CortexM0\ARM_GCC_541\Debug\dec16le.o .\CortexM0\ARM_GCC_541\Debug\dec32be.o .\CortexM0\ARM_GCC_541\Debug\dec32le.o .\CortexM0\ARM_GCC_541\Debug\dec64be.o .\CortexM0\ARM_GCC_541\Debug\dec64le.o .\CortexM0\ARM_GCC_541\Debug\enc16be.o .\CortexM0\ARM_GCC_541\Debug\enc16le.o .\CortexM0\ARM_GCC_541\Debug\enc32be.o .\CortexM0\ARM_GCC_541\Debug\enc32le.o .\CortexM0\ARM_GCC_541\Debug\enc64be.o .\CortexM0\ARM_GCC_541\Debug\enc64le.o .\CortexM0\ARM_GCC_541\Debug\pemdec.o .\CortexM0\ARM_GCC_541\Debug\ec_all_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_all_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_i15.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_i31.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_c25519_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_curve25519.o .\CortexM0\ARM_GCC_541\Debug\ec_default.o .\CortexM0\ARM_GCC_541\Debug\ec_p256_m15.o .\CortexM0\ARM_GCC_541\Debug\ec_p256_m31.o .\CortexM0\ARM_GCC_541\Debug\ec_prime_i15.o .\CortexM0\ARM_GCC_541\Debug\ec_prime_i31.o .\CortexM0\ARM_GCC_541\Debug\ec_secp256r1.o .\CortexM0\ARM_GCC_541\Debug\ec_secp384r1.o .\CortexM0\ARM_GCC_541\Debug\ec_secp521r1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_atr.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_default_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_bits.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i15_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_bits.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_sign_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_sign_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_vrfy_asn1.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_i31_vrfy_raw.o .\CortexM0\ARM_GCC_541\Debug\ecdsa_rta.o .\CortexM0\ARM_GCC_541\Debug\dig_oid.o .\CortexM0\ARM_GCC_541\Debug\dig_size.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul32.o .\CortexM0\ARM_GCC_541\Debug\ghash_ctmul64.o .\CortexM0\ARM_GCC_541\Debug\ghash_pclmul.o .\CortexM0\ARM_GCC_541\Debug\ghash_pwr8.o .\CortexM0\ARM_GCC_541\Debug\md5.o .\CortexM0\ARM_GCC_541\Debug\md5sha1.o .\CortexM0\ARM_GCC_541\Debug\multihash.o .\CortexM0\ARM_GCC_541\Debug\sha1.o .\CortexM0\ARM_GCC_541\Debug\sha2big.o .\CortexM0\ARM_GCC_541\Debug\sha2small.o .\CortexM0\ARM_GCC_541\Debug\i15_add.o .\CortexM0\ARM_GCC_541\Debug\i15_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i15_decmod.o .\CortexM0\ARM_GCC_541\Debug\i15_decode.o .\CortexM0\ARM_GCC_541\Debug\i15_decred.o .\CortexM0\ARM_GCC_541\Debug\i15_encode.o .\CortexM0\ARM_GCC_541\Debug\i15_fmont.o .\CortexM0\ARM_GCC_541\Debug\i15_iszero.o .\CortexM0\ARM_GCC_541\Debug\i15_modpow.o .\CortexM0\ARM_GCC_541\Debug\i15_modpow2.o .\CortexM0\ARM_GCC_541\Debug\i15_montmul.o .\CortexM0\ARM_GCC_541\Debug\i15_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i15_muladd.o .\CortexM0\ARM_GCC_541\Debug\i15_ninv15.o .\CortexM0\ARM_GCC_541\Debug\i15_reduce.o .\CortexM0\ARM_GCC_541\Debug\i15_rshift.o .\CortexM0\ARM_GCC_541\Debug\i15_sub.o .\CortexM0\ARM_GCC_541\Debug\i15_tmont.o .\CortexM0\ARM_GCC_541\Debug\i31_add.o .\CortexM0\ARM_GCC_541\Debug\i31_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i31_decmod.o .\CortexM0\ARM_GCC_541\Debug\i31_decode.o .\CortexM0\ARM_GCC_541\Debug\i31_decred.o .\CortexM0\ARM_GCC_541\Debug\i31_encode.o .\CortexM0\ARM_GCC_541\Debug\i31_fmont.o .\CortexM0\ARM_GCC_541\Debug\i31_iszero.o .\CortexM0\ARM_GCC_541\Debug\i31_modpow.o .\CortexM0\ARM_GCC_541\Debug\i31_modpow2.o .\CortexM0\ARM_GCC_541\Debug\i31_montmul.o .\CortexM0\ARM_GCC_541\Debug\i31_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i31_muladd.o .\CortexM0\ARM_GCC_541\Debug\i31_ninv31.o .\CortexM0\ARM_GCC_541\Debug\i31_reduce.o .\CortexM0\ARM_GCC_541\Debug\i31_rshift.o .\CortexM0\ARM_GCC_541\Debug\i31_sub.o .\CortexM0\ARM_GCC_541\Debug\i31_tmont.o .\CortexM0\ARM_GCC_541\Debug\i32_add.o .\CortexM0\ARM_GCC_541\Debug\i32_bitlen.o .\CortexM0\ARM_GCC_541\Debug\i32_decmod.o .\CortexM0\ARM_GCC_541\Debug\i32_decode.o .\CortexM0\ARM_GCC_541\Debug\i32_decred.o .\CortexM0\ARM_GCC_541\Debug\i32_div32.o .\CortexM0\ARM_GCC_541\Debug\i32_encode.o .\CortexM0\ARM_GCC_541\Debug\i32_fmont.o .\CortexM0\ARM_GCC_541\Debug\i32_iszero.o .\CortexM0\ARM_GCC_541\Debug\i32_modpow.o .\CortexM0\ARM_GCC_541\Debug\i32_montmul.o .\CortexM0\ARM_GCC_541\Debug\i32_mulacc.o .\CortexM0\ARM_GCC_541\Debug\i32_muladd.o .\CortexM0\ARM_GCC_541\Debug\i32_ninv32.o .\CortexM0\ARM_GCC_541\Debug\i32_reduce.o .\CortexM0\ARM_GCC_541\Debug\i32_sub.o .\CortexM0\ARM_GCC_541\Debug\i32_tmont.o .\CortexM0\ARM_GCC_541\Debug\i62_modpow2.o .\CortexM0\ARM_GCC_541\Debug\hmac.o .\CortexM0\ARM_GCC_541\Debug\hmac_ct.o .\CortexM0\ARM_GCC_541\Debug\hmac_drbg.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_default_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i15_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i31_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i32_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pkcs1_sign.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pkcs1_vrfy.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_priv.o .\CortexM0\ARM_GCC_541\Debug\rsa_i62_pub.o .\CortexM0\ARM_GCC_541\Debug\rsa_pkcs1_sig_pad.o .\CortexM0\ARM_GCC_541\Debug\rsa_pkcs1_sig_unpad.o .\CortexM0\ARM_GCC_541\Debug\rsa_ssl_decrypt.o .\CortexM0\ARM_GCC_541\Debug\prf.o .\CortexM0\ARM_GCC_541\Debug\prf_md5sha1.o .\CortexM0\ARM_GCC_541\Debug\prf_sha256.o .\CortexM0\ARM_GCC_541\Debug\prf_sha384.o .\CortexM0\ARM_GCC_541\Debug\ssl_ccert_single_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_ccert_single_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_client.o .\CortexM0\ARM_GCC_541\Debug\ssl_client_default_rsapub.o .\CortexM0\ARM_GCC_541\Debug\ssl_client_full.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_aescbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_aesgcm.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_chapol.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_descbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_ecdsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_engine_default_rsavrfy.o .\CortexM0\ARM_GCC_541\Debug\ssl_hashes.o .\CortexM0\ARM_GCC_541\Debug\ssl_hs_client.o .\CortexM0\ARM_GCC_541\Debug\ssl_hs_server.o .\CortexM0\ARM_GCC_541\Debug\ssl_io.o .\CortexM0\ARM_GCC_541\Debug\ssl_keyexport.o .\CortexM0\ARM_GCC_541\Debug\ssl_lru.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_cbc.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_chapol.o .\CortexM0\ARM_GCC_541\Debug\ssl_rec_gcm.o .\CortexM0\ARM_GCC_541\Debug\ssl_scert_single_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_scert_single_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_server.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_full_ec.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_full_rsa.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_mine2c.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_mine2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minf2c.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minf2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minr2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minu2g.o .\CortexM0\ARM_GCC_541\Debug\ssl_server_minv2g.o .\CortexM0\ARM_GCC_541\Debug\aes_big_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_big_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_big_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_big_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_big_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_common.o .\CortexM0\ARM_GCC_541\Debug\aes_ct.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_ct64_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_pwr8_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_small_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_small_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_small_ctr.o .\CortexM0\ARM_GCC_541\Debug\aes_small_dec.o .\CortexM0\ARM_GCC_541\Debug\aes_small_enc.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\aes_x86ni_ctr.o .\CortexM0\ARM_GCC_541\Debug\chacha20_ct.o .\CortexM0\ARM_GCC_541\Debug\chacha20_sse2.o .\CortexM0\ARM_GCC_541\Debug\des_ct.o .\CortexM0\ARM_GCC_541\Debug\des_ct_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\des_ct_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\des_support.o .\CortexM0\ARM_GCC_541\Debug\des_tab.o .\CortexM0\ARM_GCC_541\Debug\des_tab_cbcdec.o .\CortexM0\ARM_GCC_541\Debug\des_tab_cbcenc.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmul.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmul32.o .\CortexM0\ARM_GCC_541\Debug\poly1305_ctmulq.o .\CortexM0\ARM_GCC_541\Debug\poly1305_i15.o .\CortexM0\ARM_GCC_541\Debug\skey_decoder.o .\CortexM0\ARM_GCC_541\Debug\x509_decoder.o .\CortexM0\ARM_GCC_541\Debug\x509_knownkey.o .\CortexM0\ARM_GCC_541\Debug\x509_minimal.o .\CortexM0\ARM_GCC_541\Debug\x509_minimal_full.o .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_541\Debug\cymetadata.o .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o .\CortexM0\ARM_GCC_541\Debug\CARD-rev2.a -mcpu=cortex-m0 -mthumb -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_541\Debug/CARD-rev2.map -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\CARD-rev2.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev2.elf" --flash_row_size 128 --flash_size 32768 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S "C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\CARD-rev2.cydsn\CortexM0\ARM_GCC_541\Debug\CARD-rev2.elf"
Flash used: 12664 of 32768 bytes (38.6%).
SRAM used: 1592 of 4096 bytes (38.9%). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 07/21/2018 16:49:15 ---------------
