INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/ALUMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/AddrMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Computer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/DataMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/EXMEMReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/FWD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/FWDMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWDMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flush
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/IDEXReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/IFIDReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/MEMWBReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/PCRelAddrAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRelAddrAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/SeqAddrAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SeqAddrAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/retAddrAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retAddrAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
