{'a_is_norm': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['expon_a']],
               'DLines': ['73:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a837850>]},
 'a_is_zero': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['opa']],
               'DLines': ['75:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a837cd0>]},
 'b_is_norm': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['expon_b']],
               'DLines': ['74:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a837a50>]},
 'count_index': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['count_out']],
                 'DLines': ['86:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac0bc10>]},
 'count_nonzero': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['count_index']],
                   'DLines': ['87:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac0bf50>]},
 'count_nonzero_reg': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                       'CLines': [[None, None, '265:C'],
                                  [None, None, '265:C']],
                       'Clocked': True,
                       'DDeps': [['count_nonzero'], []],
                       'DLines': ['276:D', '266:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85ec50>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafbf50>]},
 'count_nonzero_reg_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                         'CLines': [[None, None, '265:C'],
                                    [None, None, '265:C']],
                         'Clocked': True,
                         'DDeps': [['count_nonzero_reg'], []],
                         'DLines': ['277:D', '267:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85ee10>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e150>]},
 'count_out': {'CDeps': [[[],
                          [],
                          ['rst'],
                          ['enable_reg'],
                          ['count_nonzero']],
                         [[], [], ['rst'], ['enable_reg']],
                         [[], [], ['rst']]],
               'CLines': [[None, None, '142:C', '144:C', '146:C'],
                          [None, None, '142:C', '144:C'],
                          [None, None, '142:C']],
               'Clocked': True,
               'DDeps': [['count_out'], [], []],
               'DLines': ['147:D', '145:D', '143:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4110>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d7e50>]},
 'dividend_1': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['a_is_norm', 'dividend_a', 'dividend_denorm']],
                'DLines': ['81:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac19e10>]},
 'dividend_a': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['mantissa_a'], []],
                'DLines': ['251:D', '221:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafab90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9d50>]},
 'dividend_a_shifted': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '201:C', '231:C'],
                                   [None, None, '201:C']],
                        'Clocked': True,
                        'DDeps': [['dividend_a', 'dividend_shift_2'], []],
                        'DLines': ['257:D', '227:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafb710>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8610>]},
 'dividend_denorm': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['dividend_a_shifted']],
                     'DLines': ['80:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac19a50>]},
 'dividend_reg': {'CDeps': [[[], [], ['rst']],
                            [[],
                             [],
                             ['rst'],
                             ['enable_reg_e'],
                             ['count_nonzero_reg']],
                            [[], [], ['rst'], ['enable_reg_e']]],
                  'CLines': [[None, None, '185:C'],
                             [None, None, '185:C', '189:C', '193:C'],
                             [None, None, '185:C', '189:C']],
                  'Clocked': True,
                  'DDeps': [[],
                            ['divisor_reg',
                             'dividend_reg',
                             'dividend_reg',
                             'dividend_reg',
                             'divisor_reg'],
                            ['dividend_1']],
                  'DLines': ['186:D', '194:D', '190:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8002d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a800bd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a800790>]},
 'dividend_shift': {'CDeps': [[[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []],
                              [[], ['dividend_a'], []]],
                    'CLines': [[None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None],
                               [None, '297:C', None]],
                    'Clocked': False,
                    'DDeps': [[],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              [],
                              []],
                    'DLines': ['298:D',
                               '308:D',
                               '312:D',
                               '307:D',
                               '342:D',
                               '325:D',
                               '304:D',
                               '328:D',
                               '346:D',
                               '326:D',
                               '305:D',
                               '347:D',
                               '309:D',
                               '327:D',
                               '311:D',
                               '303:D',
                               '336:D',
                               '339:D',
                               '340:D',
                               '321:D',
                               '300:D',
                               '330:D',
                               '338:D',
                               '322:D',
                               '306:D',
                               '334:D',
                               '318:D',
                               '324:D',
                               '348:D',
                               '332:D',
                               '301:D',
                               '335:D',
                               '314:D',
                               '349:D',
                               '323:D',
                               '299:D',
                               '317:D',
                               '344:D',
                               '329:D',
                               '331:D',
                               '316:D',
                               '333:D',
                               '341:D',
                               '302:D',
                               '310:D',
                               '337:D',
                               '345:D',
                               '320:D',
                               '313:D',
                               '350:D',
                               '343:D',
                               '315:D',
                               '319:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8648d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86d690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86df90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a859210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8458d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86d210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8808d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a859450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851f90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8438d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a859690>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843490>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86db10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8518d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a851d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845210>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86d450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a843b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a864d50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a845b10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86dd50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a881450>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8598d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86d8d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8818d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a880210>]},
 'dividend_shift_2': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '201:C', '231:C'],
                                 [None, None, '201:C']],
                      'Clocked': True,
                      'DDeps': [['dividend_shift'], []],
                      'DLines': ['253:D', '223:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafae90>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8050>]},
 'divisor_1': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['b_is_norm', 'divisor_b', 'divisor_denorm']],
               'DLines': ['85:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac0b990>]},
 'divisor_b': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                         [[], [], ['rst']]],
               'CLines': [[None, None, '201:C', '231:C'],
                          [None, None, '201:C']],
               'Clocked': True,
               'DDeps': [['mantissa_b'], []],
               'DLines': ['252:D', '222:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafacd0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9e90>]},
 'divisor_b_shifted': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '201:C', '231:C'],
                                  [None, None, '201:C']],
                       'Clocked': True,
                       'DDeps': [['divisor_b', 'divisor_shift_2'], []],
                       'DLines': ['258:D', '228:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafb950>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8790>]},
 'divisor_denorm': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['divisor_b_shifted']],
                    'DLines': ['84:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac0b5d0>]},
 'divisor_reg': {'CDeps': [[[], [], ['rst']],
                           [[], [], ['rst'], ['enable_reg_e']]],
                 'CLines': [[None, None, '185:C'],
                            [None, None, '185:C', '189:C']],
                 'Clocked': True,
                 'DDeps': [[], ['divisor_1']],
                 'DLines': ['187:D', '191:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a800450>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8008d0>]},
 'divisor_shift': {'CDeps': [[[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []],
                             [[], ['divisor_b'], []]],
                   'CLines': [[None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None],
                              [None, '355:C', None]],
                   'Clocked': False,
                   'DDeps': [[],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             [],
                             []],
                   'DLines': ['388:D',
                              '377:D',
                              '375:D',
                              '396:D',
                              '400:D',
                              '379:D',
                              '374:D',
                              '382:D',
                              '390:D',
                              '356:D',
                              '401:D',
                              '369:D',
                              '364:D',
                              '372:D',
                              '393:D',
                              '389:D',
                              '403:D',
                              '371:D',
                              '395:D',
                              '402:D',
                              '359:D',
                              '404:D',
                              '392:D',
                              '387:D',
                              '408:D',
                              '398:D',
                              '407:D',
                              '370:D',
                              '361:D',
                              '384:D',
                              '368:D',
                              '362:D',
                              '385:D',
                              '363:D',
                              '391:D',
                              '383:D',
                              '406:D',
                              '373:D',
                              '365:D',
                              '380:D',
                              '366:D',
                              '386:D',
                              '358:D',
                              '360:D',
                              '378:D',
                              '405:D',
                              '381:D',
                              '394:D',
                              '399:D',
                              '357:D',
                              '367:D',
                              '376:D',
                              '397:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85dcd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85d850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35d190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85d610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35d850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359a90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a859cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a3583d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849a90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87bf10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85d190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849f10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87b3d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358a90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359f10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a3593d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a3493d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a349190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87b850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35dcd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849850>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87ba90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35df10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87bcd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35da90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358f10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85d3d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35d3d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a8493d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a359190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87b190>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a87b610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85df10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a358cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a35d610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a3573d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357f10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a859f50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a849610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85da90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a357a90>]},
 'divisor_shift_2': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '201:C', '231:C'],
                                [None, None, '201:C']],
                     'Clocked': True,
                     'DDeps': [['divisor_shift'], []],
                     'DLines': ['254:D', '224:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafb090>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae81d0>]},
 'enable_reg': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                'Clocked': True,
                'DDeps': [['enable_reg_e'], []],
                'DLines': ['278:D', '268:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85ef90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e290>]},
 'enable_reg_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '289:C', '291:C'],
                             [None, None, '289:C']],
                  'Clocked': True,
                  'DDeps': [[], []],
                  'DLines': ['292:D', '290:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86ae50>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86ab90>]},
 'enable_reg_a': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                  'Clocked': True,
                  'DDeps': [['enable'], []],
                  'DLines': ['279:D', '269:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86a150>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e410>]},
 'enable_reg_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                  'Clocked': True,
                  'DDeps': [['enable_reg_a'], []],
                  'DLines': ['280:D', '270:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86a310>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e590>]},
 'enable_reg_c': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                  'Clocked': True,
                  'DDeps': [['enable_reg_b'], []],
                  'DLines': ['281:D', '271:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86a4d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e710>]},
 'enable_reg_d': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                  'Clocked': True,
                  'DDeps': [['enable_reg_c'], []],
                  'DLines': ['282:D', '272:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86a690>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85e890>]},
 'enable_reg_e': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '265:C'], [None, None, '265:C']],
                  'Clocked': True,
                  'DDeps': [['enable_reg_d'], []],
                  'DLines': ['283:D', '273:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a86a850>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a85ea10>]},
 'expon_a': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['opa']],
             'DLines': ['71:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a837310>]},
 'expon_b': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['opb']],
             'DLines': ['72:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a837650>]},
 'expon_final_1': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['expon_term', 'exponent_b'], []],
                   'DLines': ['235:D', '205:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf4310>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2610>]},
 'expon_final_2': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['expon_uf_1', 'expon_final_1'], []],
                   'DLines': ['236:D', '206:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf44d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2790>]},
 'expon_final_3': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['expon_uf_2',
                              'expon_final_2',
                              'expon_shift_a'],
                             []],
                   'DLines': ['244:D', '214:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf0990>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9390>]},
 'expon_final_4': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['expon_final_3', 'expon_shift_b'], []],
                   'DLines': ['245:D', '215:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf0d90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9510>]},
 'expon_final_4_et0': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '201:C', '231:C'],
                                  [None, None, '201:C']],
                       'Clocked': True,
                       'DDeps': [['expon_final_4'], []],
                       'DLines': ['246:D', '216:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf0fd0>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9690>]},
 'expon_final_4_term': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '201:C', '231:C'],
                                   [None, None, '201:C']],
                        'Clocked': True,
                        'DDeps': [['expon_final_4_et0'], []],
                        'DLines': ['247:D', '217:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafa210>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9810>]},
 'expon_final_5': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['quotient_msb',
                              'expon_final_4',
                              'expon_final_4',
                              'expon_final_4_term'],
                             []],
                   'DLines': ['248:D', '218:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafa4d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9990>]},
 'expon_shift_a': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['a_is_norm', 'dividend_shift_2'], []],
                   'DLines': ['237:D', '207:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf4750>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2910>]},
 'expon_shift_b': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '201:C', '231:C'],
                              [None, None, '201:C']],
                   'Clocked': True,
                   'DDeps': [['b_is_norm', 'divisor_shift_2'], []],
                   'DLines': ['238:D', '208:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf49d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2a90>]},
 'expon_term': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['exponent_a'], []],
                'DLines': ['232:D', '202:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8c50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2190>]},
 'expon_uf_1': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['exponent_b', 'expon_term'], []],
                'DLines': ['233:D', '203:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8e10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2310>]},
 'expon_uf_2': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['expon_shift_a', 'expon_final_2'], []],
                'DLines': ['239:D', '209:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf4cd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2bd0>]},
 'expon_uf_gt_maxshift': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '201:C', '231:C'],
                                     [None, None, '201:C']],
                          'Clocked': True,
                          'DDeps': [['expon_uf_term_3'], []],
                          'DLines': ['242:D', '212:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf0510>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9090>]},
 'expon_uf_term_1': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '201:C', '231:C'],
                                [None, None, '201:C']],
                     'Clocked': True,
                     'DDeps': [['expon_uf_1', 'exponent_b', 'expon_term'],
                               []],
                     'DLines': ['234:D', '204:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf4150>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2490>]},
 'expon_uf_term_2': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '201:C', '231:C'],
                                [None, None, '201:C']],
                     'Clocked': True,
                     'DDeps': [['expon_uf_2',
                                'expon_shift_a',
                                'expon_final_2'],
                               []],
                     'DLines': ['240:D', '210:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf4f10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2d50>]},
 'expon_uf_term_3': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '201:C', '231:C'],
                                [None, None, '201:C']],
                     'Clocked': True,
                     'DDeps': [['expon_uf_term_2', 'expon_uf_term_1'], []],
                     'DLines': ['241:D', '211:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf02d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae2ed0>]},
 'expon_uf_term_4': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '201:C', '231:C'],
                                [None, None, '201:C']],
                     'Clocked': True,
                     'DDeps': [['expon_uf_gt_maxshift', 'expon_uf_term_3'],
                               []],
                     'DLines': ['243:D', '213:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf0710>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9210>]},
 'exponent_a': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['expon_a']],
                'DLines': ['76:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac19090>]},
 'exponent_b': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['expon_b']],
                'DLines': ['77:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac19390>]},
 'exponent_out': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '134:C'], [None, None, '134:C']],
                  'Clocked': True,
                  'DDeps': [['a_is_zero', 'expon_final_5'], []],
                  'DLines': ['137:D', '135:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d7a90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d7890>]},
 'm_norm': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['expon_final_5']],
            'DLines': ['128:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d5d50>]},
 'mantissa_1': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['quotient_out', 'expon_uf_term_4'], []],
                'DLines': ['259:D', '229:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafbc50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae88d0>]},
 'mantissa_2': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['quotient_out']],
                'DLines': ['114:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac12ad0>]},
 'mantissa_3': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['quotient_out']],
                'DLines': ['115:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac12e50>]},
 'mantissa_4': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['quotient_msb', 'mantissa_2', 'mantissa_3']],
                'DLines': ['116:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac16210>]},
 'mantissa_5': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['expon_final_4', 'mantissa_2', 'mantissa_4']],
                'DLines': ['117:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac16610>]},
 'mantissa_6': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['expon_final_4_et0', 'mantissa_1', 'mantissa_5']],
                'DLines': ['118:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac16990>]},
 'mantissa_7': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['m_norm', 'mantissa_6', 'remainder_6', 'rem_lsb']],
                'DLines': ['130:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d7490>]},
 'mantissa_a': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['opa'], []],
                'DLines': ['249:D', '219:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafa810>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9ad0>]},
 'mantissa_b': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '201:C', '231:C'],
                           [None, None, '201:C']],
                'Clocked': True,
                'DDeps': [['opb'], []],
                'DLines': ['250:D', '220:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafaa10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aaf9c10>]},
 'quotient': {'CDeps': [[[], [], ['rst']],
                        [[], [], ['rst'], ['count_nonzero_reg']]],
              'CLines': [[None, None, '165:C'],
                         [None, None, '165:C', '167:C']],
              'Clocked': True,
              'DDeps': [[], ['divisor_reg', 'dividend_reg']],
              'DLines': ['166:D', '168:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4f10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7fa390>]},
 'quotient_msb': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['quotient_out']],
                  'DLines': ['109:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac12210>]},
 'quotient_out': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '152:C'], [None, None, '152:C']],
                  'Clocked': True,
                  'DDeps': [['quotient'], []],
                  'DLines': ['157:D', '153:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4a90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d46d0>]},
 'rem_lsb': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['remainder_6']],
             'DLines': ['129:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d7050>]},
 'remainder': {'CDeps': [[[],
                          [],
                          ['rst'],
                          ['count_nonzero_reg', 'count_nonzero_reg_2']],
                         [[], [], ['rst']]],
               'CLines': [[None, None, '173:C', '177:C'],
                          [None, None, '173:C']],
               'Clocked': True,
               'DDeps': [['dividend_reg'], []],
               'DLines': ['178:D', '174:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7fac90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7fa690>]},
 'remainder_1': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['remainder_b']],
                 'DLines': ['122:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7df5d0>]},
 'remainder_2': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['quotient_out',
                            'remainder_msb',
                            'remainder_out']],
                 'DLines': ['123:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7dfb50>]},
 'remainder_3': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['remainder_msb', 'remainder_out']],
                 'DLines': ['124:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7dffd0>]},
 'remainder_4': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['quotient_msb', 'remainder_2', 'remainder_3']],
                 'DLines': ['125:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d5390>]},
 'remainder_5': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['expon_final_4', 'remainder_2', 'remainder_4']],
                 'DLines': ['126:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d5790>]},
 'remainder_6': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['expon_final_4_et0',
                            'remainder_1',
                            'remainder_5']],
                 'DLines': ['127:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282a7d5b10>]},
 'remainder_a': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['quotient_out',
                            'remainder_msb',
                            'remainder_out']],
                 'DLines': ['119:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282ac16ed0>]},
 'remainder_b': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                           [[], [], ['rst']]],
                 'CLines': [[None, None, '201:C', '231:C'],
                            [None, None, '201:C']],
                 'Clocked': True,
                 'DDeps': [['remainder_a', 'remainder_shift_term'], []],
                 'DLines': ['256:D', '226:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafb4d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8490>]},
 'remainder_msb': {'CDeps': [[[],
                              [],
                              ['rst'],
                              ['count_nonzero_reg', 'count_nonzero_reg_2']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '173:C', '177:C'],
                              [None, None, '173:C']],
                   'Clocked': True,
                   'DDeps': [['divisor_reg', 'dividend_reg'], []],
                   'DLines': ['179:D', '175:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7faf90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7fa850>]},
 'remainder_out': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                   'CLines': [[None, None, '152:C'], [None, None, '152:C']],
                   'Clocked': True,
                   'DDeps': [['remainder'], []],
                   'DLines': ['158:D', '154:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4c10>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282a7d4890>]},
 'remainder_shift_term': {'CDeps': [[[], [], ['rst'], ['enable_reg_2']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '201:C', '231:C'],
                                     [None, None, '201:C']],
                          'Clocked': True,
                          'DDeps': [['expon_uf_term_4'], []],
                          'DLines': ['255:D', '225:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aafb2d0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f282aae8350>]},
 'sign': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['opa', 'opb']],
          'DLines': ['68:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f282aef2c90>]}}
