INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/test/test.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_logic_gates_with_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thuyh/OneDrive/Documents/test/test.srcs/sim_1/new/ex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
