top_syn.v
/home/user2/vlsi18/vlsi1812/Lab7/SIPU/top_syn.v
input_memory.v
/home/user2/vlsi18/vlsi1812/Lab7/SIPU/input_memory.v
output_memory.v
/home/user2/vlsi18/vlsi1812/Lab7/SIPU/output_memory.v
