m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/simulation/questa
v_NCO
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v
Z2 !s110 1745745023
!i10b 1
!s100 L6Y_onbJd?GQ;SBT^TbO`0
IVoL@5D;Bze<EdAi@kP`IL0
R1
w1745635276
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v
!i122 2
L0 1 48
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.3;79
r1
!s85 0
31
Z5 !s108 1745745023.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl|/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@_@n@c@o
T_opt
R2
V_K0E?62ZTSOK31:bL7^MC3
04 16 4 work psk_modulator_tb fast 0
=1-000ae431a4f1-680df47f-aa319-734b
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U5 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
R8
n@_opt
OL;O;2024.3;79
vpll
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v
R2
!i10b 1
!s100 PldL6o[5z:LAT]XF;:JB32
ILe=7JlSEBP9kmaRiLo_<]0
R1
w1745589163
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v
!i122 0
L0 40 140
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll|/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vpll_altpll
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db/pll_altpll.v
R2
!i10b 1
!s100 GgUH8[fzo06ISQkGzPg1<3
IOD_M75GUlldk;I3o>aJ6c3
R1
w1745676554
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db/pll_altpll.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db/pll_altpll.v
!i122 4
L0 31 87
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db|/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db/pll_altpll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vpsk_modulator
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v
R2
!i10b 1
!s100 16HUTh0RNbI:5L;6]aVnO1
Ie=6j<97@@BfzInmG_aP:M0
R1
w1745744949
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v
!i122 3
L0 1 71
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl|/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v|
!i113 0
R6
R7
R8
vpsk_modulator_tb
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim/psk_modulator_tb.v
R2
!i10b 1
!s100 8FzB9@<NVYW5SZj[[EO:53
ILUACkC8SoIA^;Ccz;<N903
R1
w1745745012
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim/psk_modulator_tb.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim/psk_modulator_tb.v
!i122 5
L0 3 88
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim/psk_modulator_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim|/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim/psk_modulator_tb.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vrom_256x8b
2/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v
R2
!i10b 1
!s100 dX;XO^IG>z]OoPJT4_oPW1
I=ZIl[e]9aa:OJgfgAO^9g3
R1
w1745581287
8/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v
F/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v
!i122 1
L0 40 61
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom|/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
