# This script segment is generated automatically by AutoPilot

set id 293
set name BlackBoxJam_mux_1g8j
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set in1_width 8
set in1_signed 0
set in2_width 8
set in2_signed 0
set in3_width 8
set in3_signed 0
set in4_width 8
set in4_signed 0
set in5_width 8
set in5_signed 0
set in6_width 8
set in6_signed 0
set in7_width 8
set in7_signed 0
set in8_width 8
set in8_signed 0
set in9_width 8
set in9_signed 0
set in10_width 8
set in10_signed 0
set in11_width 8
set in11_signed 0
set in12_width 8
set in12_signed 0
set in13_width 8
set in13_signed 0
set in14_width 8
set in14_signed 0
set in15_width 8
set in15_signed 0
set in16_width 8
set in16_signed 0
set in17_width 8
set in17_signed 0
set in18_width 8
set in18_signed 0
set in19_width 8
set in19_signed 0
set in20_width 8
set in20_signed 0
set in21_width 8
set in21_signed 0
set in22_width 8
set in22_signed 0
set in23_width 8
set in23_signed 0
set in24_width 8
set in24_signed 0
set in25_width 8
set in25_signed 0
set in26_width 8
set in26_signed 0
set in27_width 8
set in27_signed 0
set in28_width 8
set in28_signed 0
set in29_width 8
set in29_signed 0
set in30_width 8
set in30_signed 0
set in31_width 8
set in31_signed 0
set in32_width 8
set in32_signed 0
set in33_width 8
set in33_signed 0
set in34_width 8
set in34_signed 0
set in35_width 8
set in35_signed 0
set in36_width 8
set in36_signed 0
set in37_width 8
set in37_signed 0
set in38_width 8
set in38_signed 0
set in39_width 8
set in39_signed 0
set in40_width 8
set in40_signed 0
set in41_width 8
set in41_signed 0
set in42_width 8
set in42_signed 0
set in43_width 8
set in43_signed 0
set in44_width 8
set in44_signed 0
set in45_width 8
set in45_signed 0
set in46_width 8
set in46_signed 0
set in47_width 8
set in47_signed 0
set in48_width 8
set in48_signed 0
set in49_width 8
set in49_signed 0
set in50_width 8
set in50_signed 0
set in51_width 8
set in51_signed 0
set in52_width 8
set in52_signed 0
set in53_width 8
set in53_signed 0
set in54_width 8
set in54_signed 0
set in55_width 8
set in55_signed 0
set in56_width 8
set in56_signed 0
set in57_width 8
set in57_signed 0
set in58_width 8
set in58_signed 0
set in59_width 8
set in59_signed 0
set in60_width 8
set in60_signed 0
set in61_width 8
set in61_signed 0
set in62_width 8
set in62_signed 0
set in63_width 8
set in63_signed 0
set in64_width 8
set in64_signed 0
set in65_width 8
set in65_signed 0
set in66_width 8
set in66_signed 0
set in67_width 8
set in67_signed 0
set in68_width 8
set in68_signed 0
set in69_width 8
set in69_signed 0
set in70_width 8
set in70_signed 0
set in71_width 8
set in71_signed 0
set in72_width 8
set in72_signed 0
set in73_width 8
set in73_signed 0
set in74_width 8
set in74_signed 0
set in75_width 8
set in75_signed 0
set in76_width 8
set in76_signed 0
set in77_width 8
set in77_signed 0
set in78_width 8
set in78_signed 0
set in79_width 8
set in79_signed 0
set in80_width 8
set in80_signed 0
set in81_width 8
set in81_signed 0
set in82_width 8
set in82_signed 0
set in83_width 8
set in83_signed 0
set in84_width 8
set in84_signed 0
set in85_width 8
set in85_signed 0
set in86_width 8
set in86_signed 0
set in87_width 8
set in87_signed 0
set in88_width 8
set in88_signed 0
set in89_width 8
set in89_signed 0
set in90_width 8
set in90_signed 0
set in91_width 8
set in91_signed 0
set in92_width 8
set in92_signed 0
set in93_width 8
set in93_signed 0
set in94_width 8
set in94_signed 0
set in95_width 8
set in95_signed 0
set in96_width 8
set in96_signed 0
set in97_width 8
set in97_signed 0
set in98_width 8
set in98_signed 0
set in99_width 8
set in99_signed 0
set in100_width 8
set in100_signed 0
set in101_width 8
set in101_signed 0
set in102_width 8
set in102_signed 0
set in103_width 8
set in103_signed 0
set in104_width 8
set in104_signed 0
set in105_width 8
set in105_signed 0
set in106_width 8
set in106_signed 0
set in107_width 8
set in107_signed 0
set in108_width 8
set in108_signed 0
set in109_width 8
set in109_signed 0
set in110_width 8
set in110_signed 0
set in111_width 8
set in111_signed 0
set in112_width 8
set in112_signed 0
set in113_width 8
set in113_signed 0
set in114_width 8
set in114_signed 0
set in115_width 8
set in115_signed 0
set in116_width 8
set in116_signed 0
set in117_width 8
set in117_signed 0
set in118_width 8
set in118_signed 0
set in119_width 8
set in119_signed 0
set in120_width 8
set in120_signed 0
set in121_width 8
set in121_signed 0
set in122_width 8
set in122_signed 0
set in123_width 8
set in123_signed 0
set in124_width 8
set in124_signed 0
set in125_width 8
set in125_signed 0
set in126_width 8
set in126_signed 0
set in127_width 8
set in127_signed 0
set in128_width 8
set in128_signed 0
set in129_width 7
set in129_signed 0
set out_width 8
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    in3_width ${in3_width} \
    in3_signed ${in3_signed} \
    in4_width ${in4_width} \
    in4_signed ${in4_signed} \
    in5_width ${in5_width} \
    in5_signed ${in5_signed} \
    in6_width ${in6_width} \
    in6_signed ${in6_signed} \
    in7_width ${in7_width} \
    in7_signed ${in7_signed} \
    in8_width ${in8_width} \
    in8_signed ${in8_signed} \
    in9_width ${in9_width} \
    in9_signed ${in9_signed} \
    in10_width ${in10_width} \
    in10_signed ${in10_signed} \
    in11_width ${in11_width} \
    in11_signed ${in11_signed} \
    in12_width ${in12_width} \
    in12_signed ${in12_signed} \
    in13_width ${in13_width} \
    in13_signed ${in13_signed} \
    in14_width ${in14_width} \
    in14_signed ${in14_signed} \
    in15_width ${in15_width} \
    in15_signed ${in15_signed} \
    in16_width ${in16_width} \
    in16_signed ${in16_signed} \
    in17_width ${in17_width} \
    in17_signed ${in17_signed} \
    in18_width ${in18_width} \
    in18_signed ${in18_signed} \
    in19_width ${in19_width} \
    in19_signed ${in19_signed} \
    in20_width ${in20_width} \
    in20_signed ${in20_signed} \
    in21_width ${in21_width} \
    in21_signed ${in21_signed} \
    in22_width ${in22_width} \
    in22_signed ${in22_signed} \
    in23_width ${in23_width} \
    in23_signed ${in23_signed} \
    in24_width ${in24_width} \
    in24_signed ${in24_signed} \
    in25_width ${in25_width} \
    in25_signed ${in25_signed} \
    in26_width ${in26_width} \
    in26_signed ${in26_signed} \
    in27_width ${in27_width} \
    in27_signed ${in27_signed} \
    in28_width ${in28_width} \
    in28_signed ${in28_signed} \
    in29_width ${in29_width} \
    in29_signed ${in29_signed} \
    in30_width ${in30_width} \
    in30_signed ${in30_signed} \
    in31_width ${in31_width} \
    in31_signed ${in31_signed} \
    in32_width ${in32_width} \
    in32_signed ${in32_signed} \
    in33_width ${in33_width} \
    in33_signed ${in33_signed} \
    in34_width ${in34_width} \
    in34_signed ${in34_signed} \
    in35_width ${in35_width} \
    in35_signed ${in35_signed} \
    in36_width ${in36_width} \
    in36_signed ${in36_signed} \
    in37_width ${in37_width} \
    in37_signed ${in37_signed} \
    in38_width ${in38_width} \
    in38_signed ${in38_signed} \
    in39_width ${in39_width} \
    in39_signed ${in39_signed} \
    in40_width ${in40_width} \
    in40_signed ${in40_signed} \
    in41_width ${in41_width} \
    in41_signed ${in41_signed} \
    in42_width ${in42_width} \
    in42_signed ${in42_signed} \
    in43_width ${in43_width} \
    in43_signed ${in43_signed} \
    in44_width ${in44_width} \
    in44_signed ${in44_signed} \
    in45_width ${in45_width} \
    in45_signed ${in45_signed} \
    in46_width ${in46_width} \
    in46_signed ${in46_signed} \
    in47_width ${in47_width} \
    in47_signed ${in47_signed} \
    in48_width ${in48_width} \
    in48_signed ${in48_signed} \
    in49_width ${in49_width} \
    in49_signed ${in49_signed} \
    in50_width ${in50_width} \
    in50_signed ${in50_signed} \
    in51_width ${in51_width} \
    in51_signed ${in51_signed} \
    in52_width ${in52_width} \
    in52_signed ${in52_signed} \
    in53_width ${in53_width} \
    in53_signed ${in53_signed} \
    in54_width ${in54_width} \
    in54_signed ${in54_signed} \
    in55_width ${in55_width} \
    in55_signed ${in55_signed} \
    in56_width ${in56_width} \
    in56_signed ${in56_signed} \
    in57_width ${in57_width} \
    in57_signed ${in57_signed} \
    in58_width ${in58_width} \
    in58_signed ${in58_signed} \
    in59_width ${in59_width} \
    in59_signed ${in59_signed} \
    in60_width ${in60_width} \
    in60_signed ${in60_signed} \
    in61_width ${in61_width} \
    in61_signed ${in61_signed} \
    in62_width ${in62_width} \
    in62_signed ${in62_signed} \
    in63_width ${in63_width} \
    in63_signed ${in63_signed} \
    in64_width ${in64_width} \
    in64_signed ${in64_signed} \
    in65_width ${in65_width} \
    in65_signed ${in65_signed} \
    in66_width ${in66_width} \
    in66_signed ${in66_signed} \
    in67_width ${in67_width} \
    in67_signed ${in67_signed} \
    in68_width ${in68_width} \
    in68_signed ${in68_signed} \
    in69_width ${in69_width} \
    in69_signed ${in69_signed} \
    in70_width ${in70_width} \
    in70_signed ${in70_signed} \
    in71_width ${in71_width} \
    in71_signed ${in71_signed} \
    in72_width ${in72_width} \
    in72_signed ${in72_signed} \
    in73_width ${in73_width} \
    in73_signed ${in73_signed} \
    in74_width ${in74_width} \
    in74_signed ${in74_signed} \
    in75_width ${in75_width} \
    in75_signed ${in75_signed} \
    in76_width ${in76_width} \
    in76_signed ${in76_signed} \
    in77_width ${in77_width} \
    in77_signed ${in77_signed} \
    in78_width ${in78_width} \
    in78_signed ${in78_signed} \
    in79_width ${in79_width} \
    in79_signed ${in79_signed} \
    in80_width ${in80_width} \
    in80_signed ${in80_signed} \
    in81_width ${in81_width} \
    in81_signed ${in81_signed} \
    in82_width ${in82_width} \
    in82_signed ${in82_signed} \
    in83_width ${in83_width} \
    in83_signed ${in83_signed} \
    in84_width ${in84_width} \
    in84_signed ${in84_signed} \
    in85_width ${in85_width} \
    in85_signed ${in85_signed} \
    in86_width ${in86_width} \
    in86_signed ${in86_signed} \
    in87_width ${in87_width} \
    in87_signed ${in87_signed} \
    in88_width ${in88_width} \
    in88_signed ${in88_signed} \
    in89_width ${in89_width} \
    in89_signed ${in89_signed} \
    in90_width ${in90_width} \
    in90_signed ${in90_signed} \
    in91_width ${in91_width} \
    in91_signed ${in91_signed} \
    in92_width ${in92_width} \
    in92_signed ${in92_signed} \
    in93_width ${in93_width} \
    in93_signed ${in93_signed} \
    in94_width ${in94_width} \
    in94_signed ${in94_signed} \
    in95_width ${in95_width} \
    in95_signed ${in95_signed} \
    in96_width ${in96_width} \
    in96_signed ${in96_signed} \
    in97_width ${in97_width} \
    in97_signed ${in97_signed} \
    in98_width ${in98_width} \
    in98_signed ${in98_signed} \
    in99_width ${in99_width} \
    in99_signed ${in99_signed} \
    in100_width ${in100_width} \
    in100_signed ${in100_signed} \
    in101_width ${in101_width} \
    in101_signed ${in101_signed} \
    in102_width ${in102_width} \
    in102_signed ${in102_signed} \
    in103_width ${in103_width} \
    in103_signed ${in103_signed} \
    in104_width ${in104_width} \
    in104_signed ${in104_signed} \
    in105_width ${in105_width} \
    in105_signed ${in105_signed} \
    in106_width ${in106_width} \
    in106_signed ${in106_signed} \
    in107_width ${in107_width} \
    in107_signed ${in107_signed} \
    in108_width ${in108_width} \
    in108_signed ${in108_signed} \
    in109_width ${in109_width} \
    in109_signed ${in109_signed} \
    in110_width ${in110_width} \
    in110_signed ${in110_signed} \
    in111_width ${in111_width} \
    in111_signed ${in111_signed} \
    in112_width ${in112_width} \
    in112_signed ${in112_signed} \
    in113_width ${in113_width} \
    in113_signed ${in113_signed} \
    in114_width ${in114_width} \
    in114_signed ${in114_signed} \
    in115_width ${in115_width} \
    in115_signed ${in115_signed} \
    in116_width ${in116_width} \
    in116_signed ${in116_signed} \
    in117_width ${in117_width} \
    in117_signed ${in117_signed} \
    in118_width ${in118_width} \
    in118_signed ${in118_signed} \
    in119_width ${in119_width} \
    in119_signed ${in119_signed} \
    in120_width ${in120_width} \
    in120_signed ${in120_signed} \
    in121_width ${in121_width} \
    in121_signed ${in121_signed} \
    in122_width ${in122_width} \
    in122_signed ${in122_signed} \
    in123_width ${in123_width} \
    in123_signed ${in123_signed} \
    in124_width ${in124_width} \
    in124_signed ${in124_signed} \
    in125_width ${in125_width} \
    in125_signed ${in125_signed} \
    in126_width ${in126_width} \
    in126_signed ${in126_signed} \
    in127_width ${in127_width} \
    in127_signed ${in127_signed} \
    in128_width ${in128_width} \
    in128_signed ${in128_signed} \
    in129_width ${in129_width} \
    in129_signed ${in129_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    in2_width ${in2_width} \
    in2_signed ${in2_signed} \
    in3_width ${in3_width} \
    in3_signed ${in3_signed} \
    in4_width ${in4_width} \
    in4_signed ${in4_signed} \
    in5_width ${in5_width} \
    in5_signed ${in5_signed} \
    in6_width ${in6_width} \
    in6_signed ${in6_signed} \
    in7_width ${in7_width} \
    in7_signed ${in7_signed} \
    in8_width ${in8_width} \
    in8_signed ${in8_signed} \
    in9_width ${in9_width} \
    in9_signed ${in9_signed} \
    in10_width ${in10_width} \
    in10_signed ${in10_signed} \
    in11_width ${in11_width} \
    in11_signed ${in11_signed} \
    in12_width ${in12_width} \
    in12_signed ${in12_signed} \
    in13_width ${in13_width} \
    in13_signed ${in13_signed} \
    in14_width ${in14_width} \
    in14_signed ${in14_signed} \
    in15_width ${in15_width} \
    in15_signed ${in15_signed} \
    in16_width ${in16_width} \
    in16_signed ${in16_signed} \
    in17_width ${in17_width} \
    in17_signed ${in17_signed} \
    in18_width ${in18_width} \
    in18_signed ${in18_signed} \
    in19_width ${in19_width} \
    in19_signed ${in19_signed} \
    in20_width ${in20_width} \
    in20_signed ${in20_signed} \
    in21_width ${in21_width} \
    in21_signed ${in21_signed} \
    in22_width ${in22_width} \
    in22_signed ${in22_signed} \
    in23_width ${in23_width} \
    in23_signed ${in23_signed} \
    in24_width ${in24_width} \
    in24_signed ${in24_signed} \
    in25_width ${in25_width} \
    in25_signed ${in25_signed} \
    in26_width ${in26_width} \
    in26_signed ${in26_signed} \
    in27_width ${in27_width} \
    in27_signed ${in27_signed} \
    in28_width ${in28_width} \
    in28_signed ${in28_signed} \
    in29_width ${in29_width} \
    in29_signed ${in29_signed} \
    in30_width ${in30_width} \
    in30_signed ${in30_signed} \
    in31_width ${in31_width} \
    in31_signed ${in31_signed} \
    in32_width ${in32_width} \
    in32_signed ${in32_signed} \
    in33_width ${in33_width} \
    in33_signed ${in33_signed} \
    in34_width ${in34_width} \
    in34_signed ${in34_signed} \
    in35_width ${in35_width} \
    in35_signed ${in35_signed} \
    in36_width ${in36_width} \
    in36_signed ${in36_signed} \
    in37_width ${in37_width} \
    in37_signed ${in37_signed} \
    in38_width ${in38_width} \
    in38_signed ${in38_signed} \
    in39_width ${in39_width} \
    in39_signed ${in39_signed} \
    in40_width ${in40_width} \
    in40_signed ${in40_signed} \
    in41_width ${in41_width} \
    in41_signed ${in41_signed} \
    in42_width ${in42_width} \
    in42_signed ${in42_signed} \
    in43_width ${in43_width} \
    in43_signed ${in43_signed} \
    in44_width ${in44_width} \
    in44_signed ${in44_signed} \
    in45_width ${in45_width} \
    in45_signed ${in45_signed} \
    in46_width ${in46_width} \
    in46_signed ${in46_signed} \
    in47_width ${in47_width} \
    in47_signed ${in47_signed} \
    in48_width ${in48_width} \
    in48_signed ${in48_signed} \
    in49_width ${in49_width} \
    in49_signed ${in49_signed} \
    in50_width ${in50_width} \
    in50_signed ${in50_signed} \
    in51_width ${in51_width} \
    in51_signed ${in51_signed} \
    in52_width ${in52_width} \
    in52_signed ${in52_signed} \
    in53_width ${in53_width} \
    in53_signed ${in53_signed} \
    in54_width ${in54_width} \
    in54_signed ${in54_signed} \
    in55_width ${in55_width} \
    in55_signed ${in55_signed} \
    in56_width ${in56_width} \
    in56_signed ${in56_signed} \
    in57_width ${in57_width} \
    in57_signed ${in57_signed} \
    in58_width ${in58_width} \
    in58_signed ${in58_signed} \
    in59_width ${in59_width} \
    in59_signed ${in59_signed} \
    in60_width ${in60_width} \
    in60_signed ${in60_signed} \
    in61_width ${in61_width} \
    in61_signed ${in61_signed} \
    in62_width ${in62_width} \
    in62_signed ${in62_signed} \
    in63_width ${in63_width} \
    in63_signed ${in63_signed} \
    in64_width ${in64_width} \
    in64_signed ${in64_signed} \
    in65_width ${in65_width} \
    in65_signed ${in65_signed} \
    in66_width ${in66_width} \
    in66_signed ${in66_signed} \
    in67_width ${in67_width} \
    in67_signed ${in67_signed} \
    in68_width ${in68_width} \
    in68_signed ${in68_signed} \
    in69_width ${in69_width} \
    in69_signed ${in69_signed} \
    in70_width ${in70_width} \
    in70_signed ${in70_signed} \
    in71_width ${in71_width} \
    in71_signed ${in71_signed} \
    in72_width ${in72_width} \
    in72_signed ${in72_signed} \
    in73_width ${in73_width} \
    in73_signed ${in73_signed} \
    in74_width ${in74_width} \
    in74_signed ${in74_signed} \
    in75_width ${in75_width} \
    in75_signed ${in75_signed} \
    in76_width ${in76_width} \
    in76_signed ${in76_signed} \
    in77_width ${in77_width} \
    in77_signed ${in77_signed} \
    in78_width ${in78_width} \
    in78_signed ${in78_signed} \
    in79_width ${in79_width} \
    in79_signed ${in79_signed} \
    in80_width ${in80_width} \
    in80_signed ${in80_signed} \
    in81_width ${in81_width} \
    in81_signed ${in81_signed} \
    in82_width ${in82_width} \
    in82_signed ${in82_signed} \
    in83_width ${in83_width} \
    in83_signed ${in83_signed} \
    in84_width ${in84_width} \
    in84_signed ${in84_signed} \
    in85_width ${in85_width} \
    in85_signed ${in85_signed} \
    in86_width ${in86_width} \
    in86_signed ${in86_signed} \
    in87_width ${in87_width} \
    in87_signed ${in87_signed} \
    in88_width ${in88_width} \
    in88_signed ${in88_signed} \
    in89_width ${in89_width} \
    in89_signed ${in89_signed} \
    in90_width ${in90_width} \
    in90_signed ${in90_signed} \
    in91_width ${in91_width} \
    in91_signed ${in91_signed} \
    in92_width ${in92_width} \
    in92_signed ${in92_signed} \
    in93_width ${in93_width} \
    in93_signed ${in93_signed} \
    in94_width ${in94_width} \
    in94_signed ${in94_signed} \
    in95_width ${in95_width} \
    in95_signed ${in95_signed} \
    in96_width ${in96_width} \
    in96_signed ${in96_signed} \
    in97_width ${in97_width} \
    in97_signed ${in97_signed} \
    in98_width ${in98_width} \
    in98_signed ${in98_signed} \
    in99_width ${in99_width} \
    in99_signed ${in99_signed} \
    in100_width ${in100_width} \
    in100_signed ${in100_signed} \
    in101_width ${in101_width} \
    in101_signed ${in101_signed} \
    in102_width ${in102_width} \
    in102_signed ${in102_signed} \
    in103_width ${in103_width} \
    in103_signed ${in103_signed} \
    in104_width ${in104_width} \
    in104_signed ${in104_signed} \
    in105_width ${in105_width} \
    in105_signed ${in105_signed} \
    in106_width ${in106_width} \
    in106_signed ${in106_signed} \
    in107_width ${in107_width} \
    in107_signed ${in107_signed} \
    in108_width ${in108_width} \
    in108_signed ${in108_signed} \
    in109_width ${in109_width} \
    in109_signed ${in109_signed} \
    in110_width ${in110_width} \
    in110_signed ${in110_signed} \
    in111_width ${in111_width} \
    in111_signed ${in111_signed} \
    in112_width ${in112_width} \
    in112_signed ${in112_signed} \
    in113_width ${in113_width} \
    in113_signed ${in113_signed} \
    in114_width ${in114_width} \
    in114_signed ${in114_signed} \
    in115_width ${in115_width} \
    in115_signed ${in115_signed} \
    in116_width ${in116_width} \
    in116_signed ${in116_signed} \
    in117_width ${in117_width} \
    in117_signed ${in117_signed} \
    in118_width ${in118_width} \
    in118_signed ${in118_signed} \
    in119_width ${in119_width} \
    in119_signed ${in119_signed} \
    in120_width ${in120_width} \
    in120_signed ${in120_signed} \
    in121_width ${in121_width} \
    in121_signed ${in121_signed} \
    in122_width ${in122_width} \
    in122_signed ${in122_signed} \
    in123_width ${in123_width} \
    in123_signed ${in123_signed} \
    in124_width ${in124_width} \
    in124_signed ${in124_signed} \
    in125_width ${in125_width} \
    in125_signed ${in125_signed} \
    in126_width ${in126_width} \
    in126_signed ${in126_signed} \
    in127_width ${in127_width} \
    in127_signed ${in127_signed} \
    in128_width ${in128_width} \
    in128_signed ${in128_signed} \
    in129_width ${in129_width} \
    in129_signed ${in129_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name weights3_m_weights_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V \
    op interface \
    ports { weights3_m_weights_V_address0 { O 9 vector } weights3_m_weights_V_ce0 { O 1 bit } weights3_m_weights_V_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name weights3_m_weights_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_1 \
    op interface \
    ports { weights3_m_weights_V_1_address0 { O 9 vector } weights3_m_weights_V_1_ce0 { O 1 bit } weights3_m_weights_V_1_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name weights3_m_weights_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_2 \
    op interface \
    ports { weights3_m_weights_V_2_address0 { O 9 vector } weights3_m_weights_V_2_ce0 { O 1 bit } weights3_m_weights_V_2_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name weights3_m_weights_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_3 \
    op interface \
    ports { weights3_m_weights_V_3_address0 { O 9 vector } weights3_m_weights_V_3_ce0 { O 1 bit } weights3_m_weights_V_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name weights3_m_weights_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_4 \
    op interface \
    ports { weights3_m_weights_V_4_address0 { O 9 vector } weights3_m_weights_V_4_ce0 { O 1 bit } weights3_m_weights_V_4_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name weights3_m_weights_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_5 \
    op interface \
    ports { weights3_m_weights_V_5_address0 { O 9 vector } weights3_m_weights_V_5_ce0 { O 1 bit } weights3_m_weights_V_5_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name weights3_m_weights_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_6 \
    op interface \
    ports { weights3_m_weights_V_6_address0 { O 9 vector } weights3_m_weights_V_6_ce0 { O 1 bit } weights3_m_weights_V_6_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name weights3_m_weights_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_7 \
    op interface \
    ports { weights3_m_weights_V_7_address0 { O 9 vector } weights3_m_weights_V_7_ce0 { O 1 bit } weights3_m_weights_V_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name weights3_m_weights_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_8 \
    op interface \
    ports { weights3_m_weights_V_8_address0 { O 9 vector } weights3_m_weights_V_8_ce0 { O 1 bit } weights3_m_weights_V_8_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name weights3_m_weights_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_9 \
    op interface \
    ports { weights3_m_weights_V_9_address0 { O 9 vector } weights3_m_weights_V_9_ce0 { O 1 bit } weights3_m_weights_V_9_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name weights3_m_weights_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_10 \
    op interface \
    ports { weights3_m_weights_V_10_address0 { O 9 vector } weights3_m_weights_V_10_ce0 { O 1 bit } weights3_m_weights_V_10_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name weights3_m_weights_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_11 \
    op interface \
    ports { weights3_m_weights_V_11_address0 { O 9 vector } weights3_m_weights_V_11_ce0 { O 1 bit } weights3_m_weights_V_11_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name weights3_m_weights_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_12 \
    op interface \
    ports { weights3_m_weights_V_12_address0 { O 9 vector } weights3_m_weights_V_12_ce0 { O 1 bit } weights3_m_weights_V_12_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name weights3_m_weights_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_13 \
    op interface \
    ports { weights3_m_weights_V_13_address0 { O 9 vector } weights3_m_weights_V_13_ce0 { O 1 bit } weights3_m_weights_V_13_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name weights3_m_weights_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_14 \
    op interface \
    ports { weights3_m_weights_V_14_address0 { O 9 vector } weights3_m_weights_V_14_ce0 { O 1 bit } weights3_m_weights_V_14_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name weights3_m_weights_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights3_m_weights_V_15 \
    op interface \
    ports { weights3_m_weights_V_15_address0 { O 9 vector } weights3_m_weights_V_15_ce0 { O 1 bit } weights3_m_weights_V_15_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights3_m_weights_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name threshs3_m_threshold_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_15 \
    op interface \
    ports { threshs3_m_threshold_15_address0 { O 2 vector } threshs3_m_threshold_15_ce0 { O 1 bit } threshs3_m_threshold_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name threshs3_m_threshold_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_14 \
    op interface \
    ports { threshs3_m_threshold_14_address0 { O 2 vector } threshs3_m_threshold_14_ce0 { O 1 bit } threshs3_m_threshold_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name threshs3_m_threshold_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_7 \
    op interface \
    ports { threshs3_m_threshold_7_address0 { O 2 vector } threshs3_m_threshold_7_ce0 { O 1 bit } threshs3_m_threshold_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name threshs3_m_threshold_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_6 \
    op interface \
    ports { threshs3_m_threshold_6_address0 { O 2 vector } threshs3_m_threshold_6_ce0 { O 1 bit } threshs3_m_threshold_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name threshs3_m_threshold_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_5 \
    op interface \
    ports { threshs3_m_threshold_5_address0 { O 2 vector } threshs3_m_threshold_5_ce0 { O 1 bit } threshs3_m_threshold_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name threshs3_m_threshold_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_4 \
    op interface \
    ports { threshs3_m_threshold_4_address0 { O 2 vector } threshs3_m_threshold_4_ce0 { O 1 bit } threshs3_m_threshold_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name threshs3_m_threshold_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_3 \
    op interface \
    ports { threshs3_m_threshold_3_address0 { O 2 vector } threshs3_m_threshold_3_ce0 { O 1 bit } threshs3_m_threshold_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name threshs3_m_threshold_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_2 \
    op interface \
    ports { threshs3_m_threshold_2_address0 { O 2 vector } threshs3_m_threshold_2_ce0 { O 1 bit } threshs3_m_threshold_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name threshs3_m_threshold_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_1 \
    op interface \
    ports { threshs3_m_threshold_1_address0 { O 2 vector } threshs3_m_threshold_1_ce0 { O 1 bit } threshs3_m_threshold_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name threshs3_m_threshold \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold \
    op interface \
    ports { threshs3_m_threshold_address0 { O 2 vector } threshs3_m_threshold_ce0 { O 1 bit } threshs3_m_threshold_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name threshs3_m_threshold_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_13 \
    op interface \
    ports { threshs3_m_threshold_13_address0 { O 2 vector } threshs3_m_threshold_13_ce0 { O 1 bit } threshs3_m_threshold_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name threshs3_m_threshold_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_12 \
    op interface \
    ports { threshs3_m_threshold_12_address0 { O 2 vector } threshs3_m_threshold_12_ce0 { O 1 bit } threshs3_m_threshold_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name threshs3_m_threshold_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_11 \
    op interface \
    ports { threshs3_m_threshold_11_address0 { O 2 vector } threshs3_m_threshold_11_ce0 { O 1 bit } threshs3_m_threshold_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name threshs3_m_threshold_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_10 \
    op interface \
    ports { threshs3_m_threshold_10_address0 { O 2 vector } threshs3_m_threshold_10_ce0 { O 1 bit } threshs3_m_threshold_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name threshs3_m_threshold_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_9 \
    op interface \
    ports { threshs3_m_threshold_9_address0 { O 2 vector } threshs3_m_threshold_9_ce0 { O 1 bit } threshs3_m_threshold_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name threshs3_m_threshold_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename threshs3_m_threshold_8 \
    op interface \
    ports { threshs3_m_threshold_8_address0 { O 2 vector } threshs3_m_threshold_8_ce0 { O 1 bit } threshs3_m_threshold_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'threshs3_m_threshold_8'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V \
    op interface \
    ports { in_V_V_dout { I 8 vector } in_V_V_empty_n { I 1 bit } in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name out_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V \
    op interface \
    ports { out_V_V_din { O 16 vector } out_V_V_full_n { I 1 bit } out_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name reps \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_reps \
    op interface \
    ports { reps_dout { I 32 vector } reps_empty_n { I 1 bit } reps_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name reps_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reps_out \
    op interface \
    ports { reps_out_din { O 32 vector } reps_out_full_n { I 1 bit } reps_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


