{
  "cell_map": {
    "ABAF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABAF_LINE_P000n",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ABAF"
    },
    "ABAK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ABAK_LINE_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ABAK"
    },
    "ABEF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABEF_PX5n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "ABEF"
    },
    "ABEG": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ABEG_STORE5_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ABEG"
    },
    "ABEM": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ABEM_HILO_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ABEM"
    },
    "ABEZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABEZ_VID_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ABEZ"
    },
    "ABOD": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ABOD_MAP_X1",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "ABOD"
    },
    "ABOL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABOL_CLKREQn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ABOL"
    },
    "ABON": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABON_SFETCHINGn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ABON"
    },
    "ABOP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ABOP_STORE1_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ABOP"
    },
    "ABOV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ABOV_LINE_P908p",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ABOV"
    },
    "ABUG": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ABUG_STORE1_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ABUG"
    },
    "ABUX": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ABUX_STORE5_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ABUX"
    },
    "ABUZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ABUZ_EXT_RAM_CS_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ABUZ"
    },
    "ACAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ACAM_PX0n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "ACAM"
    },
    "ACAT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ACAT_FF00_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "ACAT"
    },
    "ACEF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ACEF_JP_GLITCH1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "ACEF"
    },
    "ACEN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ACEN_BG_MAP_READp",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "ACEN"
    },
    "ACEP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ACEP_STORE5_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ACEP"
    },
    "ACOT": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ACOT_VD5_TO_ODA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ACOT"
    },
    "ACUL": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 1,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ACUL_MAP_X4",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "ACUL"
    },
    "ACYL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ACYL_SCANNINGp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ACYL"
    },
    "ADAH": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ADAH_FE00_FEFFn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ADAH"
    },
    "ADAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ADAR_ABCxxxxH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ADAR"
    },
    "ADAZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ADAZ_PX6n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "ADAZ"
    },
    "ADYB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ADYB_STORE8_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ADYB"
    },
    "ADYK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ADYK_ABCxxxxHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "ADYK"
    },
    "AFAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AFAR_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AFAR"
    },
    "AFAS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AFAS_xxxxEFGx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AFAS"
    },
    "AFEB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AFEB_MX01_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "AFEB"
    },
    "AFEN": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AFEN_STORE8_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AFEN"
    },
    "AFEP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AFEP_AxxxxFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AFEP"
    },
    "AFER": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "AFER_SYS_RSTp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "AFER"
    },
    "AFOZ": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AFOZ_STORE2_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AFOZ"
    },
    "AFUR": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "AFUR_xxxxEFGHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "AFUR"
    },
    "AFUT": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AFUT_STORE8_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AFUT"
    },
    "AFYM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AFYM_STORE8_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AFYM"
    },
    "AFYX": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AFYX_STORE8_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AFYX"
    },
    "AGAG": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AGAG_SPL2_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AGAG"
    },
    "AGEM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "AGEM_JP_GLITCH2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "AGEM"
    },
    "AGUT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "AGUT_xxCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AGUT"
    },
    "AGYK": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AGYK_VD5_TO_ODB5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AGYK"
    },
    "AHAC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AHAC_STORE8_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AHAC"
    },
    "AHAL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AHAL_PX3n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "AHAL"
    },
    "AHOC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AHOC_DMA_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "AHOC"
    },
    "AHOF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AHOF_STORE1_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AHOF"
    },
    "AHUM": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AHUM_STORE1_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AHUM"
    },
    "AJAL": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AJAL_STORE0_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AJAL"
    },
    "AJAN": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AJAN_MX04_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "AJAN"
    },
    "AJAS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AJAS_CPU_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "AJAS"
    },
    "AJAV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AJAV",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "AJAV"
    },
    "AJAX": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AJAX_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AJAX"
    },
    "AJEP": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong, is def nand2",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AJEP_SCAN_OAM_LATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AJEP"
    },
    "AJON": {
      "cell_type": "LOGIC",
      "doc": "// def AND. ppu can read oam when there's rendering but no dma",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AJON_RENDERINGp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AJON"
    },
    "AJUJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "AJUJ_OAM_BUSYn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AJUJ"
    },
    "AKOL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AKOL_STORE8_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AKOL"
    },
    "AKUG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AKUG_A06n",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "AKUG"
    },
    "AKYH": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AKYH_STORE8_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AKYH"
    },
    "ALEF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ALEF_AxxxxFGHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "ALEF"
    },
    "ALEL": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ALEL_MX02_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "ALEL"
    },
    "ALES": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ALES_y144n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ALES"
    },
    "ALET": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ALET_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ALET"
    },
    "ALOR": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ALOR_EXT_ADDR_LATCH_00p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "ALOR"
    },
    "ALUR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 39,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ALUR_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ALUR"
    },
    "ALYP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ALYP_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ALYP"
    },
    "ALYR": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ALYR_EXT_ADDR_LATCH_02p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "ALYR"
    },
    "AMAB": {
      "cell_type": "LOGIC",
      "doc": "// def and",
      "fanout": 4,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AMAB_CPU_OAM_ENp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AMAB"
    },
    "AMEL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AMEL_PX2n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "AMEL"
    },
    "AMER": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "AMER_A03p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "AMER"
    },
    "AMES": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AMES_STORE1_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AMES"
    },
    "AMET": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "AMET_A00p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "AMET"
    },
    "AMUH": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AMUH_VD2_TO_ODB2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AMUH"
    },
    "AMUN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AMUN_FF43_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "AMUN"
    },
    "AMUS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor6",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f"
      ],
      "long_name": "AMUS_XX_0xx00000p",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "AMUS"
    },
    "AMUV": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AMUV_BMAP_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "AMUV"
    },
    "AMYG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AMYG_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AMYG"
    },
    "ANAP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ANAP_FF_0xx00000",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "ANAP"
    },
    "ANED": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ANED_STORE5_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ANED"
    },
    "ANEL": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ANEL_LINE_P002p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "ANEL"
    },
    "ANOM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ANOM_LINE_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ANOM"
    },
    "ANOS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ANOS",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ANOS"
    },
    "ANUM": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ANUM_VD7_TO_ODB7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ANUM"
    },
    "ANYP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ANYP_FF42_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "ANYP"
    },
    "APAG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux2",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1"
      ],
      "long_name": "APAG_CBD_TO_OBDp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "APAG"
    },
    "APAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "APAM_DMA_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "APAM"
    },
    "APAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "APAR_SCANNINGn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "APAR"
    },
    "APEV": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "APEV_STORE8_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "APEV"
    },
    "APOB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "APOB_STORE8_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "APOB"
    },
    "APOC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "APOC_STORE8_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "APOC"
    },
    "APOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "APOK_A02p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "APOK"
    },
    "APON": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "APON_STORE2_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "APON"
    },
    "APOV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "APOV_CPU_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "APOV"
    },
    "APUG": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "APUG_JP_GLITCH3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "APUG"
    },
    "APUK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "APUK_ABxxxxGHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "APUK"
    },
    "APUR": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "APUR_EXT_ADDR_LATCH_01p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "APUR"
    },
    "APUX": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "APUX_PX4n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "APUX"
    },
    "APYH": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 1,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "APYH_TILE_X2",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "APYH"
    },
    "APYV": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "APYV_STORE8_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "APYV"
    },
    "ARAS": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ARAS_SPL1_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ARAS"
    },
    "ARET": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ARET_EXT_ADDR_LATCH_03p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "ARET"
    },
    "AREV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AREV_CPU_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AREV"
    },
    "AROF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AROF_STORE1_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AROF"
    },
    "AROP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AROP_SPX5n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "AROP"
    },
    "AROR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AROR_MATCH_ENp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AROR"
    },
    "AROS": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "AROS_EXT_ADDR_LATCH_06p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "AROS"
    },
    "AROV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AROV_xxCDEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AROV"
    },
    "ARUR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ARUR_FF43_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "ARUR"
    },
    "ARYM": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ARYM_EXT_ADDR_LATCH_07p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "ARYM"
    },
    "ARYN": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ARYN_VD4_TO_ODA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ARYN"
    },
    "ARYS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ARYS",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ARYS"
    },
    "ASAH": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ASAH_PX7n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "ASAH"
    },
    "ASAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "ASAM_CPU_OAM_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ASAM"
    },
    "ASEN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ASEN_SCAN_DONE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ASEN"
    },
    "ASOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ASOK_INT_JOYp",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "ASOK"
    },
    "ASOL": {
      "cell_type": "LATCH",
      "doc": "// Schematic wrong, this is a latch.",
      "fanout": 2,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "ASOL_POR_DONEn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "ASOL"
    },
    "ASOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 14,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ASOT_CPU_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ASOT"
    },
    "ASOX": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ASOX_VD2_TO_ODA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ASOX"
    },
    "ASUL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ASUL_BG_TILE_READp",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "ASUL"
    },
    "ASUM": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ASUM_HILO_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "ASUM"
    },
    "ASUR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ASUR_A07p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ASUR"
    },
    "ASYS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ASYS_STORE1_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ASYS"
    },
    "ASYT": {
      "cell_type": "LOGIC",
      "doc": "// def and",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "ASYT_OAM_OEn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ASYT"
    },
    "ATAD": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 1,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ATAD_TILE_X0",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "ATAD"
    },
    "ATAL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATAL_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ATAL"
    },
    "ATAN": {
      "cell_type": "LOGIC",
      "doc": "// cell not marked on die but it's next to ATAL",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATAN_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ATAN"
    },
    "ATAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATAR_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ATAR"
    },
    "ATEJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATEJ_LINE_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ATEJ"
    },
    "ATEM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ATEM_A04p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ATEM"
    },
    "ATER": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ATER_VD7_TO_ODA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ATER"
    },
    "ATEV": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ATEV_EXT_ADDR_LATCH_05p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "ATEV"
    },
    "ATEZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATEZ_CLKBADp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ATEZ"
    },
    "ATOL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ATOL_A01p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ATOL"
    },
    "ATOV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ATOV_A05p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ATOV"
    },
    "ATOZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ATOZ_FF00_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "ATOZ"
    },
    "ATYP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ATYP_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ATYP"
    },
    "ATYR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ATYR_A06p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ATYR"
    },
    "AVAP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AVAP_SCAN_DONE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AVAP"
    },
    "AVEB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AVEB_VD1_TO_ODB1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AVEB"
    },
    "AVER": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AVER_AxxxExxx",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "AVER"
    },
    "AVET": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AVET",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AVET"
    },
    "AVOG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AVOG_FF43_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "AVOG"
    },
    "AVOR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AVOR_SYS_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AVOR"
    },
    "AVYS": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "AVYS_EXT_ADDR_LATCH_04p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "AVYS"
    },
    "AWAT": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AWAT_STORE5_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AWAT"
    },
    "AWOB": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "AWOB_WAKE_CPU",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "AWOB"
    },
    "AWOD": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AWOD_ABxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AWOD"
    },
    "AWOH": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AWOH_xxCDxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AWOH"
    },
    "AXAD": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AXAD_WIN_MODEn",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "AXAD"
    },
    "AXEC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AXEC_STORE2_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "AXEC"
    },
    "AXEP": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AXEP_MX00_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "AXEP"
    },
    "AXER": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AXER_VD1_TO_ODA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AXER"
    },
    "AXUV": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AXUV_STORE8_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AXUV"
    },
    "AZAP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "AZAP_STORE8_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "AZAP"
    },
    "AZAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AZAR_VBD_TO_OBDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AZAR"
    },
    "AZEM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "AZEM_RENDERINGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "AZEM"
    },
    "AZOF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AZOF_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "AZOF"
    },
    "AZOZ": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "AZOZ_VD4_TO_ODB4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AZOZ"
    },
    "AZUB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AZUB_PX1n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "AZUB"
    },
    "AZUL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AZUL_CBD_TO_OBDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AZUL"
    },
    "AZYB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "AZYB_LINE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "AZYB"
    },
    "BABE": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "BABE_MAP_X0",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "BABE"
    },
    "BACE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BACE_STORE5_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BACE"
    },
    "BACO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BACO_STORE1_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BACO"
    },
    "BADA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BADA_STORE8_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BADA"
    },
    "BADO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BADO_STORE8_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BADO"
    },
    "BADU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BADU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BADU"
    },
    "BADY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BADY_SPX7n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "BADY"
    },
    "BAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BAFY_BG_MAP_READn",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "BAFY"
    },
    "BAGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BAGY_LINE_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BAGY"
    },
    "BAHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BAHU_STORE1_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "BAHU"
    },
    "BAJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BAJO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BAJO"
    },
    "BAKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "BAKE_SCX7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "BAKE"
    },
    "BAKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BAKY_SPRITES_FULL",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BAKY"
    },
    "BALU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BALU_LINE_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BALU"
    },
    "BALY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BALY_xBCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BALY"
    },
    "BANE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BANE_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BANE"
    },
    "BAPE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BAPE_ED7_TO_ODA7",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BAPE"
    },
    "BAPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BAPY_xxxxxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BAPY"
    },
    "BASA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BASA_ED2_TO_ODA2",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BASA"
    },
    "BASU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BASU_xBCDEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BASU"
    },
    "BASY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BASY_ED6_TO_ODA6",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BASY"
    },
    "BATE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BATE_AxxxxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BATE"
    },
    "BATU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "BATU_JP_GLITCH0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "BATU"
    },
    "BAXE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BAXE_SPL0_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BAXE"
    },
    "BAXO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BAXO_OAM_DB5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "BAXO"
    },
    "BAXU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BAXU_ED4_TO_ODB4",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BAXU"
    },
    "BAZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BAZE_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BAZE"
    },
    "BAZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BAZU_STORE8_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BAZU"
    },
    "BAZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BAZY_STORE5_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "BAZY"
    },
    "BEBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BEBA_FF43_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "BEBA"
    },
    "BEBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BEBU_SCAN_DONE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BEBU"
    },
    "BECA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BECA_STORE2_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BECA"
    },
    "BEDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BEDE_STORE5_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BEDE"
    },
    "BEDO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BEDO_Axxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BEDO"
    },
    "BEDY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BEDY_FF42_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "BEDY"
    },
    "BEFE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BEFE_STORE1_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BEFE"
    },
    "BEGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "BEGO_SPRITE_COUNT2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "BEGO"
    },
    "BEHU": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 1,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "BEHU_TILE_X1",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "BEHU"
    },
    "BEJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "BEJA_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BEJA"
    },
    "BEJE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BEJE_BG_TILE_READn",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "BEJE"
    },
    "BEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BEKO_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BEKO"
    },
    "BELE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BELE_Axxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BELE"
    },
    "BELO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BELO_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BELO"
    },
    "BELU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BELU_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BELU"
    },
    "BEMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BEMO_STORE1_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BEMO"
    },
    "BEMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "BEMY_SCX4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "BEMY"
    },
    "BERU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BERU_ABCDEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BERU"
    },
    "BESE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "BESE_SPRITE_COUNT0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "BESE"
    },
    "BESU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "BESU_SCANNINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "BESU"
    },
    "BETE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BETE_SPR_I_TO_OAM_An",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BETE"
    },
    "BETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BETU_ED2_TO_ODB2",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BETU"
    },
    "BETY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BETY_STORE1_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BETY"
    },
    "BEVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BEVO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BEVO"
    },
    "BEVY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BEVY_STORE4_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BEVY"
    },
    "BEWY": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "BEWY_MAP_X2",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "BEWY"
    },
    "BEXY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BEXY_STORE8_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BEXY"
    },
    "BOBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BOBA_STORE1_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "BOBA"
    },
    "BODE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 17,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BODE_OAM_OEp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BODE"
    },
    "BODU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BODU_STORE5_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BODU"
    },
    "BOFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOFE_LATCH_EXTn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BOFE"
    },
    "BOGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 11,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOGA_Axxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BOGA"
    },
    "BOGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOGE_DMA_RUNNINGn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BOGE"
    },
    "BOKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BOKU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BOKU"
    },
    "BOLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BOLA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BOLA"
    },
    "BOLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOLO_ABCDEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BOLO"
    },
    "BOMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOMA_xBCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BOMA"
    },
    "BOMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BOMO_ED1_TO_ODA1",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BOMO"
    },
    "BORE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BORE_L1",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BORE"
    },
    "BOSO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BOSO_STORE8_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BOSO"
    },
    "BOTA": {
      "cell_type": "LOGIC",
      "doc": "// Schematic wrong, this is NAND",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BOTA_OAM_OEn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BOTA"
    },
    "BOTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BOTY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BOTY"
    },
    "BOVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BOVE_STORE4_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BOVE"
    },
    "BOWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BOWA_xBCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BOWA"
    },
    "BOXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BOXA_STORE2_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BOXA"
    },
    "BOZU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BOZU_STORE0_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BOZU"
    },
    "BUBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUBO_ED1_TO_ODB1",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BUBO"
    },
    "BUCE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUCE_STORE4_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BUCE"
    },
    "BUCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUCO_STORE1_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUCO"
    },
    "BUCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUCY_STORE5_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUCY"
    },
    "BUDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUDE_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUDE"
    },
    "BUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUFA_xxxxxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUFA"
    },
    "BUGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUGO_xBCDExxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUGO"
    },
    "BUHE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BUHE_STORE2_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BUHE"
    },
    "BUHU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUHU_ED5_TO_ODB5",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BUHU"
    },
    "BUJA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUJA_STORE5_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BUJA"
    },
    "BUJY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUJY_STORE8_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BUJY"
    },
    "BUKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUKA_STORE8_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUKA"
    },
    "BUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUKE_AxxxxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUKE"
    },
    "BUKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUKY_STORE0_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BUKY"
    },
    "BULU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BULU_STORE2_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BULU"
    },
    "BUMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUMA_ED4_TO_ODA4",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BUMA"
    },
    "BUMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BUMY_STORE5_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "BUMY"
    },
    "BUNA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BUNA_STORE2_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BUNA"
    },
    "BUPY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUPY_ED5_TO_ODA5",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BUPY"
    },
    "BURO": {
      "cell_type": "LOGIC",
      "doc": "// FIXME hacking out debug stuff",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BURO_FF60_D0p",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "BURO"
    },
    "BUSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BUSE_VD6_TO_ODB6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BUSE"
    },
    "BUS_CPU_A00p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 14,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A00p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A00p"
    },
    "BUS_CPU_A01p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 14,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A01p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A01p"
    },
    "BUS_CPU_A02p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A02p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A02p"
    },
    "BUS_CPU_A03p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A03p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A03p"
    },
    "BUS_CPU_A04p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A04p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A04p"
    },
    "BUS_CPU_A05p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A05p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A05p"
    },
    "BUS_CPU_A06p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A06p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A06p"
    },
    "BUS_CPU_A07p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A07p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A07p"
    },
    "BUS_CPU_A08p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 5,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A08p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A08p"
    },
    "BUS_CPU_A09p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 5,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A09p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A09p"
    },
    "BUS_CPU_A10p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 5,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A10p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A10p"
    },
    "BUS_CPU_A11p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 5,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A11p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A11p"
    },
    "BUS_CPU_A12p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 5,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A12p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A12p"
    },
    "BUS_CPU_A13p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 6,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A13p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A13p"
    },
    "BUS_CPU_A14p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 7,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A14p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A14p"
    },
    "BUS_CPU_A15p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 8,
      "gate": "bus",
      "input_ports": [],
      "long_name": "BUS_CPU_A15p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_A15p"
    },
    "BUS_CPU_D00p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 24,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20",
        "arg21",
        "arg22",
        "arg23",
        "arg24"
      ],
      "long_name": "BUS_CPU_D00p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D00p"
    },
    "BUS_CPU_D01p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 22,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20",
        "arg21",
        "arg22"
      ],
      "long_name": "BUS_CPU_D01p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D01p"
    },
    "BUS_CPU_D02p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 22,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20",
        "arg21",
        "arg22"
      ],
      "long_name": "BUS_CPU_D02p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D02p"
    },
    "BUS_CPU_D03p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 22,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20",
        "arg21"
      ],
      "long_name": "BUS_CPU_D03p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D03p"
    },
    "BUS_CPU_D04p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 23,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20",
        "arg21"
      ],
      "long_name": "BUS_CPU_D04p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D04p"
    },
    "BUS_CPU_D05p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 21,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19",
        "arg20"
      ],
      "long_name": "BUS_CPU_D05p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D05p"
    },
    "BUS_CPU_D06p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 20,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19"
      ],
      "long_name": "BUS_CPU_D06p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D06p"
    },
    "BUS_CPU_D07p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 20,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10",
        "arg11",
        "arg12",
        "arg13",
        "arg14",
        "arg15",
        "arg16",
        "arg17",
        "arg18",
        "arg19"
      ],
      "long_name": "BUS_CPU_D07p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_CPU_D07p"
    },
    "BUS_OAM_A00n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A00n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A00n"
    },
    "BUS_OAM_A01n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 0,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A01n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A01n"
    },
    "BUS_OAM_A02n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A02n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A02n"
    },
    "BUS_OAM_A03n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A03n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A03n"
    },
    "BUS_OAM_A04n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A04n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A04n"
    },
    "BUS_OAM_A05n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A05n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A05n"
    },
    "BUS_OAM_A06n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A06n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A06n"
    },
    "BUS_OAM_A07n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03"
      ],
      "long_name": "BUS_OAM_A07n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_A07n"
    },
    "BUS_OAM_DA00n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA00n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA00n"
    },
    "BUS_OAM_DA01n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA01n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA01n"
    },
    "BUS_OAM_DA02n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA02n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA02n"
    },
    "BUS_OAM_DA03n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA03n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA03n"
    },
    "BUS_OAM_DA04n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA04n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA04n"
    },
    "BUS_OAM_DA05n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA05n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA05n"
    },
    "BUS_OAM_DA06n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA06n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA06n"
    },
    "BUS_OAM_DA07n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DA07n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DA07n"
    },
    "BUS_OAM_DB00n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB00n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB00n"
    },
    "BUS_OAM_DB01n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB01n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB01n"
    },
    "BUS_OAM_DB02n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB02n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB02n"
    },
    "BUS_OAM_DB03n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB03n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB03n"
    },
    "BUS_OAM_DB04n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB04n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB04n"
    },
    "BUS_OAM_DB05n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB05n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB05n"
    },
    "BUS_OAM_DB06n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB06n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB06n"
    },
    "BUS_OAM_DB07n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02"
      ],
      "long_name": "BUS_OAM_DB07n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_OAM_DB07n"
    },
    "BUS_SPR_I0": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I0",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I0"
    },
    "BUS_SPR_I1": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I1",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I1"
    },
    "BUS_SPR_I2": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I2",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I2"
    },
    "BUS_SPR_I3": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I3",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I3"
    },
    "BUS_SPR_I4": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I4",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I4"
    },
    "BUS_SPR_I5": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_I5",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_I5"
    },
    "BUS_SPR_L0": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_L0",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_L0"
    },
    "BUS_SPR_L1": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_L1",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_L1"
    },
    "BUS_SPR_L2": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_L2",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_L2"
    },
    "BUS_SPR_L3": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 11,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06",
        "arg07",
        "arg08",
        "arg09",
        "arg10"
      ],
      "long_name": "BUS_SPR_L3",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_SPR_L3"
    },
    "BUS_VRAM_A00n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06"
      ],
      "long_name": "BUS_VRAM_A00n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A00n"
    },
    "BUS_VRAM_A01n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06"
      ],
      "long_name": "BUS_VRAM_A01n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A01n"
    },
    "BUS_VRAM_A02n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06"
      ],
      "long_name": "BUS_VRAM_A02n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A02n"
    },
    "BUS_VRAM_A03n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05",
        "arg06"
      ],
      "long_name": "BUS_VRAM_A03n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A03n"
    },
    "BUS_VRAM_A04n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A04n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A04n"
    },
    "BUS_VRAM_A05n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A05n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A05n"
    },
    "BUS_VRAM_A06n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A06n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A06n"
    },
    "BUS_VRAM_A07n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A07n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A07n"
    },
    "BUS_VRAM_A08n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A08n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A08n"
    },
    "BUS_VRAM_A09n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A09n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A09n"
    },
    "BUS_VRAM_A10n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A10n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A10n"
    },
    "BUS_VRAM_A11n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A11n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A11n"
    },
    "BUS_VRAM_A12n": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 1,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01",
        "arg02",
        "arg03",
        "arg04",
        "arg05"
      ],
      "long_name": "BUS_VRAM_A12n",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_A12n"
    },
    "BUS_VRAM_D00p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D00p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D00p"
    },
    "BUS_VRAM_D01p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D01p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D01p"
    },
    "BUS_VRAM_D02p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D02p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D02p"
    },
    "BUS_VRAM_D03p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D03p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D03p"
    },
    "BUS_VRAM_D04p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D04p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D04p"
    },
    "BUS_VRAM_D05p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D05p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D05p"
    },
    "BUS_VRAM_D06p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D06p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D06p"
    },
    "BUS_VRAM_D07p": {
      "cell_type": "BUS",
      "doc": "",
      "fanout": 9,
      "gate": "bus",
      "input_ports": [
        "arg00",
        "arg01"
      ],
      "long_name": "BUS_VRAM_D07p",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "BUS_VRAM_D07p"
    },
    "BUTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BUTO_xBCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUTO"
    },
    "BUTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUTY_CLKREQp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUTY"
    },
    "BUVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BUVU_Axxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BUVU"
    },
    "BUVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BUVY_L2",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUVY"
    },
    "BUWY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUWY_FF42_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "BUWY"
    },
    "BUZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BUZA_STORE_SPRITE_INDXn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUZA"
    },
    "BUZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BUZY_STORE2_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BUZY"
    },
    "BYBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "BYBA_SCAN_DONE_Ap",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "BYBA"
    },
    "BYBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BYBY_STORE1_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BYBY"
    },
    "BYCA": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "BYCA_MAP_X3",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "BYCA"
    },
    "BYCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BYCU_OAM_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BYCU"
    },
    "BYDO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BYDO_STORE4_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BYDO"
    },
    "BYHA": {
      "cell_type": "LOGIC",
      "doc": "// so if this is or_and, BYHA should go low on 910 and 911",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "BYHA_LINE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BYHA"
    },
    "BYHE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BYHE_STORE8_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BYHE"
    },
    "BYHU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "BYHU_STORE2_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "BYHU"
    },
    "BYJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYJO_SCANNINGn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BYJO"
    },
    "BYJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BYJU_Axxxxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BYJU"
    },
    "BYKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYKO_A05n",
      "output_ports": [
        "qp"
      ],
      "page": "10",
      "tag": "BYKO"
    },
    "BYLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "BYLA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "BYLA"
    },
    "BYME": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BYME_STORE9_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BYME"
    },
    "BYMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYMY_STORE8_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BYMY"
    },
    "BYNY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BYNY_ED6_TO_ODB6",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BYNY"
    },
    "BYPY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BYPY_ED7_TO_ODB7",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "BYPY"
    },
    "BYRO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "BYRO_STORE1_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "BYRO"
    },
    "BYRY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYRY_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BYRY"
    },
    "BYVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 11,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYVA_LINE_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "BYVA"
    },
    "BYVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYVY_STORE1_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "BYVY"
    },
    "BYXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYXO_xBCDEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "BYXO"
    },
    "BYZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "BYZO_FF00_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "BYZO"
    },
    "CABA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CABA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "CABA"
    },
    "CABU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CABU_SCX6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "CABU"
    },
    "CABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CABY_XFER_RESET",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CABY"
    },
    "CACU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CACU_STORE2_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CACU"
    },
    "CADO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CADO_STORE5_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CADO"
    },
    "CADU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CADU_STORE1_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CADU"
    },
    "CAFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CAFA_SER_CNT0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CAFA"
    },
    "CAGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CAGE_SER_IN",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CAGE"
    },
    "CAHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CAHO_STORE8_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CAHO"
    },
    "CAJU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CAJU_STORE4_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CAJU"
    },
    "CAJY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CAJY_STORE1_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CAJY"
    },
    "CAKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CAKE_COUNT_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CAKE"
    },
    "CAKO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CAKO_ED3_TO_ODA3",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "CAKO"
    },
    "CALY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CALY_SER_CNT3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CALY"
    },
    "CANA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CANA_STORE9_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CANA"
    },
    "CAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CAPE_SPRITE_COUNT2n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CAPE"
    },
    "CAPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CAPO_STORE4_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CAPO"
    },
    "CARE": {
      "cell_type": "LOGIC",
      "doc": "// Dots on VCC, this is AND. Die shot and schematic wrong.",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "CARE_COUNT_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CARE"
    },
    "CARO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CARO_SER_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CARO"
    },
    "CASE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CASE_MY01_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "CASE"
    },
    "CASY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CASY_SCX7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CASY"
    },
    "CATA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CATA_SCX5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CATA"
    },
    "CATO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CATO_STORE9_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CATO"
    },
    "CATU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CATU_LINE_P000p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "CATU"
    },
    "CATY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CATY_LATCH_EXTp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "CATY"
    },
    "CAVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "CAVE_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CAVE"
    },
    "CAVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CAVO_FF42_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CAVO"
    },
    "CAWO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CAWO_STORE9_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CAWO"
    },
    "CAXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CAXU_SPRITE_COUNT3n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CAXU"
    },
    "CEBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CEBO_STORE1_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CEBO"
    },
    "CECU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CECU_STORE4_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CECU"
    },
    "CEDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CEDE_EBD_TO_OBDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "CEDE"
    },
    "CEDU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CEDU_SCX4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CEDU"
    },
    "CEDY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CEDY_STORE1_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "CEDY"
    },
    "CEGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CEGA_STORE_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CEGA"
    },
    "CEGY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CEGY_STORE1_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CEGY"
    },
    "CEHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CEHA_SCANNINGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CEHA"
    },
    "CEHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CEHU_STORE2_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CEHU"
    },
    "CEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CEKO_STORE2_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CEKO"
    },
    "CELA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CELA",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "CELA"
    },
    "CELU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CELU_STORE1_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CELU"
    },
    "CEMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CEMY_STORE0_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CEMY"
    },
    "CENO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CENO_SCANNINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "CENO"
    },
    "CEPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CEPU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "CEPU"
    },
    "CESO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CESO_STORE1_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "CESO"
    },
    "CETA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CETA_MY03_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "CETA"
    },
    "CETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CETU_VD3_TO_ODA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "CETU"
    },
    "CEVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CEVA_STORE5_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CEVA"
    },
    "CEXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CEXU_STORE8_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CEXU"
    },
    "COBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "COBA_SER_CNT3n",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "COBA"
    },
    "COFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "COFO_VD3_TO_ODB3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "COFO"
    },
    "COFY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "COFY_JOYP_ABCSp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "COFY"
    },
    "COGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "COGY_STORE5_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "COGY"
    },
    "COHO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "COHO_STORE9_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "COHO"
    },
    "COHY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "COHY_SER_DATA0_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "COHY"
    },
    "COLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "COLA_STORE1_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "COLA"
    },
    "COLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "COLO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "COLO"
    },
    "COLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "COLU_STORE1_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "COLU"
    },
    "COLY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "COLY_MX03_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "COLY"
    },
    "COMA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "COMA_STORE1_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "COMA"
    },
    "CONO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CONO_STORE4_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CONO"
    },
    "CONY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CONY_STORE2_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CONY"
    },
    "CORE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "CORE_SER0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CORE"
    },
    "COSE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "COSE_SPX4n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "COSE"
    },
    "COTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "COTA_OAM_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "COTA"
    },
    "COTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "COTU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "COTU"
    },
    "COTY": {
      "cell_type": "DFF",
      "doc": "// schematic wrong, clock is UVYN",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "COTY_SER_CLK",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "COTY"
    },
    "COVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "COVE_BMAP_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "COVE"
    },
    "COXO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "COXO_BMAP_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "COXO"
    },
    "CUBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "CUBA_SER_DATA0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CUBA"
    },
    "CUBE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUBE_STORE2_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CUBE"
    },
    "CUBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUBO_STORE1_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CUBO"
    },
    "CUCA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUCA_STORE_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CUCA"
    },
    "CUCU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUCU_STORE_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CUCU"
    },
    "CUDY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUDY_JOY5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "CUDY"
    },
    "CUFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CUFA_STORE1_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CUFA"
    },
    "CUFE": {
      "cell_type": "LOGIC",
      "doc": "// CUFE looks like BYHA minus an inverter",
      "fanout": 1,
      "gate": "not_or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "CUFE_OAM_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "CUFE"
    },
    "CUFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CUFO_STORE0_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CUFO"
    },
    "CUFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CUFU_SER_DATA0_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CUFU"
    },
    "CUGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUGA_SCX2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CUGA"
    },
    "CUGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CUGU_STORE5_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CUGU"
    },
    "CUGY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "CUGY_SD0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "CUGY"
    },
    "CUJE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUJE_VD6_TO_ODA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "CUJE"
    },
    "CULY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CULY_SER_DIR",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CULY"
    },
    "CUMU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CUMU_STORE4_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CUMU"
    },
    "CUNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 23,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CUNU_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "CUNU"
    },
    "CUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CUPA_CPU_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "CUPA"
    },
    "CUPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CUPE_STORE4_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CUPE"
    },
    "CUSA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUSA_SCY4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "CUSA"
    },
    "CUSY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CUSY_STORE1_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "CUSY"
    },
    "CUVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CUVA_STORE1_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CUVA"
    },
    "CUVU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CUVU_STORE2_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CUVU"
    },
    "CUVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CUVY_STORE5_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "CUVY"
    },
    "CUXY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CUXY_SPRITE_COUNT1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "CUXY"
    },
    "CUZA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "CUZA_STORE1_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "CUZA"
    },
    "CUZY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CUZY_SCX5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "CUZY"
    },
    "CYBY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CYBY_STORE1_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CYBY"
    },
    "CYCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CYCO_STORE7_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CYCO"
    },
    "CYDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CYDE_SER_CNT2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CYDE"
    },
    "CYKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CYKA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "CYKA"
    },
    "CYKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CYKE_ABxxEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CYKE"
    },
    "CYLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CYLA_STORE5_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CYLA"
    },
    "CYLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CYLE_STORE5_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CYLE"
    },
    "CYLO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "CYLO_SER_CNT1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "CYLO"
    },
    "CYME": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CYME_ED3_TO_ODB3",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "CYME"
    },
    "CYPO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CYPO_MY02_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "CYPO"
    },
    "CYPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "CYPY_SPRITE_COUNT1n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CYPY"
    },
    "CYRA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "CYRA_OAM_LATCH_DB5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "CYRA"
    },
    "CYRO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "CYRO_STORE2_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "CYRO"
    },
    "CYVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "CYVU_L0",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "CYVU"
    },
    "CYVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "CYVY_STORE1_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "CYVY"
    },
    "CYWE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CYWE_STORE5_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "CYWE"
    },
    "CYXU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "CYXU_SCX2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "CYXU"
    },
    "DABA": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "DABA_MAP_Y2",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "DABA"
    },
    "DABU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DABU_SPRITE_DELTA2",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DABU"
    },
    "DABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DABY_SPRITE_DELTA1",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DABY"
    },
    "DAFE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DAFE_MY04_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "DAFE"
    },
    "DAFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DAFU_STORE3_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DAFU"
    },
    "DAGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DAGA_STORE8_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DAGA"
    },
    "DAGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DAGU_STORE7_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DAGU"
    },
    "DAHU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DAHU_TLY1_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "DAHU"
    },
    "DAJE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "DAJE_STORE7_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DAJE"
    },
    "DAJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DAJU_SER_DATA3_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DAJU"
    },
    "DAKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DAKE_STORE1_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DAKE"
    },
    "DAKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DAKU_FF01_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DAKU"
    },
    "DALO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DALO_STORE5_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DALO"
    },
    "DALY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DALY_STORE5_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DALY"
    },
    "DAMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "DAMA_STORE8_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DAMA"
    },
    "DAME": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "DAME_SD4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DAME"
    },
    "DAMU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DAMU_DA04_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "DAMU"
    },
    "DANY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DANY_STORE1_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DANY"
    },
    "DASA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DASA_LY1n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DASA"
    },
    "DASO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "DASO_SD3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DASO"
    },
    "DATY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DATY_SCX0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "DATY"
    },
    "DAVA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DAVA_DA05_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "DAVA"
    },
    "DAWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DAWA_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DAWA"
    },
    "DAWE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DAWE_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DAWE"
    },
    "DAWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DAWU_STORE8_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DAWU"
    },
    "DAZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DAZO_STORE1_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DAZO"
    },
    "DEBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DEBA_STORE3_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DEBA"
    },
    "DECU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DECU_STORE9_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DECU"
    },
    "DECY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DECY_LATCH_EXTn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "DECY"
    },
    "DEDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DEDE_SCY4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "DEDE"
    },
    "DEFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DEFY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "DEFY"
    },
    "DEGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DEGE_SPRITE_DELTA0",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DEGE"
    },
    "DEGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DEGO_STORE2_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DEGO"
    },
    "DEGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "DEGU_SER_DATA1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "DEGU"
    },
    "DEHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DEHO_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DEHO"
    },
    "DELA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DELA_SER_DATA2_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DELA"
    },
    "DENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DENY_SPRITE8_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DENY"
    },
    "DEPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 17,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DEPO_OAM_DB7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DEPO"
    },
    "DEPY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DEPY_STORE2_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DEPY"
    },
    "DESE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DESE_STORE3_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DESE"
    },
    "DESO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DESO_STORE7_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DESO"
    },
    "DESU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DESU_STORE1_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DESU"
    },
    "DETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "DETU_SD2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DETU"
    },
    "DETY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DETY_STORE2_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DETY"
    },
    "DEVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "DEVE_OLB_TO_CBD5",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DEVE"
    },
    "DEVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DEVY_STORE3_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DEVY"
    },
    "DEWU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DEWU_STORE9_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DEWU"
    },
    "DEWY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "DEWY_STORE8_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DEWY"
    },
    "DEZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "DEZO_STORE0_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DEZO"
    },
    "DEZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DEZU_STORE3_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DEZU"
    },
    "DEZY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "DEZY_COUNT_CLKp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "DEZY"
    },
    "DOBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "DOBA_SCAN_DONE_Bp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "DOBA"
    },
    "DOBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DOBO_STORE5_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DOBO"
    },
    "DOCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DOCU_SER_DATA1_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DOCU"
    },
    "DODE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DODE_TLY2_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "DODE"
    },
    "DOGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "DOGU_STORE9_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DOGU"
    },
    "DOJO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "DOJO_SER_DATA3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "DOJO"
    },
    "DOKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DOKU_STORE1_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DOKU"
    },
    "DOLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DOLA_SER_DATA4_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DOLA"
    },
    "DONY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DONY_STORE3_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DONY"
    },
    "DOSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DOSY_STORE9_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DOSY"
    },
    "DOTO": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "DOTO_MAP_Y1",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "DOTO"
    },
    "DOVU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "DOVU_SER_DATA4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "DOVU"
    },
    "DOWA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DOWA_STORE3_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DOWA"
    },
    "DOXE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DOXE_SCX6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "DOXE"
    },
    "DOZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DOZO_STORE2_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DOZO"
    },
    "DUBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DUBU_STORE9_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DUBU"
    },
    "DUCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DUCU_STORE7_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DUCU"
    },
    "DUDE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "DUDE_SD1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DUDE"
    },
    "DUGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DUGA_DMA_RUNNINGn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "DUGA"
    },
    "DUHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DUHA_STORE3_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DUHA"
    },
    "DUHO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DUHO_MY00_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "DUHO"
    },
    "DUHY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DUHY_STORE2_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DUHY"
    },
    "DUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DUKE_STORE4_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DUKE"
    },
    "DUKO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DUKO_STORE1_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DUKO"
    },
    "DULA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DULA_SYS_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "DULA"
    },
    "DUMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DUMO_SER_DATA1_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DUMO"
    },
    "DUNY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DUNY_STORE3_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DUNY"
    },
    "DURY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DURY_STORE5_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DURY"
    },
    "DUSE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DUSE_STORE7_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DUSE"
    },
    "DUVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DUVE_DA09_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "DUVE"
    },
    "DUZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DUZA_STORE5_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DUZA"
    },
    "DUZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DUZE_STORE8_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DUZE"
    },
    "DUZU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DUZU_SCX1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "DUZU"
    },
    "DYBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYBA_LINE_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYBA"
    },
    "DYBE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "DYBE_SPRITE_COUNT3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "DYBE"
    },
    "DYBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DYBO_SER_DATA2_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DYBO"
    },
    "DYBY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DYBY_STORE5_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DYBY"
    },
    "DYDO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYDO_SPRITE1_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYDO"
    },
    "DYDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DYDU_STORE1_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYDU"
    },
    "DYFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "DYFU_STORE1_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "DYFU"
    },
    "DYGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DYGE_SER_DATA3_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DYGE"
    },
    "DYGO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DYGO_STORE3_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DYGO"
    },
    "DYHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYHU_STORE0_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYHU"
    },
    "DYKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DYKA_STORE7_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYKA"
    },
    "DYKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYKY_CPU_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "DYKY"
    },
    "DYLY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "DYLY_SER_DATA4_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "DYLY"
    },
    "DYMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYMO_STORE5_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYMO"
    },
    "DYNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYNA_STORE0_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYNA"
    },
    "DYNY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DYNY_STORE5_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "DYNY"
    },
    "DYRA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "DYRA_SER_DATA2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "DYRA"
    },
    "DYSO": {
      "cell_type": "TRIBUF",
      "doc": "// sprites always in low half of tile store",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "DYSO_BANK_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYSO"
    },
    "DYSY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "DYSY_STORE9_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "DYSY"
    },
    "DYTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 11,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "DYTY_COUNT_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYTY"
    },
    "DYWE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DYWE_STORE0_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "DYWE"
    },
    "DYZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "DYZE_STORE7_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "DYZE"
    },
    "EBEF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EBEF_STORE1_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EBEF"
    },
    "EBEX": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "EBEX_STORE5_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "EBEX"
    },
    "EBOJ": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "EBOJ_STORE0_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "EBOJ"
    },
    "EBOS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EBOS_LY0n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EBOS"
    },
    "EBOW": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EBOW_STORE8_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EBOW"
    },
    "ECAB": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ECAB_TILE_Y2",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "ECAB"
    },
    "ECAL": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ECAL_DA00_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "ECAL"
    },
    "ECED": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ECED_OAM_LATCH_DB7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ECED"
    },
    "EDEL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EDEL_SER_DATA6_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EDEL"
    },
    "EDEN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EDEN_SPRITE_COUNT0n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EDEN"
    },
    "EDER": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "EDER_SER_DATA7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "EDER"
    },
    "EDOL": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EDOL_DMA5_TO_OA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "EDOL"
    },
    "EDOS": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EDOS_SCX0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "EDOS"
    },
    "EDYL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EDYL_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EDYL"
    },
    "EDYM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EDYM_STORE1_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EDYM"
    },
    "EFAB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "EFAB_SD6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EFAB"
    },
    "EFAK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "EFAK_SER_DATA6_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EFAK"
    },
    "EFEF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EFEF_SER_DATA7_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EFEF"
    },
    "EFEV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EFEV_STORE1_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EFEV"
    },
    "EFUD": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EFUD_STORE3_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "EFUD"
    },
    "EFYK": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "EFYK_MAP_Y3",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "EFYK"
    },
    "EFYL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "EFYL_STORE8_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EFYL"
    },
    "EGAV": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "EGAV_STORE2_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "EGAV"
    },
    "EGEZ": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EGEZ_DA01_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "EGEZ"
    },
    "EGOM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "EGOM_STORE5_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EGOM"
    },
    "EGUV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "EGUV_SER_DATA7_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EGUV"
    },
    "EHUJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or_and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "EHUJ_SER_DATA5_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EHUJ"
    },
    "EHYN": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EHYN_STORE7_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EHYN"
    },
    "EJAB": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "EJAB_SER_DATA5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "EJAB"
    },
    "EJAD": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EJAD_STORE5_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EJAD"
    },
    "EJAW": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EJAW_STORE8_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EJAW"
    },
    "EJOK": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 1,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "EJOK_MAP_Y4",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "EJOK"
    },
    "EJOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EJOT_STORE7_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EJOT"
    },
    "EJUF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EJUF_STORE2_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EJUF"
    },
    "EKAP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "EKAP_STORE5_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "EKAP"
    },
    "EKES": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "EKES_STORE2_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EKES"
    },
    "EKOB": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EKOB_SCX1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "EKOB"
    },
    "EKOP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "EKOP_STORE5_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "EKOP"
    },
    "EKUD": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EKUD_SPRITE_COUNT2p",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EKUD"
    },
    "ELEP": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ELEP_STORE7_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ELEP"
    },
    "ELOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ELOK_SER_DATA5_SETn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "ELOK"
    },
    "ELUG": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ELUG_DMA4_TO_OA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ELUG"
    },
    "ELUV": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ELUV_SER1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "ELUV"
    },
    "ELYC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ELYC_STORE6_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ELYC"
    },
    "ELYG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ELYG_SPRITE_COUNT3p",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ELYG"
    },
    "ELYN": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ELYN_SCAN3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "ELYN"
    },
    "ELYS": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ELYS_SER_OUT",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "ELYS"
    },
    "EMOL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EMOL_SPRITE2_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EMOL"
    },
    "EMUX": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "EMUX_TILE_Y1",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "EMUX"
    },
    "EMYB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EMYB_STORE1_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EMYB"
    },
    "ENAD": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ENAD_STORE8_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ENAD"
    },
    "ENAP": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ENAP_STORE3_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ENAP"
    },
    "ENEF": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ENEF_YDIFF1",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "ENEF"
    },
    "ENOB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ENOB_STORE0_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ENOB"
    },
    "ENOR": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ENOR_STORE2_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ENOR"
    },
    "ENUT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ENUT_SPRITE1_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ENUT"
    },
    "EPUM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EPUM_STORE7_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EPUM"
    },
    "EPYT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EPYT_SER_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EPYT"
    },
    "ERAF": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ERAF_DA10_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "ERAF"
    },
    "ERAZ": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ERAZ_STORE7_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ERAZ"
    },
    "EREW": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EREW_DA07_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "EREW"
    },
    "EROD": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "EROD_SER_DATA6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "EROD"
    },
    "EROL": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EROL_STORE7_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EROL"
    },
    "ERUC": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ERUC_YDIFF0",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "ERUC"
    },
    "ESAJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ESAJ_STORE7_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ESAJ"
    },
    "ETAD": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ETAD_STORE7_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ETAD"
    },
    "ETAF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ETAF_SER_RUNNING",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "06",
      "tag": "ETAF"
    },
    "ETAK": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ETAK_SD7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "ETAK"
    },
    "ETAM": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "ETAM_MAP_Y0",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "ETAM"
    },
    "ETAV": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ETAV_STORE5_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ETAV"
    },
    "ETEG": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ETEG_DA06_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "ETEG"
    },
    "ETYM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ETYM_STORE5_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ETYM"
    },
    "EVAD": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EVAD_TLY0_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "EVAD"
    },
    "EVAX": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EVAX_DA08_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "EVAX"
    },
    "EVOK": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "EVOK_SD5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "EVOK"
    },
    "EVYT": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EVYT_STORE7_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "EVYT"
    },
    "EWAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "EWAM_STORE1_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EWAM"
    },
    "EWOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EWOK_STORE1_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EWOK"
    },
    "EWOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "EWOT_STORE4_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "EWOT"
    },
    "EWUD": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "EWUD_STORE7_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "EWUD"
    },
    "EXUK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EXUK_STORE7_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EXUK"
    },
    "EXUQ": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "EXUQ_STORE8_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "EXUQ"
    },
    "EXYF": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EXYF_DA12_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "EXYF"
    },
    "EZOC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "EZOC_STORE6_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "EZOC"
    },
    "EZUF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "EZUF_STORE8_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "EZUF"
    },
    "FABY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FABY_FETCH2_TO_OA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FABY"
    },
    "FACO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FACO_FETCH3_TO_OA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FACO"
    },
    "FADO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FADO_SPRITE9_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FADO"
    },
    "FAFO": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "FAFO_TILE_Y0",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "26",
      "tag": "FAFO"
    },
    "FAGO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FAGO_DMA2_TO_OA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FAGO"
    },
    "FAHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "FAHA_SCAN4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "FAHA"
    },
    "FAKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FAKA_STORE9_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FAKA"
    },
    "FAKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FAKU_SCAN3_TO_OA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FAKU"
    },
    "FAME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FAME_SPRITE2_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FAME"
    },
    "FAMU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FAMU_SPL3_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FAMU"
    },
    "FAVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FAVO_STORE7_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FAVO"
    },
    "FAXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FAXA_STORE5_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FAXA"
    },
    "FAXE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FAXE_STORE7_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FAXE"
    },
    "FAZU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FAZU_STORE7_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FAZU"
    },
    "FECO": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "FECO_YDIFF2",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "FECO"
    },
    "FEDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FEDE_STORE7_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FEDE"
    },
    "FEFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FEFA_STORE7_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FEFA"
    },
    "FEFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FEFO_STORE7_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEFO"
    },
    "FEFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "FEFY_STORE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEFY"
    },
    "FEHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "FEHA_STORE8_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FEHA"
    },
    "FEKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FEKA_STORE3_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEKA"
    },
    "FEMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FEMO_LY6n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEMO"
    },
    "FEPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FEPO_STORE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEPO"
    },
    "FEPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FEPU_LY4n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEPU"
    },
    "FESA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FESA_DMA1_TO_OA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FESA"
    },
    "FESO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FESO_STORE2_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FESO"
    },
    "FESY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FESY_STORE5_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FESY"
    },
    "FETO": {
      "cell_type": "LOGIC",
      "doc": "// 32 + 4 + 2 + 1 = 39",
      "fanout": 2,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "FETO_SCAN_DONEp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FETO"
    },
    "FETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FETU_DMA7_TO_OA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FETU"
    },
    "FEVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FEVE_STORE5_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FEVE"
    },
    "FEVU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FEVU_CA4_TO_OA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FEVU"
    },
    "FEZU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FEZU_SCY2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FEZU"
    },
    "FOBY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FOBY_CA7_TO_OA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FOBY"
    },
    "FOCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "FOCO_STORE3_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FOCO"
    },
    "FODO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FODO_DMA0_TO_OA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FODO"
    },
    "FOFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FOFA_LY5n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FOFA"
    },
    "FOFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FOFO_STORE9_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FOFO"
    },
    "FOGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FOGO_STORE6_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FOGO"
    },
    "FOHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FOHA_SCY6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FOHA"
    },
    "FOKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FOKA_STORE2_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FOKA"
    },
    "FOKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FOKO_STORE2_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FOKO"
    },
    "FOKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FOKY_STORE2_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FOKY"
    },
    "FONE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FONE_SPRITE_COUNT1p",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FONE"
    },
    "FONO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "FONO_STORE9_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "FONO"
    },
    "FONY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "FONY_SCAN5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "FONY"
    },
    "FOTY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FOTY_SCY5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FOTY"
    },
    "FOVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "FOVE_STORE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FOVE"
    },
    "FOXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FOXA_SPRITE8_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FOXA"
    },
    "FOXY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FOXY_STORE6_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FOXY"
    },
    "FOZY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FOZY_STORE5_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FOZY"
    },
    "FUBY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FUBY_STORE2_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FUBY"
    },
    "FUFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FUFO_LCDC_SPSIZEn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUFO"
    },
    "FUGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FUGU_FETCH4_TO_OA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FUGU"
    },
    "FUGY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FUGY_ODA1_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUGY"
    },
    "FUHE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FUHE_DA02_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "FUHE"
    },
    "FUJO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FUJO_SCY3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FUJO"
    },
    "FUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FUKE_STORE2_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUKE"
    },
    "FUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FUKY_LY2n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUKY"
    },
    "FUMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FUMA_STORE1_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUMA"
    },
    "FUNY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FUNY_SCY7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FUNY"
    },
    "FURO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FURO_SPRITE0_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FURO"
    },
    "FUSA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FUSA_STORE5_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FUSA"
    },
    "FUSY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FUSY_DA11_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "FUSY"
    },
    "FUTO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FUTO_SCAN2_TO_OA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FUTO"
    },
    "FUVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FUVE_LY3n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUVE"
    },
    "FUWA": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "FUWA_YDIFF5",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "FUWA"
    },
    "FUXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FUXU_STORE0_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FUXU"
    },
    "FUZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FUZO_STORE7_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FUZO"
    },
    "FUZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FUZU_STORE2_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FUZU"
    },
    "FYCA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FYCA_STORE8_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FYCA"
    },
    "FYCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "FYCU_SPRITE_COUNT0p",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "FYCU"
    },
    "FYDU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FYDU_DMA6_TO_OA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FYDU"
    },
    "FYHY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FYHY_STORE0_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FYHY"
    },
    "FYKE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FYKE_FETCH5_TO_OA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FYKE"
    },
    "FYKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FYKY_DMA3_TO_OA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "FYKY"
    },
    "FYMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "FYMA_STORE5_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FYMA"
    },
    "FYMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FYMO_SCY1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "FYMO"
    },
    "FYRA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "FYRA_OLB_TO_CBD7",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FYRA"
    },
    "FYSU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "FYSU_STORE7_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "FYSU"
    },
    "FYTY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "FYTY_STORE2_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "FYTY"
    },
    "FYVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "FYVA_STORE2_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "FYVA"
    },
    "FYZY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "FYZY_DA03_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "FYZY"
    },
    "GABA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GABA_STORE5_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GABA"
    },
    "GABO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GABO_STORE6_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GABO"
    },
    "GABU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GABU_STORE8_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GABU"
    },
    "GACE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GACE_SPRITE_DELTA4",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GACE"
    },
    "GACY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GACY_STORE6_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GACY"
    },
    "GADY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GADY_STORE8_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GADY"
    },
    "GAFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GAFE_STORE8_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GAFE"
    },
    "GAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GAFY_STORE7_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAFY"
    },
    "GAJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GAJA_STORE1_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAJA"
    },
    "GAKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GAKE_STORE3_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAKE"
    },
    "GAMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GAMA_SCAN4_TO_OA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GAMA"
    },
    "GAMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GAMY_STORE2_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAMY"
    },
    "GAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GAPE_STORE7_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAPE"
    },
    "GARO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GARO_CA0_TO_OA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GARO"
    },
    "GASU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GASU_STORE8_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GASU"
    },
    "GATE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GATE_STORE9_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "GATE"
    },
    "GAVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GAVA_SCAN_CLOCKp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GAVA"
    },
    "GAVE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GAVE_SCY0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "GAVE"
    },
    "GAVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GAVO_ODA2_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GAVO"
    },
    "GAVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GAVY_STORE8_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GAVY"
    },
    "GAZA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GAZA_STORE8_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GAZA"
    },
    "GEBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "GEBU_STORE2_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEBU"
    },
    "GECA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GECA_FETCHX_TO_OA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GECA"
    },
    "GECU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GECU_STORE6_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GECU"
    },
    "GECY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GECY_STORE7_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GECY"
    },
    "GEDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GEDE_STORE2_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEDE"
    },
    "GEFY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GEFY_SCANX_TO_OA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GEFY"
    },
    "GEGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GEGA_SPRITE5_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEGA"
    },
    "GEGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GEGU_ODA6_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEGU"
    },
    "GEJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux2",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1"
      ],
      "long_name": "GEJY_L3",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEJY"
    },
    "GEKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GEKA_OAM_A0p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GEKA"
    },
    "GEKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GEKE_STORE8_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEKE"
    },
    "GEMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GEMA_SCAN1_TO_OA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GEMA"
    },
    "GENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GENY_STORE0_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GENY"
    },
    "GERA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GERA_CA5_TO_OA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GERA"
    },
    "GESE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GESE_SCAN_MATCH_Yp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GESE"
    },
    "GESY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GESY_STORE7_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GESY"
    },
    "GEVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GEVE_STORE5_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GEVE"
    },
    "GEWY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GEWY_SPRITE_DELTA7",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEWY"
    },
    "GEZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GEZE_STORE0_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GEZE"
    },
    "GOBA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GOBA_SCY1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GOBA"
    },
    "GOBY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GOBY_SCAN5_TO_OA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GOBY"
    },
    "GODO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GODO_SCY3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GODO"
    },
    "GOFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GOFO_STORE0_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "GOFO"
    },
    "GOHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GOHO_STORE8_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GOHO"
    },
    "GOHU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GOHU_STORE6_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GOHU"
    },
    "GOJU": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "GOJU_YDIFF6",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "GOJU"
    },
    "GOLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GOLA_STORE5_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GOLA"
    },
    "GOMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 17,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GOMO_OAM_DB4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GOMO"
    },
    "GONO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GONO_SPRITE4_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GONO"
    },
    "GONU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GONU_SCY2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GONU"
    },
    "GOPU": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "GOPU_YDIFF4",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "GOPU"
    },
    "GORO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GORO_STORE8_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GORO"
    },
    "GORU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GORU_STORE5_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GORU"
    },
    "GOSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GOSE_CA2_TO_OA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GOSE"
    },
    "GOSO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "GOSO_SCAN2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "GOSO"
    },
    "GOTA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "GOTA_STORE3_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "GOTA"
    },
    "GOTU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GOTU_ODA5_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GOTU"
    },
    "GOVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GOVU_SPSIZE_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GOVU"
    },
    "GOWO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GOWO_SPRITE4_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GOWO"
    },
    "GOXU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GOXU_STORE2_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GOXU"
    },
    "GUBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GUBO_SCX3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "GUBO"
    },
    "GUDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUDE_STORE5_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GUDE"
    },
    "GUGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GUGY_SPRITE7_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUGY"
    },
    "GUKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "GUKO_OBL_TO_CBDp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GUKO"
    },
    "GUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUKY_STORE7_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUKY"
    },
    "GULE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GULE_STORE7_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GULE"
    },
    "GUNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "GUNA_STORE7_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUNA"
    },
    "GUNE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GUNE_SCY6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GUNE"
    },
    "GUPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GUPO_STORE2_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUPO"
    },
    "GUSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GUSA_STORE3_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUSA"
    },
    "GUSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GUSE_SCAN0_TO_OA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GUSE"
    },
    "GUSU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GUSU_LY7n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUSU"
    },
    "GUTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUTU_SPRITE7_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUTU"
    },
    "GUVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUVA_SPRITE0_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUVA"
    },
    "GUVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUVE_STORE3_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUVE"
    },
    "GUVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GUVU_SPRITE_DELTA5",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUVU"
    },
    "GUZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUZE_SPRITE9_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GUZE"
    },
    "GUZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GUZO_STORE5_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "GUZO"
    },
    "GYBU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GYBU_FETCH0_TO_OA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GYBU"
    },
    "GYDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYDA_SPRITE_DELTA6",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYDA"
    },
    "GYFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYFO_STORE2_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYFO"
    },
    "GYFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GYFY_SPRITE3_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYFY"
    },
    "GYGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "GYGA_STORE8_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYGA"
    },
    "GYGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYGY_SPRITE5_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYGY"
    },
    "GYHO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GYHO_STORE0_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GYHO"
    },
    "GYKA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GYKA_FETCH1_TO_OA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "GYKA"
    },
    "GYKY": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 3,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "GYKY_YDIFF3",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "GYKY"
    },
    "GYMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYMA_SPRITE3_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYMA"
    },
    "GYNO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "GYNO_STORE7_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "GYNO"
    },
    "GYPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "GYPU_STORE8_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "GYPU"
    },
    "GYSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYSA_SPRITE_DELTA3",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYSA"
    },
    "GYTE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYTE_STORE7_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYTE"
    },
    "GYVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "GYVO_STORE7_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "GYVO"
    },
    "GYZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GYZA_SCY7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GYZA"
    },
    "GYZO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "GYZO_SCY5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "GYZO"
    },
    "JAGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "JAGO",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "JAGO"
    },
    "JEKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "JEKU_JOY3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "JEKU"
    },
    "KAHE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux2",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1"
      ],
      "long_name": "KAHE_LINE_ENDp",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KAHE"
    },
    "KAPA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "KAPA_JOYP_L1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "KAPA"
    },
    "KARU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "KARU",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KARU"
    },
    "KASA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KASA_LINE_ENDp",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KASA"
    },
    "KEBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KEBO",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KEBO"
    },
    "KEDY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KEDY_LCDC_ENn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KEDY"
    },
    "KEJA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "KEJA_JOYP_L2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "KEJA"
    },
    "KELY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "KELY_JOYP_UDLRp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "KELY"
    },
    "KEMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "KEMA_JOY0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KEMA"
    },
    "KERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "KERY_ANY_BUTTONp",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "KERY"
    },
    "KEVU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "KEVU_JOYP_L0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "KEVU"
    },
    "KEXU": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong, first input is DAWA",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "KEXU",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "KEXU"
    },
    "KOCE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "KOCE_JOY4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KOCE"
    },
    "KOFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KOFO",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KOFO"
    },
    "KOLO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "KOLO_JOYP_L3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "05",
      "tag": "KOLO"
    },
    "KOTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "KOTY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "KOTY"
    },
    "KUJO": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "KUJO",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "KUJO"
    },
    "KUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux2",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1"
      ],
      "long_name": "KUPA",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KUPA"
    },
    "KUPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "KUPO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "KUPO"
    },
    "KURA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KURA_FF60_D0n",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KURA"
    },
    "KURO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "KURO_JOY1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KURO"
    },
    "KUVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "KUVE_JOY2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "05",
      "tag": "KUVE"
    },
    "KYMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "KYMO_LINE_ENDn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "KYMO"
    },
    "LABE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LABE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LABE"
    },
    "LABU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LABU_LATCH_TILE_DBn",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LABU"
    },
    "LACA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LACAn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LACA"
    },
    "LACE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LACE_BGP4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LACE"
    },
    "LADY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LADY_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LADY"
    },
    "LAFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 9,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LAFO_LY7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "LAFO"
    },
    "LAFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LAFU_OBP0PIXELn",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LAFU"
    },
    "LAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAFY_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LAFY"
    },
    "LAGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and_or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LAGU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LAGU"
    },
    "LAJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LAJU_OBP10_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LAJU"
    },
    "LAKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LAKY_BG_PIX_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LAKY"
    },
    "LALA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LALA_BG_PIX_DA4n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LALA"
    },
    "LALO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LALOn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LALO"
    },
    "LALU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "LALU_FF0F_D1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "LALU"
    },
    "LAMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LAMA_Y_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "LAMA"
    },
    "LAMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAMO_INT_JOY_ACKn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LAMO"
    },
    "LAMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LAMY_PAL_PIPE_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LAMY"
    },
    "LAPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAPA_DMA_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LAPA"
    },
    "LAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAPE_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "LAPE"
    },
    "LARA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LARA_DMA_LATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LARA"
    },
    "LARU": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LARU_PAL_OBP1C",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LARU"
    },
    "LARY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LARY_BGP7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LARY"
    },
    "LASE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LASE_SPR_PIX_DA2n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LASE"
    },
    "LASY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LASY_HOLDp",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LASY"
    },
    "LAVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAVA_MASK_OPB0",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LAVA"
    },
    "LAVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LAVO_HOLDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LAVO"
    },
    "LAVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LAVY_FF46_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LAVY"
    },
    "LAWO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LAWO_OBP1_D1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LAWO"
    },
    "LAXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LAXE_BFETCH_S0n",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LAXE"
    },
    "LAXU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LAXU_BFETCH_S0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "LAXU"
    },
    "LEBA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LEBA_OBP16_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LEBA"
    },
    "LEBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LEBO_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LEBO"
    },
    "LEBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEBU_DMA_A15n",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LEBU"
    },
    "LEDO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LEDO_PAL_OBP1D",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LEDO"
    },
    "LEFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEFAn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LEFA"
    },
    "LEFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "LEFE_SPR_PIPE_A2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "LEFE"
    },
    "LEGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LEGU_TILE_DA0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "LEGU"
    },
    "LEHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEHO_FF49_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LEHO"
    },
    "LEJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEJA_INT_STAT_ACKn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LEJA"
    },
    "LEKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LEKA_OBP1PIXELn",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LEKA"
    },
    "LEKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEKE_BG_PIX_DA2n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LEKE"
    },
    "LEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEKO_CPU_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "LEKO"
    },
    "LELA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LELA_SPR_PIX_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LELA"
    },
    "LELU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LELU_OBP17_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LELU"
    },
    "LEMA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LEMA_LY5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "LEMA"
    },
    "LENA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LENA_BFETCHINGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LENA"
    },
    "LENE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LENE_DMA_TRIG_d4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "LENE"
    },
    "LEPA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LEPA_OBP11_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LEPA"
    },
    "LEPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LEPU_OBP1_D6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LEPU"
    },
    "LEPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LEPY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LEPY"
    },
    "LERU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LERU_BG_PIX_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LERU"
    },
    "LESA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LESA_INT_TIM_ACKn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LESA"
    },
    "LESO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LESO_LATCH_TILE_DBn",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LESO"
    },
    "LESU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "LESU_SPR_PIPE_A3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "LESU"
    },
    "LESY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LESY_SPRITE_MASK0p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LESY"
    },
    "LETY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LETY_INT_VBL_ACKn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LETY"
    },
    "LEVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LEVA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LEVA"
    },
    "LEVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEVO_ADDR_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LEVO"
    },
    "LEXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LEXA_LY2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "LEXA"
    },
    "LEXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LEXEn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LEXE"
    },
    "LOBE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LOBE_BGP3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LOBE"
    },
    "LOBU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "LOBU_EXT_ADDR_LATCH_12p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "LOBU"
    },
    "LOBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOBY_RENDERINGn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "LOBY"
    },
    "LODE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LODE_OBP12_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LODE"
    },
    "LODO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LODO_BG_PIX_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LODO"
    },
    "LODY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LODY_BGP6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LODY"
    },
    "LOFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOFU_x113n",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "LOFU"
    },
    "LOGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOGO_DMA_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LOGO"
    },
    "LOKA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LOKA_WY3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "LOKA"
    },
    "LOKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOKO_DMA_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LOKO"
    },
    "LOKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOKY_DMA_LATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LOKY"
    },
    "LOLE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LOLE_WX3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "LOLE"
    },
    "LOLY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOLYn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LOLY"
    },
    "LOMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOMA_LATCH_TILE_DAn",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOMA"
    },
    "LOME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOME_PAL_PIPE_7n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LOME"
    },
    "LOMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOMY_BG_PIX_DA3n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOMY"
    },
    "LONU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "LONU_EXT_ADDR_LATCH_13p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "LONU"
    },
    "LONY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "nand_latch",
      "input_ports": [
        "SETn",
        "RSTn"
      ],
      "long_name": "LONY_FETCHINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "LONY"
    },
    "LOPE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "LOPE_FF0F_D0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "LOPE"
    },
    "LOPU": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LOPU_PAL_OBP1A",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LOPU"
    },
    "LORU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LORU_FF46_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LORU"
    },
    "LOSE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LOSE_OBP1_D3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LOSE"
    },
    "LOSO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOSO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LOSO"
    },
    "LOTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOTA_SPRITE_MASK1p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LOTA"
    },
    "LOTE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOTE_FF49_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LOTE"
    },
    "LOTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOTO_BG_PIX_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOTO"
    },
    "LOTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOTY_BG_PIX_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOTY"
    },
    "LOVA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LOVA_WX0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "LOVA"
    },
    "LOVU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 10,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LOVU_LY4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "LOVU"
    },
    "LOVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LOVY_FETCH_DONEp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "LOVY"
    },
    "LOWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LOWA_PAL_PIPE_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LOWA"
    },
    "LOXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOXA_BG_PIX_DA5n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOXA"
    },
    "LOXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and_or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LOXO_HOLDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LOXO"
    },
    "LOZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOZA_SPR_PIX_DB0n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LOZA"
    },
    "LOZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOZE_PIPE_A_LOADp",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LOZE"
    },
    "LOZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOZO_PIX_SP_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LOZO"
    },
    "LOZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LOZUn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LOZU"
    },
    "LUBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUBO_SPR_PIX_DA3n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LUBO"
    },
    "LUBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUBYn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LUBY"
    },
    "LUCA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LUCA_LINE_EVENp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "LUCA"
    },
    "LUCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUCE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LUCE"
    },
    "LUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUFA_DMA_VRAMp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LUFA"
    },
    "LUFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUFE_INT_SER_ACKn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LUFE"
    },
    "LUFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUFY_SPR_PIX_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LUFY"
    },
    "LUGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LUGA_OBP15_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LUGA"
    },
    "LUGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LUGU_OBP1_D5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LUGU"
    },
    "LUHE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUHE_BG_PIX_DA0n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LUHE"
    },
    "LUJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUJA_BG_PIX_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LUJA"
    },
    "LUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUKE_PAL_PIPE_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LUKE"
    },
    "LUKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUKU_MASK_OBP1",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LUKU"
    },
    "LUKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LUKY_OBP14_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LUKY"
    },
    "LULA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LULA_CBD_TO_EPDp",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LULA"
    },
    "LUMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 20,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUMA_DMA_CARTp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LUMA"
    },
    "LUMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUMO_SPR_PIX_DB2n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LUMO"
    },
    "LUMY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "LUMY_EXT_ADDR_LATCH_11p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "LUMY"
    },
    "LUNE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LUNE_OBP1_D4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LUNE"
    },
    "LUNO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "LUNO_EXT_ADDR_LATCH_08p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "LUNO"
    },
    "LUNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUNU_PAL_PIPE_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LUNU"
    },
    "LUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUPA_DMA_TRIG",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "LUPA"
    },
    "LURY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LURY_BG_FETCH_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LURY"
    },
    "LUSU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUSU_FETCHINGn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LUSU"
    },
    "LUTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LUTU_BG_PIX_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LUTU"
    },
    "LUVE": {
      "cell_type": "LOGIC",
      "doc": "// Schematic wrong, was labeled AJAR",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUVE_LATCH_TILE_DBp",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LUVE"
    },
    "LUVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUVOn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "LUVO"
    },
    "LUVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LUVY_DMA_TRIG_d0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "LUVY"
    },
    "LUXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LUXA_PIPE_B_LOADp",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LUXA"
    },
    "LUXO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LUXO_OBP1_D7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "LUXO"
    },
    "LUZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "LUZO_TILE_DA3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "LUZO"
    },
    "LYCO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LYCO_LY2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "LYCO"
    },
    "LYDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LYDE_SPR_PIX_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "LYDE"
    },
    "LYDO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 9,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LYDO_LY3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "LYDO"
    },
    "LYDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LYDU_BG_PIX_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "LYDU"
    },
    "LYFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYFE_VID_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "LYFE"
    },
    "LYHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYHA_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "LYHA"
    },
    "LYKA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LYKA_BGP5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LYKA"
    },
    "LYKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYKU_SPRITE_MASK2p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "LYKU"
    },
    "LYKY": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LYKY_PAL_OBP1B",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LYKY"
    },
    "LYLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYLE_PIX_SP_LOp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "LYLE"
    },
    "LYME": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "LYME_PAL_PIPE_D7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "LYME"
    },
    "LYNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "LYNY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LYNY"
    },
    "LYRY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYRY_BFETCH_DONEp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "LYRY"
    },
    "LYSA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "LYSA_EXT_ADDR_LATCH_09p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "LYSA"
    },
    "LYTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "LYTA_FF0F_RST0n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "LYTA"
    },
    "LYWE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "LYWE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "LYWE"
    },
    "LYXE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "LYXE_DMA_LATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "LYXE"
    },
    "LYZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "LYZA_OBP13_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "LYZA"
    },
    "LYZU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "LYZU_BFETCH_S0p_D1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "LYZU"
    },
    "MABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MABY_PIX_SP_LOn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "MABY"
    },
    "MACU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MACU_BGW_PIPE_A3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MACU"
    },
    "MADA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MADA_SPR_PIX_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MADA"
    },
    "MAGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MAGU",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "MAGU"
    },
    "MAJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MAJO_SPR_PIX_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MAJO"
    },
    "MAKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MAKA_LATCH_EXTp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MAKA"
    },
    "MALE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "MALE_A11p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MALE"
    },
    "MAME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MAME_SPR_PIX_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MAME"
    },
    "MANO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "MANO_A08p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MANO"
    },
    "MARA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MARA_WX7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MARA"
    },
    "MARU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MARU_DMA_A15n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MARU"
    },
    "MASA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MASAp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MASA"
    },
    "MASO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MASO_SPR_PIPE_A1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "MASO"
    },
    "MASU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "MASU_A09p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MASU"
    },
    "MATE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 15,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MATE_HOLDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MATE"
    },
    "MATO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MATO_LY6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "MATO"
    },
    "MATU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MATU_DMA_RUNNINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MATU"
    },
    "MATY": {
      "cell_type": "LATCH",
      "doc": "// OUTPUT ON RUNG 10",
      "fanout": 1,
      "gate": "tp_latchp",
      "input_ports": [
        "HOLDp",
        "Dp"
      ],
      "long_name": "MATY_FF0F_L0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "MATY"
    },
    "MAVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MAVUp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MAVU"
    },
    "MAXY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MAXY_BGP_D3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MAXY"
    },
    "MEBY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MEBY_WX3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MEBY"
    },
    "MECO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MECO",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "MECO"
    },
    "MEDA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MEDA_VSYNC_OUTn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "MEDA"
    },
    "MEFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MEFU_SPRITE_MASK0n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "MEFU"
    },
    "MEGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MEGA_WY4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MEGA"
    },
    "MEGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MEGO",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MEGO"
    },
    "MEGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MEGU_TILE_DA4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MEGU"
    },
    "MEHE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEHE_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MEHE"
    },
    "MEKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEKE_TIMER_OVERFLOWn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MEKE"
    },
    "MELA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MELA_WY3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MELA"
    },
    "MELE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MELE_WX4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MELE"
    },
    "MENA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MENA_BGP_D7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MENA"
    },
    "MENE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MENE_PAL_PIPE_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "MENE"
    },
    "MENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MENY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MENY"
    },
    "MEPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEPAp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MEPA"
    },
    "MERA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MERA_WY7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MERA"
    },
    "MERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MERY_TIMER_OVERFLOWp",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MERY"
    },
    "MESU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MESU_BFETCH_S1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "MESU"
    },
    "META": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "META_DMA_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "META"
    },
    "METE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "METE_LATCH_TILE_DAp",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "METE"
    },
    "MEVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MEVE_SPRITE_MASK1n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "MEVE"
    },
    "MEWY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEWYp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MEWY"
    },
    "MEXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEXA_PIX_SP_HIn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "MEXA"
    },
    "MEXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MEXO_CPU_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MEXO"
    },
    "MEXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MEXU_TIMA_LOADp",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MEXU"
    },
    "MEZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MEZU_SPR_PIX_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MEZU"
    },
    "MOBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MOBA_TIMER_OVERFLOWp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "MOBA"
    },
    "MOCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOCA_DBG_EXT_RD",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MOCA"
    },
    "MOCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MOCE_BFETCH_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MOCE"
    },
    "MODA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MODA_PAL_PIPE_D6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "MODA"
    },
    "MODU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MODU_BGW_PIPE_A5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MODU"
    },
    "MODY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MODY_FF0F_SET1n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "MODY"
    },
    "MOFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "MOFO_SPRITE_DA2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "MOFO"
    },
    "MOFU": {
      "cell_type": "LOGIC",
      "doc": "// MOFU fires on fetch phase 2 and 10",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOFU_LATCH_TILE_DBp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MOFU"
    },
    "MOFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOFY_SPR_PIX_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MOFY"
    },
    "MOGY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MOGY_BGP_D6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MOGY"
    },
    "MOJU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MOJU_BGW_PIPE_A2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MOJU"
    },
    "MOJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "MOJY_A12p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MOJY"
    },
    "MOKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "MOKA_COL_OBP1_HI",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "MOKA"
    },
    "MOKO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MOKO_WX2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MOKO"
    },
    "MOLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOLU_FF46_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "MOLU"
    },
    "MOPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MOPA_xxxxEFGH",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "MOPA"
    },
    "MOPO": {
      "cell_type": "LATCH",
      "doc": "// OUTPUT ON RUNG 10",
      "fanout": 1,
      "gate": "tp_latchp",
      "input_ports": [
        "HOLDp",
        "Dp"
      ],
      "long_name": "MOPO_FF0F_L1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "MOPO"
    },
    "MORU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MORU_BGP_D5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MORU"
    },
    "MORY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MORY_DMA_CARTn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "MORY"
    },
    "MOSA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MOSA_OBP1_D2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MOSA"
    },
    "MOSU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MOSU_WIN_MODE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MOSU"
    },
    "MOSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOSY_BG_PIX_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "MOSY"
    },
    "MOTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MOTY_CPU_EXT_RD",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MOTY"
    },
    "MOVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MOVU_FF0F_RST1n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "MOVU"
    },
    "MOXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MOXE_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MOXE"
    },
    "MOXY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MOXY_OBP1_D0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MOXY"
    },
    "MUCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "MUCE_A13p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MUCE"
    },
    "MUDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MUDA_DMA_VRAMp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "MUDA"
    },
    "MUDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUDE_X_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "MUDE"
    },
    "MUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "MUFA_COL_OBP1_LO",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "MUFA"
    },
    "MUFE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MUFE_WX5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MUFE"
    },
    "MUGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MUGU_DMA_A07p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MUGU"
    },
    "MUGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MUGY_TIMA_MAX_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MUGY"
    },
    "MUHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUHO_DMA_VRAMp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "MUHO"
    },
    "MUKA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MUKA_WX1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MUKA"
    },
    "MUKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MUKE_BGP_D4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "MUKE"
    },
    "MUKU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MUKU_TILE_DA2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MUKU"
    },
    "MULE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MULE_MODE_DBG1n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MULE"
    },
    "MULO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MULO_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MULO"
    },
    "MULY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "MULY_WX6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MULY"
    },
    "MUME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MUMEp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MUME"
    },
    "MUMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUMY_FF49_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "MUMY"
    },
    "MUNE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUNE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MUNE"
    },
    "MURE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MURE_VSYNC",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "MURE"
    },
    "MURU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MURU_TMA2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "MURU"
    },
    "MUTY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MUTY_DMA_A03p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MUTY"
    },
    "MUVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MUVE_MASK_BGP",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "MUVE"
    },
    "MUVO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MUVO_WX6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MUVO"
    },
    "MUWY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 9,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MUWY_LY0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "MUWY"
    },
    "MUXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUXE_INT0_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "MUXE"
    },
    "MUZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MUZU_CPU_LOAD_TIMAn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "MUZU"
    },
    "MYCE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MYCE_WX5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MYCE"
    },
    "MYDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "MYDE_BGW_PIPE_A0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MYDE"
    },
    "MYFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYFA_LY2n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "MYFA"
    },
    "MYFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYFUp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MYFU"
    },
    "MYJY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "MYJY_TILE_DA5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "MYJY"
    },
    "MYLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYLO_WX_MATCH0p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MYLO"
    },
    "MYMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYMA_BGW_VRAM_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MYMA"
    },
    "MYNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYNU_CPU_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "MYNU"
    },
    "MYNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYNY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "MYNY"
    },
    "MYPA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MYPA_WX0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MYPA"
    },
    "MYPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "MYPU_WX4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "MYPU"
    },
    "MYRE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYREp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MYRE"
    },
    "MYRO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MYRO_LY1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "MYRO"
    },
    "MYSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYSAp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "MYSA"
    },
    "MYSO": {
      "cell_type": "LOGIC",
      "doc": "// MYSO fires on fetch phase 2, 6, 10",
      "fanout": 2,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MYSO_STORE_VRAM_DATA_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MYSO"
    },
    "MYTA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MYTA_y153p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "MYTA"
    },
    "MYTE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "MYTE_DMA_DONE",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "MYTE"
    },
    "MYTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYTO_SPR_PIX_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MYTO"
    },
    "MYTU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "MYTU_SPRITE_DB2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "MYTU"
    },
    "MYVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "MYVO_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "MYVO"
    },
    "MYVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYVY_BG_PIX_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "MYVY"
    },
    "MYXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYXA_SPR_PIX_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "MYXA"
    },
    "MYXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "MYXE_FF49_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "MYXE"
    },
    "MYZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MYZO_SPRITE_MASK2n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "MYZO"
    },
    "MYZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "MYZU_FF0F_SET0n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "MYZU"
    },
    "NABE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NABE_INT1_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "NABE"
    },
    "NABO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "NABO_IF1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "NABO"
    },
    "NADA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NADA_TIMA_D2",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "NADA"
    },
    "NADY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NADY_BG_PIX_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NADY"
    },
    "NAFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NAFA_DMA_A08n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NAFA"
    },
    "NAFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NAFU_WY7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NAFU"
    },
    "NAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NAFY_WIN_MODE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "NAFY"
    },
    "NAGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NAGA_WY2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NAGA"
    },
    "NAJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NAJA_BG_PIX_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NAJA"
    },
    "NAKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NAKO_BFETCH_S1n",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NAKO"
    },
    "NAKY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NAKY_DMA_A00p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NAKY"
    },
    "NALE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NALE_PIX_BG_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NALE"
    },
    "NAPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NAPO_FRAME_EVENp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "NAPO"
    },
    "NARO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NARO_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "NARO"
    },
    "NASA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NASA_TILE_DA6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NASA"
    },
    "NATY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NATY_SPR_PIPE_B2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "NATY"
    },
    "NAVO": {
      "cell_type": "LOGIC",
      "doc": "// 128+16+8+4+2+1 = 159",
      "fanout": 1,
      "gate": "nand6",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f"
      ],
      "long_name": "NAVO_DMA_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "NAVO"
    },
    "NAXY": {
      "cell_type": "LOGIC",
      "doc": "// def nor2",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NAXY_DMA_OAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "NAXY"
    },
    "NAZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NAZE_WY_MATCH0p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NAZE"
    },
    "NEDA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NEDA_BGW_PIPE_A6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NEDA"
    },
    "NEFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NEFO_TILE_DA7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NEFO"
    },
    "NEFY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NEFY_DMA_A02p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NEFY"
    },
    "NEJY": {
      "cell_type": "LATCH",
      "doc": "// OUTPUT ON RUNG 10",
      "fanout": 1,
      "gate": "tp_latchp",
      "input_ports": [
        "HOLDp",
        "Dp"
      ],
      "long_name": "NEJY_FF0F_L3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "NEJY"
    },
    "NELA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "NELA_IF0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "NELA"
    },
    "NELE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NELE_WY_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NELE"
    },
    "NELO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "NELO_COL_BG_LO",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NELO"
    },
    "NENE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NENE_WY5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NENE"
    },
    "NENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NENY_BFETCH_01n",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NENY"
    },
    "NEPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NEPO_BGW_PIPE_A4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NEPO"
    },
    "NERO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NERO_TIMA_D1",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "NERO"
    },
    "NERU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor8",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g",
        "h"
      ],
      "long_name": "NERU_y000p",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "NERU"
    },
    "NESO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NESO_WY0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NESO"
    },
    "NETA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 11,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NETA_BGW_TILE_READp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NETA"
    },
    "NEVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NEVU_WY_MATCH3p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NEVU"
    },
    "NEVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NEVY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "NEVY"
    },
    "NEXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NEXA_BG_PIX_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NEXA"
    },
    "NEZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NEZE_BG_PIX_DA6n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NEZE"
    },
    "NEZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NEZO_WX_MATCH4p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NEZO"
    },
    "NOBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NOBO_BG_PIX_DA7n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NOBO"
    },
    "NOCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NOCU_WIN_MODEn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NOCU"
    },
    "NOFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NOFE_WX1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NOFE"
    },
    "NOFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NOFU_BFETCH_S2n",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NOFU"
    },
    "NOGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NOGU_BFETCH_01p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NOGU"
    },
    "NOGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "NOGY_WX_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NOGY"
    },
    "NOJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NOJO_WY_MATCH4p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NOJO"
    },
    "NOKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NOKE_WX2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NOKE"
    },
    "NOKO": {
      "cell_type": "LOGIC",
      "doc": "// Schematic wrong: NOKO = and2(V7, V4, V3, V0) = 128 + 16 + 8 + 1 = 153",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "NOKO_y153p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "NOKO"
    },
    "NOLA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "NOLA_TMA2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "NOLA"
    },
    "NOLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NOLO_DMA_DONEp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "NOLO"
    },
    "NOLY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NOLY_BG_PIX_DA1n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NOLY"
    },
    "NONO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NONO_WX_MATCH6p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NONO"
    },
    "NOPA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NOPA_WIN_MODE_Bp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "NOPA"
    },
    "NORY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NORY_WX_MATCH5p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NORY"
    },
    "NOZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NOZO_BGW_PIPE_A1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NOZO"
    },
    "NUCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NUCA_SPR_PIX_DA1n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "NUCA"
    },
    "NUDU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NUDU_TILE_DA1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "NUDU"
    },
    "NUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NUFA_WX_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NUFA"
    },
    "NUGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "NUGA_TIMA7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "NUGA"
    },
    "NUKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NUKA_WY6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NUKA"
    },
    "NUKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NUKE_PAL_PIPE_D5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "NUKE"
    },
    "NUKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NUKO_WX_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NUKO"
    },
    "NUKU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NUKU_WX7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NUKU"
    },
    "NULO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NULO_WY4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NULO"
    },
    "NULY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NULY_PIX_SP_MASKn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NULY"
    },
    "NUMA": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "NUMA_PAL_BGPC",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NUMA"
    },
    "NUNU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NUNU_WIN_MATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "NUNU"
    },
    "NUNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NUNY_WIN_MODE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NUNY"
    },
    "NUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NUPA_WY_MATCH7p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NUPA"
    },
    "NUPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NUPO_PIX_BG_LOp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NUPO"
    },
    "NURA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "NURA_COL_BG_HI",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NURA"
    },
    "NURO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NURO_SPR_PIPE_A0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "NURO"
    },
    "NUSY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NUSY_BGP_D1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "NUSY"
    },
    "NUTE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NUTE_BG_PIX_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NUTE"
    },
    "NUTO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NUTO_DMA_A06p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NUTO"
    },
    "NUTY": {
      "cell_type": "LATCH",
      "doc": "// OUTPUT ON RUNG 10",
      "fanout": 1,
      "gate": "tp_latchp",
      "input_ports": [
        "HOLDp",
        "Dp"
      ],
      "long_name": "NUTY_FF0F_L4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "NUTY"
    },
    "NUVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NUVAn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "NUVA"
    },
    "NUVY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "NUVY_DMA7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "NUVY"
    },
    "NUXO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "NUXO_PAL_BGPB",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NUXO"
    },
    "NYBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NYBE_STORE_SPRITE_Bp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "NYBE"
    },
    "NYBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYBO_FF0F_D2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "NYBO"
    },
    "NYDO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NYDO_DMA_A11n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NYDO"
    },
    "NYDU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYDU_TIMA7p_DELAY",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "NYDU"
    },
    "NYDY": {
      "cell_type": "LOGIC",
      "doc": "// NYDY on fetch phase 6",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "NYDY_LATCH_TILE_DAn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NYDY"
    },
    "NYFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NYFO_WIN_MODE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NYFO"
    },
    "NYGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "NYGO_FF46_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "NYGO"
    },
    "NYGY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "NYGY_DMA_A12n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NYGY"
    },
    "NYHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NYHA_BG_PIX_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NYHA"
    },
    "NYKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYKA_FETCH_DONEp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "NYKA"
    },
    "NYKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYKE_TMA1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "NYKE"
    },
    "NYKO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYKO_DMA_A04p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "NYKO"
    },
    "NYKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "NYKU_TIMA_D2",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "NYKU"
    },
    "NYLU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYLU_SPR_PIPE_B0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "NYLU"
    },
    "NYPE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYPE_x113p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "NYPE"
    },
    "NYPO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "NYPO_PAL_BGPD",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "NYPO"
    },
    "NYRE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "NYRE_EXT_ADDR_LATCH_14p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "NYRE"
    },
    "NYRO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "NYRO_WY1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "NYRO"
    },
    "NYTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NYTU_WX_MATCH3p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NYTU"
    },
    "NYVA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYVA_BFETCH_S2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "NYVA"
    },
    "NYXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "NYXO_BG_PIX_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "NYXO"
    },
    "NYXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "NYXU_BFETCH_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "NYXU"
    },
    "NYZE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "NYZE_SCX_FINE_MATCH_B",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "NYZE"
    },
    "PABA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PABA_BGP1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "PABA"
    },
    "PABE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PABE_SPR_PIX_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PABE"
    },
    "PACY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PACY_FLIP4p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PACY"
    },
    "PADO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PADO_IF3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "PADO"
    },
    "PAFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "PAFU_WY_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PAFU"
    },
    "PAGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAGA_WY_MATCH5p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PAGA"
    },
    "PAGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAGO_LYC_MATCH_RST",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "PAGO"
    },
    "PAGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAGU_TIMA_D7",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PAGU"
    },
    "PAHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PAHA_RENDERINGn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PAHA"
    },
    "PAHO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PAHO_X_8_SYNC",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "PAHO"
    },
    "PAHY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAHY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "PAHY"
    },
    "PALO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "PALO_WY_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PALO"
    },
    "PALU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "PALU_PAL_PIPE_D4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "PALU"
    },
    "PALY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PALY_LY_MATCHa",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "PALY"
    },
    "PAMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAMO_PAL_PIPE_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "PAMO"
    },
    "PAMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PAMY_A10p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "PAMY"
    },
    "PANE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PANE_DMA3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "PANE"
    },
    "PANY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PANY_WIN_FETCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PANY"
    },
    "PARA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "PARA_DMA_A10n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "PARA"
    },
    "PARE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PARE_DMA4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "PARE"
    },
    "PARU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PARU_VBLANKp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "PARU"
    },
    "PASE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PASE_WX_MATCH7p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PASE"
    },
    "PASO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PASO_FINE_RST",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PASO"
    },
    "PATE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "PATE_EXT_ADDR_LATCH_10p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "PATE"
    },
    "PATY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "PATY_COL_HI",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "PATY"
    },
    "PAVO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "PAVO_BGP_D0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "PAVO"
    },
    "PAVY": {
      "cell_type": "LATCH",
      "doc": "// OUTPUT ON RUNG 10",
      "fanout": 1,
      "gate": "tp_latchp",
      "input_ports": [
        "HOLDp",
        "Dp"
      ],
      "long_name": "PAVY_FF0F_L2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "PAVY"
    },
    "PAWE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PAWE_FLIP6p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PAWE"
    },
    "PAZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PAZO_PAL_PIPE_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "PAZO"
    },
    "PEBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "PEBA_SPRITE_DA1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "PEBA"
    },
    "PEBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PEBO_WY_MATCH1p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PEBO"
    },
    "PEBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PEBY_STORE_SPRITE_Bn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "PEBY"
    },
    "PECU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PECU_FINE_CLK",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PECU"
    },
    "PEDA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "PEDA_TIMA6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "PEDA"
    },
    "PEDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PEDUn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "PEDU"
    },
    "PEFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "PEFO_SPRITE_DB0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "PEFO"
    },
    "PEFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "PEFU_SPR_PIPE_B1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "PEFU"
    },
    "PEGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PEGE_A14p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "PEGE"
    },
    "PEGY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PEGY_IF4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "PEGY"
    },
    "PELA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PELA_WY5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "PELA"
    },
    "PELO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PELO_FLIP1p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PELO"
    },
    "PERO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "PERO_COL_LO",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "PERO"
    },
    "PERU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "PERU_TIMA2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "PERU"
    },
    "PETO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PETO_TMA6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "PETO"
    },
    "PETU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PETU_TIMA_D1",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PETU"
    },
    "PEZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PEZO_WY_MATCH6p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PEZO"
    },
    "PIN_01": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_01_A00",
      "output_ports": [],
      "page": "",
      "tag": "PIN_01"
    },
    "PIN_02": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_02_A01",
      "output_ports": [],
      "page": "",
      "tag": "PIN_02"
    },
    "PIN_03": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_03_A02",
      "output_ports": [],
      "page": "",
      "tag": "PIN_03"
    },
    "PIN_04": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_04_A03",
      "output_ports": [],
      "page": "",
      "tag": "PIN_04"
    },
    "PIN_05": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_05_A04",
      "output_ports": [],
      "page": "",
      "tag": "PIN_05"
    },
    "PIN_06": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_06_A05",
      "output_ports": [],
      "page": "",
      "tag": "PIN_06"
    },
    "PIN_07": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_07_A06",
      "output_ports": [],
      "page": "",
      "tag": "PIN_07"
    },
    "PIN_08": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_08_A07",
      "output_ports": [],
      "page": "",
      "tag": "PIN_08"
    },
    "PIN_09": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_09_A08",
      "output_ports": [],
      "page": "",
      "tag": "PIN_09"
    },
    "PIN_10": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_10_A09",
      "output_ports": [],
      "page": "",
      "tag": "PIN_10"
    },
    "PIN_11": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_11_A10",
      "output_ports": [],
      "page": "",
      "tag": "PIN_11"
    },
    "PIN_12": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_12_A11",
      "output_ports": [],
      "page": "",
      "tag": "PIN_12"
    },
    "PIN_13": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_13_A12",
      "output_ports": [],
      "page": "",
      "tag": "PIN_13"
    },
    "PIN_14": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_14_A13",
      "output_ports": [],
      "page": "",
      "tag": "PIN_14"
    },
    "PIN_15": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_15_A14",
      "output_ports": [],
      "page": "",
      "tag": "PIN_15"
    },
    "PIN_16": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_16_A15",
      "output_ports": [],
      "page": "",
      "tag": "PIN_16"
    },
    "PIN_17": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_17_D00",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_17"
    },
    "PIN_18": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_18_D01",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_18"
    },
    "PIN_19": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_19_D02",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_19"
    },
    "PIN_20": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_20_D03",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_20"
    },
    "PIN_21": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_21_D04",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_21"
    },
    "PIN_22": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_22_D05",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_22"
    },
    "PIN_23": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_23_D06",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_23"
    },
    "PIN_24": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 2,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_24_D07",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_24"
    },
    "PIN_25": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_25_VRAM_D07",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_25"
    },
    "PIN_26": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_26_VRAM_D06",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_26"
    },
    "PIN_27": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_27_VRAM_D05",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_27"
    },
    "PIN_28": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_28_VRAM_D04",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_28"
    },
    "PIN_29": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_29_VRAM_D03",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_29"
    },
    "PIN_30": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_30_VRAM_D02",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_30"
    },
    "PIN_31": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_31_VRAM_D01",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_31"
    },
    "PIN_33": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_33_VRAM_D00",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_33"
    },
    "PIN_34": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_34_VRAM_A00",
      "output_ports": [],
      "page": "",
      "tag": "PIN_34"
    },
    "PIN_35": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_35_VRAM_A01",
      "output_ports": [],
      "page": "",
      "tag": "PIN_35"
    },
    "PIN_36": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_36_VRAM_A02",
      "output_ports": [],
      "page": "",
      "tag": "PIN_36"
    },
    "PIN_37": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_37_VRAM_A03",
      "output_ports": [],
      "page": "",
      "tag": "PIN_37"
    },
    "PIN_38": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_38_VRAM_A04",
      "output_ports": [],
      "page": "",
      "tag": "PIN_38"
    },
    "PIN_39": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_39_VRAM_A05",
      "output_ports": [],
      "page": "",
      "tag": "PIN_39"
    },
    "PIN_40": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_40_VRAM_A06",
      "output_ports": [],
      "page": "",
      "tag": "PIN_40"
    },
    "PIN_41": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_41_VRAM_A07",
      "output_ports": [],
      "page": "",
      "tag": "PIN_41"
    },
    "PIN_42": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_42_VRAM_A12",
      "output_ports": [],
      "page": "",
      "tag": "PIN_42"
    },
    "PIN_43": {
      "cell_type": "PIN_OUT",
      "doc": "// FIXME not actually using this pin, but we should",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_43_VRAM_CSn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_43"
    },
    "PIN_44": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_44_VRAM_A10",
      "output_ports": [],
      "page": "",
      "tag": "PIN_44"
    },
    "PIN_45": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_45_VRAM_OEn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_45"
    },
    "PIN_46": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_46_VRAM_A11",
      "output_ports": [],
      "page": "",
      "tag": "PIN_46"
    },
    "PIN_47": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_47_VRAM_A09",
      "output_ports": [],
      "page": "",
      "tag": "PIN_47"
    },
    "PIN_48": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_48_VRAM_A08",
      "output_ports": [],
      "page": "",
      "tag": "PIN_48"
    },
    "PIN_49": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_49_VRAM_WRn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_49"
    },
    "PIN_50": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_50_LCD_DATA1",
      "output_ports": [],
      "page": "",
      "tag": "PIN_50"
    },
    "PIN_51": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_51_LCD_DATA0",
      "output_ports": [],
      "page": "",
      "tag": "PIN_51"
    },
    "PIN_52": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_52_LCD_CNTRL",
      "output_ports": [],
      "page": "",
      "tag": "PIN_52"
    },
    "PIN_53": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_53_LCD_CLOCK",
      "output_ports": [],
      "page": "",
      "tag": "PIN_53"
    },
    "PIN_54": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_54_LCD_HSYNC",
      "output_ports": [],
      "page": "",
      "tag": "PIN_54"
    },
    "PIN_55": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_55_LCD_LATCH",
      "output_ports": [],
      "page": "",
      "tag": "PIN_55"
    },
    "PIN_56": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_56_LCD_FLIPS",
      "output_ports": [],
      "page": "",
      "tag": "PIN_56"
    },
    "PIN_57": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_57_LCD_VSYNC",
      "output_ports": [],
      "page": "",
      "tag": "PIN_57"
    },
    "PIN_62": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_62_JOY_P15",
      "output_ports": [],
      "page": "",
      "tag": "PIN_62"
    },
    "PIN_63": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_63_JOY_P14",
      "output_ports": [],
      "page": "",
      "tag": "PIN_63"
    },
    "PIN_64": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_64_JOY_P13",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_64"
    },
    "PIN_65": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_65_JOY_P12",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_65"
    },
    "PIN_66": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_66_JOY_P11",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_66"
    },
    "PIN_67": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_67_JOY_P10",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_67"
    },
    "PIN_68": {
      "cell_type": "PIN_IO",
      "doc": "",
      "fanout": 1,
      "gate": "pin_io_out_pull_hilo_any",
      "input_ports": [
        "PUn",
        "HI",
        "LO"
      ],
      "long_name": "PIN_68_SCK",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_68"
    },
    "PIN_69": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 1,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_69_SIN",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_69"
    },
    "PIN_70": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_70_SOUT",
      "output_ports": [],
      "page": "",
      "tag": "PIN_70"
    },
    "PIN_71": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 6,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_71_RST",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_71"
    },
    "PIN_73": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_73_CLK_DRIVE",
      "output_ports": [],
      "page": "",
      "tag": "PIN_73"
    },
    "PIN_74": {
      "cell_type": "PIN_CLK",
      "doc": "",
      "fanout": 6,
      "gate": "pin_clk",
      "input_ports": [],
      "long_name": "PIN_74_CLK",
      "output_ports": [
        "clock_good",
        "clock"
      ],
      "page": "",
      "tag": "PIN_74"
    },
    "PIN_75": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_75_CLK_OUT",
      "output_ports": [],
      "page": "",
      "tag": "PIN_75"
    },
    "PIN_76": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_76_T2",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_76"
    },
    "PIN_77": {
      "cell_type": "PIN_IN",
      "doc": "",
      "fanout": 2,
      "gate": "pin_in",
      "input_ports": [],
      "long_name": "PIN_77_T1",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "PIN_77"
    },
    "PIN_78": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_78_WRn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_78"
    },
    "PIN_79": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_hilo",
      "input_ports": [
        "HI",
        "LO"
      ],
      "long_name": "PIN_79_RDn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_79"
    },
    "PIN_80": {
      "cell_type": "PIN_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "pin_out_dp",
      "input_ports": [
        "DP"
      ],
      "long_name": "PIN_80_CSn",
      "output_ports": [],
      "page": "",
      "tag": "PIN_80"
    },
    "POBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "POBE_FLIP3p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "POBE"
    },
    "POBU": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "POBU_PAL_BGPA",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "POBU"
    },
    "PODA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PODA_WY1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "PODA"
    },
    "POFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "POFO_STAT4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "POFO"
    },
    "POFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "POFY",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "POFY"
    },
    "POGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "POGU",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "POGU"
    },
    "POHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "POHU_SCX_FINE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "POHU"
    },
    "POJU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "POJU_TILE_DB5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "POJU"
    },
    "POKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "POKA_BGPIXELn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "POKA"
    },
    "POKU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "POKU_DMA_A14n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "POKU"
    },
    "POKY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "POKY_PRELOAD_LATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "POKY"
    },
    "POLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "POLA_FF0F_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "POLA"
    },
    "POLO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "POLO_WY6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "POLO"
    },
    "POLY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "POLY_DMA0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "POLY"
    },
    "POME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "POME",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "POME"
    },
    "POMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "POMO_WY_MATCH2p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "POMO"
    },
    "PONO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PONO_FLIP2p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PONO"
    },
    "PONY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PONYn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "PONY"
    },
    "POPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "POPU_VBLANKp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "POPU"
    },
    "PORE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PORE_WIN_MODEp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PORE"
    },
    "PORY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PORY_FETCH_DONEp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "PORY"
    },
    "POTE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "POTE_STAT6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "POTE"
    },
    "POTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "POTU_BGW_MAP_READp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "POTU"
    },
    "POVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "POVA_FINE_MATCH_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "POVA"
    },
    "POVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "POVY_TIMA1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "POVY"
    },
    "POWU": {
      "cell_type": "LOGIC",
      "doc": "// def and",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "POWU_DMA_OAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "POWU"
    },
    "POWY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "POWY_TILE_DB6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "POWY"
    },
    "POXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "POXA_TILE_DB3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "POXA"
    },
    "POZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "POZO_TILE_DB1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "POZO"
    },
    "PUCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PUCO_STORE_SPRITE_Bn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "PUCO"
    },
    "PUDU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "PUDU_SPRITE_DA3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "PUDU"
    },
    "PUFY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PUFY_LYC7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "PUFY"
    },
    "PUGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PUGU_FLIP5p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PUGU"
    },
    "PUHE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUHE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "PUHE"
    },
    "PUHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUHO_WX_MATCH2p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PUHO"
    },
    "PUKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUKU_WIN_HITn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PUKU"
    },
    "PUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "PUKY_WX_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PUKY"
    },
    "PULA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "PULA_DMA_A13n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "PULA"
    },
    "PULO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PULO_TILE_DB4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "PULO"
    },
    "PULY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PULY_FLIP7p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PULY"
    },
    "PUME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUME_PAL_PIPE_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "PUME"
    },
    "PUNU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PUNU_WY0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "PUNU"
    },
    "PURE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PURE_LINE_ENDn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "PURE"
    },
    "PUSO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PUSO_TIMA7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PUSO"
    },
    "PUSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PUSY_FF46_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "PUSY"
    },
    "PUTE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "PUTE_FLIP0p",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PUTE"
    },
    "PUVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUVA_EXT_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "PUVA"
    },
    "PUWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUWU_WX_MATCH1p",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "PUWU"
    },
    "PUXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PUXA_SCX_FINE_MATCH_A",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "PUXA"
    },
    "PUXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PUXY_TIMA_D0",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PUXY"
    },
    "PUZO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PUZO_STAT3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "PUZO"
    },
    "PYBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYBO_BGW_PIPE_A7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "PYBO"
    },
    "PYCO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYCO_WIN_MATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "PYCO"
    },
    "PYGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "PYGA_FF0F_RST2n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "PYGA"
    },
    "PYGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYGO_FETCH_DONEp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "24",
      "tag": "PYGO"
    },
    "PYGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "PYGU_WY2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "PYGU"
    },
    "PYHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "PYHU_FF0F_SET2n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "PYHU"
    },
    "PYJO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYJO_SPR_PIPE_B3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "PYJO"
    },
    "PYJU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYJU_TILE_DB7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "PYJU"
    },
    "PYLO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYLO_DMA_A05p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "PYLO"
    },
    "PYLU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "PYLU_BGP_D2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "PYLU"
    },
    "PYMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PYMA_TIMA_D6",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PYMA"
    },
    "PYNE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "PYNE_DMA_A09n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "PYNE"
    },
    "PYNU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 3,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "PYNU_WIN_MODE_Ap",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "PYNU"
    },
    "PYRE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "PYRE_TMA1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "PYRE"
    },
    "PYRO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYRO_DMA_A01p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "04",
      "tag": "PYRO"
    },
    "PYRY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "PYRY_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "PYRY"
    },
    "PYZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "PYZO_TILE_DB2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "PYZO"
    },
    "PYZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PYZU_SPR_PIX_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "PYZU"
    },
    "PYZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "PYZY_PAL_PIPE_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "PYZY"
    },
    "RABO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RABO_VBUS_D6n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RABO"
    },
    "RABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RABY",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RABY"
    },
    "RACA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RACA_STORE_SPRITE_Bp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "RACA"
    },
    "RACE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RACE_LYC4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "RACE"
    },
    "RACO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RACO_DBG_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RACO"
    },
    "RACU": {
      "cell_type": "LOGIC",
      "doc": "// def and",
      "fanout": 2,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "RACU_MOEn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RACU"
    },
    "RACY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RACY_TIMA1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RACY"
    },
    "RADA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RADA_D3n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RADA"
    },
    "RADY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RADY_D7n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RADY"
    },
    "RAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAFY",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAFY"
    },
    "RAGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAGA_BG_PIX_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RAGA"
    },
    "RAGE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "RAGE_TIMA5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "RAGE"
    },
    "RAGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAGU_MWRp_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAGU"
    },
    "RAHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "RAHA_LYC7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "RAHA"
    },
    "RAHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 17,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAHU_CBD_TO_VPDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAHU"
    },
    "RAJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAJA_BG_PIX_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RAJA"
    },
    "RAJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAJO_BG_PIX_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RAJO"
    },
    "RAJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RAJU_VD3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAJU"
    },
    "RAJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAJY_PIX_BG_LOp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "RAJY"
    },
    "RAKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAKE_INT2_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "RAKE"
    },
    "RAKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RAKU_VP7_TO_VD7",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAKU"
    },
    "RALO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RALO_EXT_D0p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RALO"
    },
    "RALU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "RALU_BGW_PIPE_B6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "RALU"
    },
    "RALY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RALY_DMA5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "RALY"
    },
    "RAMA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "RAMA_SPRITE_DB6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "RAMA"
    },
    "RAMU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "RAMU_SPRITE_DB3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "RAMU"
    },
    "RANO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RANO_SPR_PIX_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "RANO"
    },
    "RAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAPE_LY_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RAPE"
    },
    "RAPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAPU_BG_PIX_DB6n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RAPU"
    },
    "RARE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RARE_D2n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RARE"
    },
    "RARO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RARO_BGP0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "RARO"
    },
    "RASY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RASY_LY_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RASY"
    },
    "RATA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RATA_SPR_PIX_DA0n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "RATA"
    },
    "RATE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "RATE_TIMA3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "RATE"
    },
    "RATO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "RATO_TIMA_D7",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RATO"
    },
    "RAVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAVE_DIV11n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "RAVE"
    },
    "RAVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAVO_LD1n",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "RAVO"
    },
    "RAVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RAVU",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAVU"
    },
    "RAVY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RAVY_TIMA2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RAVY"
    },
    "RAWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAWA_SPR_VRAM_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAWA"
    },
    "RAWU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff11",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RAWU_TILE_DB0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "RAWU"
    },
    "RAXY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "RAXY_EXT_DATA_LATCH_D2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "RAXY"
    },
    "RAZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RAZO_D2n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RAZO"
    },
    "RAZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RAZU_LYC2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "RAZU"
    },
    "REBA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "REBA_VP1_TO_VD1",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REBA"
    },
    "REDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "REDA_LY_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "REDA"
    },
    "REDO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "REDO_BGP2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "REDO"
    },
    "REDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REDU_CPU_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "REDU"
    },
    "REDY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "REDY_LYC3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "REDY"
    },
    "REFA": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong, is NAND",
      "fanout": 6,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "REFA_FF0F_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "REFA"
    },
    "REFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "REFE_STAT_OAI_ENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "REFE"
    },
    "REFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REFO_MOEn_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REFO"
    },
    "REFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "REFU_TIMA_D6",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "REFU"
    },
    "REGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "REGA_TIMA0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "REGA"
    },
    "REGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REGE_D0n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REGE"
    },
    "REHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REHOp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REHO"
    },
    "REHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "REHU_SPR_PIX_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "REHU"
    },
    "REJO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "REJO_WY_MATCH_LATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "REJO"
    },
    "REKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REKU_D6n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REKU"
    },
    "RELA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RELA_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RELA"
    },
    "REMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "REMA_DMA2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "REMA"
    },
    "REMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "REMO_VP3_TO_VD3",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REMO"
    },
    "REMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REMY_LD0n",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "REMY"
    },
    "RENA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RENA_CBD_TO_VPDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RENA"
    },
    "RENE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RENE_WIN_FETCHn_B",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "RENE"
    },
    "REPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "REPA_TIMA_D3",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "REPA"
    },
    "REPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "REPU_VBLANKp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "REPU"
    },
    "RERA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RERA",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RERA"
    },
    "RERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RERY_VBUS_D0n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RERY"
    },
    "RESE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RESE_CA09_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RESE"
    },
    "RESO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RESO_TEMP_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RESO"
    },
    "RESU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RESU_DMA6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "RESU"
    },
    "RESY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RESY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RESY"
    },
    "RETA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RETA_VP6_TO_VD6",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RETA"
    },
    "RETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RETU_LYC0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "RETU"
    },
    "REVA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "REVA_TMA6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "REVA"
    },
    "REVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REVO_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REVO"
    },
    "REVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REVU_D5n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REVU"
    },
    "REVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "REVY_BG_PIX_DB3n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "REVY"
    },
    "REWO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "REWO_SPRITE_DA0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "REWO"
    },
    "REXU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "REXU_VD5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "REXU"
    },
    "ROBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROBY_SPRITE_MASK3p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "ROBY"
    },
    "ROCE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROCE_VP4_TO_VD4",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROCE"
    },
    "ROCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROCO_CLKPIPE_odd",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "ROCO"
    },
    "ROCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROCY_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROCY"
    },
    "RODU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RODU_D3n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RODU"
    },
    "RODY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RODY_VP0_TO_VD0",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RODY"
    },
    "ROFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROFA_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROFA"
    },
    "ROFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROFO_DMA1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "ROFO"
    },
    "ROGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ROGA_FINE_CNT1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "ROGA"
    },
    "ROGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROGE_WY_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "ROGE"
    },
    "ROGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROGY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ROGY"
    },
    "ROHA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROHA_TEMP_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROHA"
    },
    "ROKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ROKA_SPRITE_DB1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "ROKA"
    },
    "ROKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "ROKE_TIMA_D0",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "ROKE"
    },
    "ROKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROKO_D2p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROKO"
    },
    "ROKU": {
      "cell_type": "LOGIC",
      "doc": "// derp",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROKU",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "ROKU"
    },
    "ROLO": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong, is NAND",
      "fanout": 6,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ROLO_FF0F_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ROLO"
    },
    "ROLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROLU_TIMA_D4",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "ROLU"
    },
    "ROMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROMO_PRELOAD_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "ROMO"
    },
    "RONA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RONA_VBUS_D2n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RONA"
    },
    "RONE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "RONE_SCX_FINE_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "RONE"
    },
    "RONY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "RONY_EXT_DATA_LATCH_D1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "RONY"
    },
    "ROPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROPE_ADDR_OAMn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ROPE"
    },
    "ROPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ROPO_LY_MATCH_SYNCp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "ROPO"
    },
    "ROPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROPU_VP5_TO_VD5",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROPU"
    },
    "ROPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROPY_RENDERINGn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROPY"
    },
    "RORA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RORA_PAL_PIPE_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "RORA"
    },
    "RORE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RORE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RORE"
    },
    "RORO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RORO_VBUS_D5n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RORO"
    },
    "RORU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "RORU_CBD_TO_EPDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RORU"
    },
    "RORY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RORY",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RORY"
    },
    "ROSA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "ROSA_PAL_PIPE_D2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "ROSA"
    },
    "ROSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROSY_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ROSY"
    },
    "ROTA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROTA_VD1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROTA"
    },
    "ROTE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROTE_TAC1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "ROTE"
    },
    "ROTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROTU_FF0F_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "ROTU"
    },
    "ROVA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROVA_IF2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "ROVA"
    },
    "ROVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROVE_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "ROVE"
    },
    "ROWU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "ROWU_TIMA6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "ROWU"
    },
    "ROXE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ROXE_STAT_HBI_ENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "ROXE"
    },
    "ROXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ROXO_CLKPIPE_odd",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "ROXO"
    },
    "ROXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ROXU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "ROXU"
    },
    "ROXY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "ROXY_FINE_SCROLL_DONEn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "ROXY"
    },
    "ROZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "ROZE_FINE_COUNT_7n",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "ROZE"
    },
    "RUBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUBE_D4n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUBE"
    },
    "RUBU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RUBU_FINE_CNT2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "RUBU"
    },
    "RUBY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff20",
      "input_ports": [
        "CLKn",
        "LOADp",
        "Dp"
      ],
      "long_name": "RUBY_TIMA4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "RUBY"
    },
    "RUCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUCA_SPR_PIX_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "RUCA"
    },
    "RUCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUCE_BG_PIX_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RUCE"
    },
    "RUCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUCO_BG_PIX_DB1n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RUCO"
    },
    "RUDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "RUDA_SPRITE_MASK3n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "RUDA"
    },
    "RUDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUDU_PAL_PIPE_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "RUDU"
    },
    "RUFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "RUFO_STAT_VBI_ENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "RUFO"
    },
    "RUGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RUGA_VD0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUGA"
    },
    "RUGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "RUGO_PAL_PIPE_D0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "RUGO"
    },
    "RUGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "RUGU_STAT_LYI_ENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "RUGU"
    },
    "RUGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUGY_TIMA_D5",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RUGY"
    },
    "RUJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUJA",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUJA"
    },
    "RUJO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "RUJO_CD5_TO_VD5",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUJO"
    },
    "RUJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "RUJU",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "RUJU"
    },
    "RUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUKYp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUKY"
    },
    "RULO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RULO_A15n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RULO"
    },
    "RULY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RULY_D1n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RULY"
    },
    "RUMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUMAp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUMA"
    },
    "RUMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RUMO_CA12_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUMO"
    },
    "RUMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUMU_D5n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUMU"
    },
    "RUNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUNA_VBUS_D1n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUNA"
    },
    "RUNE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUNE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RUNE"
    },
    "RUNO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUNO_VBUS_D3n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUNO"
    },
    "RUPA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "RUPA_EXT_DATA_LATCH_D6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "RUPA"
    },
    "RUPO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "RUPO_LYC_MATCHn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "RUPO"
    },
    "RUPY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RUPY_VD6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUPY"
    },
    "RURA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RURA_D0n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RURA"
    },
    "RUSA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RUSA_TEMP_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUSA"
    },
    "RUSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RUSE_CA10_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUSE"
    },
    "RUSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUSY_SPR_PIX_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "RUSY"
    },
    "RUTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUTA_MASK_BG1",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "RUTA"
    },
    "RUTE": {
      "cell_type": "LOGIC",
      "doc": "// schematic wrong, second input is RACU",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUTE_MOEn_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUTE"
    },
    "RUTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUTO_BG_PIX_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RUTO"
    },
    "RUTU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RUTU_x113p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "RUTU"
    },
    "RUVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RUVO_EL1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RUVO"
    },
    "RUVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUVY_CPU_VRAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUVY"
    },
    "RUXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RUXA",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RUXA"
    },
    "RUZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RUZE_HSYNCn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "RUZE"
    },
    "RYBO": {
      "cell_type": "LOGIC",
      "doc": "// XOR layout 1, feet facing gnd, this should def be regular xor",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYBO",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYBO"
    },
    "RYBU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RYBU_VD2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYBU"
    },
    "RYCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYCA_MODE_DBG2n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RYCA"
    },
    "RYCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYCE_SFETCH_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "RYCE"
    },
    "RYCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYCU_FE00_FFFF",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "RYCU"
    },
    "RYDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYDA",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RYDA"
    },
    "RYDO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RYDO_VP2_TO_VD2",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYDO"
    },
    "RYDU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "RYDU_SPRITE_DB7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "RYDU"
    },
    "RYDY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "RYDY_WIN_HITp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "RYDY"
    },
    "RYFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RYFA_WIN_FETCHn_A",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "RYFA"
    },
    "RYFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYFE_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "RYFE"
    },
    "RYFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "RYFO_FF04_FF07p",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RYFO"
    },
    "RYFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYFU_MASK_BG0",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "RYFU"
    },
    "RYGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYGA_BG_PIX_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RYGA"
    },
    "RYJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYJA_BG_PIX_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RYJA"
    },
    "RYJE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYJE_CBD_TO_VPDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYJE"
    },
    "RYJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYJU_FF41_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYJU"
    },
    "RYJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYJY_BG_PIX_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RYJY"
    },
    "RYKO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RYKO_EL2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RYKO"
    },
    "RYKU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "RYKU_FINE_CNT0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "RYKU"
    },
    "RYKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYKY_D1n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYKY"
    },
    "RYLA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "RYLA_TAC0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "RYLA"
    },
    "RYLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYLE_BG_PIX_DB5n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "RYLE"
    },
    "RYLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYLU_CPU_VRAM_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYLU"
    },
    "RYMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RYMA_EL0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RYMA"
    },
    "RYME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYME_LY_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYME"
    },
    "RYNA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RYNA_CA11_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYNA"
    },
    "RYNO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYNO",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYNO"
    },
    "RYPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYPO_LCD_CLOCK",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYPO"
    },
    "RYPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYPU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "RYPU"
    },
    "RYRO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYRO_D4n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYRO"
    },
    "RYSA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "RYSA_BGW_PIPE_B3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "RYSA"
    },
    "RYSO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYSO_DIV12n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "RYSO"
    },
    "RYSU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "RYSU_CA08_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYSU"
    },
    "RYTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYTY_D6n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYTY"
    },
    "RYVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYVE_FF41_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "RYVE"
    },
    "RYVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "RYVO",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYVO"
    },
    "RYZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYZE_D7n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "RYZE"
    },
    "RYZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "RYZY_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "RYZY"
    },
    "SABO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SABO_TAC2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SABO"
    },
    "SABU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SABU_TMA0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SABU"
    },
    "SACU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 53,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SACU_CLKPIPE_evn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "SACU"
    },
    "SADU": {
      "cell_type": "LOGIC",
      "doc": "// die NOR",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SADU_STAT_MODE0n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SADU"
    },
    "SADY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SADY_BGW_PIPE_B2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "SADY"
    },
    "SAFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "SAFO_EL5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SAFO"
    },
    "SAGO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "SAGO_EXT_DATA_LATCH_D5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "SAGO"
    },
    "SAHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SAHA_MOEn_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAHA"
    },
    "SAJA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SAJA_SPRITE_DA4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SAJA"
    },
    "SAKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAKE",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SAKE"
    },
    "SAKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAKO_D4p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAKO"
    },
    "SAKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAKY_SFETCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "SAKY"
    },
    "SALA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "SALA_TIMA_D4",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SALA"
    },
    "SALE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SALE_CPU_VRAM_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SALE"
    },
    "SALO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "SALO_LYC3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "SALO"
    },
    "SALU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SALU_TMA3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SALU"
    },
    "SAME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SAME_VBUS_D7n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAME"
    },
    "SAMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAMO_D6p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAMO"
    },
    "SAMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SAMY_TAC1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SAMY"
    },
    "SANA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SANA_VBUS_D4n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SANA"
    },
    "SANO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "SANO_FF00_FF03p",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "SANO"
    },
    "SANU": {
      "cell_type": "LOGIC",
      "doc": "// 113 = 64 + 32 + 16 + 1, schematic is wrong",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SANU_x113p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SANU"
    },
    "SAPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SAPA_XX_xxxx1111p",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SAPA"
    },
    "SAPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SAPU_TMA7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SAPU"
    },
    "SAPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SAPY_DIV09n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "SAPY"
    },
    "SARA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SARA_FF07_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SARA"
    },
    "SARE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "SARE_XX00_XX07p",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "SARE"
    },
    "SARO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SARO_ADDR_OAMp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SARO"
    },
    "SARY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SARY_WY_MATCHp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "SARY"
    },
    "SASY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "SASY_STAT5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SASY"
    },
    "SATA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SATA_PAL_PIPE_D1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "SATA"
    },
    "SATO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SATO_BOOT_BITn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SATO"
    },
    "SAVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SAVY_PX1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "SAVY"
    },
    "SAWA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SAWA_DIV12_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "SAWA"
    },
    "SAWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAWU_D7p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAWU"
    },
    "SAXO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 7,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SAXO_LX0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "SAXO"
    },
    "SAZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAZO_CBD_TO_VPDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAZO"
    },
    "SAZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SAZU_D5p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SAZU"
    },
    "SAZY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "SAZY_EXT_DATA_LATCH_D7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "SAZY"
    },
    "SEBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SEBA_SFETCH_S1p_D5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "SEBA"
    },
    "SEBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEBO_BG_PIX_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SEBO"
    },
    "SEBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SEBY_VBD_TO_CBDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEBY"
    },
    "SECA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "SECA_SFETCH_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SECA"
    },
    "SEDO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEDO_D6p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEDO"
    },
    "SEDY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "SEDY_LYC2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "SEDY"
    },
    "SEFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEFA_D0p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEFA"
    },
    "SEFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEFU_D2p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEFU"
    },
    "SEFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SEFY_A02n",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "SEFY"
    },
    "SEGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SEGA_SPRITE_DA7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SEGA"
    },
    "SEGO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SEGO_STAT2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SEGO"
    },
    "SEGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SEGU_CLKPIPE_evn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "SEGU"
    },
    "SEJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEJA_BG_PIX_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SEJA"
    },
    "SEJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEJY_D5p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEJY"
    },
    "SEKE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "SEKE_CD4_TO_VD4",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEKE"
    },
    "SEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEKO_WIN_FETCH_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SEKO"
    },
    "SELA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SELA_LINE_P908p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SELA"
    },
    "SELE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SELE_SPRITE_DB4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SELE"
    },
    "SELO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "SELO_EXT_DATA_LATCH_D3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "SELO"
    },
    "SELU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SELU_SPR_PIX_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "SELU"
    },
    "SEMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEMA_MOEn_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEMA"
    },
    "SEME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEME_INT4_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "SEME"
    },
    "SEMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SEMO_SPRITE_DA6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SEMO"
    },
    "SEMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEMU_LCD_CLOCK",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SEMU"
    },
    "SEMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SEMY_XX_0000xxxxp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SEMY"
    },
    "SENO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SENO_BG_PIX_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SENO"
    },
    "SEPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEPA_FF41_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SEPA"
    },
    "SEPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SEPU_DIV11_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "SEPU"
    },
    "SEPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEPY_A15p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SEPY"
    },
    "SERA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SERA_EXT_D2p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SERA"
    },
    "SERE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SERE_CPU_VRAM_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SERE"
    },
    "SERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SERY_SPR_PIX_DB6n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "SERY"
    },
    "SETA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SETA_TMA7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SETA"
    },
    "SETE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SETE_TMA0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SETE"
    },
    "SETU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SETU_BGW_PIPE_B5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "SETU"
    },
    "SETY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SETY_MCSp_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SETY"
    },
    "SEVU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "SEVU_EL6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SEVU"
    },
    "SEWO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEWO_MCSn_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEWO"
    },
    "SEZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SEZE",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SEZE"
    },
    "SEZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SEZU_TEMP_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SEZU"
    },
    "SIG_BOOT_CSp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_BOOT_CSp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_BOOT_CSp"
    },
    "SIG_CPU_ACK_JOYPAD": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 1,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_ACK_JOYPAD",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_ACK_JOYPAD"
    },
    "SIG_CPU_ACK_SERIAL": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 1,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_ACK_SERIAL",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_ACK_SERIAL"
    },
    "SIG_CPU_ACK_STAT": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 1,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_ACK_STAT",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_ACK_STAT"
    },
    "SIG_CPU_ACK_TIMER": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 1,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_ACK_TIMER",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_ACK_TIMER"
    },
    "SIG_CPU_ACK_VBLANK": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 1,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_ACK_VBLANK",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_ACK_VBLANK"
    },
    "SIG_CPU_ADDR_HIp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_ADDR_HIp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_ADDR_HIp"
    },
    "SIG_CPU_BEDO_xBCDEFGH": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BEDO_xBCDEFGH",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BEDO_xBCDEFGH"
    },
    "SIG_CPU_BEKO_ABCDxxxx": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BEKO_ABCDxxxx",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BEKO_ABCDxxxx"
    },
    "SIG_CPU_BOGA_Axxxxxxx": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BOGA_Axxxxxxx",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BOGA_Axxxxxxx"
    },
    "SIG_CPU_BOLO_ABCDEFxx": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BOLO_ABCDEFxx",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BOLO_ABCDEFxx"
    },
    "SIG_CPU_BOMA_xBCDEFGH": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BOMA_xBCDEFGH",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BOMA_xBCDEFGH"
    },
    "SIG_CPU_BOOTp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BOOTp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BOOTp"
    },
    "SIG_CPU_BOWA_Axxxxxxx": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BOWA_Axxxxxxx",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BOWA_Axxxxxxx"
    },
    "SIG_CPU_BUDE_xxxxEFGH": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BUDE_xxxxEFGH",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BUDE_xxxxEFGH"
    },
    "SIG_CPU_BUKE_AxxxxxGH": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_BUKE_AxxxxxGH",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_BUKE_AxxxxxGH"
    },
    "SIG_CPU_CLKREQ": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 2,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_CLKREQ",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_CLKREQ"
    },
    "SIG_CPU_EXT_BUSp": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 2,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_EXT_BUSp",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_EXT_BUSp"
    },
    "SIG_CPU_EXT_CLKGOOD": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_EXT_CLKGOOD",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_EXT_CLKGOOD"
    },
    "SIG_CPU_EXT_RESETp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_EXT_RESETp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_EXT_RESETp"
    },
    "SIG_CPU_INT_JOYPAD": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_JOYPAD",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_JOYPAD"
    },
    "SIG_CPU_INT_RESETp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_RESETp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_RESETp"
    },
    "SIG_CPU_INT_SERIAL": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_SERIAL",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_SERIAL"
    },
    "SIG_CPU_INT_STAT": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_STAT",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_STAT"
    },
    "SIG_CPU_INT_TIMER": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_TIMER",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_TIMER"
    },
    "SIG_CPU_INT_VBLANK": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_INT_VBLANK",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_INT_VBLANK"
    },
    "SIG_CPU_LATCH_EXT": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 3,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_LATCH_EXT",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_LATCH_EXT"
    },
    "SIG_CPU_RDp": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 3,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_RDp"
    },
    "SIG_CPU_STARTp": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_STARTp",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_STARTp"
    },
    "SIG_CPU_UMUT_DBG": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_UMUT_DBG",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_UMUT_DBG"
    },
    "SIG_CPU_UNOR_DBG": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_UNOR_DBG",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_UNOR_DBG"
    },
    "SIG_CPU_WAKE": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_CPU_WAKE",
      "output_ports": [],
      "page": "",
      "tag": "SIG_CPU_WAKE"
    },
    "SIG_CPU_WRp": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 3,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_CPU_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_CPU_WRp"
    },
    "SIG_GND": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 14,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_GND",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_GND"
    },
    "SIG_OAM_CLKn": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_OAM_CLKn",
      "output_ports": [],
      "page": "",
      "tag": "SIG_OAM_CLKn"
    },
    "SIG_OAM_OEn": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_OAM_OEn",
      "output_ports": [],
      "page": "",
      "tag": "SIG_OAM_OEn"
    },
    "SIG_OAM_WRn_A": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_OAM_WRn_A",
      "output_ports": [],
      "page": "",
      "tag": "SIG_OAM_WRn_A"
    },
    "SIG_OAM_WRn_B": {
      "cell_type": "SIG_OUT",
      "doc": "",
      "fanout": 0,
      "gate": "sig_out",
      "input_ports": [
        "Dp"
      ],
      "long_name": "SIG_OAM_WRn_B",
      "output_ports": [],
      "page": "",
      "tag": "SIG_OAM_WRn_B"
    },
    "SIG_VCC": {
      "cell_type": "SIG_IN",
      "doc": "",
      "fanout": 30,
      "gate": "sig_in",
      "input_ports": [],
      "long_name": "SIG_VCC",
      "output_ports": [
        "qp"
      ],
      "page": "",
      "tag": "SIG_VCC"
    },
    "SOBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOBA_PIX_BG_LOn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "SOBA"
    },
    "SOBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOBO_BGW_PIPE_B4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "SOBO"
    },
    "SOBU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOBU_SFETCH_REQp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "SOBU"
    },
    "SOBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOBY_A15n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SOBY"
    },
    "SOCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "SOCE_TIMA_D3",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOCE"
    },
    "SOCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOCY_WIN_HITn",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "SOCY"
    },
    "SODY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "SODY_EXT_DATA_LATCH_D4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "SODY"
    },
    "SOFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOFY_MWRn_D",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOFY"
    },
    "SOGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOGO_D1p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOGO"
    },
    "SOGU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOGU_TIMA_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOGU"
    },
    "SOGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOGY_A14n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SOGY"
    },
    "SOHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOHA_ADDR_HIn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SOHA"
    },
    "SOHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOHO_SPR_VRAM_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOHO"
    },
    "SOHU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOHU_BGW_PIPE_B7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "SOHU"
    },
    "SOHY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOHY_MWRn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOHY"
    },
    "SOJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOJA_BG_PIX_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SOJA"
    },
    "SOKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOKA_SPRITE_MASK6p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "SOKA"
    },
    "SOKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SOKU_TIMA0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOKU"
    },
    "SOKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOKY_MCSp_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOKY"
    },
    "SOLA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOLA_DIV11p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "SOLA"
    },
    "SOLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOLO_SPR_PIX_DB3n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "SOLO"
    },
    "SOLY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOLY_BG_PIX_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SOLY"
    },
    "SOMA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "SOMA_EXT_DATA_LATCH_D0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "08",
      "tag": "SOMA"
    },
    "SOMU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SOMU_TIMA4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOMU"
    },
    "SOMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOMY_PAL_PIPE_D3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "34",
      "tag": "SOMY"
    },
    "SONO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SONO_ABxxxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SONO"
    },
    "SOPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOPU_TAC0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SOPU"
    },
    "SORA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SORA_FF07_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SORA"
    },
    "SORE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SORE_A15n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SORE"
    },
    "SORO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SORO_PAL_PIPE_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "SORO"
    },
    "SOSE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOSE_ADDR_VRAMp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOSE"
    },
    "SOSY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SOSY_TIMA3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOSY"
    },
    "SOTA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "SOTA_LYC4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "SOTA"
    },
    "SOTE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "SOTE_CD3_TO_VD3",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SOTE"
    },
    "SOTO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOTO_DBG_VRAMp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "25",
      "tag": "SOTO"
    },
    "SOTU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SOTU_TMA5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SOTU"
    },
    "SOVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SOVU_LY_MATCHA",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SOVU"
    },
    "SOVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SOVY_WIN_HITp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "SOVY"
    },
    "SOWO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SOWO_SFETCH_RUNNINGn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SOWO"
    },
    "SOZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SOZU_SCX_FINE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SOZU"
    },
    "SUBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SUBO_LY_MATCHB",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SUBO"
    },
    "SUBU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SUBU_DIV12p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "SUBU"
    },
    "SUCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUCA_BG_PIX_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SUCA"
    },
    "SUCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUCO_PAL_PIPE_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "SUCO"
    },
    "SUDA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SUDA_SFETCH_REQp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "SUDA"
    },
    "SUDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SUDE_LX4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "SUDE"
    },
    "SUDO": {
      "cell_type": "LOGIC",
      "doc": "// Ignoring debug stuff for now",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SUDO_MWRp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUDO"
    },
    "SUFY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SUFY_TMA5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "SUFY"
    },
    "SUGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SUGY_EXT_D5p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUGY"
    },
    "SUHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUHA_SCX_FINE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SUHA"
    },
    "SUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUKE_D7p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUKE"
    },
    "SUKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "SUKO_INT_STATp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SUKO"
    },
    "SUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUKY_PAL_PIPE_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "SUKY"
    },
    "SULO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SULO_INT3_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "SULO"
    },
    "SULU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SULU_SPR_PIX_DA6n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "SULU"
    },
    "SULY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SULY",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SULY"
    },
    "SUMO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUMO_D4p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUMO"
    },
    "SUNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUNA_D3p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUNA"
    },
    "SUNY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SUNY_SPRITE_DA5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SUNY"
    },
    "SUPE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SUPE_TAC2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SUPE"
    },
    "SUPO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SUPO_TMA4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SUPO"
    },
    "SUPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUPU_BG_PIX_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SUPU"
    },
    "SURE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SURE_BG_PIX_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SURE"
    },
    "SURO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SURO_TIMA5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SURO"
    },
    "SURY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SURY",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SURY"
    },
    "SUTO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "SUTO_SPRITE_DB5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "SUTO"
    },
    "SUTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SUTU_MCSn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUTU"
    },
    "SUVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SUVO_TEMP_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUVO"
    },
    "SUVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "SUVU_PRELOAD_DONE_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SUVU"
    },
    "SUZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "SUZA_CD7_TO_VD7",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SUZA"
    },
    "SUZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SUZE_A15n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "SUZE"
    },
    "SUZU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SUZU_WIN_FIRST_TILEne",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SUZU"
    },
    "SYBE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SYBE_PX7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "SYBE"
    },
    "SYBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYBO_SPR_PIX_DB1n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "SYBO"
    },
    "SYBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYBU_D3p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYBU"
    },
    "SYBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xnor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYBY_SCX_FINE_MATCHp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SYBY"
    },
    "SYCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "SYCU_SFETCH_S0pe",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "SYCU"
    },
    "SYCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYCY_MODE_DBG2n",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYCY"
    },
    "SYFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYFU_LY_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "SYFU"
    },
    "SYGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "SYGU_LINE_STROBE",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "SYGU"
    },
    "SYKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYKE_ADDR_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SYKE"
    },
    "SYLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYLO_WIN_HITn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SYLO"
    },
    "SYMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYMA_D1p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYMA"
    },
    "SYNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYNU_D0p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYNU"
    },
    "SYNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYNY_VBLANKn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "SYNY"
    },
    "SYPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "SYPU_BOOT_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "SYPU"
    },
    "SYPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYPY_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "SYPY"
    },
    "SYRO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYRO_FE00_FFFF",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYRO"
    },
    "SYRU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "SYRU_TIMA_D5",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "SYRU"
    },
    "SYRY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "SYRY_LYC0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "SYRY"
    },
    "SYSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYSA_EXT_D4p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYSA"
    },
    "SYSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYSY_MWRp_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYSY"
    },
    "SYWE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "SYWE_BG_PIX_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "SYWE"
    },
    "SYZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "SYZO_EXT_D7p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "SYZO"
    },
    "TABA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TABA_POR_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TABA"
    },
    "TABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TABY_SPR_PIX_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TABY"
    },
    "TACA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "TACA_BGW_PIPE_B1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "TACA"
    },
    "TACU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TACU_SPR_SEQ_5_TRIG",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TACU"
    },
    "TADE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TADE_PIX_BG_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "TADE"
    },
    "TADY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TADY_LINE_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TADY"
    },
    "TAFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAFA_PAL_PIPE_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TAFA"
    },
    "TAFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAFU_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TAFU"
    },
    "TAFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAFY_LX5n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TAFY"
    },
    "TAGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAGOn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TAGO"
    },
    "TAGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TAGY_FF04_RDp_ext",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TAGY"
    },
    "TAHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TAHA_LX5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TAHA"
    },
    "TAJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAJO_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TAJO"
    },
    "TAJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "TAJU_EL7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TAJU"
    },
    "TAKA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nand_latch",
      "input_ports": [
        "SETn",
        "RSTn"
      ],
      "long_name": "TAKA_SFETCH_RUNNINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TAKA"
    },
    "TAKO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TAKO_PX6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TAKO"
    },
    "TAKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TAKU_DIV07_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TAKU"
    },
    "TALU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TALU_xxCDEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TALU"
    },
    "TAMA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TAMA_DIV05p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TAMA"
    },
    "TAME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAME_SFETCH_CLK_GATE",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TAME"
    },
    "TAMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAMU",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TAMU"
    },
    "TAPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAPA_INT_OAM",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TAPA"
    },
    "TAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TAPE_FF04_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TAPE"
    },
    "TAPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAPO_SPR_PIX_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TAPO"
    },
    "TAPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAPU_CPU_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TAPU"
    },
    "TARU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TARU_INT_HBL",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TARU"
    },
    "TATE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TATE_WIN_Y6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TATE"
    },
    "TATU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TATU_DIV13_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TATU"
    },
    "TAVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAVA_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TAVA"
    },
    "TAVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TAVE_PRELOAD_DONE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TAVE"
    },
    "TAVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "TAVO_EL3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TAVO"
    },
    "TAWU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TAWU_DIV06_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TAWU"
    },
    "TAXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TAXA_WIN_Y4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TAXA"
    },
    "TAXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TAXY_MWRn_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TAXY"
    },
    "TAZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "TAZY_A15p",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TAZY"
    },
    "TEBO": {
      "cell_type": "LOGIC",
      "doc": "// 1010011 == 83",
      "fanout": 1,
      "gate": "nand7",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g"
      ],
      "long_name": "TEBO_LX083n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TEBO"
    },
    "TEBY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TEBY_STAT0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TEBY"
    },
    "TECE": {
      "cell_type": "LOGIC",
      "doc": "// 0101101 == 45",
      "fanout": 1,
      "gate": "nand7",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g"
      ],
      "long_name": "TECE_LX045n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TECE"
    },
    "TECY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "TECY_CLK_MUXc",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TECY"
    },
    "TEDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TEDA_FF05_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TEDA"
    },
    "TEDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TEDE_MASK_PIPE_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TEDE"
    },
    "TEDO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 12,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEDO_CPU_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TEDO"
    },
    "TEFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TEFA_ADDR_VRAMp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TEFA"
    },
    "TEGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEGO_FF49p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "TEGO"
    },
    "TEGU": {
      "cell_type": "LOGIC",
      "doc": "// Schematic wrong, second input is SIG_CPU_WRp",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TEGU_CPU_VRAM_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TEGU"
    },
    "TEGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TEGY_STROBE",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TEGY"
    },
    "TEKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TEKA_DIV13p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TEKA"
    },
    "TEKE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TEKE_WIN_Y7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TEKE"
    },
    "TEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "TEKO_CLK_MUXb",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TEKO"
    },
    "TEKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TEKY_SFETCH_REQp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TEKY"
    },
    "TELU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TELU_LX3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TELU"
    },
    "TEME": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "TEME_CD0_TO_VD0",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TEME"
    },
    "TEMU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TEMU_DIV08_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TEMU"
    },
    "TENA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TENA_MASK_PIPE_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TENA"
    },
    "TENU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TENU_EXT_D3p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TENU"
    },
    "TEPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEPA_RENDERINGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TEPA"
    },
    "TEPE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "TEPE_EL4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TEPE"
    },
    "TEPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEPO_FF47_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "TEPO"
    },
    "TEPU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TEPU_BOOT_BITn_h",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "07",
      "tag": "TEPU"
    },
    "TEPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEPY_FF47_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "TEPY"
    },
    "TERA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TERA_BOOT_BITp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TERA"
    },
    "TERO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TERO_DIV03p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TERO"
    },
    "TERU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TERU_DIV10p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TERU"
    },
    "TERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TERY_LY_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TERY"
    },
    "TESE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TESE_SFETCH_S2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "TESE"
    },
    "TESO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TESO_SPR_PIX_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TESO"
    },
    "TEVO": {
      "cell_type": "LOGIC",
      "doc": "// Schematic wrong, this is OR",
      "fanout": 3,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TEVO_WIN_FETCH_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TEVO"
    },
    "TEVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TEVY_ADDR_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TEVY"
    },
    "TEWU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "TEWU_CD1_TO_VD1",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TEWU"
    },
    "TEXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TEXE_FF50_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TEXE"
    },
    "TEXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TEXO_ADDR_VRAMn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TEXO"
    },
    "TEXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TEXY_SFETCHINGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TEXY"
    },
    "TOBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TOBA_LCD_CLOCK",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TOBA"
    },
    "TOBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TOBE_FF41_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TOBE"
    },
    "TOBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TOBO_TEMP_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TOBO"
    },
    "TOBU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TOBU_SFETCH_S1p_D2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "TOBU"
    },
    "TOCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOCA",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "TOCA"
    },
    "TOCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOCU_LX0n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TOCU"
    },
    "TODE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TODE_MCSn_A",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TODE"
    },
    "TOFA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "TOFA_CD6_TO_VD6",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TOFA"
    },
    "TOFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TOFE_DIV09p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TOFE"
    },
    "TOFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOFU_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TOFU"
    },
    "TOGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TOGA_FF0F_SET4n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "TOGA"
    },
    "TOKU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TOKU_VD7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TOKU"
    },
    "TOLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOLA_A01n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TOLA"
    },
    "TOLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOLE_CPU_VRAM_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TOLE"
    },
    "TOLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOLU_VBLANKn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TOLU"
    },
    "TOMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TOMA_SFETCH_xBxDxFxH_",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TOMA"
    },
    "TOME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TOME_FF0F_SET3n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "TOME"
    },
    "TOMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOMU_WIN_HITp",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "TOMU"
    },
    "TOMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "TOMY_BGW_PIPE_B0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "32",
      "tag": "TOMY"
    },
    "TONA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TONA_A08n",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TONA"
    },
    "TOPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TOPE_FF05_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TOPE"
    },
    "TOPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TOPU_STORE_SPRITE_Ap",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TOPU"
    },
    "TORY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TORY_SPRITE_MASK6n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TORY"
    },
    "TOSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOSA_BG_PIX_DB0n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "TOSA"
    },
    "TOTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOTU_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TOTU"
    },
    "TOVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 17,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOVA_MODE_DBG2n",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TOVA"
    },
    "TOVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TOVY_A00n",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TOVY"
    },
    "TOWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TOWA_PAL_PIPE_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TOWA"
    },
    "TOXE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TOXE_SFETCH_S0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "TOXE"
    },
    "TOZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TOZA_CS_A",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TOZA"
    },
    "TOZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TOZO_WIN_Y5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TOZO"
    },
    "TOZU": {
      "cell_type": "LOGIC",
      "doc": "// 0000111 == 7",
      "fanout": 1,
      "gate": "nand7",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g"
      ],
      "long_name": "TOZU_LX007n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TOZU"
    },
    "TUBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUBE_EXT_D6p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUBE"
    },
    "TUBO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "TUBO_WAITINGp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TUBO"
    },
    "TUBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TUBY_FF06_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TUBY"
    },
    "TUCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUCA_CPU_VRAM_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUCA"
    },
    "TUCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUCY_LY_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TUCY"
    },
    "TUDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUDA_LX4n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TUDA"
    },
    "TUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUFA_XX_x1x1xxxxp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TUFA"
    },
    "TUFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUFO_MASK_PIPE_RST2",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TUFO"
    },
    "TUFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TUFU_WIN_Y3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "TUFU"
    },
    "TUGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TUGE_FF50_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TUGE"
    },
    "TUGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TUGO_DIV08p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TUGO"
    },
    "TUHU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TUHU_PX4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TUHU"
    },
    "TUJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUJA_CPU_VRAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUJA"
    },
    "TUJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUJU_LX6n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TUJU"
    },
    "TUJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUJYn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUJY"
    },
    "TUKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUKU_WIN_HITn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TUKU"
    },
    "TUKY": {
      "cell_type": "DFF",
      "doc": "// this is a doc",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TUKY_PX5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TUKY"
    },
    "TULA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TULA_SPR_PIX_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TULA"
    },
    "TULO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor8",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g",
        "h"
      ],
      "long_name": "TULO_ADDR_BOOTROMp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TULO"
    },
    "TULU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TULU_DIV07p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "TULU"
    },
    "TULY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TULY_SFETCH_S1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "TULY"
    },
    "TUMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TUMA_A000_BFFFp",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TUMA"
    },
    "TUNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "nand7",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g"
      ],
      "long_name": "TUNA_0000_FDFF",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TUNA"
    },
    "TUNE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUNE_EXT_D1p",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUNE"
    },
    "TUNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TUNY_FF0F_RST3n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "TUNY"
    },
    "TUPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUPE_SPR_PIX_RST6",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TUPE"
    },
    "TUSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TUSE_DIV09_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "TUSE"
    },
    "TUTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUTO_VRAM_DBGp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TUTO"
    },
    "TUTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUTU_READ_BOOTROMp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TUTU"
    },
    "TUVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TUVA_INT_STATn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TUVA"
    },
    "TUVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TUVO_PPU_OAM_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TUVO"
    },
    "TUWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUWU_MASK_PIPE_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TUWU"
    },
    "TUXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUXA_SPR_PIX_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TUXA"
    },
    "TUXE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUXE_BG_PIX_SET0",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "TUXE"
    },
    "TUXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TUXY_WIN_FIRST_TILEne",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "TUXY"
    },
    "TYBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYBA",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TYBA"
    },
    "TYCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TYCE_BG_PIX_DB2n",
      "output_ports": [
        "qp"
      ],
      "page": "32",
      "tag": "TYCE"
    },
    "TYCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TYCO_SPRITE_MASK5p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TYCO"
    },
    "TYDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYDE_LY_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TYDE"
    },
    "TYFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TYFA_CLKPIPE_odd",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "TYFA"
    },
    "TYFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TYFO_SFETCH_S0p_D1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "TYFO"
    },
    "TYGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYGA_SPR_PIX_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "TYGA"
    },
    "TYGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYGE",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TYGE"
    },
    "TYGO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "TYGO_CD2_TO_VD2",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TYGO"
    },
    "TYHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "TYHO_CS_A",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TYHO"
    },
    "TYJA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "TYJA_VD4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TYJA"
    },
    "TYJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "TYJU_FF06_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "TYJU"
    },
    "TYJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2p",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "TYJY_VRAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TYJY"
    },
    "TYKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYKO_MASK_PIPE_SET6",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TYKO"
    },
    "TYKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYKU_LY_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "TYKU"
    },
    "TYME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TYME_FF0F_RST4n",
      "output_ports": [
        "qp"
      ],
      "page": "02",
      "tag": "TYME"
    },
    "TYMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYMU_EXT_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TYMU"
    },
    "TYNO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TYNO",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TYNO"
    },
    "TYNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and_or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "TYNU_A000_FFFFp",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "TYNU"
    },
    "TYPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TYPO_LX1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TYPO"
    },
    "TYRA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYRA_MASK_PIPE_SET2",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "TYRA"
    },
    "TYRO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor6",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f"
      ],
      "long_name": "TYRO_XX_0x0x0000p",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "TYRO"
    },
    "TYRU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TYRU_TMA4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "TYRU"
    },
    "TYRY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TYRY_LX6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "TYRY"
    },
    "TYSO": {
      "cell_type": "LOGIC",
      "doc": "// def or",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYSO_SFETCHINGn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TYSO"
    },
    "TYTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TYTA_SPRITE_MASK4p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "TYTA"
    },
    "TYTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "TYTU_SFETCH_S0n",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "TYTU"
    },
    "TYVA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "TYVA_TMA3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "03",
      "tag": "TYVA"
    },
    "TYVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "TYVY_VBD_TO_CBDn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "TYVY"
    },
    "UBAL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UBAL_CPU_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UBAL"
    },
    "UBET": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UBETp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UBET"
    },
    "UBOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UBOT_DIV01n",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "UBOT"
    },
    "UBUL": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "UBUL_FF0F_D3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "UBUL"
    },
    "UCOB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UCOB_CLKBADp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UCOB"
    },
    "UCOM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "UCOM_FF02_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "UCOM"
    },
    "UDOR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UDOR_DIV13n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UDOR"
    },
    "UFEG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "UFEG_FF01_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "UFEG"
    },
    "UFOL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "UFOL_DIV_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UFOL"
    },
    "UFOR": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UFOR_DIV01p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UFOR"
    },
    "UGAC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UGAC_RD_A",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "UGAC"
    },
    "UGOT": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UGOT_DIV06p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UGOT"
    },
    "UJYV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UJYV_CPU_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UJYV"
    },
    "UKAP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "mux2n",
      "input_ports": [
        "mux",
        "a1",
        "a0"
      ],
      "long_name": "UKAP_CLK_MUXa",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "UKAP"
    },
    "UKET": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UKET_DIV14p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UKET"
    },
    "UKUP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UKUP_DIV00p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UKUP"
    },
    "ULAK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "ULAK_FF0F_D4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "02",
      "tag": "ULAK"
    },
    "UMEK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UMEK_DIV06n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UMEK"
    },
    "UMER": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UMER_DIV10n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UMER"
    },
    "UMOB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UMOB_DIV_06p",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "UMOB"
    },
    "UMUT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UMUT_MODE_DBG1p",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UMUT"
    },
    "UNER": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UNER_DIV02p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UNER"
    },
    "UNOR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 26,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UNOR_MODE_DBG2p",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UNOR"
    },
    "UNUT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UNUT_POR_TRIGn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UNUT"
    },
    "UNYK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UNYK_DIV04p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UNYK"
    },
    "UPOF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "UPOF_DIV15p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "01",
      "tag": "UPOF"
    },
    "UPOJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "UPOJ_MODE_PRODn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UPOJ"
    },
    "UPUG": {
      "cell_type": "TRIBUF",
      "doc": "// Schematic wrong, UPUG/SEPU driving D5/D4",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "UPUG_DIV10_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UPUG"
    },
    "UPYF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UPYF",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UPYF"
    },
    "UREK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UREK_DIV07n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UREK"
    },
    "URUN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "URUN_RD_D",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "URUN"
    },
    "URYS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "URYS_FF01_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "URYS"
    },
    "USEC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "USEC_DIV07p",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "USEC"
    },
    "USUF": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "USUF_WR_D",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "USUF"
    },
    "UTOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UTOK_DIV08n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UTOK"
    },
    "UVAR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UVARp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "UVAR"
    },
    "UVER": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "UVER_WR_A",
      "output_ports": [
        "qp"
      ],
      "page": "08",
      "tag": "UVER"
    },
    "UVYN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UVYN_DIV05n",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UVYN"
    },
    "UVYR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UVYR_DIV03n",
      "output_ports": [
        "qp"
      ],
      "page": "03",
      "tag": "UVYR"
    },
    "UVYT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "UVYT_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "UVYT"
    },
    "UWAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "UWAM_FF02_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "06",
      "tag": "UWAM"
    },
    "VABY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VABY_SPR_PIX_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "VABY"
    },
    "VACE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VACE_WY05_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VACE"
    },
    "VAFA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "VAFA_LYC5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "VAFA"
    },
    "VAFE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VAFE_LYC6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VAFE"
    },
    "VAFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VAFO_SPR_PIPE_A6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "VAFO"
    },
    "VAHA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VAHA_LCDC6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VAHA"
    },
    "VAMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "VAMA_FF49n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "VAMA"
    },
    "VANU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VANU_SPR_PIPE_B6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "VANU"
    },
    "VAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VAPE_OAM_CLKENn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VAPE"
    },
    "VAPY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "VAPY_TEMP_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VAPY"
    },
    "VARE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VARE_SPR_PIPE_B4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "VARE"
    },
    "VARO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VARO_FF44_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VARO"
    },
    "VARY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VARY_FF41p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "VARY"
    },
    "VATA": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VATA_PAL_OBP0C",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VATA"
    },
    "VATE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VATE_LX3n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VATE"
    },
    "VATO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VATO_LCDC5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VATO"
    },
    "VAVA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VAVA_MASK_PIPE_7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "VAVA"
    },
    "VAVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VAVE_FF41_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VAVE"
    },
    "VAZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VAZU_LYC5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VAZU"
    },
    "VEFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VEFU_FF4A_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VEFU"
    },
    "VEGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VEGA_LY0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VEGA"
    },
    "VEHA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VEHA_WY04_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VEHA"
    },
    "VEJY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "VEJY_TEMP_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VEJY"
    },
    "VEKU": {
      "cell_type": "LOGIC",
      "doc": "// def nor",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VEKU_SFETCH_RUNNING_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VEKU"
    },
    "VELY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VELY_FF47_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "VELY"
    },
    "VENA": {
      "cell_type": "DFF",
      "doc": "// inverting the clock to VENA doesn't seem to break anything, which is really weird",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VENA_xxCDEFxx",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "VENA"
    },
    "VEPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VEPE_LX1n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VEPE"
    },
    "VETU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VETU_WIN_MAPp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VETU"
    },
    "VEVO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "VEVO_LYC6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "VEVO"
    },
    "VEVY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VEVY_WMAP_TO_VA10",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VEVY"
    },
    "VEXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VEXU_SPR_PIX_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "VEXU"
    },
    "VEZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VEZA_WMAP_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VEZA"
    },
    "VEZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VEZO_MASK_PIPE_0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "VEZO"
    },
    "VOBY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOBY_SPR_PIX_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "VOBY"
    },
    "VOCA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOCA_FF40p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "VOCA"
    },
    "VODE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VODEp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VODE"
    },
    "VOGA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VOGA_HBLANKp",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "VOGA"
    },
    "VOGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VOGU_WMAP_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VOGU"
    },
    "VOJO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VOJO_LYC1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VOJO"
    },
    "VOKE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VOKE_LCDC4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VOKE"
    },
    "VOKU": {
      "cell_type": "LOGIC",
      "doc": "// 0000000 == 0",
      "fanout": 1,
      "gate": "nand7",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f",
        "g"
      ],
      "long_name": "VOKU_LX000n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VOKU"
    },
    "VOLO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VOLO_PAL_OBP0B",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VOLO"
    },
    "VOMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOMY_FF4A_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VOMY"
    },
    "VONU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VONU_SFETCH_S1p_D4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "VONU"
    },
    "VOSA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VOSA_MASK_PIPE_2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "VOSA"
    },
    "VOTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VOTO_SPRITE_MASK4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "VOTO"
    },
    "VOTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOTY_INT_STATp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VOTY"
    },
    "VOVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOVAp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VOVA"
    },
    "VOVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VOVO_WY06_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VOVO"
    },
    "VOXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VOXU_FF4B_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VOXU"
    },
    "VUCE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "VUCE_LYC1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "VUCE"
    },
    "VUGO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VUGO_PAL_OBP0A",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VUGO"
    },
    "VUJO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VUJO_WIN_Y1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "VUJO"
    },
    "VULO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VULO_WY07_TO_VA09",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VULO"
    },
    "VUME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VUME_SPR_PIX_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "VUME"
    },
    "VUMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VUMO_MASK_PIPE_6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "VUMO"
    },
    "VUMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VUMU_PIX_SP_HIn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VUMU"
    },
    "VUMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VUMY_FF4Bp",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "VUMY"
    },
    "VUNE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VUNE_SPR_PIX_SET7",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "VUNE"
    },
    "VUPY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "VUPY_SPR_PIPE_B7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "VUPY"
    },
    "VURY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "VURY_BANK_TO_VA12",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VURY"
    },
    "VUSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VUSA_SPRITE_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "VUSA"
    },
    "VUSO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VUSO_FF47_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "VUSO"
    },
    "VUTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VUTY_LX2n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VUTY"
    },
    "VUZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VUZA_TILE_BANKp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "VUZA"
    },
    "VYBO": {
      "cell_type": "LOGIC",
      "doc": "// FIXME old/new - but does it really matter here?",
      "fanout": 1,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VYBO_CLKPIPE_odd",
      "output_ports": [
        "qp"
      ],
      "page": "24",
      "tag": "VYBO"
    },
    "VYCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VYCO_PIX_BG_HIn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VYCO"
    },
    "VYCU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VYCU_FF4B_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VYCU"
    },
    "VYGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VYGA_FF4Ap",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "VYGA"
    },
    "VYMU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VYMU_WIN_Y2",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "VYMU"
    },
    "VYNE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VYNE_LY4_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VYNE"
    },
    "VYNO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VYNO_WIN_Y0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "VYNO"
    },
    "VYPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VYPU_INT_VBLANKp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "VYPU"
    },
    "VYRE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "VYRE_FF40_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "VYRE"
    },
    "VYRO": {
      "cell_type": "LOGIC",
      "doc": "// does not have vcc arm",
      "fanout": 2,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VYRO_PAL_OBP0D",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "VYRO"
    },
    "VYSA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "VYSA_SPRITE_MASK5n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "VYSA"
    },
    "VYTO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "VYTO_WY03_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "VYTO"
    },
    "VYWA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "VYWA_STORE_SPRITE_An",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "VYWA"
    },
    "VYXE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "VYXE_LCDC_BGENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "VYXE"
    },
    "VYZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "VYZO_LX2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "VYZO"
    },
    "WABA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WABA_STORE7_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WABA"
    },
    "WABE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WABE_STORE7_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WABE"
    },
    "WABO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WABO_STORE6_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WABO"
    },
    "WABU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WABU_STORE7_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WABU"
    },
    "WACU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WACU_CA1_TO_OA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WACU"
    },
    "WACY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WACY_STORE6_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WACY"
    },
    "WADO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WADO_A00p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WADO"
    },
    "WAFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WAFO_OAM_A0n",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WAFO"
    },
    "WAFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WAFU_FF44_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WAFU"
    },
    "WAFY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WAFY_STORE5_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WAFY"
    },
    "WAGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAGA_STORE5_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WAGA"
    },
    "WAGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WAGE_FF4Bn",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WAGE"
    },
    "WAGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WAGO_L3",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WAGO"
    },
    "WAJA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAJA_STORE4_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WAJA"
    },
    "WAKO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAKO_STORE7_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WAKO"
    },
    "WALO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WALO_A02p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WALO"
    },
    "WALU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WALU_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "WALU"
    },
    "WALY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "WALY_COL_OBP0_LO",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WALY"
    },
    "WAMA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAMA_LY5_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WAMA"
    },
    "WAMY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WAMY_SPR_PIX_DA7n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "WAMY"
    },
    "WANA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WANA_STORE7_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WANA"
    },
    "WANE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WANE_FF45_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WANE"
    },
    "WANU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "WANU_STORE4_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "WANU"
    },
    "WAPE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAPE_CA3_TO_OA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WAPE"
    },
    "WAPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WAPO_STORE7_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WAPO"
    },
    "WARE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WARE_SCY0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WARE"
    },
    "WARU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WARU_FF40_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WARU"
    },
    "WASA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WASA_ED0_TO_ODA0",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WASA"
    },
    "WASE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WASE_STORE6_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WASE"
    },
    "WATA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WATA_LY4n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WATA"
    },
    "WATE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WATE_FF46n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WATE"
    },
    "WATO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WATO_STORE6_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WATO"
    },
    "WAVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAVO_LY6_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WAVO"
    },
    "WAVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WAVU_FF43n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WAVU"
    },
    "WAWE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAWE_WNY1_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WAWE"
    },
    "WAXA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAXA_CA6_TO_OA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WAXA"
    },
    "WAXE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WAXE_STORE7_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WAXE"
    },
    "WAXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WAXO_SPR_PIX_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "WAXO"
    },
    "WAXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WAXU_FF4A_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WAXU"
    },
    "WAZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WAZY_WIN_MODEn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "WAZY"
    },
    "WEBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WEBA_SPR_PIPE_B5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "WEBA"
    },
    "WEBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEBO_STORE3_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WEBO"
    },
    "WEBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WEBU_FF42n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WEBU"
    },
    "WECO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WECO_STORE3_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WECO"
    },
    "WEDE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEDE_MASK_PIPE_RST1",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WEDE"
    },
    "WEDU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WEDU_STORE4_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WEDU"
    },
    "WEDY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEDY_MASK_PIPE_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WEDY"
    },
    "WEFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEFU_STORE0_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WEFU"
    },
    "WEFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEFY_SPR_READp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WEFY"
    },
    "WEGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEGO_HBLANKp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "WEGO"
    },
    "WEHE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WEHE_STORE0_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WEHE"
    },
    "WEJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEJA_STORE5_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WEJA"
    },
    "WEJO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WEJO_ED0_TO_ODB0",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WEJO"
    },
    "WEKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEKA_STORE6_CLKn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WEKA"
    },
    "WEKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEKO_FF4A_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WEKO"
    },
    "WEKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEKU_FF45_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WEKU"
    },
    "WELE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WELE_PIX_SP_LOn",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WELE"
    },
    "WELO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WELO_STORE0_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WELO"
    },
    "WEME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEME_STORE9_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WEME"
    },
    "WENU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WENU_STORE_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WENU"
    },
    "WENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WENY_STORE_SPRITE_Ap",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WENY"
    },
    "WEPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEPO_A03p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WEPO"
    },
    "WEPY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WEPY_STORE4_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WEPY"
    },
    "WERA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WERA_FF47p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WERA"
    },
    "WERE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WERE_STORE2_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WERE"
    },
    "WERO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 12,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WERO_ADDR_PPUp",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WERO"
    },
    "WERU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WERU_STORE4_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WERU"
    },
    "WERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WERY_SPR_PIX_DA4n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "WERY"
    },
    "WESA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WESA_A01p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WESA"
    },
    "WESY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 14,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WESY_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "WESY"
    },
    "WETA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WETA_FF48n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WETA"
    },
    "WETY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WETY_FF45n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WETY"
    },
    "WEVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WEVO_MASK_PIPE_RST3",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WEVO"
    },
    "WEWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEWU_OBL_TO_CBDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WEWU"
    },
    "WEWY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WEWY_SCAN1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "WEWY"
    },
    "WEXU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WEXU_LCDC_BGTILEn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "WEXU"
    },
    "WEXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WEXY_PAL_PIPE_DB4n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "WEXY"
    },
    "WEZA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WEZA_STORE_I5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WEZA"
    },
    "WEZE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WEZE_LY7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WEZE"
    },
    "WOBO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WOBO_WIN_X5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "WOBO"
    },
    "WOCY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOCY_STORE6_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WOCY"
    },
    "WODA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WODA_MASK_PIPE_5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "WODA"
    },
    "WODU": {
      "cell_type": "LOGIC",
      "doc": "// WODU goes high on odd, cleared on H",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WODU_HBLANKp",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "WODU"
    },
    "WODY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WODY_WIN_X4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "WODY"
    },
    "WOFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WOFA_FF41n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WOFA"
    },
    "WOFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WOFO_STORE4_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WOFO"
    },
    "WOHU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WOHU_STORE4_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WOHU"
    },
    "WOJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WOJO_AxxxExxx",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WOJO"
    },
    "WOJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WOJU_STORE0_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "WOJU"
    },
    "WOJY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOJY_LY3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WOJY"
    },
    "WOKA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WOKA_MASK_PIPE_RST0",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WOKA"
    },
    "WOKO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOKO_STORE0_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WOKO"
    },
    "WOKY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WOKY_LCDC_WINMAPn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "WOKY"
    },
    "WOLO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WOLO_PIX_SP_LOp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WOLO"
    },
    "WOLU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOLU_WNY2_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WOLU"
    },
    "WOMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "WOMU_STORE6_SELn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WOMU"
    },
    "WOMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WOMY_STORE6_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WOMY"
    },
    "WONE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "WONE_OAM_LATCH_DA3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WONE"
    },
    "WONY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WONY_SCX3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WONY"
    },
    "WOPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "WOPE_SPRITE_MASK7n",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "WOPE"
    },
    "WORA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WORA_SPR_PIPE_A5",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "WORA"
    },
    "WORU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WORU_FF40n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WORU"
    },
    "WOSU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WOSU_AxxDExxH",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WOSU"
    },
    "WOTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand6",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e",
        "f"
      ],
      "long_name": "WOTA_SCAN_MATCH_Yn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WOTA"
    },
    "WOTE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WOTE_STORE0_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WOTE"
    },
    "WOWA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOWA_VD0_TO_ODB0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WOWA"
    },
    "WOXA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WOXA_PIX_SP_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WOXA"
    },
    "WOXY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WOXY_STORE4_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WOXY"
    },
    "WUBU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WUBU_MASK_PIPE_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WUBU"
    },
    "WUCO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUCO_STORE_I4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WUCO"
    },
    "WUDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUDA_xxCDxxGH",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WUDA"
    },
    "WUDO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUDO_WNY0_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WUDO"
    },
    "WUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUFA_STORE9_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUFA"
    },
    "WUFU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "amux4",
      "input_ports": [
        "a0",
        "b0",
        "a1",
        "b1",
        "a2",
        "b2",
        "a3",
        "b3"
      ],
      "long_name": "WUFU_COL_OBP0_HI",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WUFU"
    },
    "WUFY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WUFY_SPR_PIPE_A7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "WUFY"
    },
    "WUGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_pn",
      "input_ports": [
        "OEp",
        "Dn"
      ],
      "long_name": "WUGA_STAT1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "WUGA"
    },
    "WUHA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WUHA_STORE3_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WUHA"
    },
    "WUHU": {
      "cell_type": "ADDER",
      "doc": "",
      "fanout": 2,
      "gate": "add3",
      "input_ports": [
        "a",
        "b",
        "carry"
      ],
      "long_name": "WUHU_YDIFF7",
      "output_ports": [
        "sum",
        "carry"
      ],
      "page": "29",
      "tag": "WUHU"
    },
    "WUJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WUJA_MASK_PIPE_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "WUJA"
    },
    "WUJE": {
      "cell_type": "LATCH",
      "doc": "// slightly weird",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "WUJE_CPU_OAM_WRn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "WUJE"
    },
    "WUJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUJU_WX07_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "WUJU"
    },
    "WUKA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUKA_LCDC3_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WUKA"
    },
    "WUKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUKO_WIN_MAP_READn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "WUKO"
    },
    "WUKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "WUKU_OBL_TO_CBDp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WUKU"
    },
    "WUKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUKY_FLIP_Yp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUKY"
    },
    "WULE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WULE_CD2_TO_ODA2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WULE"
    },
    "WUME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUME_OBL_TO_CBDn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WUME"
    },
    "WUNA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUNA_STORE4_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUNA"
    },
    "WUNE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUNE_ODA4_TO_VA08",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUNE"
    },
    "WUNU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUNU_STORE4_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUNU"
    },
    "WUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUPA_STORE3_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUPA"
    },
    "WURA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WURA_SPR_PIX_DA5n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "WURA"
    },
    "WURU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WURU_MASK_PIPE_1",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "WURU"
    },
    "WURY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WURY_LY0n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WURY"
    },
    "WUSA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 1,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "WUSA_LCD_CLOCK_GATE",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "WUSA"
    },
    "WUSE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUSE_STORE6_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUSE"
    },
    "WUTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WUTO_STORE3_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUTO"
    },
    "WUTU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "WUTU_ADDR_PPUn",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WUTU"
    },
    "WUTY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 12,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUTY_SFETCH_DONE_TRIGp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUTY"
    },
    "WUVA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUVA_LY1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WUVA"
    },
    "WUVU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WUVU_ABxxEFxx",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WUVU"
    },
    "WUWE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUWE_SCANX_TO_OA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WUWE"
    },
    "WUXE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUXE_STORE2_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WUXE"
    },
    "WUXU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUXU_STORE4_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WUXU"
    },
    "WUZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WUZA_FF4B_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WUZA"
    },
    "WUZO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WUZO_STORE8_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WUZO"
    },
    "WUZU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUZU_VD0_TO_ODA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WUZU"
    },
    "WUZY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WUZY_STORE_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WUZY"
    },
    "WYBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WYBO_FF47n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WYBO"
    },
    "WYCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WYCE_FF40_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WYCE"
    },
    "WYCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WYCO_SPR_PIX_DB5n",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "WYCO"
    },
    "WYDA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYDA_STORE_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WYDA"
    },
    "WYDE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WYDE_STORE4_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WYDE"
    },
    "WYDU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYDU_FETCHX_TO_OA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WYDU"
    },
    "WYFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WYFU_MASK_PIPE_3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "WYFU"
    },
    "WYGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYGA_ODA3_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WYGA"
    },
    "WYGO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYGO_STORE7_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WYGO"
    },
    "WYHO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "WYHO_SPR_PIPE_A4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "33",
      "tag": "WYHO"
    },
    "WYJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and_or3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "WYJA_OAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "04",
      "tag": "WYJA"
    },
    "WYJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYJU_LCDC2_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WYJU"
    },
    "WYKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WYKA_WIN_X3",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "WYKA"
    },
    "WYKO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "WYKO_WIN_X6",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "WYKO"
    },
    "WYKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYKY_CD2_TO_ODB2",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "WYKY"
    },
    "WYLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WYLA_STORE6_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WYLA"
    },
    "WYLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WYLE_FF44n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WYLE"
    },
    "WYLU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WYLU_STORE4_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WYLU"
    },
    "WYMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 3,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WYMO_LCDC_WINENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "WYMO"
    },
    "WYNA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "WYNA_STORE3_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WYNA"
    },
    "WYNO": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "WYNO_OAM_LATCH_DB4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "WYNO"
    },
    "WYPO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYPO_LCDC0_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WYPO"
    },
    "WYRU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "WYRU_PIX_SP_HIp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "WYRU"
    },
    "WYSE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYSE_STORE_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WYSE"
    },
    "WYSO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "WYSO_OAM_DA5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "WYSO"
    },
    "WYTE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "WYTE_STORE0_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "WYTE"
    },
    "WYVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "WYVO_FF4An",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "WYVO"
    },
    "WYWY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "WYWY_STORE6_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "WYWY"
    },
    "WYXO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WYXO_STORE2_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "WYXO"
    },
    "WYZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WYZA_STORE0_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "WYZA"
    },
    "WYZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "WYZE_FF4B_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "WYZE"
    },
    "XABA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XABA_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XABA"
    },
    "XABE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XABE_STORE3_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XABE"
    },
    "XABO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XABO_STORE4_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XABO"
    },
    "XABU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XABU_OLA_TO_CBD6",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XABU"
    },
    "XACA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XACA_OLB_TO_CBD0",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XACA"
    },
    "XACO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 5,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XACO_WIN_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XACO"
    },
    "XADO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XADO_STORE_SPRITE_An",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XADO"
    },
    "XADU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XADU_SPRITE_IDX0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XADU"
    },
    "XAFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XAFO_LCDC_BGMAPn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "XAFO"
    },
    "XAFU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "XAFU_OAM_LATCH_DA5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XAFU"
    },
    "XAGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAGA_LY5n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XAGA"
    },
    "XAGE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "XAGE_STORE4_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XAGE"
    },
    "XAGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XAGU_OLB_TO_CBD1",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XAGU"
    },
    "XAHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XAHA_STORE4_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XAHA"
    },
    "XAHE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAHE_WX05_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XAHE"
    },
    "XAHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAHO_STORE6_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XAHO"
    },
    "XAHY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAHY_LINE_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XAHY"
    },
    "XAJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XAJO_X_009p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XAJO"
    },
    "XAJU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAJU_OBP04_TO_CD4",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XAJU"
    },
    "XAKO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XAKO_STORE0_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XAKO"
    },
    "XAKU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XAKU_STORE7_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XAKU"
    },
    "XAKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAKY_CA00_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XAKY"
    },
    "XALA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XALA_MASK_PIPE_SET1",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XALA"
    },
    "XALO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XALO_OBP0_D3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XALO"
    },
    "XALY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "XALY_0x00xxxx",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XALY"
    },
    "XAMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAMO_WX04_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XAMO"
    },
    "XANA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XANA_OBP0_D7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XANA"
    },
    "XANE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XANE_VRAM_LOCKn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XANE"
    },
    "XANO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XANO_PX167p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XANO"
    },
    "XAPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 16,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAPO_VID_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "XAPO"
    },
    "XARE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XARE_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "XARE"
    },
    "XARO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XARO_FF42p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XARO"
    },
    "XARY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XARY_OBP00_TO_CD0",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XARY"
    },
    "XATO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XATO_SPR_PIX_RST4",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "XATO"
    },
    "XATU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XATU_SPX6n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XATU"
    },
    "XATY": {
      "cell_type": "LOGIC",
      "doc": "// die NOR",
      "fanout": 1,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XATY_STAT_MODE1n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XATY"
    },
    "XAVE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XAVE_STORE4_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XAVE"
    },
    "XAVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XAVU_STORE3_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XAVU"
    },
    "XAVY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAVY_FF43p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XAVY"
    },
    "XAWO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAWO_OBP07_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XAWO"
    },
    "XAXA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XAXA_OBP06_TO_CD6",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XAXA"
    },
    "XAYO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAYO_FF48p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XAYO"
    },
    "XAYU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XAYU_FF45p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XAYU"
    },
    "XAZY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XAZY_STORE2_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XAZY"
    },
    "XEBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "XEBA_STORE0_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XEBA"
    },
    "XEBE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEBE_SYS_RSTn",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "XEBE"
    },
    "XEBU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XEBU_LCDC7_TO_CD7",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XEBU"
    },
    "XECA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XECA_CA04_TO_VA04",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XECA"
    },
    "XECU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XECU_SPRITE_IDX5p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XECU"
    },
    "XEDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEDA_FF46p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XEDA"
    },
    "XEDU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 13,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEDU_VRAM_LOCKp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XEDU"
    },
    "XEDY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XEDY_SPRITE_IDX1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XEDY"
    },
    "XEFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XEFE_STORE4_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XEFE"
    },
    "XEFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEFY_SPRITE_DONEn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XEFY"
    },
    "XEGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEGA_OAM_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XEGA"
    },
    "XEGE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XEGE_STORE4_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XEGE"
    },
    "XEGU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XEGU_OAM_DA1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XEGU"
    },
    "XEGY": {
      "cell_type": "LOGIC",
      "doc": "// feet facing gnd",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XEGY",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XEGY"
    },
    "XEHE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XEHE_ODA7_TO_VA11",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XEHE"
    },
    "XEHO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 8,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XEHO_PX0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "XEHO"
    },
    "XEJA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XEJA_WX03_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XEJA"
    },
    "XEJU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XEJU_STORE4_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XEJU"
    },
    "XEKA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XEKA_STORE3_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XEKA"
    },
    "XELE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XELE_OLA_TO_CBD1",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XELE"
    },
    "XELO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XELO_FF48_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XELO"
    },
    "XELY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XELY_MASK_PIPE_SET5",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XELY"
    },
    "XEMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEMU_OAM_A6p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XEMU"
    },
    "XENA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XENA_STORE_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XENA"
    },
    "XENO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XENO_A01n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XENO"
    },
    "XENU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XENU_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XENU"
    },
    "XENY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XENY_STORE3_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XENY"
    },
    "XEPA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XEPA_STORE4_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XEPA"
    },
    "XEPE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XEPE_STORE0_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XEPE"
    },
    "XEPO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XEPO_LY1n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XEPO"
    },
    "XEPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XEPU_OLB_TO_CBD2",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XEPU"
    },
    "XERA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XERA_A03n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XERA"
    },
    "XERE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XERE_STORE9_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XERE"
    },
    "XERO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XERO_LCDC1_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XERO"
    },
    "XERU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XERU_OBP0_D4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XERU"
    },
    "XETE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff22",
      "input_ports": [
        "CLKp",
        "SETn",
        "RSTn",
        "Dp"
      ],
      "long_name": "XETE_MASK_PIPE_4",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "26",
      "tag": "XETE"
    },
    "XEVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XEVA_STORE3_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XEVA"
    },
    "XEXA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XEXA_STORE9_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XEXA"
    },
    "XEXU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XEXU_SPR_PIX_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "XEXU"
    },
    "XEZE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XEZE_WIN_MAP_READp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XEZE"
    },
    "XOBA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XOBA_CA05_TO_VA05",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XOBA"
    },
    "XOBE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XOBE_SPRITE_IDX3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XOBE"
    },
    "XOBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XOBO_OBP05_TO_CD5",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XOBO"
    },
    "XOCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOCE_xBCxxFGx",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XOCE"
    },
    "XODO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XODO_VID_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "XODO"
    },
    "XODU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 6,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XODU_PX2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "XODU"
    },
    "XODY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XODY_CA03_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XODY"
    },
    "XOFO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "XOFO_WIN_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XOFO"
    },
    "XOGA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOGA_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XOGA"
    },
    "XOGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOGY_FF44p",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XOGY"
    },
    "XOJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XOJA_SPRITE6_GETp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XOJA"
    },
    "XOKE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XOKE_OBP01_TO_CD1",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XOKE"
    },
    "XOLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 7,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOLA_A00n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XOLA"
    },
    "XOLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XOLE_SPR_PIX_RST5",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "XOLE"
    },
    "XOLO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XOLO_WIN_X7",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "27",
      "tag": "XOLO"
    },
    "XOLY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XOLY_STORE3_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XOLY"
    },
    "XOMA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XOMA_FF48_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XOMA"
    },
    "XOMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XOMY_STORE3_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XOMY"
    },
    "XONA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 5,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XONA_LCDC_LCDENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "XONA"
    },
    "XONO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XONO_FLIP_X",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XONO"
    },
    "XONU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XONU_HILO_TO_VA00",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XONU"
    },
    "XOPO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XOPO_CA06_TO_VA06",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XOPO"
    },
    "XORA": {
      "cell_type": "LOGIC",
      "doc": "// feet facing gnd",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XORA",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XORA"
    },
    "XORE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XORE_SYS_RSTp",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "XORE"
    },
    "XOSU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XOSU_STORE6_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XOSU"
    },
    "XOSY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XOSY_STORE2_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XOSY"
    },
    "XOTA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOTA_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XOTA"
    },
    "XOTE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XOTE_OAM_DA6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XOTE"
    },
    "XOTU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XOTU_STORE9_I3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XOTU"
    },
    "XOVA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XOVA_OBP0_D2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XOVA"
    },
    "XOVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOVU_SPRITE_MASK7p",
      "output_ports": [
        "qp"
      ],
      "page": "34",
      "tag": "XOVU"
    },
    "XOWO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOWO_LY7n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XOWO"
    },
    "XOZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XOZY_FF48_RDn",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XOZY"
    },
    "XUBO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUBO_FF40_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XUBO"
    },
    "XUBY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XUBY_OBP03_TO_CD3",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XUBY"
    },
    "XUCE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUCE_LY6n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XUCE"
    },
    "XUCO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUCO_STORE6_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XUCO"
    },
    "XUCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUCY_WIN_TILE_READn",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XUCY"
    },
    "XUDY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XUDY_STORE4_RSTp_evn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XUDY"
    },
    "XUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUFA_FF45_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XUFA"
    },
    "XUFO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XUFO_STORE9_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XUFO"
    },
    "XUFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XUFU_OBP0_D0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XUFU"
    },
    "XUFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUFY_FF48_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XUFY"
    },
    "XUGU": {
      "cell_type": "LOGIC",
      "doc": "// 128 + 32 + 4 + 2 + 1 = 167",
      "fanout": 1,
      "gate": "nand5",
      "input_ports": [
        "a",
        "b",
        "c",
        "d",
        "e"
      ],
      "long_name": "XUGU_PX167n",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XUGU"
    },
    "XUHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUHA_FETCH_HILOp",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XUHA"
    },
    "XUHO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUHO_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XUHO"
    },
    "XUHY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUHY_LY3n",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XUHY"
    },
    "XUJA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUJA_SPR_OAM_LATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XUJA"
    },
    "XUJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUJO_STORE6_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XUJO"
    },
    "XUJY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUJY_OAM_CLKENp",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XUJY"
    },
    "XUKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUKE",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XUKE"
    },
    "XUKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUKU_MASK_PIPE_SET4",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XUKU"
    },
    "XUKY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XUKY_OBP0_D1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XUKY"
    },
    "XULA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XULA_PIX_SP_LOp",
      "output_ports": [
        "qp"
      ],
      "page": "35",
      "tag": "XULA"
    },
    "XULO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XULO_WX06_TO_VA03",
      "output_ports": [
        "qp"
      ],
      "page": "27",
      "tag": "XULO"
    },
    "XUNA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XUNA_OLB_TO_CBD4",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XUNA"
    },
    "XUNO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XUNO_OBP02_TO_CD2",
      "output_ports": [
        "qp"
      ],
      "page": "36",
      "tag": "XUNO"
    },
    "XUNY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XUNY_STORE0_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XUNY"
    },
    "XUPA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUPA_CPU_OAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XUPA"
    },
    "XUPO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XUPO_OBP0_D6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XUPO"
    },
    "XUPY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 6,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUPY_ABxxEFxx",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XUPY"
    },
    "XUQU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUQU_SPRITE_AB",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XUQU"
    },
    "XURA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XURA_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XURA"
    },
    "XURY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XURY_STORE4_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XURY"
    },
    "XUSO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XUSO_OAM_DA0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XUSO"
    },
    "XUSY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 9,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XUSY_A02n",
      "output_ports": [
        "qp"
      ],
      "page": "22",
      "tag": "XUSY"
    },
    "XUTE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XUTE_STORE9_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XUTE"
    },
    "XUTO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XUTO_CPU_OAM_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XUTO"
    },
    "XUVO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XUVO_OLA_TO_CBD3",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XUVO"
    },
    "XUVY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XUVY_STORE9_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XUVY"
    },
    "XUXU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XUXU_CA01_TO_VA01",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XUXU"
    },
    "XUZO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XUZO_STORE9_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XUZO"
    },
    "XYBA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XYBA_STORE3_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XYBA"
    },
    "XYBO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XYBO_CA07_TO_VA07",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XYBO"
    },
    "XYDO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 7,
      "gate": "dff17",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "XYDO_PX3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "XYDO"
    },
    "XYFE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XYFE_STORE9_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XYFE"
    },
    "XYFY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYFY_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYFY"
    },
    "XYGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XYGO_STORE7_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XYGO"
    },
    "XYGU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "XYGU_OLB_TO_CBD3",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "XYGU"
    },
    "XYHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYHA_STORE3_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYHA"
    },
    "XYJU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XYJU_OAM_DA3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "XYJU"
    },
    "XYKE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYKE_MASK_PIPE_DB7n",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XYKE"
    },
    "XYKY": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "XYKY_OAM_LATCH_DB0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "XYKY"
    },
    "XYLA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "or2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYLA_STORE4_MATCH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYLA"
    },
    "XYLE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYLE",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XYLE"
    },
    "XYLO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XYLO_LCDC_SPENn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "XYLO"
    },
    "XYLY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYLY_FF45_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "23",
      "tag": "XYLY"
    },
    "XYME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYME_SPRITE6_GETn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYME"
    },
    "XYMO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "XYMO_LCDC_SPSIZEn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "23",
      "tag": "XYMO"
    },
    "XYMU": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 23,
      "gate": "nor_latch",
      "input_ports": [
        "SETp",
        "RSTp"
      ],
      "long_name": "XYMU_RENDERINGn",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "21",
      "tag": "XYMU"
    },
    "XYNA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XYNA_STORE7_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XYNA"
    },
    "XYNE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XYNE_CA02_TO_VA02",
      "output_ports": [
        "qp"
      ],
      "page": "25",
      "tag": "XYNE"
    },
    "XYNU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "XYNU_STORE4_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "XYNU"
    },
    "XYNY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYNY_ABCDxxxx",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XYNY"
    },
    "XYRA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XYRA_STORE9_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "XYRA"
    },
    "XYRE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XYRE_STORE4_GET_I3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "XYRE"
    },
    "XYRU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYRU_MASK_PIPE_SET3",
      "output_ports": [
        "qp"
      ],
      "page": "26",
      "tag": "XYRU"
    },
    "XYSO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYSO_xBCDxFGH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYSO"
    },
    "XYTO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "XYTO_CD6_TO_ODB6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "XYTO"
    },
    "XYVA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "XYVA_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "XYVA"
    },
    "XYVE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYVE_SPR_PIX_RST7",
      "output_ports": [
        "qp"
      ],
      "page": "33",
      "tag": "XYVE"
    },
    "XYVO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "XYVO_y144p",
      "output_ports": [
        "qp"
      ],
      "page": "21",
      "tag": "XYVO"
    },
    "XYZE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8p",
      "input_ports": [
        "CLKp",
        "Dn"
      ],
      "long_name": "XYZE_OBP0_D5n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "36",
      "tag": "XYZE"
    },
    "YAZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YAZA_MODE_DBG1n",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "YAZA"
    },
    "YBED": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YBED_STORE4_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YBED"
    },
    "YBER": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YBER_STORE9_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YBER"
    },
    "YBEZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "YBEZ_STORE6_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YBEZ"
    },
    "YBOG": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YBOG_OAM_DA4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YBOG"
    },
    "YBOX": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YBOX_STORE4_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YBOX"
    },
    "YBUK": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YBUK_STORE6_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YBUK"
    },
    "YCAH": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YCAH_STORE3_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YCAH"
    },
    "YCEB": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YCEB_OAM_LATCH_DA1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YCEB"
    },
    "YCOL": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YCOL_STORE6_X0p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YCOL"
    },
    "YDAJ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YDAJ_STORE3_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YDAJ"
    },
    "YDOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YDOT_STORE6_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YDOT"
    },
    "YDUF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "YDUF_SPRITE_IDX4p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YDUF"
    },
    "YDUG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "YDUG_STORE0_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YDUG"
    },
    "YDYV": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YDYV_OAM_LATCH_DA0n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YDYV"
    },
    "YFAG": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YFAG_STORE3_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YFAG"
    },
    "YFAP": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "YFAP_OLA_TO_CBD0",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YFAP"
    },
    "YFEL": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 4,
      "gate": "dff17_any",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "YFEL_SCAN0",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "28",
      "tag": "YFEL"
    },
    "YFOC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YFOC_OAM_A3p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YFOC"
    },
    "YFOP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YFOP_STORE9_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YFOP"
    },
    "YFOT": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YFOT_OAM_A2p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YFOT"
    },
    "YFUN": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YFUN_STORE0_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YFUN"
    },
    "YGAJ": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YGAJ_STORE4_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YGAJ"
    },
    "YGEM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 2,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "YGEM_STORE9_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YGEM"
    },
    "YGUM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YGUM_STORE7_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YGUM"
    },
    "YGUS": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YGUS_STORE0_I0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YGUS"
    },
    "YHAL": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YHAL_STORE9_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YHAL"
    },
    "YHOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YHOK_STORE3_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YHOK"
    },
    "YJEM": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YJEM_STORE3_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YJEM"
    },
    "YJEX": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YJEX_OAM_DA2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YJEX"
    },
    "YKOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YKOK_STORE4_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YKOK"
    },
    "YKOZ": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YKOZ_STORE6_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YKOZ"
    },
    "YKUK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YKUK_STORE2_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YKUK"
    },
    "YLAH": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YLAH_STORE0_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YLAH"
    },
    "YLEV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YLEV_STORE9_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YLEV"
    },
    "YLOR": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YLOR_OAM_DB0p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YLOR"
    },
    "YLOV": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YLOV_STORE2_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YLOV"
    },
    "YLOZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 3,
      "gate": "nand3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "YLOZ_STORE3_MATCHn",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YLOZ"
    },
    "YLYC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YLYC_OAM_B_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YLYC"
    },
    "YMAM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YMAM_STORE9_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YMAM"
    },
    "YMEM": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YMEM_STORE6_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YMEM"
    },
    "YMEV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YMEV_OAM_A5p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YMEV"
    },
    "YNAZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YNAZ_STORE4_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YNAZ"
    },
    "YNEP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YNEP_STORE9_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YNEP"
    },
    "YNEV": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YNEV_STORE9_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YNEV"
    },
    "YNYC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YNYC_OAM_A_WRp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YNYC"
    },
    "YPOD": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YPOD_STORE9_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YPOD"
    },
    "YPON": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "YPON_OLA_TO_CBD2",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YPON"
    },
    "YPOZ": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YPOZ_STORE7_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YPOZ"
    },
    "YPUK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YPUK_STORE0_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YPUK"
    },
    "YPUR": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YPUR_SPX2n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YPUR"
    },
    "YRAC": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YRAC_STORE6_X1p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YRAC"
    },
    "YRAD": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YRAD_STORE9_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YRAD"
    },
    "YROP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YROP_STORE9_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YROP"
    },
    "YRUM": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YRUM_OAM_LATCH_DB1n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YRUM"
    },
    "YRYV": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YRYV_OAM_OEp",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YRYV"
    },
    "YSES": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YSES_OAM_LATCH_DA6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YSES"
    },
    "YSEX": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YSEX_OAM_LATCH_DB2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YSEX"
    },
    "YSOK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YSOK_STORE0_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YSOK"
    },
    "YTUB": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YTUB_STORE9_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YTUB"
    },
    "YTUX": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "YTUX_OLA_TO_CBD7",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YTUX"
    },
    "YTYP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YTYP_STORE9_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YTYP"
    },
    "YULA": {
      "cell_type": "LOGIC",
      "doc": "// def AND",
      "fanout": 1,
      "gate": "and3",
      "input_ports": [
        "a",
        "b",
        "c"
      ],
      "long_name": "YULA_BOOT_RDp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "YULA"
    },
    "YVAC": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YVAC_STORE9_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YVAC"
    },
    "YVAG": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YVAG_STORE6_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YVAG"
    },
    "YVAL": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YVAL_OAM_OEn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YVAL"
    },
    "YVAP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YVAP_STORE3_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YVAP"
    },
    "YVEL": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "YVEL_OAM_LATCH_DB3n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YVEL"
    },
    "YVOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YVOK_SPX3n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YVOK"
    },
    "YVOM": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YVOM_OAM_A4p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YVOM"
    },
    "YVUC": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YVUC_CD6_TO_ODA6",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YVUC"
    },
    "YVUZ": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "YVUZ_STORE3_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YVUZ"
    },
    "YWAK": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YWAK_STORE0_I5n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YWAK"
    },
    "YWAP": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YWAP_STORE6_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YWAP"
    },
    "YWAV": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "YWAV_STORE3_GET_L3",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "YWAV"
    },
    "YWEG": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "YWEG_OLA_TO_CBD5",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YWEG"
    },
    "YWOK": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YWOK_OAM_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "YWOK"
    },
    "YWOS": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "YWOS_STORE3_MATCHBp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "YWOS"
    },
    "YZAB": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YZAB_OAM_DA7p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "YZAB"
    },
    "YZEP": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YZEP_STORE0_I2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YZEP"
    },
    "YZET": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "YZET_OAM_A7p",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "YZET"
    },
    "YZOF": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "YZOF_STORE9_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YZOF"
    },
    "YZOR": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YZOR_STORE9_I1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "YZOR"
    },
    "YZOS": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 2,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "YZOS_OAM_DB6p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "YZOS"
    },
    "ZABY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZABY_STORE2_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZABY"
    },
    "ZADO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nand2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZADO_BOOT_CSn",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ZADO"
    },
    "ZADU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ZADU_xxxx0000_XX",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ZADU"
    },
    "ZAFU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZAFU_STORE6_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZAFU"
    },
    "ZAGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZAGO_SPX0n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZAGO"
    },
    "ZAHA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZAHA_STORE0_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZAHA"
    },
    "ZAJA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZAJA_CD3_TO_ODB3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZAJA"
    },
    "ZAKO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ZAKO_STORE0_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZAKO"
    },
    "ZAKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZAKU_STORE4_MATCH2n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZAKU"
    },
    "ZAKY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZAKY_CD1_TO_ODA1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZAKY"
    },
    "ZALA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZALA_STORE4_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZALA"
    },
    "ZAMY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZAMY_CD0_TO_ODB0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZAMY"
    },
    "ZAPE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 8,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZAPE_STORE6_clk",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ZAPE"
    },
    "ZARE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZARE_STORE6_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZARE"
    },
    "ZARO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZARO_STORE9_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZARO"
    },
    "ZATE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZATE_STORE4_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZATE"
    },
    "ZATO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZATO_CD5_TO_ODA5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZATO"
    },
    "ZAVE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZAVE_STORE0_GET_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZAVE"
    },
    "ZAXA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZAXA_CD0_TO_ODA0",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZAXA"
    },
    "ZAXE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ZAXE_OAM_LATCH_DA4n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "ZAXE"
    },
    "ZAXY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZAXY_xBxDxFxH",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ZAXY"
    },
    "ZEBA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZEBA_STORE0_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEBA"
    },
    "ZECA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ZECA_OAM_LATCH_DA7n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "ZECA"
    },
    "ZECE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZECE_STORE0_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZECE"
    },
    "ZECU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZECU_STORE6_X6p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZECU"
    },
    "ZEDA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZEDA_STORE9_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEDA"
    },
    "ZEDY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZEDY_STORE0_GET_L1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZEDY"
    },
    "ZEFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZEFE_STORE4_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEFE"
    },
    "ZEHA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "ZEHA_OLB_TO_CBD6",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEHA"
    },
    "ZEJO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZEJO_STORE9_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEJO"
    },
    "ZEME": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZEME_AxCxExGx",
      "output_ports": [
        "qp"
      ],
      "page": "01",
      "tag": "ZEME"
    },
    "ZEMU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZEMU_STORE6_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZEMU"
    },
    "ZENE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZENE_STORE3_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZENE"
    },
    "ZERY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZERY_BOOT_CSp",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ZERY"
    },
    "ZESA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZESA_STORE6_X7p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZESA"
    },
    "ZETU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZETU_STORE0_GET_I0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZETU"
    },
    "ZEXE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZEXE_STORE3_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZEXE"
    },
    "ZEXO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZEXO_STORE6_L2n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZEXO"
    },
    "ZEZY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZEZY_OAM_DB3p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZEZY"
    },
    "ZOCY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 10,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZOCY_SPX1n_new",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZOCY"
    },
    "ZODO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZODO_OAM_OEn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZODO"
    },
    "ZOFE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZOFE_OAM_A_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZOFE"
    },
    "ZOGO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZOGO_STORE6_X5p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZOGO"
    },
    "ZOGY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZOGY_STORE0_MATCH0n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZOGY"
    },
    "ZOJY": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZOJY_STORE9_GET_I1",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZOJY"
    },
    "ZOKY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZOKY_STORE0_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZOKY"
    },
    "ZOLA": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZOLA_STORE0_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZOLA"
    },
    "ZOLY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZOLY_STORE6_X4p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZOLY"
    },
    "ZONE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZONE_OAM_B_WRn",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZONE"
    },
    "ZONY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZONY_STORE0_I4n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZONY"
    },
    "ZOPU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZOPU_CD1_TO_ODB1",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZOPU"
    },
    "ZORO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ZORO_0000xxxx_XX",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ZORO"
    },
    "ZOZO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZOZO_CD3_TO_ODA3",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZOZO"
    },
    "ZUBE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZUBE_STORE6_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZUBE"
    },
    "ZUCA": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ZUCA_OAM_LATCH_DA2n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "29",
      "tag": "ZUCA"
    },
    "ZUDO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUDO_STORE6_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZUDO"
    },
    "ZUFA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "and2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZUFA_0000_00FF",
      "output_ports": [
        "qp"
      ],
      "page": "07",
      "tag": "ZUFA"
    },
    "ZUFE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUFE_CD7_TO_ODA7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZUFE"
    },
    "ZUFO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUFO_CD4_TO_ODA4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZUFO"
    },
    "ZUGA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUGA_CD4_TO_ODB4",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZUGA"
    },
    "ZUKE": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUKE_STORE2_GET_L2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZUKE"
    },
    "ZULO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZULO_STORE6_MATCH3n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZULO"
    },
    "ZULU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZULU_STORE0_X3p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZULU"
    },
    "ZUMO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUMO_CD5_TO_ODB5",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZUMO"
    },
    "ZUMU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZUMU_STORE0_GET_L0",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZUMU"
    },
    "ZUMY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZUMY_STORE6_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZUMY"
    },
    "ZURE": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "nor4",
      "input_ports": [
        "a",
        "b",
        "c",
        "d"
      ],
      "long_name": "ZURE_STORE3_MATCHAp",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZURE"
    },
    "ZURO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZURO_STORE3_L0n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZURO"
    },
    "ZURU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 4,
      "gate": "not1",
      "input_ports": [
        "a"
      ],
      "long_name": "ZURU_STORE6_CLKp",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ZURU"
    },
    "ZURY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZURY_STORE3_L3n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZURY"
    },
    "ZUVE": {
      "cell_type": "LATCH",
      "doc": "",
      "fanout": 2,
      "gate": "tp_latchn",
      "input_ports": [
        "HOLDn",
        "Dp"
      ],
      "long_name": "ZUVE_OAM_LATCH_DB6n",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZUVE"
    },
    "ZUVU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZUVU_STORE6_MATCH1n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZUVU"
    },
    "ZUZA": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZUZA_STORE9_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZUZA"
    },
    "ZUZE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff13",
      "input_ports": [
        "CLKp",
        "RSTn",
        "Dp"
      ],
      "long_name": "ZUZE_SPRITE_IDX2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZUZE"
    },
    "ZUZY": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZUZY_STORE6_MATCH7n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZUZY"
    },
    "ZYFA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZYFA_CD7_TO_ODB7",
      "output_ports": [
        "qp"
      ],
      "page": "28",
      "tag": "ZYFA"
    },
    "ZYGO": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZYGO_STORE6_MATCH6n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZYGO"
    },
    "ZYJO": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff9",
      "input_ports": [
        "CLKp",
        "SETn",
        "Dp"
      ],
      "long_name": "ZYJO_STORE4_X2p_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZYJO"
    },
    "ZYKU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZYKU_STORE4_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZYKU"
    },
    "ZYLU": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZYLU_STORE3_L1n_odd",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "30",
      "tag": "ZYLU"
    },
    "ZYPO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZYPO_STORE3_GET_L5",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZYPO"
    },
    "ZYPU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZYPU_STORE4_MATCH5n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZYPU"
    },
    "ZYSA": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri10_np",
      "input_ports": [
        "OEn",
        "Dp"
      ],
      "long_name": "ZYSA_OLA_TO_CBD4",
      "output_ports": [
        "qp"
      ],
      "page": "29",
      "tag": "ZYSA"
    },
    "ZYSU": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZYSU_STORE_I2",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZYSU"
    },
    "ZYTO": {
      "cell_type": "TRIBUF",
      "doc": "",
      "fanout": 1,
      "gate": "tri6_nn",
      "input_ports": [
        "OEn",
        "Dn"
      ],
      "long_name": "ZYTO_STORE6_GET_L4",
      "output_ports": [
        "qp"
      ],
      "page": "30",
      "tag": "ZYTO"
    },
    "ZYTY": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZYTY_OAM_DB1p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZYTY"
    },
    "ZYVE": {
      "cell_type": "DFF",
      "doc": "",
      "fanout": 1,
      "gate": "dff8n",
      "input_ports": [
        "CLKn",
        "Dn"
      ],
      "long_name": "ZYVE_OAM_DB2p",
      "output_ports": [
        "qp",
        "qn"
      ],
      "page": "31",
      "tag": "ZYVE"
    },
    "ZYWU": {
      "cell_type": "LOGIC",
      "doc": "",
      "fanout": 1,
      "gate": "xor2",
      "input_ports": [
        "a",
        "b"
      ],
      "long_name": "ZYWU_STORE9_MATCH4n",
      "output_ports": [
        "qp"
      ],
      "page": "31",
      "tag": "ZYWU"
    }
  },
  "trace_map": {
    "ABAF.qp -> BYHA.b": {
      "input_cell": "BYHA",
      "input_port": "b",
      "output_cell": "ABAF",
      "output_port": "qp"
    },
    "ABAK.qp -> BYVA.a": {
      "input_cell": "BYVA",
      "input_port": "a",
      "output_cell": "ABAK",
      "output_port": "qp"
    },
    "ABEF.qp -> BOBA.b": {
      "input_cell": "BOBA",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> CYLE.b": {
      "input_cell": "CYLE",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> DETY.b": {
      "input_cell": "DETY",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> ESAJ.b": {
      "input_cell": "ESAJ",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> GASU.b": {
      "input_cell": "GASU",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> XENY.b": {
      "input_cell": "XENY",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> YFUN.b": {
      "input_cell": "YFUN",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> ZEMU.b": {
      "input_cell": "ZEMU",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> ZUZA.b": {
      "input_cell": "ZUZA",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEF.qp -> ZYPU.b": {
      "input_cell": "ZYPU",
      "input_port": "b",
      "output_cell": "ABEF",
      "output_port": "qp"
    },
    "ABEG.qp -> BUJA.Dn": {
      "input_cell": "BUJA",
      "input_port": "Dn",
      "output_cell": "ABEG",
      "output_port": "qp"
    },
    "ABEM.qp -> BUS_VRAM_A00n.arg06": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg06",
      "output_cell": "ABEM",
      "output_port": "qp"
    },
    "ABEZ.qp -> ANEL.RSTn": {
      "input_cell": "ANEL",
      "input_port": "RSTn",
      "output_cell": "ABEZ",
      "output_port": "qp"
    },
    "ABEZ.qp -> BYHA.c": {
      "input_cell": "BYHA",
      "input_port": "c",
      "output_cell": "ABEZ",
      "output_port": "qp"
    },
    "ABEZ.qp -> CATU.RSTn": {
      "input_cell": "CATU",
      "input_port": "RSTn",
      "output_cell": "ABEZ",
      "output_port": "qp"
    },
    "ABEZ.qp -> CENO.RSTn": {
      "input_cell": "CENO",
      "input_port": "RSTn",
      "output_cell": "ABEZ",
      "output_port": "qp"
    },
    "ABOD.carry -> BEWY.carry": {
      "input_cell": "BEWY",
      "input_port": "carry",
      "output_cell": "ABOD",
      "output_port": "carry"
    },
    "ABOD.sum -> AFEB.Dn": {
      "input_cell": "AFEB",
      "input_port": "Dn",
      "output_cell": "ABOD",
      "output_port": "sum"
    },
    "ABOL.qp -> BAPY.a": {
      "input_cell": "BAPY",
      "input_port": "a",
      "output_cell": "ABOL",
      "output_port": "qp"
    },
    "ABOL.qp -> BATE.c": {
      "input_cell": "BATE",
      "input_port": "c",
      "output_cell": "ABOL",
      "output_port": "qp"
    },
    "ABOL.qp -> BELU.b": {
      "input_cell": "BELU",
      "input_port": "b",
      "output_cell": "ABOL",
      "output_port": "qp"
    },
    "ABOL.qp -> BUTY.a": {
      "input_cell": "BUTY",
      "input_port": "a",
      "output_cell": "ABOL",
      "output_port": "qp"
    },
    "ABON.qp -> ABEM.OEn": {
      "input_cell": "ABEM",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> AGAG.OEn": {
      "input_cell": "AGAG",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> ARAS.OEn": {
      "input_cell": "ARAS",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> BAXE.OEn": {
      "input_cell": "BAXE",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> DYSO.OEn": {
      "input_cell": "DYSO",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> FAMU.OEn": {
      "input_cell": "FAMU",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> FUGY.OEn": {
      "input_cell": "FUGY",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> GAVO.OEn": {
      "input_cell": "GAVO",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> GEGU.OEn": {
      "input_cell": "GEGU",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> GOTU.OEn": {
      "input_cell": "GOTU",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> WUNE.OEn": {
      "input_cell": "WUNE",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> WYGA.OEn": {
      "input_cell": "WYGA",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABON.qp -> XEHE.OEn": {
      "input_cell": "XEHE",
      "input_port": "OEn",
      "output_cell": "ABON",
      "output_port": "qp"
    },
    "ABOP.qp -> BACO.Dn": {
      "input_cell": "BACO",
      "input_port": "Dn",
      "output_cell": "ABOP",
      "output_port": "qp"
    },
    "ABOV.qp -> CATU.Dp": {
      "input_cell": "CATU",
      "input_port": "Dp",
      "output_cell": "ABOV",
      "output_port": "qp"
    },
    "ABUG.qp -> BEFE.Dn": {
      "input_cell": "BEFE",
      "input_port": "Dn",
      "output_cell": "ABUG",
      "output_port": "qp"
    },
    "ABUX.qp -> BODU.Dn": {
      "input_cell": "BODU",
      "input_port": "Dn",
      "output_cell": "ABUX",
      "output_port": "qp"
    },
    "ABUZ.qp -> SEPY.a": {
      "input_cell": "SEPY",
      "input_port": "a",
      "output_cell": "ABUZ",
      "output_port": "qp"
    },
    "ABUZ.qp -> TOZA.a": {
      "input_cell": "TOZA",
      "input_port": "a",
      "output_cell": "ABUZ",
      "output_port": "qp"
    },
    "ABUZ.qp -> TUCA.b": {
      "input_cell": "TUCA",
      "input_port": "b",
      "output_cell": "ABUZ",
      "output_port": "qp"
    },
    "ACAM.qp -> DUSE.b": {
      "input_cell": "DUSE",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> DUZE.b": {
      "input_cell": "DUZE",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> EDYM.b": {
      "input_cell": "EDYM",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> FUZU.b": {
      "input_cell": "FUZU",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> GUZO.b": {
      "input_cell": "GUZO",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> XEJU.b": {
      "input_cell": "XEJU",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> XOSU.b": {
      "input_cell": "XOSU",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> YHOK.b": {
      "input_cell": "YHOK",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> YMAM.b": {
      "input_cell": "YMAM",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAM.qp -> ZOGY.b": {
      "input_cell": "ZOGY",
      "input_port": "b",
      "output_cell": "ACAM",
      "output_port": "qp"
    },
    "ACAT.qp -> BYZO.a": {
      "input_cell": "BYZO",
      "input_port": "a",
      "output_cell": "ACAT",
      "output_port": "qp"
    },
    "ACEF.qp -> AGEM.Dp": {
      "input_cell": "AGEM",
      "input_port": "Dp",
      "output_cell": "ACEF",
      "output_port": "qp"
    },
    "ACEN.qp -> BAFY.a": {
      "input_cell": "BAFY",
      "input_port": "a",
      "output_cell": "ACEN",
      "output_port": "qp"
    },
    "ACEP.qp -> BACE.Dn": {
      "input_cell": "BACE",
      "input_port": "Dn",
      "output_cell": "ACEP",
      "output_port": "qp"
    },
    "ACOT.qp -> BUS_OAM_DA05n.arg01": {
      "input_cell": "BUS_OAM_DA05n",
      "input_port": "arg01",
      "output_cell": "ACOT",
      "output_port": "qp"
    },
    "ACUL.sum -> AJAN.Dn": {
      "input_cell": "AJAN",
      "input_port": "Dn",
      "output_cell": "ACUL",
      "output_port": "sum"
    },
    "ACYL.qp -> AJEP.a": {
      "input_cell": "AJEP",
      "input_port": "a",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ACYL.qp -> AJUJ.b": {
      "input_cell": "AJUJ",
      "input_port": "b",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ACYL.qp -> APAR.a": {
      "input_cell": "APAR",
      "input_port": "a",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ACYL.qp -> ASAM.a": {
      "input_cell": "ASAM",
      "input_port": "a",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ACYL.qp -> AVER.a": {
      "input_cell": "AVER",
      "input_port": "a",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ACYL.qp -> XATY.a": {
      "input_cell": "XATY",
      "input_port": "a",
      "output_cell": "ACYL",
      "output_port": "qp"
    },
    "ADAH.qp -> APAG.b1": {
      "input_cell": "APAG",
      "input_port": "b1",
      "output_cell": "ADAH",
      "output_port": "qp"
    },
    "ADAR.qp -> AFAS.a": {
      "input_cell": "AFAS",
      "input_port": "a",
      "output_cell": "ADAR",
      "output_port": "qp"
    },
    "ADAZ.qp -> CEVA.b": {
      "input_cell": "CEVA",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> COLU.b": {
      "input_cell": "COLU",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> DOZO.b": {
      "input_cell": "DOZO",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> DUCU.b": {
      "input_cell": "DUCU",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> GABU.b": {
      "input_cell": "GABU",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> WYZA.b": {
      "input_cell": "WYZA",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> XAHA.b": {
      "input_cell": "XAHA",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> XAVU.b": {
      "input_cell": "XAVU",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> ZEJO.b": {
      "input_cell": "ZEJO",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADAZ.qp -> ZYGO.b": {
      "input_cell": "ZYGO",
      "input_port": "b",
      "output_cell": "ADAZ",
      "output_port": "qp"
    },
    "ADYB.qp -> BUS_SPR_I5.arg08": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg08",
      "output_cell": "ADYB",
      "output_port": "qp"
    },
    "ADYK.qn -> ADAR.a": {
      "input_cell": "ADAR",
      "input_port": "a",
      "output_cell": "ADYK",
      "output_port": "qn"
    },
    "ADYK.qp -> AFUR.Dp": {
      "input_cell": "AFUR",
      "input_port": "Dp",
      "output_cell": "ADYK",
      "output_port": "qp"
    },
    "AFAR.qp -> ASOL.RSTp": {
      "input_cell": "ASOL",
      "input_port": "RSTp",
      "output_cell": "AFAR",
      "output_port": "qp"
    },
    "AFAS.qp -> AREV.b": {
      "input_cell": "AREV",
      "input_port": "b",
      "output_cell": "AFAS",
      "output_port": "qp"
    },
    "AFEB.qp -> BUS_VRAM_A01n.arg02": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg02",
      "output_cell": "AFEB",
      "output_port": "qp"
    },
    "AFEN.qp -> BUS_SPR_I2.arg08": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg08",
      "output_cell": "AFEN",
      "output_port": "qp"
    },
    "AFEP.qp -> BUGO.a": {
      "input_cell": "BUGO",
      "input_port": "a",
      "output_cell": "AFEP",
      "output_port": "qp"
    },
    "AFEP.qp -> BUTO.a": {
      "input_cell": "BUTO",
      "input_port": "a",
      "output_cell": "AFEP",
      "output_port": "qp"
    },
    "AFER.qp -> AVOR.a": {
      "input_cell": "AVOR",
      "input_port": "a",
      "output_cell": "AFER",
      "output_port": "qp"
    },
    "AFER.qp -> SIG_CPU_INT_RESETp.Dp": {
      "input_cell": "SIG_CPU_INT_RESETp",
      "input_port": "Dp",
      "output_cell": "AFER",
      "output_port": "qp"
    },
    "AFOZ.qp -> BUS_SPR_I1.arg02": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg02",
      "output_cell": "AFOZ",
      "output_port": "qp"
    },
    "AFUR.qn -> ALEF.Dp": {
      "input_cell": "ALEF",
      "input_port": "Dp",
      "output_cell": "AFUR",
      "output_port": "qn"
    },
    "AFUR.qp -> ATYP.a": {
      "input_cell": "ATYP",
      "input_port": "a",
      "output_cell": "AFUR",
      "output_port": "qp"
    },
    "AFUT.qp -> AHAC.Dn": {
      "input_cell": "AHAC",
      "input_port": "Dn",
      "output_cell": "AFUT",
      "output_port": "qp"
    },
    "AFYM.qp -> BUJY.Dn": {
      "input_cell": "BUJY",
      "input_port": "Dn",
      "output_cell": "AFYM",
      "output_port": "qp"
    },
    "AFYX.qp -> BAZU.Dn": {
      "input_cell": "BAZU",
      "input_port": "Dn",
      "output_cell": "AFYX",
      "output_port": "qp"
    },
    "AGAG.qp -> BUS_VRAM_A03n.arg06": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg06",
      "output_cell": "AGAG",
      "output_port": "qp"
    },
    "AGEM.qp -> APUG.Dp": {
      "input_cell": "APUG",
      "input_port": "Dp",
      "output_cell": "AGEM",
      "output_port": "qp"
    },
    "AGUT.qp -> AWOD.b": {
      "input_cell": "AWOD",
      "input_port": "b",
      "output_cell": "AGUT",
      "output_port": "qp"
    },
    "AGYK.qp -> BUS_OAM_DB05n.arg01": {
      "input_cell": "BUS_OAM_DB05n",
      "input_port": "arg01",
      "output_cell": "AGYK",
      "output_port": "qp"
    },
    "AHAC.qp -> BUS_SPR_L2.arg08": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg08",
      "output_cell": "AHAC",
      "output_port": "qp"
    },
    "AHAL.qp -> DESO.b": {
      "input_cell": "DESO",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> EJAW.b": {
      "input_cell": "EJAW",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> EWOK.b": {
      "input_cell": "EWOK",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> FYVA.b": {
      "input_cell": "FYVA",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> GUDE.b": {
      "input_cell": "GUDE",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> YBOX.b": {
      "input_cell": "YBOX",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> YVAC.b": {
      "input_cell": "YVAC",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> YVUZ.b": {
      "input_cell": "YVUZ",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> ZOKY.b": {
      "input_cell": "ZOKY",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHAL.qp -> ZULO.b": {
      "input_cell": "ZULO",
      "input_port": "b",
      "output_cell": "AHAL",
      "output_port": "qp"
    },
    "AHOC.qp -> DAMU.OEn": {
      "input_cell": "DAMU",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> DAVA.OEn": {
      "input_cell": "DAVA",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> DUVE.OEn": {
      "input_cell": "DUVE",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> ECAL.OEn": {
      "input_cell": "ECAL",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> EGEZ.OEn": {
      "input_cell": "EGEZ",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> ERAF.OEn": {
      "input_cell": "ERAF",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> EREW.OEn": {
      "input_cell": "EREW",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> ETEG.OEn": {
      "input_cell": "ETEG",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> EVAX.OEn": {
      "input_cell": "EVAX",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> EXYF.OEn": {
      "input_cell": "EXYF",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> FUHE.OEn": {
      "input_cell": "FUHE",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> FUSY.OEn": {
      "input_cell": "FUSY",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOC.qp -> FYZY.OEn": {
      "input_cell": "FYZY",
      "input_port": "OEn",
      "output_cell": "AHOC",
      "output_port": "qp"
    },
    "AHOF.qp -> ABOP.CLKn": {
      "input_cell": "ABOP",
      "input_port": "CLKn",
      "output_cell": "AHOF",
      "output_port": "qp"
    },
    "AHOF.qp -> ABUG.CLKn": {
      "input_cell": "ABUG",
      "input_port": "CLKn",
      "output_cell": "AHOF",
      "output_port": "qp"
    },
    "AHOF.qp -> AMES.CLKn": {
      "input_cell": "AMES",
      "input_port": "CLKn",
      "output_cell": "AHOF",
      "output_port": "qp"
    },
    "AHOF.qp -> AROF.CLKn": {
      "input_cell": "AROF",
      "input_port": "CLKn",
      "output_cell": "AHOF",
      "output_port": "qp"
    },
    "AHUM.qp -> BUS_SPR_L1.arg01": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg01",
      "output_cell": "AHUM",
      "output_port": "qp"
    },
    "AJAL.qp -> BUS_SPR_L2.arg00": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg00",
      "output_cell": "AJAL",
      "output_port": "qp"
    },
    "AJAN.qp -> BUS_VRAM_A04n.arg02": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg02",
      "output_cell": "AJAN",
      "output_port": "qp"
    },
    "AJAS.qp -> ASOT.a": {
      "input_cell": "ASOT",
      "input_port": "a",
      "output_cell": "AJAS",
      "output_port": "qp"
    },
    "AJAV.qp -> PIN_06.LO": {
      "input_cell": "PIN_06",
      "input_port": "LO",
      "output_cell": "AJAV",
      "output_port": "qp"
    },
    "AJAX.qp -> AGUT.b": {
      "input_cell": "AGUT",
      "input_port": "b",
      "output_cell": "AJAX",
      "output_port": "qp"
    },
    "AJEP.qp -> ASYT.a": {
      "input_cell": "ASYT",
      "input_port": "a",
      "output_cell": "AJEP",
      "output_port": "qp"
    },
    "AJON.qp -> AJUJ.c": {
      "input_cell": "AJUJ",
      "input_port": "c",
      "output_cell": "AJON",
      "output_port": "qp"
    },
    "AJON.qp -> BETE.a": {
      "input_cell": "BETE",
      "input_port": "a",
      "output_cell": "AJON",
      "output_port": "qp"
    },
    "AJUJ.qp -> AMAB.b": {
      "input_cell": "AMAB",
      "input_port": "b",
      "output_cell": "AJUJ",
      "output_port": "qp"
    },
    "AJUJ.qp -> APAG.a1": {
      "input_cell": "APAG",
      "input_port": "a1",
      "output_cell": "AJUJ",
      "output_port": "qp"
    },
    "AKOL.qp -> APEV.CLKn": {
      "input_cell": "APEV",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKOL.qp -> AXUV.CLKn": {
      "input_cell": "AXUV",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKOL.qp -> BADA.CLKn": {
      "input_cell": "BADA",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKOL.qp -> BADO.CLKn": {
      "input_cell": "BADO",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKOL.qp -> BEXY.CLKn": {
      "input_cell": "BEXY",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKOL.qp -> BYHE.CLKn": {
      "input_cell": "BYHE",
      "input_port": "CLKn",
      "output_cell": "AKOL",
      "output_port": "qp"
    },
    "AKUG.qp -> ACAT.c": {
      "input_cell": "ACAT",
      "input_port": "c",
      "output_cell": "AKUG",
      "output_port": "qp"
    },
    "AKUG.qp -> ATOZ.c": {
      "input_cell": "ATOZ",
      "input_port": "c",
      "output_cell": "AKUG",
      "output_port": "qp"
    },
    "AKYH.qp -> BUS_SPR_I1.arg08": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg08",
      "output_cell": "AKYH",
      "output_port": "qp"
    },
    "ALEF.qn -> AFEP.a": {
      "input_cell": "AFEP",
      "input_port": "a",
      "output_cell": "ALEF",
      "output_port": "qn"
    },
    "ALEF.qn -> APUK.Dp": {
      "input_cell": "APUK",
      "input_port": "Dp",
      "output_cell": "ALEF",
      "output_port": "qn"
    },
    "ALEL.qp -> BUS_VRAM_A02n.arg02": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg02",
      "output_cell": "ALEL",
      "output_port": "qp"
    },
    "ALES.qp -> ABOV.b": {
      "input_cell": "ABOV",
      "input_port": "b",
      "output_cell": "ALES",
      "output_port": "qp"
    },
    "ALET.qp -> DOBA.CLKp": {
      "input_cell": "DOBA",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> LAPE.a": {
      "input_cell": "LAPE",
      "input_port": "a",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> LEBO.a": {
      "input_cell": "LEBO",
      "input_port": "a",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> LYZU.CLKp": {
      "input_cell": "LYZU",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> MEHE.a": {
      "input_cell": "MEHE",
      "input_port": "a",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> MOXE.a": {
      "input_cell": "MOXE",
      "input_port": "a",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> MYVO.a": {
      "input_cell": "MYVO",
      "input_port": "a",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> NOPA.CLKp": {
      "input_cell": "NOPA",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> NYKA.CLKp": {
      "input_cell": "NYKA",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> PYGO.CLKp": {
      "input_cell": "PYGO",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> RENE.CLKp": {
      "input_cell": "RENE",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> SOVY.CLKp": {
      "input_cell": "SOVY",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALET.qp -> VOGA.CLKp": {
      "input_cell": "VOGA",
      "input_port": "CLKp",
      "output_cell": "ALET",
      "output_port": "qp"
    },
    "ALOR.qp -> AMET.a0": {
      "input_cell": "AMET",
      "input_port": "a0",
      "output_cell": "ALOR",
      "output_port": "qp"
    },
    "ALUR.qp -> ACEF.RSTn": {
      "input_cell": "ACEF",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> AGEM.RSTn": {
      "input_cell": "AGEM",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> APUG.RSTn": {
      "input_cell": "APUG",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> BATU.RSTn": {
      "input_cell": "BATU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> CABY.b": {
      "input_cell": "CABY",
      "input_port": "b",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> CARO.b": {
      "input_cell": "CARO",
      "input_port": "b",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> COFY.RSTn": {
      "input_cell": "COFY",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> COHY.c": {
      "input_cell": "COHY",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> CULY.RSTn": {
      "input_cell": "CULY",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> DAJU.c": {
      "input_cell": "DAJU",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> DULA.a": {
      "input_cell": "DULA",
      "input_port": "a",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> DUMO.c": {
      "input_cell": "DUMO",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> DYBO.c": {
      "input_cell": "DYBO",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> DYLY.c": {
      "input_cell": "DYLY",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> EFAK.c": {
      "input_cell": "EFAK",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> EGUV.c": {
      "input_cell": "EGUV",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> EHUJ.c": {
      "input_cell": "EHUJ",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> ELYS.RSTn": {
      "input_cell": "ELYS",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> KELY.RSTn": {
      "input_cell": "KELY",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> LYTA.c": {
      "input_cell": "LYTA",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> MEXU.b": {
      "input_cell": "MEXU",
      "input_port": "b",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> MOBA.RSTn": {
      "input_cell": "MOBA",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> MOVU.c": {
      "input_cell": "MOVU",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> MULO.a": {
      "input_cell": "MULO",
      "input_port": "a",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> MURU.RSTn": {
      "input_cell": "MURU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> NYKE.RSTn": {
      "input_cell": "NYKE",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> PETO.RSTn": {
      "input_cell": "PETO",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> PYGA.c": {
      "input_cell": "PYGA",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SABO.RSTn": {
      "input_cell": "SABO",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SABU.RSTn": {
      "input_cell": "SABU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SAMY.RSTn": {
      "input_cell": "SAMY",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SETA.RSTn": {
      "input_cell": "SETA",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SOPU.RSTn": {
      "input_cell": "SOPU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> SUFY.RSTn": {
      "input_cell": "SUFY",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> TEPU.RSTn": {
      "input_cell": "TEPU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> TUNY.c": {
      "input_cell": "TUNY",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> TYME.c": {
      "input_cell": "TYME",
      "input_port": "c",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> TYRU.RSTn": {
      "input_cell": "TYRU",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALUR.qp -> TYVA.RSTn": {
      "input_cell": "TYVA",
      "input_port": "RSTn",
      "output_cell": "ALUR",
      "output_port": "qp"
    },
    "ALYP.qp -> AFAR.b": {
      "input_cell": "AFAR",
      "input_port": "b",
      "output_cell": "ALYP",
      "output_port": "qp"
    },
    "ALYR.qp -> APOK.a0": {
      "input_cell": "APOK",
      "input_port": "a0",
      "output_cell": "ALYR",
      "output_port": "qp"
    },
    "AMAB.qp -> APAG.b0": {
      "input_cell": "APAG",
      "input_port": "b0",
      "output_cell": "AMAB",
      "output_port": "qp"
    },
    "AMAB.qp -> GUKO.b": {
      "input_cell": "GUKO",
      "input_port": "b",
      "output_cell": "AMAB",
      "output_port": "qp"
    },
    "AMAB.qp -> WUKU.b": {
      "input_cell": "WUKU",
      "input_port": "b",
      "output_cell": "AMAB",
      "output_port": "qp"
    },
    "AMAB.qp -> WYJA.a": {
      "input_cell": "WYJA",
      "input_port": "a",
      "output_cell": "AMAB",
      "output_port": "qp"
    },
    "AMEL.qp -> DAWU.b": {
      "input_cell": "DAWU",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> DYZE.b": {
      "input_cell": "DYZE",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> EBEF.b": {
      "input_cell": "EBEF",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> FOKY.b": {
      "input_cell": "FOKY",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> GEVE.b": {
      "input_cell": "GEVE",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> XUCO.b": {
      "input_cell": "XUCO",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> YDAJ.b": {
      "input_cell": "YDAJ",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> YFOP.b": {
      "input_cell": "YFOP",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> ZAHA.b": {
      "input_cell": "ZAHA",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMEL.qp -> ZAKU.b": {
      "input_cell": "ZAKU",
      "input_port": "b",
      "output_cell": "AMEL",
      "output_port": "qp"
    },
    "AMER.qp -> BOLA.a": {
      "input_cell": "BOLA",
      "input_port": "a",
      "output_cell": "AMER",
      "output_port": "qp"
    },
    "AMER.qp -> BOTY.a": {
      "input_cell": "BOTY",
      "input_port": "a",
      "output_cell": "AMER",
      "output_port": "qp"
    },
    "AMES.qp -> BYRO.Dn": {
      "input_cell": "BYRO",
      "input_port": "Dn",
      "output_cell": "AMES",
      "output_port": "qp"
    },
    "AMET.qp -> KOTY.a": {
      "input_cell": "KOTY",
      "input_port": "a",
      "output_cell": "AMET",
      "output_port": "qp"
    },
    "AMET.qp -> KUPO.a": {
      "input_cell": "KUPO",
      "input_port": "a",
      "output_cell": "AMET",
      "output_port": "qp"
    },
    "AMUH.qp -> BUS_OAM_DB02n.arg01": {
      "input_cell": "BUS_OAM_DB02n",
      "input_port": "arg01",
      "output_cell": "AMUH",
      "output_port": "qp"
    },
    "AMUN.qp -> BAKE.CLKp": {
      "input_cell": "BAKE",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> BEMY.CLKp": {
      "input_cell": "BEMY",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> CABU.CLKp": {
      "input_cell": "CABU",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> CUZY.CLKp": {
      "input_cell": "CUZY",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> CYXU.CLKp": {
      "input_cell": "CYXU",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> DATY.CLKp": {
      "input_cell": "DATY",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> DUZU.CLKp": {
      "input_cell": "DUZU",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUN.qp -> GUBO.CLKp": {
      "input_cell": "GUBO",
      "input_port": "CLKp",
      "output_cell": "AMUN",
      "output_port": "qp"
    },
    "AMUS.qp -> ANAP.b": {
      "input_cell": "ANAP",
      "input_port": "b",
      "output_cell": "AMUS",
      "output_port": "qp"
    },
    "AMUV.qp -> BUS_VRAM_A10n.arg02": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg02",
      "output_cell": "AMUV",
      "output_port": "qp"
    },
    "AMYG.qp -> ABAK.b": {
      "input_cell": "ABAK",
      "input_port": "b",
      "output_cell": "AMYG",
      "output_port": "qp"
    },
    "ANAP.qp -> ACAT.b": {
      "input_cell": "ACAT",
      "input_port": "b",
      "output_cell": "ANAP",
      "output_port": "qp"
    },
    "ANAP.qp -> ATOZ.b": {
      "input_cell": "ATOZ",
      "input_port": "b",
      "output_cell": "ANAP",
      "output_port": "qp"
    },
    "ANED.qp -> AWAT.Dn": {
      "input_cell": "AWAT",
      "input_port": "Dn",
      "output_cell": "ANED",
      "output_port": "qp"
    },
    "ANEL.qp -> BYHA.a": {
      "input_cell": "BYHA",
      "input_port": "a",
      "output_cell": "ANEL",
      "output_port": "qp"
    },
    "ANOM.qp -> BALU.a": {
      "input_cell": "BALU",
      "input_port": "a",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> ELYN.RSTn": {
      "input_cell": "ELYN",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> FAHA.RSTn": {
      "input_cell": "FAHA",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> FONY.RSTn": {
      "input_cell": "FONY",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> GOSO.RSTn": {
      "input_cell": "GOSO",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> WEWY.RSTn": {
      "input_cell": "WEWY",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOM.qp -> YFEL.RSTn": {
      "input_cell": "YFEL",
      "input_port": "RSTn",
      "output_cell": "ANOM",
      "output_port": "qp"
    },
    "ANOS.qp -> AVET.a": {
      "input_cell": "AVET",
      "input_port": "a",
      "output_cell": "ANOS",
      "output_port": "qp"
    },
    "ANUM.qp -> BUS_OAM_DB07n.arg01": {
      "input_cell": "BUS_OAM_DB07n",
      "input_port": "arg01",
      "output_cell": "ANUM",
      "output_port": "qp"
    },
    "ANYP.qp -> BUWY.a": {
      "input_cell": "BUWY",
      "input_port": "a",
      "output_cell": "ANYP",
      "output_port": "qp"
    },
    "APAG.qp -> AZUL.a": {
      "input_cell": "AZUL",
      "input_port": "a",
      "output_cell": "APAG",
      "output_port": "qp"
    },
    "APAM.qp -> RACU.d": {
      "input_cell": "RACU",
      "input_port": "d",
      "output_cell": "APAM",
      "output_port": "qp"
    },
    "APAR.qp -> FAKU.OEn": {
      "input_cell": "FAKU",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> FUTO.OEn": {
      "input_cell": "FUTO",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> GAMA.OEn": {
      "input_cell": "GAMA",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> GEFY.OEn": {
      "input_cell": "GEFY",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> GEMA.OEn": {
      "input_cell": "GEMA",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> GOBY.OEn": {
      "input_cell": "GOBY",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> GUSE.OEn": {
      "input_cell": "GUSE",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APAR.qp -> WUWE.OEn": {
      "input_cell": "WUWE",
      "input_port": "OEn",
      "output_cell": "APAR",
      "output_port": "qp"
    },
    "APEV.qp -> AFEN.Dn": {
      "input_cell": "AFEN",
      "input_port": "Dn",
      "output_cell": "APEV",
      "output_port": "qp"
    },
    "APOB.qp -> BUS_SPR_I4.arg08": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg08",
      "output_cell": "APOB",
      "output_port": "qp"
    },
    "APOC.qp -> BUS_SPR_I0.arg08": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg08",
      "output_cell": "APOC",
      "output_port": "qp"
    },
    "APOK.qp -> BAJO.a": {
      "input_cell": "BAJO",
      "input_port": "a",
      "output_cell": "APOK",
      "output_port": "qp"
    },
    "APOK.qp -> BOKU.a": {
      "input_cell": "BOKU",
      "input_port": "a",
      "output_cell": "APOK",
      "output_port": "qp"
    },
    "APON.qp -> BUS_SPR_I2.arg02": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg02",
      "output_cell": "APON",
      "output_port": "qp"
    },
    "APOV.qp -> MEXO.a": {
      "input_cell": "MEXO",
      "input_port": "a",
      "output_cell": "APOV",
      "output_port": "qp"
    },
    "APOV.qp -> TUJA.b": {
      "input_cell": "TUJA",
      "input_port": "b",
      "output_cell": "APOV",
      "output_port": "qp"
    },
    "APOV.qp -> UBAL.a": {
      "input_cell": "UBAL",
      "input_port": "a",
      "output_cell": "APOV",
      "output_port": "qp"
    },
    "APUG.qp -> ASOK.a": {
      "input_cell": "ASOK",
      "input_port": "a",
      "output_cell": "APUG",
      "output_port": "qp"
    },
    "APUK.qn -> ADYK.Dp": {
      "input_cell": "ADYK",
      "input_port": "Dp",
      "output_cell": "APUK",
      "output_port": "qn"
    },
    "APUK.qp -> AROV.a": {
      "input_cell": "AROV",
      "input_port": "a",
      "output_cell": "APUK",
      "output_port": "qp"
    },
    "APUR.qp -> ATOL.a0": {
      "input_cell": "ATOL",
      "input_port": "a0",
      "output_cell": "APUR",
      "output_port": "qp"
    },
    "APUX.qp -> BAZY.b": {
      "input_cell": "BAZY",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> CEKO.b": {
      "input_cell": "CEKO",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> COLA.b": {
      "input_cell": "COLA",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> EJOT.b": {
      "input_cell": "EJOT",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> GOHO.b": {
      "input_cell": "GOHO",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> WOJU.b": {
      "input_cell": "WOJU",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> YVAP.b": {
      "input_cell": "YVAP",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> ZARE.b": {
      "input_cell": "ZARE",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> ZYKU.b": {
      "input_cell": "ZYKU",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APUX.qp -> ZYWU.b": {
      "input_cell": "ZYWU",
      "input_port": "b",
      "output_cell": "APUX",
      "output_port": "qp"
    },
    "APYH.carry -> BABE.carry": {
      "input_cell": "BABE",
      "input_port": "carry",
      "output_cell": "APYH",
      "output_port": "carry"
    },
    "APYV.qp -> BUS_SPR_I3.arg08": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg08",
      "output_cell": "APYV",
      "output_port": "qp"
    },
    "ARAS.qp -> BUS_VRAM_A02n.arg06": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg06",
      "output_cell": "ARAS",
      "output_port": "qp"
    },
    "ARET.qp -> AMER.a0": {
      "input_cell": "AMER",
      "input_port": "a0",
      "output_cell": "ARET",
      "output_port": "qp"
    },
    "AREV.qp -> APOV.a": {
      "input_cell": "APOV",
      "input_port": "a",
      "output_cell": "AREV",
      "output_port": "qp"
    },
    "AROF.qp -> AHUM.Dn": {
      "input_cell": "AHUM",
      "input_port": "Dn",
      "output_cell": "AROF",
      "output_port": "qp"
    },
    "AROP.qp -> CESO.Dp": {
      "input_cell": "CESO",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> DYBY.Dp": {
      "input_cell": "DYBY",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> EJUF.Dp": {
      "input_cell": "EJUF",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> FAXE.Dp": {
      "input_cell": "FAXE",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> GYPU.Dp": {
      "input_cell": "GYPU",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> WUHA.Dp": {
      "input_cell": "WUHA",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> XUNY.Dp": {
      "input_cell": "XUNY",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> YROP.Dp": {
      "input_cell": "YROP",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> ZALA.Dp": {
      "input_cell": "ZALA",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROP.qp -> ZOGO.Dp": {
      "input_cell": "ZOGO",
      "input_port": "Dp",
      "output_cell": "AROP",
      "output_port": "qp"
    },
    "AROR.qp -> DEGO.a": {
      "input_cell": "DEGO",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> DYDU.a": {
      "input_cell": "DYDU",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> DYKA.a": {
      "input_cell": "DYKA",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> EFYL.a": {
      "input_cell": "EFYL",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> EGOM.a": {
      "input_cell": "EGOM",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> XAGE.a": {
      "input_cell": "XAGE",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> YBEZ.a": {
      "input_cell": "YBEZ",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> YDUG.a": {
      "input_cell": "YDUG",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> YGEM.a": {
      "input_cell": "YGEM",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROR.qp -> YLOZ.a": {
      "input_cell": "YLOZ",
      "input_port": "a",
      "output_cell": "AROR",
      "output_port": "qp"
    },
    "AROS.qp -> ATYR.a0": {
      "input_cell": "ATYR",
      "input_port": "a0",
      "output_cell": "AROS",
      "output_port": "qp"
    },
    "AROV.qp -> AGUT.a": {
      "input_cell": "AGUT",
      "input_port": "a",
      "output_cell": "AROV",
      "output_port": "qp"
    },
    "AROV.qp -> BAPY.b": {
      "input_cell": "BAPY",
      "input_port": "b",
      "output_cell": "AROV",
      "output_port": "qp"
    },
    "AROV.qp -> BATE.b": {
      "input_cell": "BATE",
      "input_port": "b",
      "output_cell": "AROV",
      "output_port": "qp"
    },
    "ARUR.qp -> AMUN.a": {
      "input_cell": "AMUN",
      "input_port": "a",
      "output_cell": "ARUR",
      "output_port": "qp"
    },
    "ARYM.qp -> ASUR.a0": {
      "input_cell": "ASUR",
      "input_port": "a0",
      "output_cell": "ARYM",
      "output_port": "qp"
    },
    "ARYN.qp -> BUS_OAM_DA04n.arg01": {
      "input_cell": "BUS_OAM_DA04n",
      "input_port": "arg01",
      "output_cell": "ARYN",
      "output_port": "qp"
    },
    "ARYS.qp -> AVET.b": {
      "input_cell": "AVET",
      "input_port": "b",
      "output_cell": "ARYS",
      "output_port": "qp"
    },
    "ASAH.qp -> BAHU.b": {
      "input_cell": "BAHU",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> BUMY.b": {
      "input_cell": "BUMY",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> CONY.b": {
      "input_cell": "CONY",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> EWUD.b": {
      "input_cell": "EWUD",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> GAFE.b": {
      "input_cell": "GAFE",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> XEVA.b": {
      "input_cell": "XEVA",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> YPUK.b": {
      "input_cell": "YPUK",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> ZEDA.b": {
      "input_cell": "ZEDA",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> ZEFE.b": {
      "input_cell": "ZEFE",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAH.qp -> ZUZY.b": {
      "input_cell": "ZUZY",
      "input_port": "b",
      "output_cell": "ASAH",
      "output_port": "qp"
    },
    "ASAM.qp -> FEVU.OEn": {
      "input_cell": "FEVU",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> FOBY.OEn": {
      "input_cell": "FOBY",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> GARO.OEn": {
      "input_cell": "GARO",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> GERA.OEn": {
      "input_cell": "GERA",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> GOSE.OEn": {
      "input_cell": "GOSE",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> WACU.OEn": {
      "input_cell": "WACU",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> WAPE.OEn": {
      "input_cell": "WAPE",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASAM.qp -> WAXA.OEn": {
      "input_cell": "WAXA",
      "input_port": "OEn",
      "output_cell": "ASAM",
      "output_port": "qp"
    },
    "ASEN.qp -> BESU.RSTp": {
      "input_cell": "BESU",
      "input_port": "RSTp",
      "output_cell": "ASEN",
      "output_port": "qp"
    },
    "ASOK.qp -> ULAK.CLKp": {
      "input_cell": "ULAK",
      "input_port": "CLKp",
      "output_cell": "ASOK",
      "output_port": "qp"
    },
    "ASOL.qp -> AFER.Dp": {
      "input_cell": "AFER",
      "input_port": "Dp",
      "output_cell": "ASOL",
      "output_port": "qp"
    },
    "ASOL.qp -> AVOR.b": {
      "input_cell": "AVOR",
      "input_port": "b",
      "output_cell": "ASOL",
      "output_port": "qp"
    },
    "ASOT.qp -> ANYP.a": {
      "input_cell": "ANYP",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> AVOG.a": {
      "input_cell": "AVOG",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> BOTA.c": {
      "input_cell": "BOTA",
      "input_port": "c",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> MOLU.a": {
      "input_cell": "MOLU",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> MUMY.a": {
      "input_cell": "MUMY",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> MYNU.a": {
      "input_cell": "MYNU",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> TOBE.a": {
      "input_cell": "TOBE",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> VUSO.a": {
      "input_cell": "VUSO",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> VYRE.a": {
      "input_cell": "VYRE",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> WAFU.a": {
      "input_cell": "WAFU",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> WAXU.a": {
      "input_cell": "WAXU",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> WYZE.a": {
      "input_cell": "WYZE",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> XUFY.a": {
      "input_cell": "XUFY",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOT.qp -> XYLY.a": {
      "input_cell": "XYLY",
      "input_port": "a",
      "output_cell": "ASOT",
      "output_port": "qp"
    },
    "ASOX.qp -> BUS_OAM_DA02n.arg01": {
      "input_cell": "BUS_OAM_DA02n",
      "input_port": "arg01",
      "output_cell": "ASOX",
      "output_port": "qp"
    },
    "ASUL.qp -> BEJE.a": {
      "input_cell": "BEJE",
      "input_port": "a",
      "output_cell": "ASUL",
      "output_port": "qp"
    },
    "ASUM.qp -> BUS_VRAM_A00n.arg04": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg04",
      "output_cell": "ASUM",
      "output_port": "qp"
    },
    "ASUR.qp -> COLO.a": {
      "input_cell": "COLO",
      "input_port": "a",
      "output_cell": "ASUR",
      "output_port": "qp"
    },
    "ASUR.qp -> DEFY.a": {
      "input_cell": "DEFY",
      "input_port": "a",
      "output_cell": "ASUR",
      "output_port": "qp"
    },
    "ASYS.qp -> CESO.CLKp": {
      "input_cell": "CESO",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> CUSY.CLKp": {
      "input_cell": "CUSY",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DAKE.CLKp": {
      "input_cell": "DAKE",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DANY.CLKp": {
      "input_cell": "DANY",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DAZO.CLKp": {
      "input_cell": "DAZO",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DESU.CLKp": {
      "input_cell": "DESU",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DUKO.CLKp": {
      "input_cell": "DUKO",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYS.qp -> DYFU.CLKp": {
      "input_cell": "DYFU",
      "input_port": "CLKp",
      "output_cell": "ASYS",
      "output_port": "qp"
    },
    "ASYT.qp -> BODE.a": {
      "input_cell": "BODE",
      "input_port": "a",
      "output_cell": "ASYT",
      "output_port": "qp"
    },
    "ATAD.carry -> BEHU.carry": {
      "input_cell": "BEHU",
      "input_port": "carry",
      "output_cell": "ATAD",
      "output_port": "carry"
    },
    "ATAL.qp -> ADYK.CLKp": {
      "input_cell": "ADYK",
      "input_port": "CLKp",
      "output_cell": "ATAL",
      "output_port": "qp"
    },
    "ATAL.qp -> ALEF.CLKp": {
      "input_cell": "ALEF",
      "input_port": "CLKp",
      "output_cell": "ATAL",
      "output_port": "qp"
    },
    "ATAL.qp -> ATAN.a": {
      "input_cell": "ATAN",
      "input_port": "a",
      "output_cell": "ATAL",
      "output_port": "qp"
    },
    "ATAL.qp -> AZOF.a": {
      "input_cell": "AZOF",
      "input_port": "a",
      "output_cell": "ATAL",
      "output_port": "qp"
    },
    "ATAN.qp -> AFUR.CLKp": {
      "input_cell": "AFUR",
      "input_port": "CLKp",
      "output_cell": "ATAN",
      "output_port": "qp"
    },
    "ATAN.qp -> APUK.CLKp": {
      "input_cell": "APUK",
      "input_port": "CLKp",
      "output_cell": "ATAN",
      "output_port": "qp"
    },
    "ATAR.qp -> ABEZ.a": {
      "input_cell": "ABEZ",
      "input_port": "a",
      "output_cell": "ATAR",
      "output_port": "qp"
    },
    "ATAR.qp -> ANOM.b": {
      "input_cell": "ANOM",
      "input_port": "b",
      "output_cell": "ATAR",
      "output_port": "qp"
    },
    "ATAR.qp -> ASEN.a": {
      "input_cell": "ASEN",
      "input_port": "a",
      "output_cell": "ATAR",
      "output_port": "qp"
    },
    "ATEJ.qp -> ABAK.a": {
      "input_cell": "ABAK",
      "input_port": "a",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEJ.qp -> ANOM.a": {
      "input_cell": "ANOM",
      "input_port": "a",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEJ.qp -> AZYB.a": {
      "input_cell": "AZYB",
      "input_port": "a",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEJ.qp -> SECA.c": {
      "input_cell": "SECA",
      "input_port": "c",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEJ.qp -> TADY.a": {
      "input_cell": "TADY",
      "input_port": "a",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEJ.qp -> XAHY.a": {
      "input_cell": "XAHY",
      "input_port": "a",
      "output_cell": "ATEJ",
      "output_port": "qp"
    },
    "ATEM.qp -> BEVO.a": {
      "input_cell": "BEVO",
      "input_port": "a",
      "output_cell": "ATEM",
      "output_port": "qp"
    },
    "ATEM.qp -> BYLA.a": {
      "input_cell": "BYLA",
      "input_port": "a",
      "output_cell": "ATEM",
      "output_port": "qp"
    },
    "ATER.qp -> BUS_OAM_DA07n.arg01": {
      "input_cell": "BUS_OAM_DA07n",
      "input_port": "arg01",
      "output_cell": "ATER",
      "output_port": "qp"
    },
    "ATEV.qp -> ATOV.a0": {
      "input_cell": "ATOV",
      "input_port": "a0",
      "output_cell": "ATEV",
      "output_port": "qp"
    },
    "ATEZ.qp -> BYJU.b": {
      "input_cell": "BYJU",
      "input_port": "b",
      "output_cell": "ATEZ",
      "output_port": "qp"
    },
    "ATOL.qp -> CABA.a": {
      "input_cell": "CABA",
      "input_port": "a",
      "output_cell": "ATOL",
      "output_port": "qp"
    },
    "ATOL.qp -> COTU.a": {
      "input_cell": "COTU",
      "input_port": "a",
      "output_cell": "ATOL",
      "output_port": "qp"
    },
    "ATOV.qp -> AJAV.a": {
      "input_cell": "AJAV",
      "input_port": "a",
      "output_cell": "ATOV",
      "output_port": "qp"
    },
    "ATOV.qp -> BADU.a": {
      "input_cell": "BADU",
      "input_port": "a",
      "output_cell": "ATOV",
      "output_port": "qp"
    },
    "ATOZ.qp -> COFY.CLKp": {
      "input_cell": "COFY",
      "input_port": "CLKp",
      "output_cell": "ATOZ",
      "output_port": "qp"
    },
    "ATOZ.qp -> KELY.CLKp": {
      "input_cell": "KELY",
      "input_port": "CLKp",
      "output_cell": "ATOZ",
      "output_port": "qp"
    },
    "ATYP.qp -> AFAS.b": {
      "input_cell": "AFAS",
      "input_port": "b",
      "output_cell": "ATYP",
      "output_port": "qp"
    },
    "ATYP.qp -> AJAX.a": {
      "input_cell": "AJAX",
      "input_port": "a",
      "output_cell": "ATYP",
      "output_port": "qp"
    },
    "ATYP.qp -> BAPY.c": {
      "input_cell": "BAPY",
      "input_port": "c",
      "output_cell": "ATYP",
      "output_port": "qp"
    },
    "ATYP.qp -> BELU.a": {
      "input_cell": "BELU",
      "input_port": "a",
      "output_cell": "ATYP",
      "output_port": "qp"
    },
    "ATYP.qp -> BUTO.b": {
      "input_cell": "BUTO",
      "input_port": "b",
      "output_cell": "ATYP",
      "output_port": "qp"
    },
    "ATYR.qp -> CEPU.a": {
      "input_cell": "CEPU",
      "input_port": "a",
      "output_cell": "ATYR",
      "output_port": "qp"
    },
    "ATYR.qp -> CYKA.a": {
      "input_cell": "CYKA",
      "input_port": "a",
      "output_cell": "ATYR",
      "output_port": "qp"
    },
    "AVAP.qp -> ASEN.b": {
      "input_cell": "ASEN",
      "input_port": "b",
      "output_cell": "AVAP",
      "output_port": "qp"
    },
    "AVAP.qp -> NYXU.a": {
      "input_cell": "NYXU",
      "input_port": "a",
      "output_cell": "AVAP",
      "output_port": "qp"
    },
    "AVAP.qp -> POME.a": {
      "input_cell": "POME",
      "input_port": "a",
      "output_cell": "AVAP",
      "output_port": "qp"
    },
    "AVAP.qp -> XYMU.RSTp": {
      "input_cell": "XYMU",
      "input_port": "RSTp",
      "output_cell": "AVAP",
      "output_port": "qp"
    },
    "AVEB.qp -> BUS_OAM_DB01n.arg01": {
      "input_cell": "BUS_OAM_DB01n",
      "input_port": "arg01",
      "output_cell": "AVEB",
      "output_port": "qp"
    },
    "AVER.qp -> BYCU.a": {
      "input_cell": "BYCU",
      "input_port": "a",
      "output_cell": "AVER",
      "output_port": "qp"
    },
    "AVET.qp -> ANOS.b": {
      "input_cell": "ANOS",
      "input_port": "b",
      "output_cell": "AVET",
      "output_port": "qp"
    },
    "AVET.qp -> ATAL.a": {
      "input_cell": "ATAL",
      "input_port": "a",
      "output_cell": "AVET",
      "output_port": "qp"
    },
    "AVOG.qp -> BEBA.a": {
      "input_cell": "BEBA",
      "input_port": "a",
      "output_cell": "AVOG",
      "output_port": "qp"
    },
    "AVOR.qp -> ALUR.a": {
      "input_cell": "ALUR",
      "input_port": "a",
      "output_cell": "AVOR",
      "output_port": "qp"
    },
    "AVOR.qp -> MAKA.RSTn": {
      "input_cell": "MAKA",
      "input_port": "RSTn",
      "output_cell": "AVOR",
      "output_port": "qp"
    },
    "AVYS.qp -> ATEM.a0": {
      "input_cell": "ATEM",
      "input_port": "a0",
      "output_cell": "AVYS",
      "output_port": "qp"
    },
    "AWAT.qp -> BUS_SPR_L3.arg05": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg05",
      "output_cell": "AWAT",
      "output_port": "qp"
    },
    "AWOB.qp -> SIG_CPU_WAKE.Dp": {
      "input_cell": "SIG_CPU_WAKE",
      "input_port": "Dp",
      "output_cell": "AWOB",
      "output_port": "qp"
    },
    "AWOD.qp -> ABUZ.a": {
      "input_cell": "ABUZ",
      "input_port": "a",
      "output_cell": "AWOD",
      "output_port": "qp"
    },
    "AWOH.qp -> ANEL.CLKp": {
      "input_cell": "ANEL",
      "input_port": "CLKp",
      "output_cell": "AWOH",
      "output_port": "qp"
    },
    "AXAD.qp -> ACEN.b": {
      "input_cell": "ACEN",
      "input_port": "b",
      "output_cell": "AXAD",
      "output_port": "qp"
    },
    "AXAD.qp -> ASUL.b": {
      "input_cell": "ASUL",
      "input_port": "b",
      "output_cell": "AXAD",
      "output_port": "qp"
    },
    "AXEC.qp -> BUS_SPR_I5.arg02": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg02",
      "output_cell": "AXEC",
      "output_port": "qp"
    },
    "AXEP.qp -> BUS_VRAM_A00n.arg02": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg02",
      "output_cell": "AXEP",
      "output_port": "qp"
    },
    "AXER.qp -> BUS_OAM_DA01n.arg01": {
      "input_cell": "BUS_OAM_DA01n",
      "input_port": "arg01",
      "output_cell": "AXER",
      "output_port": "qp"
    },
    "AXUV.qp -> APOC.Dn": {
      "input_cell": "APOC",
      "input_port": "Dn",
      "output_cell": "AXUV",
      "output_port": "qp"
    },
    "AZAP.qp -> BOSO.Dn": {
      "input_cell": "BOSO",
      "input_port": "Dn",
      "output_cell": "AZAP",
      "output_port": "qp"
    },
    "AZAR.qp -> ACOT.OEn": {
      "input_cell": "ACOT",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> AGYK.OEn": {
      "input_cell": "AGYK",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> AMUH.OEn": {
      "input_cell": "AMUH",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> ANUM.OEn": {
      "input_cell": "ANUM",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> ARYN.OEn": {
      "input_cell": "ARYN",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> ASOX.OEn": {
      "input_cell": "ASOX",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> ATER.OEn": {
      "input_cell": "ATER",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> AVEB.OEn": {
      "input_cell": "AVEB",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> AXER.OEn": {
      "input_cell": "AXER",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> AZOZ.OEn": {
      "input_cell": "AZOZ",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> BUSE.OEn": {
      "input_cell": "BUSE",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> CETU.OEn": {
      "input_cell": "CETU",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> COFO.OEn": {
      "input_cell": "COFO",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> CUJE.OEn": {
      "input_cell": "CUJE",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> WOWA.OEn": {
      "input_cell": "WOWA",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZAR.qp -> WUZU.OEn": {
      "input_cell": "WUZU",
      "input_port": "OEn",
      "output_cell": "AZAR",
      "output_port": "qp"
    },
    "AZEM.qp -> AROR.a": {
      "input_cell": "AROR",
      "input_port": "a",
      "output_cell": "AZEM",
      "output_port": "qp"
    },
    "AZOF.qp -> ZAXY.a": {
      "input_cell": "ZAXY",
      "input_port": "a",
      "output_cell": "AZOF",
      "output_port": "qp"
    },
    "AZOZ.qp -> BUS_OAM_DB04n.arg01": {
      "input_cell": "BUS_OAM_DB04n",
      "input_port": "arg01",
      "output_cell": "AZOZ",
      "output_port": "qp"
    },
    "AZUB.qp -> DAGA.b": {
      "input_cell": "DAGA",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> DAGU.b": {
      "input_cell": "DAGU",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> EMYB.b": {
      "input_cell": "EMYB",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> FESO.b": {
      "input_cell": "FESO",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> GOLA.b": {
      "input_cell": "GOLA",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> YCAH.b": {
      "input_cell": "YCAH",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> YTYP.b": {
      "input_cell": "YTYP",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> ZATE.b": {
      "input_cell": "ZATE",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> ZEBA.b": {
      "input_cell": "ZEBA",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUB.qp -> ZUVU.b": {
      "input_cell": "ZUVU",
      "input_port": "b",
      "output_cell": "AZUB",
      "output_port": "qp"
    },
    "AZUL.qp -> WULE.OEn": {
      "input_cell": "WULE",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> WYKY.OEn": {
      "input_cell": "WYKY",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> XYTO.OEn": {
      "input_cell": "XYTO",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> YVUC.OEn": {
      "input_cell": "YVUC",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZAJA.OEn": {
      "input_cell": "ZAJA",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZAKY.OEn": {
      "input_cell": "ZAKY",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZAMY.OEn": {
      "input_cell": "ZAMY",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZATO.OEn": {
      "input_cell": "ZATO",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZAXA.OEn": {
      "input_cell": "ZAXA",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZOPU.OEn": {
      "input_cell": "ZOPU",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZOZO.OEn": {
      "input_cell": "ZOZO",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZUFE.OEn": {
      "input_cell": "ZUFE",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZUFO.OEn": {
      "input_cell": "ZUFO",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZUGA.OEn": {
      "input_cell": "ZUGA",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZUMO.OEn": {
      "input_cell": "ZUMO",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZUL.qp -> ZYFA.OEn": {
      "input_cell": "ZYFA",
      "input_port": "OEn",
      "output_cell": "AZUL",
      "output_port": "qp"
    },
    "AZYB.qp -> BEGO.RSTn": {
      "input_cell": "BEGO",
      "input_port": "RSTn",
      "output_cell": "AZYB",
      "output_port": "qp"
    },
    "AZYB.qp -> BESE.RSTn": {
      "input_cell": "BESE",
      "input_port": "RSTn",
      "output_cell": "AZYB",
      "output_port": "qp"
    },
    "AZYB.qp -> CUXY.RSTn": {
      "input_cell": "CUXY",
      "input_port": "RSTn",
      "output_cell": "AZYB",
      "output_port": "qp"
    },
    "AZYB.qp -> DYBE.RSTn": {
      "input_cell": "DYBE",
      "input_port": "RSTn",
      "output_cell": "AZYB",
      "output_port": "qp"
    },
    "BABE.carry -> ABOD.carry": {
      "input_cell": "ABOD",
      "input_port": "carry",
      "output_cell": "BABE",
      "output_port": "carry"
    },
    "BABE.sum -> AXEP.Dn": {
      "input_cell": "AXEP",
      "input_port": "Dn",
      "output_cell": "BABE",
      "output_port": "sum"
    },
    "BACE.qp -> BUS_SPR_L0.arg05": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg05",
      "output_cell": "BACE",
      "output_port": "qp"
    },
    "BACO.qp -> BUS_SPR_L2.arg01": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg01",
      "output_cell": "BACO",
      "output_port": "qp"
    },
    "BADA.qp -> AKYH.Dn": {
      "input_cell": "AKYH",
      "input_port": "Dn",
      "output_cell": "BADA",
      "output_port": "qp"
    },
    "BADO.qp -> APYV.Dn": {
      "input_cell": "APYV",
      "input_port": "Dn",
      "output_cell": "BADO",
      "output_port": "qp"
    },
    "BADU.qp -> PIN_06.HI": {
      "input_cell": "PIN_06",
      "input_port": "HI",
      "output_cell": "BADU",
      "output_port": "qp"
    },
    "BADY.qp -> CUSY.Dp": {
      "input_cell": "CUSY",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> CUVY.Dp": {
      "input_cell": "CUVY",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> DEPY.Dp": {
      "input_cell": "DEPY",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> FEDE.Dp": {
      "input_cell": "FEDE",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> GAZA.Dp": {
      "input_cell": "GAZA",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> WECO.Dp": {
      "input_cell": "WECO",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> XAKO.Dp": {
      "input_cell": "XAKO",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> XEPA.Dp": {
      "input_cell": "XEPA",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> YZOF.Dp": {
      "input_cell": "YZOF",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BADY.qp -> ZESA.Dp": {
      "input_cell": "ZESA",
      "input_port": "Dp",
      "output_cell": "BADY",
      "output_port": "qp"
    },
    "BAFY.qp -> AFEB.OEn": {
      "input_cell": "AFEB",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> AJAN.OEn": {
      "input_cell": "AJAN",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> ALEL.OEn": {
      "input_cell": "ALEL",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> AMUV.OEn": {
      "input_cell": "AMUV",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> AXEP.OEn": {
      "input_cell": "AXEP",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> CASE.OEn": {
      "input_cell": "CASE",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> CETA.OEn": {
      "input_cell": "CETA",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> COLY.OEn": {
      "input_cell": "COLY",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> COVE.OEn": {
      "input_cell": "COVE",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> COXO.OEn": {
      "input_cell": "COXO",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> CYPO.OEn": {
      "input_cell": "CYPO",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> DAFE.OEn": {
      "input_cell": "DAFE",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAFY.qp -> DUHO.OEn": {
      "input_cell": "DUHO",
      "input_port": "OEn",
      "output_cell": "BAFY",
      "output_port": "qp"
    },
    "BAGY.qp -> BYBA.RSTn": {
      "input_cell": "BYBA",
      "input_port": "RSTn",
      "output_cell": "BAGY",
      "output_port": "qp"
    },
    "BAGY.qp -> DOBA.RSTn": {
      "input_cell": "DOBA",
      "input_port": "RSTn",
      "output_cell": "BAGY",
      "output_port": "qp"
    },
    "BAHU.qp -> CYVY.d": {
      "input_cell": "CYVY",
      "input_port": "d",
      "output_cell": "BAHU",
      "output_port": "qp"
    },
    "BAJO.qp -> PIN_03.LO": {
      "input_cell": "PIN_03",
      "input_port": "LO",
      "output_cell": "BAJO",
      "output_port": "qp"
    },
    "BAKE.qn -> ACUL.b": {
      "input_cell": "ACUL",
      "input_port": "b",
      "output_cell": "BAKE",
      "output_port": "qn"
    },
    "BAKE.qp -> CASY.Dn": {
      "input_cell": "CASY",
      "input_port": "Dn",
      "output_cell": "BAKE",
      "output_port": "qp"
    },
    "BAKY.qp -> CAKE.a": {
      "input_cell": "CAKE",
      "input_port": "a",
      "output_cell": "BAKY",
      "output_port": "qp"
    },
    "BALU.qp -> BAGY.a": {
      "input_cell": "BAGY",
      "input_port": "a",
      "output_cell": "BALU",
      "output_port": "qp"
    },
    "BALU.qp -> BEBU.b": {
      "input_cell": "BEBU",
      "input_port": "b",
      "output_cell": "BALU",
      "output_port": "qp"
    },
    "BALY.qp -> BOGA.a": {
      "input_cell": "BOGA",
      "input_port": "a",
      "output_cell": "BALY",
      "output_port": "qp"
    },
    "BALY.qp -> BUVU.a": {
      "input_cell": "BUVU",
      "input_port": "a",
      "output_cell": "BALY",
      "output_port": "qp"
    },
    "BANE.qp -> BELO.a": {
      "input_cell": "BELO",
      "input_port": "a",
      "output_cell": "BANE",
      "output_port": "qp"
    },
    "BAPE.qp -> BUS_OAM_DA07n.arg00": {
      "input_cell": "BUS_OAM_DA07n",
      "input_port": "arg00",
      "output_cell": "BAPE",
      "output_port": "qp"
    },
    "BAPY.qp -> BERU.a": {
      "input_cell": "BERU",
      "input_port": "a",
      "output_cell": "BAPY",
      "output_port": "qp"
    },
    "BASA.qp -> BUS_OAM_DA02n.arg00": {
      "input_cell": "BUS_OAM_DA02n",
      "input_port": "arg00",
      "output_cell": "BASA",
      "output_port": "qp"
    },
    "BASU.qp -> BUKE.a": {
      "input_cell": "BUKE",
      "input_port": "a",
      "output_cell": "BASU",
      "output_port": "qp"
    },
    "BASY.qp -> BUS_OAM_DA06n.arg00": {
      "input_cell": "BUS_OAM_DA06n",
      "input_port": "arg00",
      "output_cell": "BASY",
      "output_port": "qp"
    },
    "BATE.qp -> BASU.a": {
      "input_cell": "BASU",
      "input_port": "a",
      "output_cell": "BATE",
      "output_port": "qp"
    },
    "BATU.qp -> ACEF.Dp": {
      "input_cell": "ACEF",
      "input_port": "Dp",
      "output_cell": "BATU",
      "output_port": "qp"
    },
    "BATU.qp -> ASOK.b": {
      "input_cell": "ASOK",
      "input_port": "b",
      "output_cell": "BATU",
      "output_port": "qp"
    },
    "BAXE.qp -> BUS_VRAM_A01n.arg06": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg06",
      "output_cell": "BAXE",
      "output_port": "qp"
    },
    "BAXO.qp -> AROP.a": {
      "input_cell": "AROP",
      "input_port": "a",
      "output_cell": "BAXO",
      "output_port": "qp"
    },
    "BAXO.qp -> XONO.a": {
      "input_cell": "XONO",
      "input_port": "a",
      "output_cell": "BAXO",
      "output_port": "qp"
    },
    "BAXU.qp -> BUS_OAM_DB04n.arg00": {
      "input_cell": "BUS_OAM_DB04n",
      "input_port": "arg00",
      "output_cell": "BAXU",
      "output_port": "qp"
    },
    "BAZE.qp -> BUTO.c": {
      "input_cell": "BUTO",
      "input_port": "c",
      "output_cell": "BAZE",
      "output_port": "qp"
    },
    "BAZU.qp -> BUS_SPR_L1.arg08": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg08",
      "output_cell": "BAZU",
      "output_port": "qp"
    },
    "BAZY.qp -> COGY.a": {
      "input_cell": "COGY",
      "input_port": "a",
      "output_cell": "BAZY",
      "output_port": "qp"
    },
    "BEBA.qp -> CASY.OEn": {
      "input_cell": "CASY",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> CATA.OEn": {
      "input_cell": "CATA",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> CEDU.OEn": {
      "input_cell": "CEDU",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> CUGA.OEn": {
      "input_cell": "CUGA",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> DOXE.OEn": {
      "input_cell": "DOXE",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> EDOS.OEn": {
      "input_cell": "EDOS",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> EKOB.OEn": {
      "input_cell": "EKOB",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBA.qp -> WONY.OEn": {
      "input_cell": "WONY",
      "input_port": "OEn",
      "output_cell": "BEBA",
      "output_port": "qp"
    },
    "BEBU.qp -> AVAP.a": {
      "input_cell": "AVAP",
      "input_port": "a",
      "output_cell": "BEBU",
      "output_port": "qp"
    },
    "BECA.qp -> APON.Dn": {
      "input_cell": "APON",
      "input_port": "Dn",
      "output_cell": "BECA",
      "output_port": "qp"
    },
    "BEDE.qp -> BUCY.a": {
      "input_cell": "BUCY",
      "input_port": "a",
      "output_cell": "BEDE",
      "output_port": "qp"
    },
    "BEDE.qp -> CYLA.a": {
      "input_cell": "CYLA",
      "input_port": "a",
      "output_cell": "BEDE",
      "output_port": "qp"
    },
    "BEDE.qp -> DYMO.a": {
      "input_cell": "DYMO",
      "input_port": "a",
      "output_cell": "BEDE",
      "output_port": "qp"
    },
    "BEDO.qp -> BOWA.a": {
      "input_cell": "BOWA",
      "input_port": "a",
      "output_cell": "BEDO",
      "output_port": "qp"
    },
    "BEDO.qp -> SIG_CPU_BEDO_xBCDEFGH.Dp": {
      "input_cell": "SIG_CPU_BEDO_xBCDEFGH",
      "input_port": "Dp",
      "output_cell": "BEDO",
      "output_port": "qp"
    },
    "BEDY.qp -> CAVO.a": {
      "input_cell": "CAVO",
      "input_port": "a",
      "output_cell": "BEDY",
      "output_port": "qp"
    },
    "BEFE.qp -> BUS_SPR_L3.arg01": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg01",
      "output_cell": "BEFE",
      "output_port": "qp"
    },
    "BEGO.qn -> BEGO.Dp": {
      "input_cell": "BEGO",
      "input_port": "Dp",
      "output_cell": "BEGO",
      "output_port": "qn"
    },
    "BEGO.qn -> DYBE.CLKp": {
      "input_cell": "DYBE",
      "input_port": "CLKp",
      "output_cell": "BEGO",
      "output_port": "qn"
    },
    "BEGO.qp -> CAPE.a": {
      "input_cell": "CAPE",
      "input_port": "a",
      "output_cell": "BEGO",
      "output_port": "qp"
    },
    "BEHU.carry -> APYH.carry": {
      "input_cell": "APYH",
      "input_port": "carry",
      "output_cell": "BEHU",
      "output_port": "carry"
    },
    "BEJA.qp -> BANE.a": {
      "input_cell": "BANE",
      "input_port": "a",
      "output_cell": "BEJA",
      "output_port": "qp"
    },
    "BEJE.qp -> ASUM.OEn": {
      "input_cell": "ASUM",
      "input_port": "OEn",
      "output_cell": "BEJE",
      "output_port": "qp"
    },
    "BEJE.qp -> DAHU.OEn": {
      "input_cell": "DAHU",
      "input_port": "OEn",
      "output_cell": "BEJE",
      "output_port": "qp"
    },
    "BEJE.qp -> DODE.OEn": {
      "input_cell": "DODE",
      "input_port": "OEn",
      "output_cell": "BEJE",
      "output_port": "qp"
    },
    "BEJE.qp -> EVAD.OEn": {
      "input_cell": "EVAD",
      "input_port": "OEn",
      "output_cell": "BEJE",
      "output_port": "qp"
    },
    "BEKO.qp -> BEJA.c": {
      "input_cell": "BEJA",
      "input_port": "c",
      "output_cell": "BEKO",
      "output_port": "qp"
    },
    "BEKO.qp -> BEJA.d": {
      "input_cell": "BEJA",
      "input_port": "d",
      "output_cell": "BEKO",
      "output_port": "qp"
    },
    "BEKO.qp -> SIG_CPU_BEKO_ABCDxxxx.Dp": {
      "input_cell": "SIG_CPU_BEKO_ABCDxxxx",
      "input_port": "Dp",
      "output_cell": "BEKO",
      "output_port": "qp"
    },
    "BELE.qp -> BYJU.a": {
      "input_cell": "BYJU",
      "input_port": "a",
      "output_cell": "BELE",
      "output_port": "qp"
    },
    "BELO.qp -> BAZE.a": {
      "input_cell": "BAZE",
      "input_port": "a",
      "output_cell": "BELO",
      "output_port": "qp"
    },
    "BELU.qp -> BYRY.a": {
      "input_cell": "BYRY",
      "input_port": "a",
      "output_cell": "BELU",
      "output_port": "qp"
    },
    "BEMO.qp -> BUS_SPR_I5.arg01": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg01",
      "output_cell": "BEMO",
      "output_port": "qp"
    },
    "BEMY.qn -> ABOD.b": {
      "input_cell": "ABOD",
      "input_port": "b",
      "output_cell": "BEMY",
      "output_port": "qn"
    },
    "BEMY.qp -> CEDU.Dn": {
      "input_cell": "CEDU",
      "input_port": "Dn",
      "output_cell": "BEMY",
      "output_port": "qp"
    },
    "BERU.qp -> BUFA.a": {
      "input_cell": "BUFA",
      "input_port": "a",
      "output_cell": "BERU",
      "output_port": "qp"
    },
    "BESE.qn -> BESE.Dp": {
      "input_cell": "BESE",
      "input_port": "Dp",
      "output_cell": "BESE",
      "output_port": "qn"
    },
    "BESE.qn -> CUXY.CLKp": {
      "input_cell": "CUXY",
      "input_port": "CLKp",
      "output_cell": "BESE",
      "output_port": "qn"
    },
    "BESE.qp -> EDEN.a": {
      "input_cell": "EDEN",
      "input_port": "a",
      "output_cell": "BESE",
      "output_port": "qp"
    },
    "BESU.qp -> ACYL.b": {
      "input_cell": "ACYL",
      "input_port": "b",
      "output_cell": "BESU",
      "output_port": "qp"
    },
    "BESU.qp -> CENO.Dp": {
      "input_cell": "CENO",
      "input_port": "Dp",
      "output_cell": "BESU",
      "output_port": "qp"
    },
    "BETE.qp -> FABY.OEn": {
      "input_cell": "FABY",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> FACO.OEn": {
      "input_cell": "FACO",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> FUGU.OEn": {
      "input_cell": "FUGU",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> FYKE.OEn": {
      "input_cell": "FYKE",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> GECA.OEn": {
      "input_cell": "GECA",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> GYBU.OEn": {
      "input_cell": "GYBU",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> GYKA.OEn": {
      "input_cell": "GYKA",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETE.qp -> WYDU.OEn": {
      "input_cell": "WYDU",
      "input_port": "OEn",
      "output_cell": "BETE",
      "output_port": "qp"
    },
    "BETU.qp -> BUS_OAM_DB02n.arg00": {
      "input_cell": "BUS_OAM_DB02n",
      "input_port": "arg00",
      "output_cell": "BETU",
      "output_port": "qp"
    },
    "BETY.qp -> BUS_SPR_I3.arg01": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg01",
      "output_cell": "BETY",
      "output_port": "qp"
    },
    "BEVO.qp -> PIN_05.LO": {
      "input_cell": "PIN_05",
      "input_port": "LO",
      "output_cell": "BEVO",
      "output_port": "qp"
    },
    "BEVY.qp -> BUS_SPR_L1.arg04": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg04",
      "output_cell": "BEVY",
      "output_port": "qp"
    },
    "BEWY.carry -> BYCA.carry": {
      "input_cell": "BYCA",
      "input_port": "carry",
      "output_cell": "BEWY",
      "output_port": "carry"
    },
    "BEWY.sum -> ALEL.Dn": {
      "input_cell": "ALEL",
      "input_port": "Dn",
      "output_cell": "BEWY",
      "output_port": "sum"
    },
    "BEXY.qp -> APOB.Dn": {
      "input_cell": "APOB",
      "input_port": "Dn",
      "output_cell": "BEXY",
      "output_port": "qp"
    },
    "BOBA.qp -> CYVY.b": {
      "input_cell": "CYVY",
      "input_port": "b",
      "output_cell": "BOBA",
      "output_port": "qp"
    },
    "BODE.qp -> CYRA.HOLDn": {
      "input_cell": "CYRA",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> ECED.HOLDn": {
      "input_cell": "ECED",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> WONE.HOLDn": {
      "input_cell": "WONE",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> WYNO.HOLDn": {
      "input_cell": "WYNO",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> XAFU.HOLDn": {
      "input_cell": "XAFU",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> XYKY.HOLDn": {
      "input_cell": "XYKY",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YCEB.HOLDn": {
      "input_cell": "YCEB",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YDYV.HOLDn": {
      "input_cell": "YDYV",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YRUM.HOLDn": {
      "input_cell": "YRUM",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YSES.HOLDn": {
      "input_cell": "YSES",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YSEX.HOLDn": {
      "input_cell": "YSEX",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YVAL.a": {
      "input_cell": "YVAL",
      "input_port": "a",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> YVEL.HOLDn": {
      "input_cell": "YVEL",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> ZAXE.HOLDn": {
      "input_cell": "ZAXE",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> ZECA.HOLDn": {
      "input_cell": "ZECA",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> ZUCA.HOLDn": {
      "input_cell": "ZUCA",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODE.qp -> ZUVE.HOLDn": {
      "input_cell": "ZUVE",
      "input_port": "HOLDn",
      "output_cell": "BODE",
      "output_port": "qp"
    },
    "BODU.qp -> BUS_SPR_L2.arg05": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg05",
      "output_cell": "BODU",
      "output_port": "qp"
    },
    "BOFE.qp -> BOTA.a": {
      "input_cell": "BOTA",
      "input_port": "a",
      "output_cell": "BOFE",
      "output_port": "qp"
    },
    "BOGA.qp -> ACEF.CLKp": {
      "input_cell": "ACEF",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> AFER.CLKp": {
      "input_cell": "AFER",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> AGEM.CLKp": {
      "input_cell": "AGEM",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> APUG.CLKp": {
      "input_cell": "APUG",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> AWOB.HOLDn": {
      "input_cell": "AWOB",
      "input_port": "HOLDn",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> BATU.CLKp": {
      "input_cell": "BATU",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> BOMA.a": {
      "input_cell": "BOMA",
      "input_port": "a",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> MOBA.CLKp": {
      "input_cell": "MOBA",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> NYDU.CLKp": {
      "input_cell": "NYDU",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> SIG_CPU_BOGA_Axxxxxxx.Dp": {
      "input_cell": "SIG_CPU_BOGA_Axxxxxxx",
      "input_port": "Dp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGA.qp -> UKUP.CLKp": {
      "input_cell": "UKUP",
      "input_port": "CLKp",
      "output_cell": "BOGA",
      "output_port": "qp"
    },
    "BOGE.qp -> ACYL.a": {
      "input_cell": "ACYL",
      "input_port": "a",
      "output_cell": "BOGE",
      "output_port": "qp"
    },
    "BOGE.qp -> AJON.a": {
      "input_cell": "AJON",
      "input_port": "a",
      "output_cell": "BOGE",
      "output_port": "qp"
    },
    "BOKU.qp -> PIN_03.HI": {
      "input_cell": "PIN_03",
      "input_port": "HI",
      "output_cell": "BOKU",
      "output_port": "qp"
    },
    "BOLA.qp -> PIN_04.LO": {
      "input_cell": "PIN_04",
      "input_port": "LO",
      "output_cell": "BOLA",
      "output_port": "qp"
    },
    "BOLO.qp -> BEJA.a": {
      "input_cell": "BEJA",
      "input_port": "a",
      "output_cell": "BOLO",
      "output_port": "qp"
    },
    "BOLO.qp -> BEJA.b": {
      "input_cell": "BEJA",
      "input_port": "b",
      "output_cell": "BOLO",
      "output_port": "qp"
    },
    "BOLO.qp -> SIG_CPU_BOLO_ABCDEFxx.Dp": {
      "input_cell": "SIG_CPU_BOLO_ABCDEFxx",
      "input_port": "Dp",
      "output_cell": "BOLO",
      "output_port": "qp"
    },
    "BOMA.qp -> SIG_CPU_BOMA_xBCDEFGH.Dp": {
      "input_cell": "SIG_CPU_BOMA_xBCDEFGH",
      "input_port": "Dp",
      "output_cell": "BOMA",
      "output_port": "qp"
    },
    "BOMO.qp -> BUS_OAM_DA01n.arg00": {
      "input_cell": "BUS_OAM_DA01n",
      "input_port": "arg00",
      "output_cell": "BOMO",
      "output_port": "qp"
    },
    "BORE.qp -> ARAS.Dn": {
      "input_cell": "ARAS",
      "input_port": "Dn",
      "output_cell": "BORE",
      "output_port": "qp"
    },
    "BOSO.qp -> BUS_SPR_L0.arg08": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg08",
      "output_cell": "BOSO",
      "output_port": "qp"
    },
    "BOTA.qp -> ASYT.c": {
      "input_cell": "ASYT",
      "input_port": "c",
      "output_cell": "BOTA",
      "output_port": "qp"
    },
    "BOTY.qp -> PIN_04.HI": {
      "input_cell": "PIN_04",
      "input_port": "HI",
      "output_cell": "BOTY",
      "output_port": "qp"
    },
    "BOVE.qp -> BUS_SPR_L2.arg04": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg04",
      "output_cell": "BOVE",
      "output_port": "qp"
    },
    "BOWA.qp -> SIG_CPU_BOWA_Axxxxxxx.Dp": {
      "input_cell": "SIG_CPU_BOWA_Axxxxxxx",
      "input_port": "Dp",
      "output_cell": "BOWA",
      "output_port": "qp"
    },
    "BOXA.qp -> AXEC.Dn": {
      "input_cell": "AXEC",
      "input_port": "Dn",
      "output_cell": "BOXA",
      "output_port": "qp"
    },
    "BOZU.qp -> AJAL.Dn": {
      "input_cell": "AJAL",
      "input_port": "Dn",
      "output_cell": "BOZU",
      "output_port": "qp"
    },
    "BUBO.qp -> BUS_OAM_DB01n.arg00": {
      "input_cell": "BUS_OAM_DB01n",
      "input_port": "arg00",
      "output_cell": "BUBO",
      "output_port": "qp"
    },
    "BUCE.qp -> BUS_SPR_L0.arg04": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg04",
      "output_cell": "BUCE",
      "output_port": "qp"
    },
    "BUCO.qp -> AHOF.a": {
      "input_cell": "AHOF",
      "input_port": "a",
      "output_cell": "BUCO",
      "output_port": "qp"
    },
    "BUCO.qp -> ASYS.a": {
      "input_cell": "ASYS",
      "input_port": "a",
      "output_cell": "BUCO",
      "output_port": "qp"
    },
    "BUCO.qp -> BYVY.a": {
      "input_cell": "BYVY",
      "input_port": "a",
      "output_cell": "BUCO",
      "output_port": "qp"
    },
    "BUCY.qp -> ABEG.CLKn": {
      "input_cell": "ABEG",
      "input_port": "CLKn",
      "output_cell": "BUCY",
      "output_port": "qp"
    },
    "BUCY.qp -> ABUX.CLKn": {
      "input_cell": "ABUX",
      "input_port": "CLKn",
      "output_cell": "BUCY",
      "output_port": "qp"
    },
    "BUCY.qp -> ACEP.CLKn": {
      "input_cell": "ACEP",
      "input_port": "CLKn",
      "output_cell": "BUCY",
      "output_port": "qp"
    },
    "BUCY.qp -> ANED.CLKn": {
      "input_cell": "ANED",
      "input_port": "CLKn",
      "output_cell": "BUCY",
      "output_port": "qp"
    },
    "BUDE.qp -> BEKO.a": {
      "input_cell": "BEKO",
      "input_port": "a",
      "output_cell": "BUDE",
      "output_port": "qp"
    },
    "BUDE.qp -> PIN_75.DP": {
      "input_cell": "PIN_75",
      "input_port": "DP",
      "output_cell": "BUDE",
      "output_port": "qp"
    },
    "BUDE.qp -> SIG_CPU_BUDE_xxxxEFGH.Dp": {
      "input_cell": "SIG_CPU_BUDE_xxxxEFGH",
      "input_port": "Dp",
      "output_cell": "BUDE",
      "output_port": "qp"
    },
    "BUDE.qp -> UVYT.a": {
      "input_cell": "UVYT",
      "input_port": "a",
      "output_cell": "BUDE",
      "output_port": "qp"
    },
    "BUFA.qp -> BOLO.a": {
      "input_cell": "BOLO",
      "input_port": "a",
      "output_cell": "BUFA",
      "output_port": "qp"
    },
    "BUGO.qp -> BATE.a": {
      "input_cell": "BATE",
      "input_port": "a",
      "output_cell": "BUGO",
      "output_port": "qp"
    },
    "BUHE.qp -> CUBE.Dn": {
      "input_cell": "CUBE",
      "input_port": "Dn",
      "output_cell": "BUHE",
      "output_port": "qp"
    },
    "BUHU.qp -> BUS_OAM_DB05n.arg00": {
      "input_cell": "BUS_OAM_DB05n",
      "input_port": "arg00",
      "output_cell": "BUHU",
      "output_port": "qp"
    },
    "BUJA.qp -> BUS_SPR_L1.arg05": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg05",
      "output_cell": "BUJA",
      "output_port": "qp"
    },
    "BUJY.qp -> BUS_SPR_L3.arg08": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg08",
      "output_cell": "BUJY",
      "output_port": "qp"
    },
    "BUKA.qp -> AKOL.a": {
      "input_cell": "AKOL",
      "input_port": "a",
      "output_cell": "BUKA",
      "output_port": "qp"
    },
    "BUKA.qp -> BYMY.a": {
      "input_cell": "BYMY",
      "input_port": "a",
      "output_cell": "BUKA",
      "output_port": "qp"
    },
    "BUKA.qp -> CEXU.a": {
      "input_cell": "CEXU",
      "input_port": "a",
      "output_cell": "BUKA",
      "output_port": "qp"
    },
    "BUKE.qp -> SIG_CPU_BUKE_AxxxxxGH.Dp": {
      "input_cell": "SIG_CPU_BUKE_AxxxxxGH",
      "input_port": "Dp",
      "output_cell": "BUKE",
      "output_port": "qp"
    },
    "BUKY.qp -> BUS_SPR_L1.arg00": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg00",
      "output_cell": "BUKY",
      "output_port": "qp"
    },
    "BULU.qp -> CUVU.Dn": {
      "input_cell": "CUVU",
      "input_port": "Dn",
      "output_cell": "BULU",
      "output_port": "qp"
    },
    "BUMA.qp -> BUS_OAM_DA04n.arg00": {
      "input_cell": "BUS_OAM_DA04n",
      "input_port": "arg00",
      "output_cell": "BUMA",
      "output_port": "qp"
    },
    "BUMY.qp -> COGY.d": {
      "input_cell": "COGY",
      "input_port": "d",
      "output_cell": "BUMY",
      "output_port": "qp"
    },
    "BUNA.qp -> CYRO.Dn": {
      "input_cell": "CYRO",
      "input_port": "Dn",
      "output_cell": "BUNA",
      "output_port": "qp"
    },
    "BUPY.qp -> BUS_OAM_DA05n.arg00": {
      "input_cell": "BUS_OAM_DA05n",
      "input_port": "arg00",
      "output_cell": "BUPY",
      "output_port": "qp"
    },
    "BURO.qp -> KURA.a": {
      "input_cell": "KURA",
      "input_port": "a",
      "output_cell": "BURO",
      "output_port": "qp"
    },
    "BUSE.qp -> BUS_OAM_DB06n.arg01": {
      "input_cell": "BUS_OAM_DB06n",
      "input_port": "arg01",
      "output_cell": "BUSE",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> ALOR.Dp": {
      "input_cell": "ALOR",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> AMUS.a": {
      "input_cell": "AMUS",
      "input_port": "a",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> GARO.Dn": {
      "input_cell": "GARO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> SAPA.a": {
      "input_cell": "SAPA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> SARA.d": {
      "input_cell": "SARA",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> SORA.d": {
      "input_cell": "SORA",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> TEDA.d": {
      "input_cell": "TEDA",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> TOPE.d": {
      "input_cell": "TOPE",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> TOVY.a": {
      "input_cell": "TOVY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> TYRO.f": {
      "input_cell": "TYRO",
      "input_port": "f",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> UFEG.d": {
      "input_cell": "UFEG",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> URYS.d": {
      "input_cell": "URYS",
      "input_port": "d",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> XAKY.Dn": {
      "input_cell": "XAKY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A00p.qp -> XOLA.a": {
      "input_cell": "XOLA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A00p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> AMUS.b": {
      "input_cell": "AMUS",
      "input_port": "b",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> APUR.Dp": {
      "input_cell": "APUR",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> SAPA.b": {
      "input_cell": "SAPA",
      "input_port": "b",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> SARA.c": {
      "input_cell": "SARA",
      "input_port": "c",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> SORA.c": {
      "input_cell": "SORA",
      "input_port": "c",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> TOLA.a": {
      "input_cell": "TOLA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> TUBY.c": {
      "input_cell": "TUBY",
      "input_port": "c",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> TYJU.c": {
      "input_cell": "TYJU",
      "input_port": "c",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> TYRO.e": {
      "input_cell": "TYRO",
      "input_port": "e",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> UCOM.c": {
      "input_cell": "UCOM",
      "input_port": "c",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> UWAM.b": {
      "input_cell": "UWAM",
      "input_port": "b",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> WACU.Dn": {
      "input_cell": "WACU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> XENO.a": {
      "input_cell": "XENO",
      "input_port": "a",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A01p.qp -> XUXU.Dn": {
      "input_cell": "XUXU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A01p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> ALYR.Dp": {
      "input_cell": "ALYR",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> AMUS.c": {
      "input_cell": "AMUS",
      "input_port": "c",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> GOSE.Dn": {
      "input_cell": "GOSE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> RYFO.b": {
      "input_cell": "RYFO",
      "input_port": "b",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> SAPA.c": {
      "input_cell": "SAPA",
      "input_port": "c",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> SEFY.a": {
      "input_cell": "SEFY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> TYRO.d": {
      "input_cell": "TYRO",
      "input_port": "d",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> XUSY.a": {
      "input_cell": "XUSY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A02p.qp -> XYNE.Dn": {
      "input_cell": "XYNE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A02p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> AMUS.d": {
      "input_cell": "AMUS",
      "input_port": "d",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> ARET.Dp": {
      "input_cell": "ARET",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> SAPA.d": {
      "input_cell": "SAPA",
      "input_port": "d",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> SARE.e": {
      "input_cell": "SARE",
      "input_port": "e",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> TYRO.c": {
      "input_cell": "TYRO",
      "input_port": "c",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> WAPE.Dn": {
      "input_cell": "WAPE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> XERA.a": {
      "input_cell": "XERA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A03p.qp -> XODY.Dn": {
      "input_cell": "XODY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A03p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> AMUS.e": {
      "input_cell": "AMUS",
      "input_port": "e",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> AVYS.Dp": {
      "input_cell": "AVYS",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> FEVU.Dn": {
      "input_cell": "FEVU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> SARE.d": {
      "input_cell": "SARE",
      "input_port": "d",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> SEMY.d": {
      "input_cell": "SEMY",
      "input_port": "d",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> TUFA.a": {
      "input_cell": "TUFA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> XALY.c": {
      "input_cell": "XALY",
      "input_port": "c",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A04p.qp -> XECA.Dn": {
      "input_cell": "XECA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A04p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> ATEV.Dp": {
      "input_cell": "ATEV",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> BYKO.a": {
      "input_cell": "BYKO",
      "input_port": "a",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> GERA.Dn": {
      "input_cell": "GERA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> SARE.c": {
      "input_cell": "SARE",
      "input_port": "c",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> SEMY.c": {
      "input_cell": "SEMY",
      "input_port": "c",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> TYRO.b": {
      "input_cell": "TYRO",
      "input_port": "b",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> XALY.b": {
      "input_cell": "XALY",
      "input_port": "b",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A05p.qp -> XOBA.Dn": {
      "input_cell": "XOBA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A05p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> AKUG.a": {
      "input_cell": "AKUG",
      "input_port": "a",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> AROS.Dp": {
      "input_cell": "AROS",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> SARE.b": {
      "input_cell": "SARE",
      "input_port": "b",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> SEMY.b": {
      "input_cell": "SEMY",
      "input_port": "b",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> TUFA.b": {
      "input_cell": "TUFA",
      "input_port": "b",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> WAXA.Dn": {
      "input_cell": "WAXA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> WUTU.b": {
      "input_cell": "WUTU",
      "input_port": "b",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A06p.qp -> XOPO.Dn": {
      "input_cell": "XOPO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A06p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> AMUS.f": {
      "input_cell": "AMUS",
      "input_port": "f",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> ARYM.Dp": {
      "input_cell": "ARYM",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> FOBY.Dn": {
      "input_cell": "FOBY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> SARE.a": {
      "input_cell": "SARE",
      "input_port": "a",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> SEMY.a": {
      "input_cell": "SEMY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> TYRO.a": {
      "input_cell": "TYRO",
      "input_port": "a",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> XALY.a": {
      "input_cell": "XALY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A07p.qp -> XYBO.Dn": {
      "input_cell": "XYBO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A07p",
      "output_port": "qp"
    },
    "BUS_CPU_A08p.qp -> LUNO.Dp": {
      "input_cell": "LUNO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A08p",
      "output_port": "qp"
    },
    "BUS_CPU_A08p.qp -> RYSU.Dn": {
      "input_cell": "RYSU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A08p",
      "output_port": "qp"
    },
    "BUS_CPU_A08p.qp -> TONA.a": {
      "input_cell": "TONA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A08p",
      "output_port": "qp"
    },
    "BUS_CPU_A08p.qp -> TULO.h": {
      "input_cell": "TULO",
      "input_port": "h",
      "output_cell": "BUS_CPU_A08p",
      "output_port": "qp"
    },
    "BUS_CPU_A08p.qp -> ZADU.d": {
      "input_cell": "ZADU",
      "input_port": "d",
      "output_cell": "BUS_CPU_A08p",
      "output_port": "qp"
    },
    "BUS_CPU_A09p.qp -> LYSA.Dp": {
      "input_cell": "LYSA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A09p",
      "output_port": "qp"
    },
    "BUS_CPU_A09p.qp -> RESE.Dn": {
      "input_cell": "RESE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A09p",
      "output_port": "qp"
    },
    "BUS_CPU_A09p.qp -> TULO.g": {
      "input_cell": "TULO",
      "input_port": "g",
      "output_cell": "BUS_CPU_A09p",
      "output_port": "qp"
    },
    "BUS_CPU_A09p.qp -> TUNA.g": {
      "input_cell": "TUNA",
      "input_port": "g",
      "output_cell": "BUS_CPU_A09p",
      "output_port": "qp"
    },
    "BUS_CPU_A09p.qp -> ZADU.c": {
      "input_cell": "ZADU",
      "input_port": "c",
      "output_cell": "BUS_CPU_A09p",
      "output_port": "qp"
    },
    "BUS_CPU_A10p.qp -> PATE.Dp": {
      "input_cell": "PATE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A10p",
      "output_port": "qp"
    },
    "BUS_CPU_A10p.qp -> RUSE.Dn": {
      "input_cell": "RUSE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A10p",
      "output_port": "qp"
    },
    "BUS_CPU_A10p.qp -> TULO.f": {
      "input_cell": "TULO",
      "input_port": "f",
      "output_cell": "BUS_CPU_A10p",
      "output_port": "qp"
    },
    "BUS_CPU_A10p.qp -> TUNA.f": {
      "input_cell": "TUNA",
      "input_port": "f",
      "output_cell": "BUS_CPU_A10p",
      "output_port": "qp"
    },
    "BUS_CPU_A10p.qp -> ZADU.b": {
      "input_cell": "ZADU",
      "input_port": "b",
      "output_cell": "BUS_CPU_A10p",
      "output_port": "qp"
    },
    "BUS_CPU_A11p.qp -> LUMY.Dp": {
      "input_cell": "LUMY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A11p",
      "output_port": "qp"
    },
    "BUS_CPU_A11p.qp -> RYNA.Dn": {
      "input_cell": "RYNA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A11p",
      "output_port": "qp"
    },
    "BUS_CPU_A11p.qp -> TULO.e": {
      "input_cell": "TULO",
      "input_port": "e",
      "output_cell": "BUS_CPU_A11p",
      "output_port": "qp"
    },
    "BUS_CPU_A11p.qp -> TUNA.e": {
      "input_cell": "TUNA",
      "input_port": "e",
      "output_cell": "BUS_CPU_A11p",
      "output_port": "qp"
    },
    "BUS_CPU_A11p.qp -> ZADU.a": {
      "input_cell": "ZADU",
      "input_port": "a",
      "output_cell": "BUS_CPU_A11p",
      "output_port": "qp"
    },
    "BUS_CPU_A12p.qp -> LOBU.Dp": {
      "input_cell": "LOBU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A12p",
      "output_port": "qp"
    },
    "BUS_CPU_A12p.qp -> RUMO.Dn": {
      "input_cell": "RUMO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_A12p",
      "output_port": "qp"
    },
    "BUS_CPU_A12p.qp -> TULO.d": {
      "input_cell": "TULO",
      "input_port": "d",
      "output_cell": "BUS_CPU_A12p",
      "output_port": "qp"
    },
    "BUS_CPU_A12p.qp -> TUNA.d": {
      "input_cell": "TUNA",
      "input_port": "d",
      "output_cell": "BUS_CPU_A12p",
      "output_port": "qp"
    },
    "BUS_CPU_A12p.qp -> ZORO.d": {
      "input_cell": "ZORO",
      "input_port": "d",
      "output_cell": "BUS_CPU_A12p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> LONU.Dp": {
      "input_cell": "LONU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> TEVY.a": {
      "input_cell": "TEVY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> TULO.c": {
      "input_cell": "TULO",
      "input_port": "c",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> TUMA.a": {
      "input_cell": "TUMA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> TUNA.c": {
      "input_cell": "TUNA",
      "input_port": "c",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A13p.qp -> ZORO.c": {
      "input_cell": "ZORO",
      "input_port": "c",
      "output_cell": "BUS_CPU_A13p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> NYRE.Dp": {
      "input_cell": "NYRE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> SOGY.a": {
      "input_cell": "SOGY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> TEVY.b": {
      "input_cell": "TEVY",
      "input_port": "b",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> TULO.b": {
      "input_cell": "TULO",
      "input_port": "b",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> TUNA.b": {
      "input_cell": "TUNA",
      "input_port": "b",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> TYNU.b": {
      "input_cell": "TYNU",
      "input_port": "b",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A14p.qp -> ZORO.b": {
      "input_cell": "ZORO",
      "input_port": "b",
      "output_cell": "BUS_CPU_A14p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> SOBY.a": {
      "input_cell": "SOBY",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> SORE.a": {
      "input_cell": "SORE",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> SOSE.b": {
      "input_cell": "SOSE",
      "input_port": "b",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> TULO.a": {
      "input_cell": "TULO",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> TUMA.c": {
      "input_cell": "TUMA",
      "input_port": "c",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> TUNA.a": {
      "input_cell": "TUNA",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> TYNU.a": {
      "input_cell": "TYNU",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_A15p.qp -> ZORO.a": {
      "input_cell": "ZORO",
      "input_port": "a",
      "output_cell": "BUS_CPU_A15p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> COHY.b": {
      "input_cell": "COHY",
      "input_port": "b",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> CUFU.a": {
      "input_cell": "CUFU",
      "input_port": "a",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> CULY.Dp": {
      "input_cell": "CULY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> DATY.Dp": {
      "input_cell": "DATY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> GAVE.Dp": {
      "input_cell": "GAVE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> MOXY.Dn": {
      "input_cell": "MOXY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> MUXE.a": {
      "input_cell": "MUXE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> MYPA.Dp": {
      "input_cell": "MYPA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> MYZU.c": {
      "input_cell": "MYZU",
      "input_port": "c",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> NAFA.Dn": {
      "input_cell": "NAFA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> NESO.Dp": {
      "input_cell": "NESO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> PAVO.Dn": {
      "input_cell": "PAVO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> ROKE.a0": {
      "input_cell": "ROKE",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> RUNE.a": {
      "input_cell": "RUNE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> RUXA.a": {
      "input_cell": "RUXA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> SABU.Dp": {
      "input_cell": "SABU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> SATO.a": {
      "input_cell": "SATO",
      "input_port": "a",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> SOPU.Dp": {
      "input_cell": "SOPU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> SYRY.Dp": {
      "input_cell": "SYRY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> TEME.Dp": {
      "input_cell": "TEME",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> VYXE.Dp": {
      "input_cell": "VYXE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> XUFU.Dn": {
      "input_cell": "XUFU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> ZAMY.Dn": {
      "input_cell": "ZAMY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D00p.qp -> ZAXA.Dn": {
      "input_cell": "ZAXA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D00p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> DOCU.a": {
      "input_cell": "DOCU",
      "input_port": "a",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> DUMO.b": {
      "input_cell": "DUMO",
      "input_port": "b",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> DUZU.Dp": {
      "input_cell": "DUZU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> FYMO.Dp": {
      "input_cell": "FYMO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> LAWO.Dn": {
      "input_cell": "LAWO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> MODY.c": {
      "input_cell": "MODY",
      "input_port": "c",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> NABE.a": {
      "input_cell": "NABE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> NOFE.Dp": {
      "input_cell": "NOFE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> NUSY.Dn": {
      "input_cell": "NUSY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> NYKE.Dp": {
      "input_cell": "NYKE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> NYRO.Dp": {
      "input_cell": "NYRO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> PETU.a0": {
      "input_cell": "PETU",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> PYNE.Dn": {
      "input_cell": "PYNE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> RUJA.a": {
      "input_cell": "RUJA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> RYPU.a": {
      "input_cell": "RYPU",
      "input_port": "a",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> SAMY.Dp": {
      "input_cell": "SAMY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> TEWU.Dp": {
      "input_cell": "TEWU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> VUCE.Dp": {
      "input_cell": "VUCE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> XUKY.Dn": {
      "input_cell": "XUKY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> XYLO.Dp": {
      "input_cell": "XYLO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> ZAKY.Dn": {
      "input_cell": "ZAKY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D01p.qp -> ZOPU.Dn": {
      "input_cell": "ZOPU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D01p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> CYXU.Dp": {
      "input_cell": "CYXU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> DELA.a": {
      "input_cell": "DELA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> DYBO.b": {
      "input_cell": "DYBO",
      "input_port": "b",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> FEZU.Dp": {
      "input_cell": "FEZU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> MOSA.Dn": {
      "input_cell": "MOSA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> MURU.Dp": {
      "input_cell": "MURU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> NAGA.Dp": {
      "input_cell": "NAGA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> NOKE.Dp": {
      "input_cell": "NOKE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> NYKU.a0": {
      "input_cell": "NYKU",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> PARA.Dn": {
      "input_cell": "PARA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> PYHU.c": {
      "input_cell": "PYHU",
      "input_port": "c",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> PYLU.Dn": {
      "input_cell": "PYLU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> RABY.a": {
      "input_cell": "RABY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> RAKE.a": {
      "input_cell": "RAKE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> SABO.Dp": {
      "input_cell": "SABO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> SEDY.Dp": {
      "input_cell": "SEDY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> SULY.a": {
      "input_cell": "SULY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> TYGO.Dp": {
      "input_cell": "TYGO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> WULE.Dn": {
      "input_cell": "WULE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> WYKY.Dn": {
      "input_cell": "WYKY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> XOVA.Dn": {
      "input_cell": "XOVA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D02p.qp -> XYMO.Dp": {
      "input_cell": "XYMO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D02p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> DAJU.b": {
      "input_cell": "DAJU",
      "input_port": "b",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> DYGE.a": {
      "input_cell": "DYGE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> FUJO.Dp": {
      "input_cell": "FUJO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> GUBO.Dp": {
      "input_cell": "GUBO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> LOSE.Dn": {
      "input_cell": "LOSE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> MAXY.Dn": {
      "input_cell": "MAXY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> MEBY.Dp": {
      "input_cell": "MEBY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> MELA.Dp": {
      "input_cell": "MELA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> NYDO.Dn": {
      "input_cell": "NYDO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> RERA.a": {
      "input_cell": "RERA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> ROXE.Dp": {
      "input_cell": "ROXE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> SALO.Dp": {
      "input_cell": "SALO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> SEZE.a": {
      "input_cell": "SEZE",
      "input_port": "a",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> SOCE.a0": {
      "input_cell": "SOCE",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> SOTE.Dp": {
      "input_cell": "SOTE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> SULO.a": {
      "input_cell": "SULO",
      "input_port": "a",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> TOME.c": {
      "input_cell": "TOME",
      "input_port": "c",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> TYVA.Dp": {
      "input_cell": "TYVA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> XAFO.Dp": {
      "input_cell": "XAFO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> XALO.Dn": {
      "input_cell": "XALO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> ZAJA.Dn": {
      "input_cell": "ZAJA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D03p.qp -> ZOZO.Dn": {
      "input_cell": "ZOZO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D03p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> BEMY.Dp": {
      "input_cell": "BEMY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> DEDE.Dp": {
      "input_cell": "DEDE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> DOLA.a": {
      "input_cell": "DOLA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> DYLY.b": {
      "input_cell": "DYLY",
      "input_port": "b",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> KELY.Dp": {
      "input_cell": "KELY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> LUNE.Dn": {
      "input_cell": "LUNE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> MUKE.Dn": {
      "input_cell": "MUKE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> MYPU.Dp": {
      "input_cell": "MYPU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> NULO.Dp": {
      "input_cell": "NULO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> NYGY.Dn": {
      "input_cell": "NYGY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> RESY.a": {
      "input_cell": "RESY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> RORY.a": {
      "input_cell": "RORY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> RUFO.Dp": {
      "input_cell": "RUFO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> SALA.a0": {
      "input_cell": "SALA",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> SEKE.Dp": {
      "input_cell": "SEKE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> SEME.a": {
      "input_cell": "SEME",
      "input_port": "a",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> SOTA.Dp": {
      "input_cell": "SOTA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> TOGA.c": {
      "input_cell": "TOGA",
      "input_port": "c",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> TYRU.Dp": {
      "input_cell": "TYRU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> WEXU.Dp": {
      "input_cell": "WEXU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> XERU.Dn": {
      "input_cell": "XERU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> ZUFO.Dn": {
      "input_cell": "ZUFO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D04p.qp -> ZUGA.Dn": {
      "input_cell": "ZUGA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D04p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> COFY.Dp": {
      "input_cell": "COFY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> CUZY.Dp": {
      "input_cell": "CUZY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> EHUJ.b": {
      "input_cell": "EHUJ",
      "input_port": "b",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> ELOK.a": {
      "input_cell": "ELOK",
      "input_port": "a",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> FOTY.Dp": {
      "input_cell": "FOTY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> LUGU.Dn": {
      "input_cell": "LUGU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> MORU.Dn": {
      "input_cell": "MORU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> MYCE.Dp": {
      "input_cell": "MYCE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> NENE.Dp": {
      "input_cell": "NENE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> PULA.Dn": {
      "input_cell": "PULA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> REFE.Dp": {
      "input_cell": "REFE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> RUJO.Dp": {
      "input_cell": "RUJO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> RYVO.a": {
      "input_cell": "RYVO",
      "input_port": "a",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> SUFY.Dp": {
      "input_cell": "SUFY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> SYRU.a0": {
      "input_cell": "SYRU",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> TAMU.a": {
      "input_cell": "TAMU",
      "input_port": "a",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> VAFA.Dp": {
      "input_cell": "VAFA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> WYMO.Dp": {
      "input_cell": "WYMO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> XYZE.Dn": {
      "input_cell": "XYZE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> ZATO.Dn": {
      "input_cell": "ZATO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D05p.qp -> ZUMO.Dn": {
      "input_cell": "ZUMO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D05p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> CABU.Dp": {
      "input_cell": "CABU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> EDEL.a": {
      "input_cell": "EDEL",
      "input_port": "a",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> EFAK.b": {
      "input_cell": "EFAK",
      "input_port": "b",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> FOHA.Dp": {
      "input_cell": "FOHA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> LEPU.Dn": {
      "input_cell": "LEPU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> MOGY.Dn": {
      "input_cell": "MOGY",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> MUVO.Dp": {
      "input_cell": "MUVO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> NUKA.Dp": {
      "input_cell": "NUKA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> PETO.Dp": {
      "input_cell": "PETO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> POKU.Dn": {
      "input_cell": "POKU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> RAFY.a": {
      "input_cell": "RAFY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> REFU.a0": {
      "input_cell": "REFU",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> ROGY.a": {
      "input_cell": "ROGY",
      "input_port": "a",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> RUGU.Dp": {
      "input_cell": "RUGU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> TOFA.Dp": {
      "input_cell": "TOFA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> VEVO.Dp": {
      "input_cell": "VEVO",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> WOKY.Dp": {
      "input_cell": "WOKY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> XUPO.Dn": {
      "input_cell": "XUPO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> XYTO.Dn": {
      "input_cell": "XYTO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D06p.qp -> YVUC.Dn": {
      "input_cell": "YVUC",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D06p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> BAKE.Dp": {
      "input_cell": "BAKE",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> EFEF.a": {
      "input_cell": "EFEF",
      "input_port": "a",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> EGUV.b": {
      "input_cell": "EGUV",
      "input_port": "b",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> ETAF.Dp": {
      "input_cell": "ETAF",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> FUNY.Dp": {
      "input_cell": "FUNY",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> LUXO.Dn": {
      "input_cell": "LUXO",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> MARU.Dn": {
      "input_cell": "MARU",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> MENA.Dn": {
      "input_cell": "MENA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> NAFU.Dp": {
      "input_cell": "NAFU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> NUKU.Dp": {
      "input_cell": "NUKU",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> RAHA.Dp": {
      "input_cell": "RAHA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> RATO.a0": {
      "input_cell": "RATO",
      "input_port": "a0",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> RAVU.a": {
      "input_cell": "RAVU",
      "input_port": "a",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> RYDA.a": {
      "input_cell": "RYDA",
      "input_port": "a",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> SETA.Dp": {
      "input_cell": "SETA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> SUZA.Dp": {
      "input_cell": "SUZA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> XANA.Dn": {
      "input_cell": "XANA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> XONA.Dp": {
      "input_cell": "XONA",
      "input_port": "Dp",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> ZUFE.Dn": {
      "input_cell": "ZUFE",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_CPU_D07p.qp -> ZYFA.Dn": {
      "input_cell": "ZYFA",
      "input_port": "Dn",
      "output_cell": "BUS_CPU_D07p",
      "output_port": "qp"
    },
    "BUS_OAM_A00n.qp -> GEKA.a": {
      "input_cell": "GEKA",
      "input_port": "a",
      "output_cell": "BUS_OAM_A00n",
      "output_port": "qp"
    },
    "BUS_OAM_A02n.qp -> YFOT.a": {
      "input_cell": "YFOT",
      "input_port": "a",
      "output_cell": "BUS_OAM_A02n",
      "output_port": "qp"
    },
    "BUS_OAM_A03n.qp -> YFOC.a": {
      "input_cell": "YFOC",
      "input_port": "a",
      "output_cell": "BUS_OAM_A03n",
      "output_port": "qp"
    },
    "BUS_OAM_A04n.qp -> YVOM.a": {
      "input_cell": "YVOM",
      "input_port": "a",
      "output_cell": "BUS_OAM_A04n",
      "output_port": "qp"
    },
    "BUS_OAM_A05n.qp -> YMEV.a": {
      "input_cell": "YMEV",
      "input_port": "a",
      "output_cell": "BUS_OAM_A05n",
      "output_port": "qp"
    },
    "BUS_OAM_A06n.qp -> XEMU.a": {
      "input_cell": "XEMU",
      "input_port": "a",
      "output_cell": "BUS_OAM_A06n",
      "output_port": "qp"
    },
    "BUS_OAM_A07n.qp -> YZET.a": {
      "input_cell": "YZET",
      "input_port": "a",
      "output_cell": "BUS_OAM_A07n",
      "output_port": "qp"
    },
    "BUS_OAM_DA00n.qp -> YDYV.Dp": {
      "input_cell": "YDYV",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA00n",
      "output_port": "qp"
    },
    "BUS_OAM_DA01n.qp -> YCEB.Dp": {
      "input_cell": "YCEB",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA01n",
      "output_port": "qp"
    },
    "BUS_OAM_DA02n.qp -> ZUCA.Dp": {
      "input_cell": "ZUCA",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA02n",
      "output_port": "qp"
    },
    "BUS_OAM_DA03n.qp -> WONE.Dp": {
      "input_cell": "WONE",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA03n",
      "output_port": "qp"
    },
    "BUS_OAM_DA04n.qp -> ZAXE.Dp": {
      "input_cell": "ZAXE",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA04n",
      "output_port": "qp"
    },
    "BUS_OAM_DA05n.qp -> XAFU.Dp": {
      "input_cell": "XAFU",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA05n",
      "output_port": "qp"
    },
    "BUS_OAM_DA06n.qp -> YSES.Dp": {
      "input_cell": "YSES",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA06n",
      "output_port": "qp"
    },
    "BUS_OAM_DA07n.qp -> ZECA.Dp": {
      "input_cell": "ZECA",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DA07n",
      "output_port": "qp"
    },
    "BUS_OAM_DB00n.qp -> XYKY.Dp": {
      "input_cell": "XYKY",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB00n",
      "output_port": "qp"
    },
    "BUS_OAM_DB01n.qp -> YRUM.Dp": {
      "input_cell": "YRUM",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB01n",
      "output_port": "qp"
    },
    "BUS_OAM_DB02n.qp -> YSEX.Dp": {
      "input_cell": "YSEX",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB02n",
      "output_port": "qp"
    },
    "BUS_OAM_DB03n.qp -> YVEL.Dp": {
      "input_cell": "YVEL",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB03n",
      "output_port": "qp"
    },
    "BUS_OAM_DB04n.qp -> WYNO.Dp": {
      "input_cell": "WYNO",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB04n",
      "output_port": "qp"
    },
    "BUS_OAM_DB05n.qp -> CYRA.Dp": {
      "input_cell": "CYRA",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB05n",
      "output_port": "qp"
    },
    "BUS_OAM_DB06n.qp -> ZUVE.Dp": {
      "input_cell": "ZUVE",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB06n",
      "output_port": "qp"
    },
    "BUS_OAM_DB07n.qp -> ECED.Dp": {
      "input_cell": "ECED",
      "input_port": "Dp",
      "output_cell": "BUS_OAM_DB07n",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> AXUV.Dn": {
      "input_cell": "AXUV",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> BUHE.Dn": {
      "input_cell": "BUHE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> CADU.Dn": {
      "input_cell": "CADU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> DEVY.Dn": {
      "input_cell": "DEVY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> EKOP.Dn": {
      "input_cell": "EKOP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> GABO.Dn": {
      "input_cell": "GABO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> GULE.Dn": {
      "input_cell": "GULE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> GYBU.Dn": {
      "input_cell": "GYBU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> XAVE.Dn": {
      "input_cell": "XAVE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> YBER.Dn": {
      "input_cell": "YBER",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I0.qp -> YGUS.Dn": {
      "input_cell": "YGUS",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I0",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> BADA.Dn": {
      "input_cell": "BADA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> BYHU.Dn": {
      "input_cell": "BYHU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> CEBO.Dn": {
      "input_cell": "CEBO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> DESE.Dn": {
      "input_cell": "DESE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> ETYM.Dn": {
      "input_cell": "ETYM",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> GACY.Dn": {
      "input_cell": "GACY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> GYKA.Dn": {
      "input_cell": "GYKA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> GYNO.Dn": {
      "input_cell": "GYNO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> XEFE.Dn": {
      "input_cell": "XEFE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> YSOK.Dn": {
      "input_cell": "YSOK",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I1.qp -> YZOR.Dn": {
      "input_cell": "YZOR",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I1",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> APEV.Dn": {
      "input_cell": "APEV",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> BECA.Dn": {
      "input_cell": "BECA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> CUFA.Dn": {
      "input_cell": "CUFA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> DUNY.Dn": {
      "input_cell": "DUNY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> FABY.Dn": {
      "input_cell": "FABY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> FEFA.Dn": {
      "input_cell": "FEFA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> FOGO.Dn": {
      "input_cell": "FOGO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> GORU.Dn": {
      "input_cell": "GORU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> WANU.Dn": {
      "input_cell": "WANU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> XYFE.Dn": {
      "input_cell": "XYFE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I2.qp -> YZEP.Dn": {
      "input_cell": "YZEP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I2",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> BADO.Dn": {
      "input_cell": "BADO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> BULU.Dn": {
      "input_cell": "BULU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> COMA.Dn": {
      "input_cell": "COMA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> DUHA.Dn": {
      "input_cell": "DUHA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> EBEX.Dn": {
      "input_cell": "EBEX",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> FACO.Dn": {
      "input_cell": "FACO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> FYSU.Dn": {
      "input_cell": "FYSU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> GOHU.Dn": {
      "input_cell": "GOHU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> WYTE.Dn": {
      "input_cell": "WYTE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> XABO.Dn": {
      "input_cell": "XABO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I3.qp -> XOTU.Dn": {
      "input_cell": "XOTU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I3",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> BEXY.Dn": {
      "input_cell": "BEXY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> BUNA.Dn": {
      "input_cell": "BUNA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> CUZA.Dn": {
      "input_cell": "CUZA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> DEBA.Dn": {
      "input_cell": "DEBA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> ETAV.Dn": {
      "input_cell": "ETAV",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> FOXY.Dn": {
      "input_cell": "FOXY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> FUGU.Dn": {
      "input_cell": "FUGU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> GESY.Dn": {
      "input_cell": "GESY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> XEGE.Dn": {
      "input_cell": "XEGE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> XUTE.Dn": {
      "input_cell": "XUTE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I4.qp -> ZONY.Dn": {
      "input_cell": "ZONY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I4",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> BOXA.Dn": {
      "input_cell": "BOXA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> BYHE.Dn": {
      "input_cell": "BYHE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> CAJY.Dn": {
      "input_cell": "CAJY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> DAFU.Dn": {
      "input_cell": "DAFU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> EKAP.Dn": {
      "input_cell": "EKAP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> FUZO.Dn": {
      "input_cell": "FUZO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> FYKE.Dn": {
      "input_cell": "FYKE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> GECU.Dn": {
      "input_cell": "GECU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> XUFO.Dn": {
      "input_cell": "XUFO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> XYNU.Dn": {
      "input_cell": "XYNU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_I5.qp -> YWAK.Dn": {
      "input_cell": "YWAK",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_I5",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> ACEP.Dn": {
      "input_cell": "ACEP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> AMES.Dn": {
      "input_cell": "AMES",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> AZAP.Dn": {
      "input_cell": "AZAP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> CANA.Dn": {
      "input_cell": "CANA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> CAPO.Dn": {
      "input_cell": "CAPO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> CYVU.b": {
      "input_cell": "CYVU",
      "input_port": "b",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> GYHO.Dn": {
      "input_cell": "GYHO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> XYNA.Dn": {
      "input_cell": "XYNA",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> YLOV.Dn": {
      "input_cell": "YLOV",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> ZUMY.Dn": {
      "input_cell": "ZUMY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L0.qp -> ZURO.Dn": {
      "input_cell": "ZURO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L0",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> ABEG.Dn": {
      "input_cell": "ABEG",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> AFYX.Dn": {
      "input_cell": "AFYX",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> AROF.Dn": {
      "input_cell": "AROF",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> BORE.b": {
      "input_cell": "BORE",
      "input_port": "b",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> CAJU.Dn": {
      "input_cell": "CAJU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> CUFO.Dn": {
      "input_cell": "CUFO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> FOFO.Dn": {
      "input_cell": "FOFO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> XOSY.Dn": {
      "input_cell": "XOSY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> YGUM.Dn": {
      "input_cell": "YGUM",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> ZAFU.Dn": {
      "input_cell": "ZAFU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L1.qp -> ZYLU.Dn": {
      "input_cell": "ZYLU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L1",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> ABOP.Dn": {
      "input_cell": "ABOP",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> ABUX.Dn": {
      "input_cell": "ABUX",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> AFUT.Dn": {
      "input_cell": "AFUT",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> BOZU.Dn": {
      "input_cell": "BOZU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> BUVY.b": {
      "input_cell": "BUVY",
      "input_port": "b",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> CONO.Dn": {
      "input_cell": "CONO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> DYSY.Dn": {
      "input_cell": "DYSY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> XAKU.Dn": {
      "input_cell": "XAKU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> XAZY.Dn": {
      "input_cell": "XAZY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> ZENE.Dn": {
      "input_cell": "ZENE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L2.qp -> ZEXO.Dn": {
      "input_cell": "ZEXO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L2",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> ABUG.Dn": {
      "input_cell": "ABUG",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> AFYM.Dn": {
      "input_cell": "AFYM",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> ANED.Dn": {
      "input_cell": "ANED",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> CUMU.Dn": {
      "input_cell": "CUMU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> DEWU.Dn": {
      "input_cell": "DEWU",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> FYHY.Dn": {
      "input_cell": "FYHY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> WAGO.b": {
      "input_cell": "WAGO",
      "input_port": "b",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> XYGO.Dn": {
      "input_cell": "XYGO",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> YKUK.Dn": {
      "input_cell": "YKUK",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> ZUBE.Dn": {
      "input_cell": "ZUBE",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_SPR_L3.qp -> ZURY.Dn": {
      "input_cell": "ZURY",
      "input_port": "Dn",
      "output_cell": "BUS_SPR_L3",
      "output_port": "qp"
    },
    "BUS_VRAM_A00n.qp -> MYFU.a": {
      "input_cell": "MYFU",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A00n",
      "output_port": "qp"
    },
    "BUS_VRAM_A01n.qp -> MASA.a": {
      "input_cell": "MASA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A01n",
      "output_port": "qp"
    },
    "BUS_VRAM_A02n.qp -> MYRE.a": {
      "input_cell": "MYRE",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A02n",
      "output_port": "qp"
    },
    "BUS_VRAM_A03n.qp -> MAVU.a": {
      "input_cell": "MAVU",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A03n",
      "output_port": "qp"
    },
    "BUS_VRAM_A04n.qp -> MEPA.a": {
      "input_cell": "MEPA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A04n",
      "output_port": "qp"
    },
    "BUS_VRAM_A05n.qp -> MYSA.a": {
      "input_cell": "MYSA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A05n",
      "output_port": "qp"
    },
    "BUS_VRAM_A06n.qp -> MEWY.a": {
      "input_cell": "MEWY",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A06n",
      "output_port": "qp"
    },
    "BUS_VRAM_A07n.qp -> MUME.a": {
      "input_cell": "MUME",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A07n",
      "output_port": "qp"
    },
    "BUS_VRAM_A08n.qp -> VOVA.a": {
      "input_cell": "VOVA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A08n",
      "output_port": "qp"
    },
    "BUS_VRAM_A09n.qp -> VODE.a": {
      "input_cell": "VODE",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A09n",
      "output_port": "qp"
    },
    "BUS_VRAM_A10n.qp -> RUKY.a": {
      "input_cell": "RUKY",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A10n",
      "output_port": "qp"
    },
    "BUS_VRAM_A11n.qp -> RUMA.a": {
      "input_cell": "RUMA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A11n",
      "output_port": "qp"
    },
    "BUS_VRAM_A12n.qp -> REHO.a": {
      "input_cell": "REHO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_A12n",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> LEGU.Dn": {
      "input_cell": "LEGU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> PULY.a1": {
      "input_cell": "PULY",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> PUTE.a0": {
      "input_cell": "PUTE",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> RAWU.Dp": {
      "input_cell": "RAWU",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> RERY.a": {
      "input_cell": "RERY",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> SEFA.a": {
      "input_cell": "SEFA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> SYNU.b": {
      "input_cell": "SYNU",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> WOWA.Dn": {
      "input_cell": "WOWA",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D00p.qp -> WUZU.Dn": {
      "input_cell": "WUZU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D00p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> AVEB.Dn": {
      "input_cell": "AVEB",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> AXER.Dn": {
      "input_cell": "AXER",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> NUDU.Dn": {
      "input_cell": "NUDU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> PAWE.a1": {
      "input_cell": "PAWE",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> PELO.a0": {
      "input_cell": "PELO",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> POZO.Dp": {
      "input_cell": "POZO",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> RUNA.a": {
      "input_cell": "RUNA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> SOGO.a": {
      "input_cell": "SOGO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D01p.qp -> SYMA.b": {
      "input_cell": "SYMA",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D01p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> AMUH.Dn": {
      "input_cell": "AMUH",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> ASOX.Dn": {
      "input_cell": "ASOX",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> MUKU.Dn": {
      "input_cell": "MUKU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> PONO.a0": {
      "input_cell": "PONO",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> PUGU.a1": {
      "input_cell": "PUGU",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> PYZO.Dp": {
      "input_cell": "PYZO",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> ROKO.b": {
      "input_cell": "ROKO",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> RONA.a": {
      "input_cell": "RONA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D02p.qp -> SEFU.a": {
      "input_cell": "SEFU",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D02p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> CETU.Dn": {
      "input_cell": "CETU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> COFO.Dn": {
      "input_cell": "COFO",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> LUZO.Dn": {
      "input_cell": "LUZO",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> PACY.a1": {
      "input_cell": "PACY",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> POBE.a0": {
      "input_cell": "POBE",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> POXA.Dp": {
      "input_cell": "POXA",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> RUNO.a": {
      "input_cell": "RUNO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> SUNA.a": {
      "input_cell": "SUNA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D03p.qp -> SYBU.b": {
      "input_cell": "SYBU",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D03p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> ARYN.Dn": {
      "input_cell": "ARYN",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> AZOZ.Dn": {
      "input_cell": "AZOZ",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> MEGU.Dn": {
      "input_cell": "MEGU",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> PACY.a0": {
      "input_cell": "PACY",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> POBE.a1": {
      "input_cell": "POBE",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> PULO.Dp": {
      "input_cell": "PULO",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> SAKO.b": {
      "input_cell": "SAKO",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> SANA.a": {
      "input_cell": "SANA",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D04p.qp -> SUMO.a": {
      "input_cell": "SUMO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D04p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> ACOT.Dn": {
      "input_cell": "ACOT",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> AGYK.Dn": {
      "input_cell": "AGYK",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> MYJY.Dn": {
      "input_cell": "MYJY",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> POJU.Dp": {
      "input_cell": "POJU",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> PONO.a1": {
      "input_cell": "PONO",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> PUGU.a0": {
      "input_cell": "PUGU",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> RORO.a": {
      "input_cell": "RORO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> SAZU.a": {
      "input_cell": "SAZU",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D05p.qp -> SEJY.b": {
      "input_cell": "SEJY",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D05p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> BUSE.Dn": {
      "input_cell": "BUSE",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> CUJE.Dn": {
      "input_cell": "CUJE",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> NASA.Dn": {
      "input_cell": "NASA",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> PAWE.a0": {
      "input_cell": "PAWE",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> PELO.a1": {
      "input_cell": "PELO",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> POWY.Dp": {
      "input_cell": "POWY",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> RABO.a": {
      "input_cell": "RABO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> SAMO.a": {
      "input_cell": "SAMO",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D06p.qp -> SEDO.b": {
      "input_cell": "SEDO",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D06p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> ANUM.Dn": {
      "input_cell": "ANUM",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> ATER.Dn": {
      "input_cell": "ATER",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> NEFO.Dn": {
      "input_cell": "NEFO",
      "input_port": "Dn",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> PULY.a0": {
      "input_cell": "PULY",
      "input_port": "a0",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> PUTE.a1": {
      "input_cell": "PUTE",
      "input_port": "a1",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> PYJU.Dp": {
      "input_cell": "PYJU",
      "input_port": "Dp",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> SAME.a": {
      "input_cell": "SAME",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> SAWU.b": {
      "input_cell": "SAWU",
      "input_port": "b",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUS_VRAM_D07p.qp -> SUKE.a": {
      "input_cell": "SUKE",
      "input_port": "a",
      "output_cell": "BUS_VRAM_D07p",
      "output_port": "qp"
    },
    "BUTO.qp -> BELE.a": {
      "input_cell": "BELE",
      "input_port": "a",
      "output_cell": "BUTO",
      "output_port": "qp"
    },
    "BUTY.qp -> BUVU.b": {
      "input_cell": "BUVU",
      "input_port": "b",
      "output_cell": "BUTY",
      "output_port": "qp"
    },
    "BUVU.qp -> BYXO.a": {
      "input_cell": "BYXO",
      "input_port": "a",
      "output_cell": "BUVU",
      "output_port": "qp"
    },
    "BUVY.qp -> AGAG.Dn": {
      "input_cell": "AGAG",
      "input_port": "Dn",
      "output_cell": "BUVY",
      "output_port": "qp"
    },
    "BUWY.qp -> CUSA.OEn": {
      "input_cell": "CUSA",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GOBA.OEn": {
      "input_cell": "GOBA",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GODO.OEn": {
      "input_cell": "GODO",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GONU.OEn": {
      "input_cell": "GONU",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GUNE.OEn": {
      "input_cell": "GUNE",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GYZA.OEn": {
      "input_cell": "GYZA",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> GYZO.OEn": {
      "input_cell": "GYZO",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUWY.qp -> WARE.OEn": {
      "input_cell": "WARE",
      "input_port": "OEn",
      "output_cell": "BUWY",
      "output_port": "qp"
    },
    "BUZA.qp -> WEZA.OEn": {
      "input_cell": "WEZA",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZA.qp -> WUCO.OEn": {
      "input_cell": "WUCO",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZA.qp -> WUZY.OEn": {
      "input_cell": "WUZY",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZA.qp -> WYDA.OEn": {
      "input_cell": "WYDA",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZA.qp -> WYSE.OEn": {
      "input_cell": "WYSE",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZA.qp -> ZYSU.OEn": {
      "input_cell": "ZYSU",
      "input_port": "OEn",
      "output_cell": "BUZA",
      "output_port": "qp"
    },
    "BUZY.qp -> BECA.CLKn": {
      "input_cell": "BECA",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BUZY.qp -> BOXA.CLKn": {
      "input_cell": "BOXA",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BUZY.qp -> BUHE.CLKn": {
      "input_cell": "BUHE",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BUZY.qp -> BULU.CLKn": {
      "input_cell": "BULU",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BUZY.qp -> BUNA.CLKn": {
      "input_cell": "BUNA",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BUZY.qp -> BYHU.CLKn": {
      "input_cell": "BYHU",
      "input_port": "CLKn",
      "output_cell": "BUZY",
      "output_port": "qp"
    },
    "BYBA.qn -> BEBU.c": {
      "input_cell": "BEBU",
      "input_port": "c",
      "output_cell": "BYBA",
      "output_port": "qn"
    },
    "BYBA.qp -> DOBA.Dp": {
      "input_cell": "DOBA",
      "input_port": "Dp",
      "output_cell": "BYBA",
      "output_port": "qp"
    },
    "BYBY.qp -> BUCO.a": {
      "input_cell": "BUCO",
      "input_port": "a",
      "output_cell": "BYBY",
      "output_port": "qp"
    },
    "BYCA.carry -> ACUL.carry": {
      "input_cell": "ACUL",
      "input_port": "carry",
      "output_cell": "BYCA",
      "output_port": "carry"
    },
    "BYCA.sum -> COLY.Dn": {
      "input_cell": "COLY",
      "input_port": "Dn",
      "output_cell": "BYCA",
      "output_port": "sum"
    },
    "BYCU.qp -> COTA.a": {
      "input_cell": "COTA",
      "input_port": "a",
      "output_cell": "BYCU",
      "output_port": "qp"
    },
    "BYDO.qp -> BUS_SPR_L3.arg04": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg04",
      "output_cell": "BYDO",
      "output_port": "qp"
    },
    "BYHA.qp -> ATEJ.a": {
      "input_cell": "ATEJ",
      "input_port": "a",
      "output_cell": "BYHA",
      "output_port": "qp"
    },
    "BYHE.qp -> ADYB.Dn": {
      "input_cell": "ADYB",
      "input_port": "Dn",
      "output_cell": "BYHE",
      "output_port": "qp"
    },
    "BYHU.qp -> AFOZ.Dn": {
      "input_cell": "AFOZ",
      "input_port": "Dn",
      "output_cell": "BYHU",
      "output_port": "qp"
    },
    "BYJO.qp -> AZEM.b": {
      "input_cell": "AZEM",
      "input_port": "b",
      "output_cell": "BYJO",
      "output_port": "qp"
    },
    "BYJU.qp -> BALY.a": {
      "input_cell": "BALY",
      "input_port": "a",
      "output_cell": "BYJU",
      "output_port": "qp"
    },
    "BYKO.qp -> ACAT.d": {
      "input_cell": "ACAT",
      "input_port": "d",
      "output_cell": "BYKO",
      "output_port": "qp"
    },
    "BYKO.qp -> ATOZ.d": {
      "input_cell": "ATOZ",
      "input_port": "d",
      "output_cell": "BYKO",
      "output_port": "qp"
    },
    "BYLA.qp -> PIN_05.HI": {
      "input_cell": "PIN_05",
      "input_port": "HI",
      "output_cell": "BYLA",
      "output_port": "qp"
    },
    "BYME.qp -> BUS_SPR_L0.arg09": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg09",
      "output_cell": "BYME",
      "output_port": "qp"
    },
    "BYMY.qp -> AFUT.CLKn": {
      "input_cell": "AFUT",
      "input_port": "CLKn",
      "output_cell": "BYMY",
      "output_port": "qp"
    },
    "BYMY.qp -> AFYM.CLKn": {
      "input_cell": "AFYM",
      "input_port": "CLKn",
      "output_cell": "BYMY",
      "output_port": "qp"
    },
    "BYMY.qp -> AFYX.CLKn": {
      "input_cell": "AFYX",
      "input_port": "CLKn",
      "output_cell": "BYMY",
      "output_port": "qp"
    },
    "BYMY.qp -> AZAP.CLKn": {
      "input_cell": "AZAP",
      "input_port": "CLKn",
      "output_cell": "BYMY",
      "output_port": "qp"
    },
    "BYNY.qp -> BUS_OAM_DB06n.arg00": {
      "input_cell": "BUS_OAM_DB06n",
      "input_port": "arg00",
      "output_cell": "BYNY",
      "output_port": "qp"
    },
    "BYPY.qp -> BUS_OAM_DB07n.arg00": {
      "input_cell": "BUS_OAM_DB07n",
      "input_port": "arg00",
      "output_cell": "BYPY",
      "output_port": "qp"
    },
    "BYRO.qp -> BUS_SPR_L0.arg01": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg01",
      "output_cell": "BYRO",
      "output_port": "qp"
    },
    "BYRY.qp -> BUDE.a": {
      "input_cell": "BUDE",
      "input_port": "a",
      "output_cell": "BYRY",
      "output_port": "qp"
    },
    "BYVA.qp -> CEDY.RSTn": {
      "input_cell": "CEDY",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> DYBA.a": {
      "input_cell": "DYBA",
      "input_port": "a",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> EBOJ.RSTn": {
      "input_cell": "EBOJ",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> EGAV.RSTn": {
      "input_cell": "EGAV",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> EXUQ.RSTn": {
      "input_cell": "EXUQ",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> FONO.RSTn": {
      "input_cell": "FONO",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> GOTA.RSTn": {
      "input_cell": "GOTA",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> WAFY.RSTn": {
      "input_cell": "WAFY",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> WAPO.RSTn": {
      "input_cell": "WAPO",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> WOMY.RSTn": {
      "input_cell": "WOMY",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVA.qp -> XUDY.RSTn": {
      "input_cell": "XUDY",
      "input_port": "RSTn",
      "output_cell": "BYVA",
      "output_port": "qp"
    },
    "BYVY.qp -> CADU.CLKn": {
      "input_cell": "CADU",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYVY.qp -> CAJY.CLKn": {
      "input_cell": "CAJY",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYVY.qp -> CEBO.CLKn": {
      "input_cell": "CEBO",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYVY.qp -> COMA.CLKn": {
      "input_cell": "COMA",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYVY.qp -> CUFA.CLKn": {
      "input_cell": "CUFA",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYVY.qp -> CUZA.CLKn": {
      "input_cell": "CUZA",
      "input_port": "CLKn",
      "output_cell": "BYVY",
      "output_port": "qp"
    },
    "BYXO.qp -> BEDO.a": {
      "input_cell": "BEDO",
      "input_port": "a",
      "output_cell": "BYXO",
      "output_port": "qp"
    },
    "BYZO.qp -> CUDY.OEn": {
      "input_cell": "CUDY",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> JEKU.OEn": {
      "input_cell": "JEKU",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KAPA.HOLDn": {
      "input_cell": "KAPA",
      "input_port": "HOLDn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KEJA.HOLDn": {
      "input_cell": "KEJA",
      "input_port": "HOLDn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KEMA.OEn": {
      "input_cell": "KEMA",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KEVU.HOLDn": {
      "input_cell": "KEVU",
      "input_port": "HOLDn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KOCE.OEn": {
      "input_cell": "KOCE",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KOLO.HOLDn": {
      "input_cell": "KOLO",
      "input_port": "HOLDn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KURO.OEn": {
      "input_cell": "KURO",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "BYZO.qp -> KUVE.OEn": {
      "input_cell": "KUVE",
      "input_port": "OEn",
      "output_cell": "BYZO",
      "output_port": "qp"
    },
    "CABA.qp -> PIN_02.HI": {
      "input_cell": "PIN_02",
      "input_port": "HI",
      "output_cell": "CABA",
      "output_port": "qp"
    },
    "CABU.qn -> BYCA.b": {
      "input_cell": "BYCA",
      "input_port": "b",
      "output_cell": "CABU",
      "output_port": "qn"
    },
    "CABU.qp -> DOXE.Dn": {
      "input_cell": "DOXE",
      "input_port": "Dn",
      "output_cell": "CABU",
      "output_port": "qp"
    },
    "CABY.qp -> ETAF.RSTn": {
      "input_cell": "ETAF",
      "input_port": "RSTn",
      "output_cell": "CABY",
      "output_port": "qp"
    },
    "CACU.qp -> DEPY.CLKp": {
      "input_cell": "DEPY",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> DUHY.CLKp": {
      "input_cell": "DUHY",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> EJUF.CLKp": {
      "input_cell": "EJUF",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> ENOR.CLKp": {
      "input_cell": "ENOR",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> FOKA.CLKp": {
      "input_cell": "FOKA",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> FUBY.CLKp": {
      "input_cell": "FUBY",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> FYTY.CLKp": {
      "input_cell": "FYTY",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CACU.qp -> GOXU.CLKp": {
      "input_cell": "GOXU",
      "input_port": "CLKp",
      "output_cell": "CACU",
      "output_port": "qp"
    },
    "CADO.qp -> BEDE.a": {
      "input_cell": "BEDE",
      "input_port": "a",
      "output_cell": "CADO",
      "output_port": "qp"
    },
    "CADU.qp -> CUBO.Dn": {
      "input_cell": "CUBO",
      "input_port": "Dn",
      "output_cell": "CADU",
      "output_port": "qp"
    },
    "CAFA.qn -> CAFA.Dp": {
      "input_cell": "CAFA",
      "input_port": "Dp",
      "output_cell": "CAFA",
      "output_port": "qn"
    },
    "CAFA.qn -> CYLO.CLKp": {
      "input_cell": "CYLO",
      "input_port": "CLKp",
      "output_cell": "CAFA",
      "output_port": "qn"
    },
    "CAGE.qp -> CUBA.Dp": {
      "input_cell": "CUBA",
      "input_port": "Dp",
      "output_cell": "CAGE",
      "output_port": "qp"
    },
    "CAHO.qp -> BUKA.a": {
      "input_cell": "BUKA",
      "input_port": "a",
      "output_cell": "CAHO",
      "output_port": "qp"
    },
    "CAJU.qp -> BEVY.Dn": {
      "input_cell": "BEVY",
      "input_port": "Dn",
      "output_cell": "CAJU",
      "output_port": "qp"
    },
    "CAJY.qp -> BEMO.Dn": {
      "input_cell": "BEMO",
      "input_port": "Dn",
      "output_cell": "CAJY",
      "output_port": "qp"
    },
    "CAKE.qp -> BESE.CLKp": {
      "input_cell": "BESE",
      "input_port": "CLKp",
      "output_cell": "CAKE",
      "output_port": "qp"
    },
    "CAKO.qp -> BUS_OAM_DA03n.arg00": {
      "input_cell": "BUS_OAM_DA03n",
      "input_port": "arg00",
      "output_cell": "CAKO",
      "output_port": "qp"
    },
    "CALY.qn -> CALY.Dp": {
      "input_cell": "CALY",
      "input_port": "Dp",
      "output_cell": "CALY",
      "output_port": "qn"
    },
    "CALY.qp -> COBA.a": {
      "input_cell": "COBA",
      "input_port": "a",
      "output_cell": "CALY",
      "output_port": "qp"
    },
    "CALY.qp -> UBUL.CLKp": {
      "input_cell": "UBUL",
      "input_port": "CLKp",
      "output_cell": "CALY",
      "output_port": "qp"
    },
    "CANA.qp -> BYME.Dn": {
      "input_cell": "BYME",
      "input_port": "Dn",
      "output_cell": "CANA",
      "output_port": "qp"
    },
    "CAPE.qp -> CUVA.c": {
      "input_cell": "CUVA",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> DEWY.c": {
      "input_cell": "DEWY",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> DEZO.c": {
      "input_cell": "DEZO",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> DOGU.c": {
      "input_cell": "DOGU",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> EKUD.a": {
      "input_cell": "EKUD",
      "input_port": "a",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> FOCO.c": {
      "input_cell": "FOCO",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPE.qp -> GEBU.c": {
      "input_cell": "GEBU",
      "input_port": "c",
      "output_cell": "CAPE",
      "output_port": "qp"
    },
    "CAPO.qp -> BUCE.Dn": {
      "input_cell": "BUCE",
      "input_port": "Dn",
      "output_cell": "CAPO",
      "output_port": "qp"
    },
    "CARE.qp -> DYTY.a": {
      "input_cell": "DYTY",
      "input_port": "a",
      "output_cell": "CARE",
      "output_port": "qp"
    },
    "CARO.qp -> CAFA.RSTn": {
      "input_cell": "CAFA",
      "input_port": "RSTn",
      "output_cell": "CARO",
      "output_port": "qp"
    },
    "CARO.qp -> CALY.RSTn": {
      "input_cell": "CALY",
      "input_port": "RSTn",
      "output_cell": "CARO",
      "output_port": "qp"
    },
    "CARO.qp -> CYDE.RSTn": {
      "input_cell": "CYDE",
      "input_port": "RSTn",
      "output_cell": "CARO",
      "output_port": "qp"
    },
    "CARO.qp -> CYLO.RSTn": {
      "input_cell": "CYLO",
      "input_port": "RSTn",
      "output_cell": "CARO",
      "output_port": "qp"
    },
    "CASE.qp -> BUS_VRAM_A06n.arg02": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg02",
      "output_cell": "CASE",
      "output_port": "qp"
    },
    "CASY.qp -> BUS_CPU_D07p.arg06": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg06",
      "output_cell": "CASY",
      "output_port": "qp"
    },
    "CATA.qp -> BUS_CPU_D05p.arg08": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg08",
      "output_cell": "CATA",
      "output_port": "qp"
    },
    "CATO.qp -> DECU.a": {
      "input_cell": "DECU",
      "input_port": "a",
      "output_cell": "CATO",
      "output_port": "qp"
    },
    "CATU.qp -> ABAF.a": {
      "input_cell": "ABAF",
      "input_port": "a",
      "output_cell": "CATU",
      "output_port": "qp"
    },
    "CATU.qp -> ANEL.Dp": {
      "input_cell": "ANEL",
      "input_port": "Dp",
      "output_cell": "CATU",
      "output_port": "qp"
    },
    "CATU.qp -> BESU.SETp": {
      "input_cell": "BESU",
      "input_port": "SETp",
      "output_cell": "CATU",
      "output_port": "qp"
    },
    "CATY.qp -> BOFE.a": {
      "input_cell": "BOFE",
      "input_port": "a",
      "output_cell": "CATY",
      "output_port": "qp"
    },
    "CATY.qp -> MAKA.Dp": {
      "input_cell": "MAKA",
      "input_port": "Dp",
      "output_cell": "CATY",
      "output_port": "qp"
    },
    "CATY.qp -> MYNU.b": {
      "input_cell": "MYNU",
      "input_port": "b",
      "output_cell": "CATY",
      "output_port": "qp"
    },
    "CAVE.qp -> DAWA.a": {
      "input_cell": "DAWA",
      "input_port": "a",
      "output_cell": "CAVE",
      "output_port": "qp"
    },
    "CAVO.qp -> DEDE.CLKp": {
      "input_cell": "DEDE",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FEZU.CLKp": {
      "input_cell": "FEZU",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FOHA.CLKp": {
      "input_cell": "FOHA",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FOTY.CLKp": {
      "input_cell": "FOTY",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FUJO.CLKp": {
      "input_cell": "FUJO",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FUNY.CLKp": {
      "input_cell": "FUNY",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> FYMO.CLKp": {
      "input_cell": "FYMO",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAVO.qp -> GAVE.CLKp": {
      "input_cell": "GAVE",
      "input_port": "CLKp",
      "output_cell": "CAVO",
      "output_port": "qp"
    },
    "CAWO.qp -> BUS_SPR_L3.arg09": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg09",
      "output_cell": "CAWO",
      "output_port": "qp"
    },
    "CAXU.qp -> CUGU.d": {
      "input_cell": "CUGU",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> CUPE.d": {
      "input_cell": "CUPE",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> CUVA.d": {
      "input_cell": "CUVA",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> DEZO.d": {
      "input_cell": "DEZO",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> ELYG.a": {
      "input_cell": "ELYG",
      "input_port": "a",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> FOCO.d": {
      "input_cell": "FOCO",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> GEBU.d": {
      "input_cell": "GEBU",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> GUNA.d": {
      "input_cell": "GUNA",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CAXU.qp -> WOMU.d": {
      "input_cell": "WOMU",
      "input_port": "d",
      "output_cell": "CAXU",
      "output_port": "qp"
    },
    "CEBO.qp -> CELU.Dn": {
      "input_cell": "CELU",
      "input_port": "Dn",
      "output_cell": "CEBO",
      "output_port": "qp"
    },
    "CECU.qp -> DUKE.a": {
      "input_cell": "DUKE",
      "input_port": "a",
      "output_cell": "CECU",
      "output_port": "qp"
    },
    "CEDE.qp -> BAPE.OEn": {
      "input_cell": "BAPE",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BASA.OEn": {
      "input_cell": "BASA",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BASY.OEn": {
      "input_cell": "BASY",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BAXU.OEn": {
      "input_cell": "BAXU",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BETU.OEn": {
      "input_cell": "BETU",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BOMO.OEn": {
      "input_cell": "BOMO",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BUBO.OEn": {
      "input_cell": "BUBO",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BUHU.OEn": {
      "input_cell": "BUHU",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BUMA.OEn": {
      "input_cell": "BUMA",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BUPY.OEn": {
      "input_cell": "BUPY",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BYNY.OEn": {
      "input_cell": "BYNY",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> BYPY.OEn": {
      "input_cell": "BYPY",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> CAKO.OEn": {
      "input_cell": "CAKO",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> CYME.OEn": {
      "input_cell": "CYME",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> WASA.OEn": {
      "input_cell": "WASA",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDE.qp -> WEJO.OEn": {
      "input_cell": "WEJO",
      "input_port": "OEn",
      "output_cell": "CEDE",
      "output_port": "qp"
    },
    "CEDU.qp -> BUS_CPU_D04p.arg09": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg09",
      "output_cell": "CEDU",
      "output_port": "qp"
    },
    "CEDY.qp -> EFEV.b": {
      "input_cell": "EFEV",
      "input_port": "b",
      "output_cell": "CEDY",
      "output_port": "qp"
    },
    "CEGA.qp -> BUS_SPR_L2.arg10": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg10",
      "output_cell": "CEGA",
      "output_port": "qp"
    },
    "CEGY.qp -> BUS_SPR_I2.arg01": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg01",
      "output_cell": "CEGY",
      "output_port": "qp"
    },
    "CEHA.qp -> BYJO.a": {
      "input_cell": "BYJO",
      "input_port": "a",
      "output_cell": "CEHA",
      "output_port": "qp"
    },
    "CEHA.qp -> CARE.b": {
      "input_cell": "CARE",
      "input_port": "b",
      "output_cell": "CEHA",
      "output_port": "qp"
    },
    "CEHU.qp -> DEGO.b": {
      "input_cell": "DEGO",
      "input_port": "b",
      "output_cell": "CEHU",
      "output_port": "qp"
    },
    "CEKO.qp -> CEHU.a": {
      "input_cell": "CEHU",
      "input_port": "a",
      "output_cell": "CEKO",
      "output_port": "qp"
    },
    "CELA.qp -> PIN_62.HI": {
      "input_cell": "PIN_62",
      "input_port": "HI",
      "output_cell": "CELA",
      "output_port": "qp"
    },
    "CELU.qp -> BUS_SPR_I1.arg01": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg01",
      "output_cell": "CELU",
      "output_port": "qp"
    },
    "CEMY.qp -> DYHU.a": {
      "input_cell": "DYHU",
      "input_port": "a",
      "output_cell": "CEMY",
      "output_port": "qp"
    },
    "CENO.qn -> BUZA.a": {
      "input_cell": "BUZA",
      "input_port": "a",
      "output_cell": "CENO",
      "output_port": "qn"
    },
    "CENO.qn -> CEHA.a": {
      "input_cell": "CEHA",
      "input_port": "a",
      "output_cell": "CENO",
      "output_port": "qn"
    },
    "CEPU.qp -> PIN_07.HI": {
      "input_cell": "PIN_07",
      "input_port": "HI",
      "output_cell": "CEPU",
      "output_port": "qp"
    },
    "CESO.qn -> BOBA.a": {
      "input_cell": "BOBA",
      "input_port": "a",
      "output_cell": "CESO",
      "output_port": "qn"
    },
    "CETA.qp -> BUS_VRAM_A08n.arg02": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg02",
      "output_cell": "CETA",
      "output_port": "qp"
    },
    "CETU.qp -> BUS_OAM_DA03n.arg01": {
      "input_cell": "BUS_OAM_DA03n",
      "input_port": "arg01",
      "output_cell": "CETU",
      "output_port": "qp"
    },
    "CEVA.qp -> COGY.c": {
      "input_cell": "COGY",
      "input_port": "c",
      "output_cell": "CEVA",
      "output_port": "qp"
    },
    "CEXU.qp -> EBOW.CLKp": {
      "input_cell": "EBOW",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> ENAD.CLKp": {
      "input_cell": "ENAD",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> EZUF.CLKp": {
      "input_cell": "EZUF",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> FYCA.CLKp": {
      "input_cell": "FYCA",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> GADY.CLKp": {
      "input_cell": "GADY",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> GAVY.CLKp": {
      "input_cell": "GAVY",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> GAZA.CLKp": {
      "input_cell": "GAZA",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "CEXU.qp -> GYPU.CLKp": {
      "input_cell": "GYPU",
      "input_port": "CLKp",
      "output_cell": "CEXU",
      "output_port": "qp"
    },
    "COBA.qp -> CABY.a": {
      "input_cell": "CABY",
      "input_port": "a",
      "output_cell": "COBA",
      "output_port": "qp"
    },
    "COFO.qp -> BUS_OAM_DB03n.arg01": {
      "input_cell": "BUS_OAM_DB03n",
      "input_port": "arg01",
      "output_cell": "COFO",
      "output_port": "qp"
    },
    "COFY.qn -> CELA.a": {
      "input_cell": "CELA",
      "input_port": "a",
      "output_cell": "COFY",
      "output_port": "qn"
    },
    "COFY.qn -> CUDY.Dn": {
      "input_cell": "CUDY",
      "input_port": "Dn",
      "output_cell": "COFY",
      "output_port": "qn"
    },
    "COFY.qn -> PIN_62.LO": {
      "input_cell": "PIN_62",
      "input_port": "LO",
      "output_cell": "COFY",
      "output_port": "qn"
    },
    "COGY.qp -> EGOM.b": {
      "input_cell": "EGOM",
      "input_port": "b",
      "output_cell": "COGY",
      "output_port": "qp"
    },
    "COHO.qp -> BUS_SPR_L2.arg09": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg09",
      "output_cell": "COHO",
      "output_port": "qp"
    },
    "COHY.qp -> CUBA.RSTn": {
      "input_cell": "CUBA",
      "input_port": "RSTn",
      "output_cell": "COHY",
      "output_port": "qp"
    },
    "COLA.qp -> CYVY.a": {
      "input_cell": "CYVY",
      "input_port": "a",
      "output_cell": "COLA",
      "output_port": "qp"
    },
    "COLO.qp -> PIN_08.LO": {
      "input_cell": "PIN_08",
      "input_port": "LO",
      "output_cell": "COLO",
      "output_port": "qp"
    },
    "COLU.qp -> CYVY.c": {
      "input_cell": "CYVY",
      "input_port": "c",
      "output_cell": "COLU",
      "output_port": "qp"
    },
    "COLY.qp -> BUS_VRAM_A03n.arg02": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg02",
      "output_cell": "COLY",
      "output_port": "qp"
    },
    "COMA.qp -> BETY.Dn": {
      "input_cell": "BETY",
      "input_port": "Dn",
      "output_cell": "COMA",
      "output_port": "qp"
    },
    "CONO.qp -> BOVE.Dn": {
      "input_cell": "BOVE",
      "input_port": "Dn",
      "output_cell": "CONO",
      "output_port": "qp"
    },
    "CONY.qp -> CEHU.d": {
      "input_cell": "CEHU",
      "input_port": "d",
      "output_cell": "CONY",
      "output_port": "qp"
    },
    "CORE.qp -> BUS_CPU_D00p.arg19": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg19",
      "output_cell": "CORE",
      "output_port": "qp"
    },
    "COSE.qp -> CYWE.Dp": {
      "input_cell": "CYWE",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> DAKE.Dp": {
      "input_cell": "DAKE",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> DUHY.Dp": {
      "input_cell": "DUHY",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> FAZU.Dp": {
      "input_cell": "FAZU",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> GAVY.Dp": {
      "input_cell": "GAVY",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> WELO.Dp": {
      "input_cell": "WELO",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> XOMY.Dp": {
      "input_cell": "XOMY",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> YBED.Dp": {
      "input_cell": "YBED",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> YPOD.Dp": {
      "input_cell": "YPOD",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COSE.qp -> ZOLY.Dp": {
      "input_cell": "ZOLY",
      "input_port": "Dp",
      "output_cell": "COSE",
      "output_port": "qp"
    },
    "COTA.qp -> SIG_OAM_CLKn.Dp": {
      "input_cell": "SIG_OAM_CLKn",
      "input_port": "Dp",
      "output_cell": "COTA",
      "output_port": "qp"
    },
    "COTA.qp -> XEGA.a": {
      "input_cell": "XEGA",
      "input_port": "a",
      "output_cell": "COTA",
      "output_port": "qp"
    },
    "COTA.qp -> YWOK.a": {
      "input_cell": "YWOK",
      "input_port": "a",
      "output_cell": "COTA",
      "output_port": "qp"
    },
    "COTU.qp -> PIN_02.LO": {
      "input_cell": "PIN_02",
      "input_port": "LO",
      "output_cell": "COTU",
      "output_port": "qp"
    },
    "COTY.qn -> COTY.Dp": {
      "input_cell": "COTY",
      "input_port": "Dp",
      "output_cell": "COTY",
      "output_port": "qn"
    },
    "COTY.qp -> CAVE.a1": {
      "input_cell": "CAVE",
      "input_port": "a1",
      "output_cell": "COTY",
      "output_port": "qp"
    },
    "COVE.qp -> BUS_VRAM_A11n.arg02": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg02",
      "output_cell": "COVE",
      "output_port": "qp"
    },
    "COXO.qp -> BUS_VRAM_A12n.arg02": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg02",
      "output_cell": "COXO",
      "output_port": "qp"
    },
    "CUBA.qn -> CUGY.Dn": {
      "input_cell": "CUGY",
      "input_port": "Dn",
      "output_cell": "CUBA",
      "output_port": "qn"
    },
    "CUBA.qp -> DEGU.Dp": {
      "input_cell": "DEGU",
      "input_port": "Dp",
      "output_cell": "CUBA",
      "output_port": "qp"
    },
    "CUBE.qp -> BUS_SPR_I0.arg02": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg02",
      "output_cell": "CUBE",
      "output_port": "qp"
    },
    "CUBO.qp -> BUS_SPR_I0.arg01": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg01",
      "output_cell": "CUBO",
      "output_port": "qp"
    },
    "CUCA.qp -> BUS_SPR_L1.arg10": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg10",
      "output_cell": "CUCA",
      "output_port": "qp"
    },
    "CUCU.qp -> BUS_SPR_L0.arg10": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg10",
      "output_cell": "CUCU",
      "output_port": "qp"
    },
    "CUDY.qp -> BUS_CPU_D05p.arg02": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg02",
      "output_cell": "CUDY",
      "output_port": "qp"
    },
    "CUFA.qp -> CEGY.Dn": {
      "input_cell": "CEGY",
      "input_port": "Dn",
      "output_cell": "CUFA",
      "output_port": "qp"
    },
    "CUFE.qp -> BYCU.c": {
      "input_cell": "BYCU",
      "input_port": "c",
      "output_cell": "CUFE",
      "output_port": "qp"
    },
    "CUFO.qp -> BUKY.Dn": {
      "input_cell": "BUKY",
      "input_port": "Dn",
      "output_cell": "CUFO",
      "output_port": "qp"
    },
    "CUFU.qp -> CUBA.SETn": {
      "input_cell": "CUBA",
      "input_port": "SETn",
      "output_cell": "CUFU",
      "output_port": "qp"
    },
    "CUGA.qp -> BUS_CPU_D02p.arg09": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg09",
      "output_cell": "CUGA",
      "output_port": "qp"
    },
    "CUGU.qp -> CADO.b": {
      "input_cell": "CADO",
      "input_port": "b",
      "output_cell": "CUGU",
      "output_port": "qp"
    },
    "CUGY.qp -> BUS_CPU_D00p.arg18": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg18",
      "output_cell": "CUGY",
      "output_port": "qp"
    },
    "CUJE.qp -> BUS_OAM_DA06n.arg01": {
      "input_cell": "BUS_OAM_DA06n",
      "input_port": "arg01",
      "output_cell": "CUJE",
      "output_port": "qp"
    },
    "CULY.qn -> CORE.Dn": {
      "input_cell": "CORE",
      "input_port": "Dn",
      "output_cell": "CULY",
      "output_port": "qn"
    },
    "CULY.qp -> CAVE.mux": {
      "input_cell": "CAVE",
      "input_port": "mux",
      "output_cell": "CULY",
      "output_port": "qp"
    },
    "CULY.qp -> JAGO.a": {
      "input_cell": "JAGO",
      "input_port": "a",
      "output_cell": "CULY",
      "output_port": "qp"
    },
    "CULY.qp -> KEXU.b": {
      "input_cell": "KEXU",
      "input_port": "b",
      "output_cell": "CULY",
      "output_port": "qp"
    },
    "CULY.qp -> PIN_68.PUn": {
      "input_cell": "PIN_68",
      "input_port": "PUn",
      "output_cell": "CULY",
      "output_port": "qp"
    },
    "CUMU.qp -> BYDO.Dn": {
      "input_cell": "BYDO",
      "input_port": "Dn",
      "output_cell": "CUMU",
      "output_port": "qp"
    },
    "CUNU.qp -> BAKE.SETn": {
      "input_cell": "BAKE",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> BEMY.SETn": {
      "input_cell": "BEMY",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> CABU.SETn": {
      "input_cell": "CABU",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> CUZY.SETn": {
      "input_cell": "CUZY",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> CYXU.SETn": {
      "input_cell": "CYXU",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> DATY.SETn": {
      "input_cell": "DATY",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> DEDE.SETn": {
      "input_cell": "DEDE",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> DUZU.SETn": {
      "input_cell": "DUZU",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FEZU.SETn": {
      "input_cell": "FEZU",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FOHA.SETn": {
      "input_cell": "FOHA",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FOTY.SETn": {
      "input_cell": "FOTY",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FUJO.SETn": {
      "input_cell": "FUJO",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FUNY.SETn": {
      "input_cell": "FUNY",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> FYMO.SETn": {
      "input_cell": "FYMO",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> GAVE.SETn": {
      "input_cell": "GAVE",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> GUBO.SETn": {
      "input_cell": "GUBO",
      "input_port": "SETn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> LARA.c": {
      "input_cell": "LARA",
      "input_port": "c",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> LENE.RSTn": {
      "input_cell": "LENE",
      "input_port": "RSTn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> LOKO.b": {
      "input_cell": "LOKO",
      "input_port": "b",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> LUVY.RSTn": {
      "input_cell": "LUVY",
      "input_port": "RSTn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> MATU.RSTn": {
      "input_cell": "MATU",
      "input_port": "RSTn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> SOTO.RSTn": {
      "input_cell": "SOTO",
      "input_port": "RSTn",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUNU.qp -> XORE.a": {
      "input_cell": "XORE",
      "input_port": "a",
      "output_cell": "CUNU",
      "output_port": "qp"
    },
    "CUPA.qp -> ARUR.a": {
      "input_cell": "ARUR",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> BEDY.a": {
      "input_cell": "BEDY",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> LAVY.a": {
      "input_cell": "LAVY",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> MYXE.a": {
      "input_cell": "MYXE",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> SEPA.a": {
      "input_cell": "SEPA",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> VELY.a": {
      "input_cell": "VELY",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> WARU.a": {
      "input_cell": "WARU",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> WEKO.a": {
      "input_cell": "WEKO",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> WUZA.a": {
      "input_cell": "WUZA",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> WYJA.b": {
      "input_cell": "WYJA",
      "input_port": "b",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> XOMA.a": {
      "input_cell": "XOMA",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> XUFA.a": {
      "input_cell": "XUFA",
      "input_port": "a",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPA.qp -> XUTO.b": {
      "input_cell": "XUTO",
      "input_port": "b",
      "output_cell": "CUPA",
      "output_port": "qp"
    },
    "CUPE.qp -> CECU.b": {
      "input_cell": "CECU",
      "input_port": "b",
      "output_cell": "CUPE",
      "output_port": "qp"
    },
    "CUSA.qp -> BUS_CPU_D04p.arg08": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg08",
      "output_cell": "CUSA",
      "output_port": "qp"
    },
    "CUSY.qn -> BAHU.a": {
      "input_cell": "BAHU",
      "input_port": "a",
      "output_cell": "CUSY",
      "output_port": "qn"
    },
    "CUVA.qp -> BYBY.b": {
      "input_cell": "BYBY",
      "input_port": "b",
      "output_cell": "CUVA",
      "output_port": "qp"
    },
    "CUVU.qp -> BUS_SPR_I3.arg02": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg02",
      "output_cell": "CUVU",
      "output_port": "qp"
    },
    "CUVY.qn -> BUMY.a": {
      "input_cell": "BUMY",
      "input_port": "a",
      "output_cell": "CUVY",
      "output_port": "qn"
    },
    "CUXY.qn -> BEGO.CLKp": {
      "input_cell": "BEGO",
      "input_port": "CLKp",
      "output_cell": "CUXY",
      "output_port": "qn"
    },
    "CUXY.qn -> CUXY.Dp": {
      "input_cell": "CUXY",
      "input_port": "Dp",
      "output_cell": "CUXY",
      "output_port": "qn"
    },
    "CUXY.qp -> BAKY.a": {
      "input_cell": "BAKY",
      "input_port": "a",
      "output_cell": "CUXY",
      "output_port": "qp"
    },
    "CUXY.qp -> CYPY.a": {
      "input_cell": "CYPY",
      "input_port": "a",
      "output_cell": "CUXY",
      "output_port": "qp"
    },
    "CUZA.qp -> CYBY.Dn": {
      "input_cell": "CYBY",
      "input_port": "Dn",
      "output_cell": "CUZA",
      "output_port": "qp"
    },
    "CUZY.qn -> BEWY.b": {
      "input_cell": "BEWY",
      "input_port": "b",
      "output_cell": "CUZY",
      "output_port": "qn"
    },
    "CUZY.qp -> CATA.Dn": {
      "input_cell": "CATA",
      "input_port": "Dn",
      "output_cell": "CUZY",
      "output_port": "qp"
    },
    "CYBY.qp -> BUS_SPR_I4.arg01": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg01",
      "output_cell": "CYBY",
      "output_port": "qp"
    },
    "CYCO.qp -> DYKA.b": {
      "input_cell": "DYKA",
      "input_port": "b",
      "output_cell": "CYCO",
      "output_port": "qp"
    },
    "CYDE.qn -> CALY.CLKp": {
      "input_cell": "CALY",
      "input_port": "CLKp",
      "output_cell": "CYDE",
      "output_port": "qn"
    },
    "CYDE.qn -> CYDE.Dp": {
      "input_cell": "CYDE",
      "input_port": "Dp",
      "output_cell": "CYDE",
      "output_port": "qn"
    },
    "CYKA.qp -> PIN_07.LO": {
      "input_cell": "PIN_07",
      "input_port": "LO",
      "output_cell": "CYKA",
      "output_port": "qp"
    },
    "CYKE.qp -> WUDA.a": {
      "input_cell": "WUDA",
      "input_port": "a",
      "output_cell": "CYKE",
      "output_port": "qp"
    },
    "CYLA.qp -> CUVY.CLKp": {
      "input_cell": "CUVY",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> CYWE.CLKp": {
      "input_cell": "CYWE",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> DURY.CLKp": {
      "input_cell": "DURY",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> DYBY.CLKp": {
      "input_cell": "DYBY",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> FAXA.CLKp": {
      "input_cell": "FAXA",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> FESY.CLKp": {
      "input_cell": "FESY",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> FOZY.CLKp": {
      "input_cell": "FOZY",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLA.qp -> FUSA.CLKp": {
      "input_cell": "FUSA",
      "input_port": "CLKp",
      "output_cell": "CYLA",
      "output_port": "qp"
    },
    "CYLE.qp -> COGY.b": {
      "input_cell": "COGY",
      "input_port": "b",
      "output_cell": "CYLE",
      "output_port": "qp"
    },
    "CYLO.qn -> CYDE.CLKp": {
      "input_cell": "CYDE",
      "input_port": "CLKp",
      "output_cell": "CYLO",
      "output_port": "qn"
    },
    "CYLO.qn -> CYLO.Dp": {
      "input_cell": "CYLO",
      "input_port": "Dp",
      "output_cell": "CYLO",
      "output_port": "qn"
    },
    "CYME.qp -> BUS_OAM_DB03n.arg00": {
      "input_cell": "BUS_OAM_DB03n",
      "input_port": "arg00",
      "output_cell": "CYME",
      "output_port": "qp"
    },
    "CYPO.qp -> BUS_VRAM_A07n.arg02": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg02",
      "output_cell": "CYPO",
      "output_port": "qp"
    },
    "CYPY.qp -> CUGU.b": {
      "input_cell": "CUGU",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> CUPE.b": {
      "input_cell": "CUPE",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> CUVA.b": {
      "input_cell": "CUVA",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> DEWY.b": {
      "input_cell": "DEWY",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> DEZO.b": {
      "input_cell": "DEZO",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> DOGU.b": {
      "input_cell": "DOGU",
      "input_port": "b",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYPY.qp -> FONE.a": {
      "input_cell": "FONE",
      "input_port": "a",
      "output_cell": "CYPY",
      "output_port": "qp"
    },
    "CYRA.qn -> DEVE.Dp": {
      "input_cell": "DEVE",
      "input_port": "Dp",
      "output_cell": "CYRA",
      "output_port": "qn"
    },
    "CYRA.qp -> BAXO.Dn": {
      "input_cell": "BAXO",
      "input_port": "Dn",
      "output_cell": "CYRA",
      "output_port": "qp"
    },
    "CYRO.qp -> BUS_SPR_I4.arg02": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg02",
      "output_cell": "CYRO",
      "output_port": "qp"
    },
    "CYVU.qp -> BAXE.Dn": {
      "input_cell": "BAXE",
      "input_port": "Dn",
      "output_cell": "CYVU",
      "output_port": "qp"
    },
    "CYVY.qp -> DYDU.c": {
      "input_cell": "DYDU",
      "input_port": "c",
      "output_cell": "CYVY",
      "output_port": "qp"
    },
    "CYWE.qn -> BAZY.a": {
      "input_cell": "BAZY",
      "input_port": "a",
      "output_cell": "CYWE",
      "output_port": "qn"
    },
    "CYXU.qn -> APYH.b": {
      "input_cell": "APYH",
      "input_port": "b",
      "output_cell": "CYXU",
      "output_port": "qn"
    },
    "CYXU.qn -> SOZU.a": {
      "input_cell": "SOZU",
      "input_port": "a",
      "output_cell": "CYXU",
      "output_port": "qn"
    },
    "CYXU.qp -> CUGA.Dn": {
      "input_cell": "CUGA",
      "input_port": "Dn",
      "output_cell": "CYXU",
      "output_port": "qp"
    },
    "DABA.carry -> EFYK.carry": {
      "input_cell": "EFYK",
      "input_port": "carry",
      "output_cell": "DABA",
      "output_port": "carry"
    },
    "DABA.sum -> CYPO.Dn": {
      "input_cell": "CYPO",
      "input_port": "Dn",
      "output_cell": "DABA",
      "output_port": "sum"
    },
    "DABU.qp -> CEGA.Dn": {
      "input_cell": "CEGA",
      "input_port": "Dn",
      "output_cell": "DABU",
      "output_port": "qp"
    },
    "DABY.qp -> CUCA.Dn": {
      "input_cell": "CUCA",
      "input_port": "Dn",
      "output_cell": "DABY",
      "output_port": "qp"
    },
    "DAFE.qp -> BUS_VRAM_A09n.arg02": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg02",
      "output_cell": "DAFE",
      "output_port": "qp"
    },
    "DAFU.qp -> DEZU.Dn": {
      "input_cell": "DEZU",
      "input_port": "Dn",
      "output_cell": "DAFU",
      "output_port": "qp"
    },
    "DAGA.qp -> DAMA.b": {
      "input_cell": "DAMA",
      "input_port": "b",
      "output_cell": "DAGA",
      "output_port": "qp"
    },
    "DAGU.qp -> CYCO.b": {
      "input_cell": "CYCO",
      "input_port": "b",
      "output_cell": "DAGU",
      "output_port": "qp"
    },
    "DAHU.qp -> BUS_VRAM_A02n.arg04": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg04",
      "output_cell": "DAHU",
      "output_port": "qp"
    },
    "DAJE.qp -> DYKA.c": {
      "input_cell": "DYKA",
      "input_port": "c",
      "output_cell": "DAJE",
      "output_port": "qp"
    },
    "DAJU.qp -> DOJO.RSTn": {
      "input_cell": "DOJO",
      "input_port": "RSTn",
      "output_cell": "DAJU",
      "output_port": "qp"
    },
    "DAKE.qn -> COLA.a": {
      "input_cell": "COLA",
      "input_port": "a",
      "output_cell": "DAKE",
      "output_port": "qn"
    },
    "DAKU.qp -> CUFU.b": {
      "input_cell": "CUFU",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> DELA.b": {
      "input_cell": "DELA",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> DOCU.b": {
      "input_cell": "DOCU",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> DOLA.b": {
      "input_cell": "DOLA",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> DYGE.b": {
      "input_cell": "DYGE",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> EDEL.b": {
      "input_cell": "EDEL",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> EFEF.b": {
      "input_cell": "EFEF",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DAKU.qp -> ELOK.b": {
      "input_cell": "ELOK",
      "input_port": "b",
      "output_cell": "DAKU",
      "output_port": "qp"
    },
    "DALO.qp -> BUS_SPR_I5.arg05": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg05",
      "output_cell": "DALO",
      "output_port": "qp"
    },
    "DALY.qp -> BUS_SPR_I4.arg05": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg05",
      "output_cell": "DALY",
      "output_port": "qp"
    },
    "DAMA.qp -> EFYL.b": {
      "input_cell": "EFYL",
      "input_port": "b",
      "output_cell": "DAMA",
      "output_port": "qp"
    },
    "DAME.qp -> BUS_CPU_D04p.arg17": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg17",
      "output_cell": "DAME",
      "output_port": "qp"
    },
    "DAMU.qp -> BUS_VRAM_A04n.arg01": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg01",
      "output_cell": "DAMU",
      "output_port": "qp"
    },
    "DANY.qn -> EDYM.a": {
      "input_cell": "EDYM",
      "input_port": "a",
      "output_cell": "DANY",
      "output_port": "qn"
    },
    "DASA.qp -> ENEF.a": {
      "input_cell": "ENEF",
      "input_port": "a",
      "output_cell": "DASA",
      "output_port": "qp"
    },
    "DASO.qp -> BUS_CPU_D03p.arg17": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg17",
      "output_cell": "DASO",
      "output_port": "qp"
    },
    "DATY.qn -> ATAD.b": {
      "input_cell": "ATAD",
      "input_port": "b",
      "output_cell": "DATY",
      "output_port": "qn"
    },
    "DATY.qn -> SUHA.a": {
      "input_cell": "SUHA",
      "input_port": "a",
      "output_cell": "DATY",
      "output_port": "qn"
    },
    "DATY.qp -> EDOS.Dn": {
      "input_cell": "EDOS",
      "input_port": "Dn",
      "output_cell": "DATY",
      "output_port": "qp"
    },
    "DAVA.qp -> BUS_VRAM_A05n.arg01": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg01",
      "output_cell": "DAVA",
      "output_port": "qp"
    },
    "DAWA.qp -> CAFA.CLKp": {
      "input_cell": "CAFA",
      "input_port": "CLKp",
      "output_cell": "DAWA",
      "output_port": "qp"
    },
    "DAWA.qp -> EDYL.a": {
      "input_cell": "EDYL",
      "input_port": "a",
      "output_cell": "DAWA",
      "output_port": "qp"
    },
    "DAWA.qp -> KEXU.a": {
      "input_cell": "KEXU",
      "input_port": "a",
      "output_cell": "DAWA",
      "output_port": "qp"
    },
    "DAWA.qp -> KUJO.b": {
      "input_cell": "KUJO",
      "input_port": "b",
      "output_cell": "DAWA",
      "output_port": "qp"
    },
    "DAWE.qp -> CUBA.CLKp": {
      "input_cell": "CUBA",
      "input_port": "CLKp",
      "output_cell": "DAWE",
      "output_port": "qp"
    },
    "DAWE.qp -> DEGU.CLKp": {
      "input_cell": "DEGU",
      "input_port": "CLKp",
      "output_cell": "DAWE",
      "output_port": "qp"
    },
    "DAWE.qp -> DOJO.CLKp": {
      "input_cell": "DOJO",
      "input_port": "CLKp",
      "output_cell": "DAWE",
      "output_port": "qp"
    },
    "DAWE.qp -> DYRA.CLKp": {
      "input_cell": "DYRA",
      "input_port": "CLKp",
      "output_cell": "DAWE",
      "output_port": "qp"
    },
    "DAWU.qp -> DAMA.c": {
      "input_cell": "DAMA",
      "input_port": "c",
      "output_cell": "DAWU",
      "output_port": "qp"
    },
    "DAZO.qn -> EWOK.a": {
      "input_cell": "EWOK",
      "input_port": "a",
      "output_cell": "DAZO",
      "output_port": "qn"
    },
    "DEBA.qp -> EFUD.Dn": {
      "input_cell": "EFUD",
      "input_port": "Dn",
      "output_cell": "DEBA",
      "output_port": "qp"
    },
    "DECU.qp -> FAKA.a": {
      "input_cell": "FAKA",
      "input_port": "a",
      "output_cell": "DECU",
      "output_port": "qp"
    },
    "DECU.qp -> WEME.a": {
      "input_cell": "WEME",
      "input_port": "a",
      "output_cell": "DECU",
      "output_port": "qp"
    },
    "DECU.qp -> WUFA.a": {
      "input_cell": "WUFA",
      "input_port": "a",
      "output_cell": "DECU",
      "output_port": "qp"
    },
    "DECY.qp -> CATY.a": {
      "input_cell": "CATY",
      "input_port": "a",
      "output_cell": "DECY",
      "output_port": "qp"
    },
    "DEDE.qn -> DOTO.b": {
      "input_cell": "DOTO",
      "input_port": "b",
      "output_cell": "DEDE",
      "output_port": "qn"
    },
    "DEDE.qp -> CUSA.Dn": {
      "input_cell": "CUSA",
      "input_port": "Dn",
      "output_cell": "DEDE",
      "output_port": "qp"
    },
    "DEFY.qp -> PIN_08.HI": {
      "input_cell": "PIN_08",
      "input_port": "HI",
      "output_cell": "DEFY",
      "output_port": "qp"
    },
    "DEGE.qp -> CUCU.Dn": {
      "input_cell": "CUCU",
      "input_port": "Dn",
      "output_cell": "DEGE",
      "output_port": "qp"
    },
    "DEGO.qp -> EMOL.a": {
      "input_cell": "EMOL",
      "input_port": "a",
      "output_cell": "DEGO",
      "output_port": "qp"
    },
    "DEGO.qp -> FEFY.c": {
      "input_cell": "FEFY",
      "input_port": "c",
      "output_cell": "DEGO",
      "output_port": "qp"
    },
    "DEGO.qp -> GUPO.a": {
      "input_cell": "GUPO",
      "input_port": "a",
      "output_cell": "DEGO",
      "output_port": "qp"
    },
    "DEGU.qn -> DUDE.Dn": {
      "input_cell": "DUDE",
      "input_port": "Dn",
      "output_cell": "DEGU",
      "output_port": "qn"
    },
    "DEGU.qp -> DYRA.Dp": {
      "input_cell": "DYRA",
      "input_port": "Dp",
      "output_cell": "DEGU",
      "output_port": "qp"
    },
    "DEHO.qp -> DAWE.a": {
      "input_cell": "DAWE",
      "input_port": "a",
      "output_cell": "DEHO",
      "output_port": "qp"
    },
    "DELA.qp -> DYRA.SETn": {
      "input_cell": "DYRA",
      "input_port": "SETn",
      "output_cell": "DELA",
      "output_port": "qp"
    },
    "DENY.qp -> ADYB.OEn": {
      "input_cell": "ADYB",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> AFEN.OEn": {
      "input_cell": "AFEN",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> AHAC.OEn": {
      "input_cell": "AHAC",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> AKYH.OEn": {
      "input_cell": "AKYH",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> APOB.OEn": {
      "input_cell": "APOB",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> APOC.OEn": {
      "input_cell": "APOC",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> APYV.OEn": {
      "input_cell": "APYV",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> BAZU.OEn": {
      "input_cell": "BAZU",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> BOSO.OEn": {
      "input_cell": "BOSO",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DENY.qp -> BUJY.OEn": {
      "input_cell": "BUJY",
      "input_port": "OEn",
      "output_cell": "DENY",
      "output_port": "qp"
    },
    "DEPO.qp -> BADY.a": {
      "input_cell": "BADY",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TAFU.a": {
      "input_cell": "TAFU",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TAJO.a": {
      "input_cell": "TAJO",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TEDE.b": {
      "input_cell": "TEDE",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TUWU.b": {
      "input_cell": "TUWU",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TYKO.b": {
      "input_cell": "TYKO",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> TYRA.b": {
      "input_cell": "TYRA",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XABA.a": {
      "input_cell": "XABA",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XALA.b": {
      "input_cell": "XALA",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XELY.b": {
      "input_cell": "XELY",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XENU.a": {
      "input_cell": "XENU",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XOGA.a": {
      "input_cell": "XOGA",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XUHO.a": {
      "input_cell": "XUHO",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XUKU.b": {
      "input_cell": "XUKU",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XURA.a": {
      "input_cell": "XURA",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XYKE.a": {
      "input_cell": "XYKE",
      "input_port": "a",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPO.qp -> XYRU.b": {
      "input_cell": "XYRU",
      "input_port": "b",
      "output_cell": "DEPO",
      "output_port": "qp"
    },
    "DEPY.qn -> CONY.a": {
      "input_cell": "CONY",
      "input_port": "a",
      "output_cell": "DEPY",
      "output_port": "qn"
    },
    "DESE.qp -> DYGO.Dn": {
      "input_cell": "DYGO",
      "input_port": "Dn",
      "output_cell": "DESE",
      "output_port": "qp"
    },
    "DESO.qp -> CYCO.d": {
      "input_cell": "CYCO",
      "input_port": "d",
      "output_cell": "DESO",
      "output_port": "qp"
    },
    "DESU.qn -> EBEF.a": {
      "input_cell": "EBEF",
      "input_port": "a",
      "output_cell": "DESU",
      "output_port": "qn"
    },
    "DETU.qp -> BUS_CPU_D02p.arg17": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg17",
      "output_cell": "DETU",
      "output_port": "qp"
    },
    "DETY.qp -> CEHU.b": {
      "input_cell": "CEHU",
      "input_port": "b",
      "output_cell": "DETY",
      "output_port": "qp"
    },
    "DEVE.qp -> BUS_CPU_D05p.arg04": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg04",
      "output_cell": "DEVE",
      "output_port": "qp"
    },
    "DEVY.qp -> ENAP.Dn": {
      "input_cell": "ENAP",
      "input_port": "Dn",
      "output_cell": "DEVY",
      "output_port": "qp"
    },
    "DEWU.qp -> CAWO.Dn": {
      "input_cell": "CAWO",
      "input_port": "Dn",
      "output_cell": "DEWU",
      "output_port": "qp"
    },
    "DEWY.qp -> CAHO.b": {
      "input_cell": "CAHO",
      "input_port": "b",
      "output_cell": "DEWY",
      "output_port": "qp"
    },
    "DEZO.qp -> CEMY.b": {
      "input_cell": "CEMY",
      "input_port": "b",
      "output_cell": "DEZO",
      "output_port": "qp"
    },
    "DEZU.qp -> BUS_SPR_I5.arg03": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg03",
      "output_cell": "DEZU",
      "output_port": "qp"
    },
    "DEZY.qp -> CAKE.b": {
      "input_cell": "CAKE",
      "input_port": "b",
      "output_cell": "DEZY",
      "output_port": "qp"
    },
    "DOBA.qp -> BEBU.a": {
      "input_cell": "BEBU",
      "input_port": "a",
      "output_cell": "DOBA",
      "output_port": "qp"
    },
    "DOBO.qp -> BUS_SPR_I0.arg05": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg05",
      "output_cell": "DOBO",
      "output_port": "qp"
    },
    "DOCU.qp -> DEGU.SETn": {
      "input_cell": "DEGU",
      "input_port": "SETn",
      "output_cell": "DOCU",
      "output_port": "qp"
    },
    "DODE.qp -> BUS_VRAM_A03n.arg04": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg04",
      "output_cell": "DODE",
      "output_port": "qp"
    },
    "DOGU.qp -> CATO.b": {
      "input_cell": "CATO",
      "input_port": "b",
      "output_cell": "DOGU",
      "output_port": "qp"
    },
    "DOJO.qn -> DASO.Dn": {
      "input_cell": "DASO",
      "input_port": "Dn",
      "output_cell": "DOJO",
      "output_port": "qn"
    },
    "DOJO.qp -> DOVU.Dp": {
      "input_cell": "DOVU",
      "input_port": "Dp",
      "output_cell": "DOJO",
      "output_port": "qp"
    },
    "DOKU.qp -> CESO.SETn": {
      "input_cell": "CESO",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> CUSY.SETn": {
      "input_cell": "CUSY",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DAKE.SETn": {
      "input_cell": "DAKE",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DANY.SETn": {
      "input_cell": "DANY",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DAZO.SETn": {
      "input_cell": "DAZO",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DESU.SETn": {
      "input_cell": "DESU",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DUKO.SETn": {
      "input_cell": "DUKO",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOKU.qp -> DYFU.SETn": {
      "input_cell": "DYFU",
      "input_port": "SETn",
      "output_cell": "DOKU",
      "output_port": "qp"
    },
    "DOLA.qp -> DOVU.SETn": {
      "input_cell": "DOVU",
      "input_port": "SETn",
      "output_cell": "DOLA",
      "output_port": "qp"
    },
    "DONY.qp -> BUS_SPR_I3.arg03": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg03",
      "output_cell": "DONY",
      "output_port": "qp"
    },
    "DOSY.qp -> XERE.SETn": {
      "input_cell": "XERE",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> XEXA.SETn": {
      "input_cell": "XEXA",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> XUVY.SETn": {
      "input_cell": "XUVY",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> XUZO.SETn": {
      "input_cell": "XUZO",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> YNEP.SETn": {
      "input_cell": "YNEP",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> YPOD.SETn": {
      "input_cell": "YPOD",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> YROP.SETn": {
      "input_cell": "YROP",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOSY.qp -> YZOF.SETn": {
      "input_cell": "YZOF",
      "input_port": "SETn",
      "output_cell": "DOSY",
      "output_port": "qp"
    },
    "DOTO.carry -> DABA.carry": {
      "input_cell": "DABA",
      "input_port": "carry",
      "output_cell": "DOTO",
      "output_port": "carry"
    },
    "DOTO.sum -> CASE.Dn": {
      "input_cell": "CASE",
      "input_port": "Dn",
      "output_cell": "DOTO",
      "output_port": "sum"
    },
    "DOVU.qn -> DAME.Dn": {
      "input_cell": "DAME",
      "input_port": "Dn",
      "output_cell": "DOVU",
      "output_port": "qn"
    },
    "DOVU.qp -> EJAB.Dp": {
      "input_cell": "EJAB",
      "input_port": "Dp",
      "output_cell": "DOVU",
      "output_port": "qp"
    },
    "DOWA.qp -> BUS_SPR_I2.arg03": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg03",
      "output_cell": "DOWA",
      "output_port": "qp"
    },
    "DOXE.qp -> BUS_CPU_D06p.arg07": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg07",
      "output_cell": "DOXE",
      "output_port": "qp"
    },
    "DOZO.qp -> CEHU.c": {
      "input_cell": "CEHU",
      "input_port": "c",
      "output_cell": "DOZO",
      "output_port": "qp"
    },
    "DUBU.qp -> DOSY.a": {
      "input_cell": "DOSY",
      "input_port": "a",
      "output_cell": "DUBU",
      "output_port": "qp"
    },
    "DUCU.qp -> DAJE.c": {
      "input_cell": "DAJE",
      "input_port": "c",
      "output_cell": "DUCU",
      "output_port": "qp"
    },
    "DUDE.qp -> BUS_CPU_D01p.arg17": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg17",
      "output_cell": "DUDE",
      "output_port": "qp"
    },
    "DUGA.qp -> EDOL.OEn": {
      "input_cell": "EDOL",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> ELUG.OEn": {
      "input_cell": "ELUG",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FAGO.OEn": {
      "input_cell": "FAGO",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FESA.OEn": {
      "input_cell": "FESA",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FETU.OEn": {
      "input_cell": "FETU",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FODO.OEn": {
      "input_cell": "FODO",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FYDU.OEn": {
      "input_cell": "FYDU",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUGA.qp -> FYKY.OEn": {
      "input_cell": "FYKY",
      "input_port": "OEn",
      "output_cell": "DUGA",
      "output_port": "qp"
    },
    "DUHA.qp -> DONY.Dn": {
      "input_cell": "DONY",
      "input_port": "Dn",
      "output_cell": "DUHA",
      "output_port": "qp"
    },
    "DUHO.qp -> BUS_VRAM_A05n.arg02": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg02",
      "output_cell": "DUHO",
      "output_port": "qp"
    },
    "DUHY.qn -> CEKO.a": {
      "input_cell": "CEKO",
      "input_port": "a",
      "output_cell": "DUHY",
      "output_port": "qn"
    },
    "DUKE.qp -> EWOT.a": {
      "input_cell": "EWOT",
      "input_port": "a",
      "output_cell": "DUKE",
      "output_port": "qp"
    },
    "DUKE.qp -> WOFO.a": {
      "input_cell": "WOFO",
      "input_port": "a",
      "output_cell": "DUKE",
      "output_port": "qp"
    },
    "DUKE.qp -> WYLU.a": {
      "input_cell": "WYLU",
      "input_port": "a",
      "output_cell": "DUKE",
      "output_port": "qp"
    },
    "DUKO.qn -> EMYB.a": {
      "input_cell": "EMYB",
      "input_port": "a",
      "output_cell": "DUKO",
      "output_port": "qn"
    },
    "DULA.qp -> CUNU.a": {
      "input_cell": "CUNU",
      "input_port": "a",
      "output_cell": "DULA",
      "output_port": "qp"
    },
    "DUMO.qp -> DEGU.RSTn": {
      "input_cell": "DEGU",
      "input_port": "RSTn",
      "output_cell": "DUMO",
      "output_port": "qp"
    },
    "DUNY.qp -> DOWA.Dn": {
      "input_cell": "DOWA",
      "input_port": "Dn",
      "output_cell": "DUNY",
      "output_port": "qp"
    },
    "DURY.qn -> CEVA.a": {
      "input_cell": "CEVA",
      "input_port": "a",
      "output_cell": "DURY",
      "output_port": "qn"
    },
    "DUSE.qp -> CYCO.a": {
      "input_cell": "CYCO",
      "input_port": "a",
      "output_cell": "DUSE",
      "output_port": "qp"
    },
    "DUVE.qp -> BUS_VRAM_A09n.arg01": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg01",
      "output_cell": "DUVE",
      "output_port": "qp"
    },
    "DUZA.qp -> BUS_SPR_I3.arg05": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg05",
      "output_cell": "DUZA",
      "output_port": "qp"
    },
    "DUZE.qp -> DAMA.a": {
      "input_cell": "DAMA",
      "input_port": "a",
      "output_cell": "DUZE",
      "output_port": "qp"
    },
    "DUZU.qn -> BEHU.b": {
      "input_cell": "BEHU",
      "input_port": "b",
      "output_cell": "DUZU",
      "output_port": "qn"
    },
    "DUZU.qn -> SYBY.a": {
      "input_cell": "SYBY",
      "input_port": "a",
      "output_cell": "DUZU",
      "output_port": "qn"
    },
    "DUZU.qp -> EKOB.Dn": {
      "input_cell": "EKOB",
      "input_port": "Dn",
      "output_cell": "DUZU",
      "output_port": "qp"
    },
    "DYBA.qp -> DUBU.a": {
      "input_cell": "DUBU",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> DYWE.a": {
      "input_cell": "DYWE",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> EFEV.a": {
      "input_cell": "EFEV",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> FEVE.a": {
      "input_cell": "FEVE",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> FOKO.a": {
      "input_cell": "FOKO",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> GAKE.a": {
      "input_cell": "GAKE",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> GORO.a": {
      "input_cell": "GORO",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> GUKY.a": {
      "input_cell": "GUKY",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> WACY.a": {
      "input_cell": "WACY",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBA.qp -> WOHU.a": {
      "input_cell": "WOHU",
      "input_port": "a",
      "output_cell": "DYBA",
      "output_port": "qp"
    },
    "DYBE.qn -> DYBE.Dp": {
      "input_cell": "DYBE",
      "input_port": "Dp",
      "output_cell": "DYBE",
      "output_port": "qn"
    },
    "DYBE.qp -> BAKY.b": {
      "input_cell": "BAKY",
      "input_port": "b",
      "output_cell": "DYBE",
      "output_port": "qp"
    },
    "DYBE.qp -> CAXU.a": {
      "input_cell": "CAXU",
      "input_port": "a",
      "output_cell": "DYBE",
      "output_port": "qp"
    },
    "DYBO.qp -> DYRA.RSTn": {
      "input_cell": "DYRA",
      "input_port": "RSTn",
      "output_cell": "DYBO",
      "output_port": "qp"
    },
    "DYBY.qn -> CYLE.a": {
      "input_cell": "CYLE",
      "input_port": "a",
      "output_cell": "DYBY",
      "output_port": "qn"
    },
    "DYDO.qp -> AHUM.OEn": {
      "input_cell": "AHUM",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> BACO.OEn": {
      "input_cell": "BACO",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> BEFE.OEn": {
      "input_cell": "BEFE",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> BEMO.OEn": {
      "input_cell": "BEMO",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> BETY.OEn": {
      "input_cell": "BETY",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> BYRO.OEn": {
      "input_cell": "BYRO",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> CEGY.OEn": {
      "input_cell": "CEGY",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> CELU.OEn": {
      "input_cell": "CELU",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> CUBO.OEn": {
      "input_cell": "CUBO",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDO.qp -> CYBY.OEn": {
      "input_cell": "CYBY",
      "input_port": "OEn",
      "output_cell": "DYDO",
      "output_port": "qp"
    },
    "DYDU.qp -> ENUT.a": {
      "input_cell": "ENUT",
      "input_port": "a",
      "output_cell": "DYDU",
      "output_port": "qp"
    },
    "DYDU.qp -> FEFY.d": {
      "input_cell": "FEFY",
      "input_port": "d",
      "output_cell": "DYDU",
      "output_port": "qp"
    },
    "DYDU.qp -> GAJA.a": {
      "input_cell": "GAJA",
      "input_port": "a",
      "output_cell": "DYDU",
      "output_port": "qp"
    },
    "DYFU.qn -> COLU.a": {
      "input_cell": "COLU",
      "input_port": "a",
      "output_cell": "DYFU",
      "output_port": "qn"
    },
    "DYGE.qp -> DOJO.SETn": {
      "input_cell": "DOJO",
      "input_port": "SETn",
      "output_cell": "DYGE",
      "output_port": "qp"
    },
    "DYGO.qp -> BUS_SPR_I1.arg03": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg03",
      "output_cell": "DYGO",
      "output_port": "qp"
    },
    "DYHU.qp -> ENOB.a": {
      "input_cell": "ENOB",
      "input_port": "a",
      "output_cell": "DYHU",
      "output_port": "qp"
    },
    "DYHU.qp -> FUXU.a": {
      "input_cell": "FUXU",
      "input_port": "a",
      "output_cell": "DYHU",
      "output_port": "qp"
    },
    "DYHU.qp -> GENY.a": {
      "input_cell": "GENY",
      "input_port": "a",
      "output_cell": "DYHU",
      "output_port": "qp"
    },
    "DYKA.qp -> FOVE.c": {
      "input_cell": "FOVE",
      "input_port": "c",
      "output_cell": "DYKA",
      "output_port": "qp"
    },
    "DYKA.qp -> GUTU.a": {
      "input_cell": "GUTU",
      "input_port": "a",
      "output_cell": "DYKA",
      "output_port": "qp"
    },
    "DYKA.qp -> GYTE.a": {
      "input_cell": "GYTE",
      "input_port": "a",
      "output_cell": "DYKA",
      "output_port": "qp"
    },
    "DYKY.qp -> CUPA.a": {
      "input_cell": "CUPA",
      "input_port": "a",
      "output_cell": "DYKY",
      "output_port": "qp"
    },
    "DYLY.qp -> DOVU.RSTn": {
      "input_cell": "DOVU",
      "input_port": "RSTn",
      "output_cell": "DYLY",
      "output_port": "qp"
    },
    "DYMO.qp -> EBEX.CLKn": {
      "input_cell": "EBEX",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYMO.qp -> EKAP.CLKn": {
      "input_cell": "EKAP",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYMO.qp -> EKOP.CLKn": {
      "input_cell": "EKOP",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYMO.qp -> ETAV.CLKn": {
      "input_cell": "ETAV",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYMO.qp -> ETYM.CLKn": {
      "input_cell": "ETYM",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYMO.qp -> GORU.CLKn": {
      "input_cell": "GORU",
      "input_port": "CLKn",
      "output_cell": "DYMO",
      "output_port": "qp"
    },
    "DYNA.qp -> WELO.SETn": {
      "input_cell": "WELO",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> WOTE.SETn": {
      "input_cell": "WOTE",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> XAKO.SETn": {
      "input_cell": "XAKO",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> XEPE.SETn": {
      "input_cell": "XEPE",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> XUNY.SETn": {
      "input_cell": "XUNY",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> YLAH.SETn": {
      "input_cell": "YLAH",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> ZOLA.SETn": {
      "input_cell": "ZOLA",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNA.qp -> ZULU.SETn": {
      "input_cell": "ZULU",
      "input_port": "SETn",
      "output_cell": "DYNA",
      "output_port": "qp"
    },
    "DYNY.qp -> BUS_SPR_I1.arg05": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg05",
      "output_cell": "DYNY",
      "output_port": "qp"
    },
    "DYRA.qn -> DETU.Dn": {
      "input_cell": "DETU",
      "input_port": "Dn",
      "output_cell": "DYRA",
      "output_port": "qn"
    },
    "DYRA.qp -> DOJO.Dp": {
      "input_cell": "DOJO",
      "input_port": "Dp",
      "output_cell": "DYRA",
      "output_port": "qp"
    },
    "DYSO.qp -> BUS_VRAM_A12n.arg05": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg05",
      "output_cell": "DYSO",
      "output_port": "qp"
    },
    "DYSY.qp -> COHO.Dn": {
      "input_cell": "COHO",
      "input_port": "Dn",
      "output_cell": "DYSY",
      "output_port": "qp"
    },
    "DYTY.qp -> BYBY.a": {
      "input_cell": "BYBY",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> CADO.a": {
      "input_cell": "CADO",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> CAHO.a": {
      "input_cell": "CAHO",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> CATO.a": {
      "input_cell": "CATO",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> CECU.a": {
      "input_cell": "CECU",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> CEMY.a": {
      "input_cell": "CEMY",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> DEZY.Dp": {
      "input_cell": "DEZY",
      "input_port": "Dp",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> GAPE.a": {
      "input_cell": "GAPE",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> GUVE.a": {
      "input_cell": "GUVE",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> WYXO.a": {
      "input_cell": "WYXO",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYTY.qp -> XUJO.a": {
      "input_cell": "XUJO",
      "input_port": "a",
      "output_cell": "DYTY",
      "output_port": "qp"
    },
    "DYWE.qp -> DYNA.a": {
      "input_cell": "DYNA",
      "input_port": "a",
      "output_cell": "DYWE",
      "output_port": "qp"
    },
    "DYZE.qp -> CYCO.c": {
      "input_cell": "CYCO",
      "input_port": "c",
      "output_cell": "DYZE",
      "output_port": "qp"
    },
    "EBEF.qp -> EWAM.c": {
      "input_cell": "EWAM",
      "input_port": "c",
      "output_cell": "EBEF",
      "output_port": "qp"
    },
    "EBEX.qp -> DUZA.Dn": {
      "input_cell": "DUZA",
      "input_port": "Dn",
      "output_cell": "EBEX",
      "output_port": "qp"
    },
    "EBOJ.qp -> DYWE.b": {
      "input_cell": "DYWE",
      "input_port": "b",
      "output_cell": "EBOJ",
      "output_port": "qp"
    },
    "EBOS.qp -> ERUC.a": {
      "input_cell": "ERUC",
      "input_port": "a",
      "output_cell": "EBOS",
      "output_port": "qp"
    },
    "EBOW.qn -> DAWU.a": {
      "input_cell": "DAWU",
      "input_port": "a",
      "output_cell": "EBOW",
      "output_port": "qn"
    },
    "ECAB.carry -> ETAM.carry": {
      "input_cell": "ETAM",
      "input_port": "carry",
      "output_cell": "ECAB",
      "output_port": "carry"
    },
    "ECAB.sum -> DODE.Dn": {
      "input_cell": "DODE",
      "input_port": "Dn",
      "output_cell": "ECAB",
      "output_port": "sum"
    },
    "ECAL.qp -> BUS_VRAM_A00n.arg01": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg01",
      "output_cell": "ECAL",
      "output_port": "qp"
    },
    "ECED.qn -> FYRA.Dp": {
      "input_cell": "FYRA",
      "input_port": "Dp",
      "output_cell": "ECED",
      "output_port": "qn"
    },
    "ECED.qp -> DEPO.Dn": {
      "input_cell": "DEPO",
      "input_port": "Dn",
      "output_cell": "ECED",
      "output_port": "qp"
    },
    "EDEL.qp -> EROD.SETn": {
      "input_cell": "EROD",
      "input_port": "SETn",
      "output_cell": "EDEL",
      "output_port": "qp"
    },
    "EDEN.qp -> CUPE.a": {
      "input_cell": "CUPE",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDEN.qp -> DEWY.a": {
      "input_cell": "DEWY",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDEN.qp -> DEZO.a": {
      "input_cell": "DEZO",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDEN.qp -> FYCU.a": {
      "input_cell": "FYCU",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDEN.qp -> GEBU.a": {
      "input_cell": "GEBU",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDEN.qp -> WOMU.a": {
      "input_cell": "WOMU",
      "input_port": "a",
      "output_cell": "EDEN",
      "output_port": "qp"
    },
    "EDER.qn -> ETAK.Dn": {
      "input_cell": "ETAK",
      "input_port": "Dn",
      "output_cell": "EDER",
      "output_port": "qn"
    },
    "EDER.qp -> ELYS.Dp": {
      "input_cell": "ELYS",
      "input_port": "Dp",
      "output_cell": "EDER",
      "output_port": "qp"
    },
    "EDOL.qp -> BUS_OAM_A05n.arg00": {
      "input_cell": "BUS_OAM_A05n",
      "input_port": "arg00",
      "output_cell": "EDOL",
      "output_port": "qp"
    },
    "EDOS.qp -> BUS_CPU_D00p.arg10": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg10",
      "output_cell": "EDOS",
      "output_port": "qp"
    },
    "EDYL.qp -> ELYS.CLKp": {
      "input_cell": "ELYS",
      "input_port": "CLKp",
      "output_cell": "EDYL",
      "output_port": "qp"
    },
    "EDYL.qp -> EPYT.a": {
      "input_cell": "EPYT",
      "input_port": "a",
      "output_cell": "EDYL",
      "output_port": "qp"
    },
    "EDYM.qp -> EWAM.a": {
      "input_cell": "EWAM",
      "input_port": "a",
      "output_cell": "EDYM",
      "output_port": "qp"
    },
    "EFAB.qp -> BUS_CPU_D06p.arg15": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg15",
      "output_cell": "EFAB",
      "output_port": "qp"
    },
    "EFAK.qp -> EROD.RSTn": {
      "input_cell": "EROD",
      "input_port": "RSTn",
      "output_cell": "EFAK",
      "output_port": "qp"
    },
    "EFEF.qp -> EDER.SETn": {
      "input_cell": "EDER",
      "input_port": "SETn",
      "output_cell": "EFEF",
      "output_port": "qp"
    },
    "EFEV.qp -> DOKU.a": {
      "input_cell": "DOKU",
      "input_port": "a",
      "output_cell": "EFEV",
      "output_port": "qp"
    },
    "EFUD.qp -> BUS_SPR_I4.arg03": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg03",
      "output_cell": "EFUD",
      "output_port": "qp"
    },
    "EFYK.carry -> EJOK.carry": {
      "input_cell": "EJOK",
      "input_port": "carry",
      "output_cell": "EFYK",
      "output_port": "carry"
    },
    "EFYK.sum -> CETA.Dn": {
      "input_cell": "CETA",
      "input_port": "Dn",
      "output_cell": "EFYK",
      "output_port": "sum"
    },
    "EFYL.qp -> FOVE.b": {
      "input_cell": "FOVE",
      "input_port": "b",
      "output_cell": "EFYL",
      "output_port": "qp"
    },
    "EFYL.qp -> FOXA.a": {
      "input_cell": "FOXA",
      "input_port": "a",
      "output_cell": "EFYL",
      "output_port": "qp"
    },
    "EFYL.qp -> GEKE.a": {
      "input_cell": "GEKE",
      "input_port": "a",
      "output_cell": "EFYL",
      "output_port": "qp"
    },
    "EGAV.qp -> FOKO.b": {
      "input_cell": "FOKO",
      "input_port": "b",
      "output_cell": "EGAV",
      "output_port": "qp"
    },
    "EGEZ.qp -> BUS_VRAM_A01n.arg01": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg01",
      "output_cell": "EGEZ",
      "output_port": "qp"
    },
    "EGOM.qp -> FOVE.e": {
      "input_cell": "FOVE",
      "input_port": "e",
      "output_cell": "EGOM",
      "output_port": "qp"
    },
    "EGOM.qp -> GABA.a": {
      "input_cell": "GABA",
      "input_port": "a",
      "output_cell": "EGOM",
      "output_port": "qp"
    },
    "EGOM.qp -> GEGA.a": {
      "input_cell": "GEGA",
      "input_port": "a",
      "output_cell": "EGOM",
      "output_port": "qp"
    },
    "EGUV.qp -> EDER.RSTn": {
      "input_cell": "EDER",
      "input_port": "RSTn",
      "output_cell": "EGUV",
      "output_port": "qp"
    },
    "EHUJ.qp -> EJAB.RSTn": {
      "input_cell": "EJAB",
      "input_port": "RSTn",
      "output_cell": "EHUJ",
      "output_port": "qp"
    },
    "EHYN.qn -> DESO.a": {
      "input_cell": "DESO",
      "input_port": "a",
      "output_cell": "EHYN",
      "output_port": "qn"
    },
    "EJAB.qn -> EVOK.Dn": {
      "input_cell": "EVOK",
      "input_port": "Dn",
      "output_cell": "EJAB",
      "output_port": "qn"
    },
    "EJAB.qp -> EROD.Dp": {
      "input_cell": "EROD",
      "input_port": "Dp",
      "output_cell": "EJAB",
      "output_port": "qp"
    },
    "EJAD.qp -> CUVY.SETn": {
      "input_cell": "CUVY",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> CYWE.SETn": {
      "input_cell": "CYWE",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> DURY.SETn": {
      "input_cell": "DURY",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> DYBY.SETn": {
      "input_cell": "DYBY",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> FAXA.SETn": {
      "input_cell": "FAXA",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> FESY.SETn": {
      "input_cell": "FESY",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> FOZY.SETn": {
      "input_cell": "FOZY",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAD.qp -> FUSA.SETn": {
      "input_cell": "FUSA",
      "input_port": "SETn",
      "output_cell": "EJAD",
      "output_port": "qp"
    },
    "EJAW.qp -> DAMA.d": {
      "input_cell": "DAMA",
      "input_port": "d",
      "output_cell": "EJAW",
      "output_port": "qp"
    },
    "EJOK.sum -> DAFE.Dn": {
      "input_cell": "DAFE",
      "input_port": "Dn",
      "output_cell": "EJOK",
      "output_port": "sum"
    },
    "EJOT.qp -> DAJE.a": {
      "input_cell": "DAJE",
      "input_port": "a",
      "output_cell": "EJOT",
      "output_port": "qp"
    },
    "EJUF.qn -> DETY.a": {
      "input_cell": "DETY",
      "input_port": "a",
      "output_cell": "EJUF",
      "output_port": "qn"
    },
    "EKAP.qp -> DALO.Dn": {
      "input_cell": "DALO",
      "input_port": "Dn",
      "output_cell": "EKAP",
      "output_port": "qp"
    },
    "EKES.qp -> DEGO.c": {
      "input_cell": "DEGO",
      "input_port": "c",
      "output_cell": "EKES",
      "output_port": "qp"
    },
    "EKOB.qp -> BUS_CPU_D01p.arg09": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg09",
      "output_cell": "EKOB",
      "output_port": "qp"
    },
    "EKOP.qp -> DOBO.Dn": {
      "input_cell": "DOBO",
      "input_port": "Dn",
      "output_cell": "EKOP",
      "output_port": "qp"
    },
    "EKUD.qp -> CUGU.c": {
      "input_cell": "CUGU",
      "input_port": "c",
      "output_cell": "EKUD",
      "output_port": "qp"
    },
    "EKUD.qp -> CUPE.c": {
      "input_cell": "CUPE",
      "input_port": "c",
      "output_cell": "EKUD",
      "output_port": "qp"
    },
    "EKUD.qp -> GUNA.c": {
      "input_cell": "GUNA",
      "input_port": "c",
      "output_cell": "EKUD",
      "output_port": "qp"
    },
    "EKUD.qp -> WOMU.c": {
      "input_cell": "WOMU",
      "input_port": "c",
      "output_cell": "EKUD",
      "output_port": "qp"
    },
    "ELEP.qp -> BUS_SPR_I2.arg07": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg07",
      "output_cell": "ELEP",
      "output_port": "qp"
    },
    "ELOK.qp -> EJAB.SETn": {
      "input_cell": "EJAB",
      "input_port": "SETn",
      "output_cell": "ELOK",
      "output_port": "qp"
    },
    "ELUG.qp -> BUS_OAM_A04n.arg00": {
      "input_cell": "BUS_OAM_A04n",
      "input_port": "arg00",
      "output_cell": "ELUG",
      "output_port": "qp"
    },
    "ELUV.qp -> BUS_CPU_D07p.arg15": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg15",
      "output_cell": "ELUV",
      "output_port": "qp"
    },
    "ELYC.qp -> BUS_SPR_I4.arg06": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg06",
      "output_cell": "ELYC",
      "output_port": "qp"
    },
    "ELYG.qp -> DEWY.d": {
      "input_cell": "DEWY",
      "input_port": "d",
      "output_cell": "ELYG",
      "output_port": "qp"
    },
    "ELYG.qp -> DOGU.d": {
      "input_cell": "DOGU",
      "input_port": "d",
      "output_cell": "ELYG",
      "output_port": "qp"
    },
    "ELYN.qn -> ELYN.Dp": {
      "input_cell": "ELYN",
      "input_port": "Dp",
      "output_cell": "ELYN",
      "output_port": "qn"
    },
    "ELYN.qn -> FAHA.CLKp": {
      "input_cell": "FAHA",
      "input_port": "CLKp",
      "output_cell": "ELYN",
      "output_port": "qn"
    },
    "ELYN.qp -> FAKU.Dn": {
      "input_cell": "FAKU",
      "input_port": "Dn",
      "output_cell": "ELYN",
      "output_port": "qp"
    },
    "ELYS.qp -> PIN_70.DP": {
      "input_cell": "PIN_70",
      "input_port": "DP",
      "output_cell": "ELYS",
      "output_port": "qp"
    },
    "EMOL.qp -> EGAV.Dp": {
      "input_cell": "EGAV",
      "input_port": "Dp",
      "output_cell": "EMOL",
      "output_port": "qp"
    },
    "EMOL.qp -> FAME.a": {
      "input_cell": "FAME",
      "input_port": "a",
      "output_cell": "EMOL",
      "output_port": "qp"
    },
    "EMUX.carry -> ECAB.carry": {
      "input_cell": "ECAB",
      "input_port": "carry",
      "output_cell": "EMUX",
      "output_port": "carry"
    },
    "EMUX.sum -> DAHU.Dn": {
      "input_cell": "DAHU",
      "input_port": "Dn",
      "output_cell": "EMUX",
      "output_port": "sum"
    },
    "EMYB.qp -> EWAM.b": {
      "input_cell": "EWAM",
      "input_port": "b",
      "output_cell": "EMYB",
      "output_port": "qp"
    },
    "ENAD.qn -> DAGA.a": {
      "input_cell": "DAGA",
      "input_port": "a",
      "output_cell": "ENAD",
      "output_port": "qn"
    },
    "ENAP.qp -> BUS_SPR_I0.arg03": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg03",
      "output_cell": "ENAP",
      "output_port": "qp"
    },
    "ENEF.carry -> FECO.carry": {
      "input_cell": "FECO",
      "input_port": "carry",
      "output_cell": "ENEF",
      "output_port": "carry"
    },
    "ENEF.sum -> DABY.a": {
      "input_cell": "DABY",
      "input_port": "a",
      "output_cell": "ENEF",
      "output_port": "sum"
    },
    "ENOB.qp -> BOZU.CLKn": {
      "input_cell": "BOZU",
      "input_port": "CLKn",
      "output_cell": "ENOB",
      "output_port": "qp"
    },
    "ENOB.qp -> CUFO.CLKn": {
      "input_cell": "CUFO",
      "input_port": "CLKn",
      "output_cell": "ENOB",
      "output_port": "qp"
    },
    "ENOB.qp -> FYHY.CLKn": {
      "input_cell": "FYHY",
      "input_port": "CLKn",
      "output_cell": "ENOB",
      "output_port": "qp"
    },
    "ENOB.qp -> GYHO.CLKn": {
      "input_cell": "GYHO",
      "input_port": "CLKn",
      "output_cell": "ENOB",
      "output_port": "qp"
    },
    "ENOR.qn -> DOZO.a": {
      "input_cell": "DOZO",
      "input_port": "a",
      "output_cell": "ENOR",
      "output_port": "qn"
    },
    "ENUT.qp -> CEDY.Dp": {
      "input_cell": "CEDY",
      "input_port": "Dp",
      "output_cell": "ENUT",
      "output_port": "qp"
    },
    "ENUT.qp -> DYDO.a": {
      "input_cell": "DYDO",
      "input_port": "a",
      "output_cell": "ENUT",
      "output_port": "qp"
    },
    "EPUM.qn -> DAGU.a": {
      "input_cell": "DAGU",
      "input_port": "a",
      "output_cell": "EPUM",
      "output_port": "qn"
    },
    "EPYT.qp -> DEHO.a": {
      "input_cell": "DEHO",
      "input_port": "a",
      "output_cell": "EPYT",
      "output_port": "qp"
    },
    "EPYT.qp -> DOVU.CLKp": {
      "input_cell": "DOVU",
      "input_port": "CLKp",
      "output_cell": "EPYT",
      "output_port": "qp"
    },
    "EPYT.qp -> EDER.CLKp": {
      "input_cell": "EDER",
      "input_port": "CLKp",
      "output_cell": "EPYT",
      "output_port": "qp"
    },
    "EPYT.qp -> EJAB.CLKp": {
      "input_cell": "EJAB",
      "input_port": "CLKp",
      "output_cell": "EPYT",
      "output_port": "qp"
    },
    "EPYT.qp -> EROD.CLKp": {
      "input_cell": "EROD",
      "input_port": "CLKp",
      "output_cell": "EPYT",
      "output_port": "qp"
    },
    "ERAF.qp -> BUS_VRAM_A10n.arg01": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg01",
      "output_cell": "ERAF",
      "output_port": "qp"
    },
    "ERAZ.qn -> DUSE.a": {
      "input_cell": "DUSE",
      "input_port": "a",
      "output_cell": "ERAZ",
      "output_port": "qn"
    },
    "EREW.qp -> BUS_VRAM_A07n.arg01": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg01",
      "output_cell": "EREW",
      "output_port": "qp"
    },
    "EROD.qn -> EFAB.Dn": {
      "input_cell": "EFAB",
      "input_port": "Dn",
      "output_cell": "EROD",
      "output_port": "qn"
    },
    "EROD.qp -> EDER.Dp": {
      "input_cell": "EDER",
      "input_port": "Dp",
      "output_cell": "EROD",
      "output_port": "qp"
    },
    "EROL.qn -> DYZE.a": {
      "input_cell": "DYZE",
      "input_port": "a",
      "output_cell": "EROL",
      "output_port": "qn"
    },
    "ERUC.carry -> ENEF.carry": {
      "input_cell": "ENEF",
      "input_port": "carry",
      "output_cell": "ERUC",
      "output_port": "carry"
    },
    "ERUC.sum -> DEGE.a": {
      "input_cell": "DEGE",
      "input_port": "a",
      "output_cell": "ERUC",
      "output_port": "sum"
    },
    "ESAJ.qp -> DAJE.b": {
      "input_cell": "DAJE",
      "input_port": "b",
      "output_cell": "ESAJ",
      "output_port": "qp"
    },
    "ETAD.qp -> BUS_SPR_I3.arg07": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg07",
      "output_cell": "ETAD",
      "output_port": "qp"
    },
    "ETAF.qn -> DAWA.b": {
      "input_cell": "DAWA",
      "input_port": "b",
      "output_cell": "ETAF",
      "output_port": "qn"
    },
    "ETAF.qn -> ELUV.Dn": {
      "input_cell": "ELUV",
      "input_port": "Dn",
      "output_cell": "ETAF",
      "output_port": "qn"
    },
    "ETAK.qp -> BUS_CPU_D07p.arg14": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg14",
      "output_cell": "ETAK",
      "output_port": "qp"
    },
    "ETAM.carry -> DOTO.carry": {
      "input_cell": "DOTO",
      "input_port": "carry",
      "output_cell": "ETAM",
      "output_port": "carry"
    },
    "ETAM.sum -> DUHO.Dn": {
      "input_cell": "DUHO",
      "input_port": "Dn",
      "output_cell": "ETAM",
      "output_port": "sum"
    },
    "ETAV.qp -> DALY.Dn": {
      "input_cell": "DALY",
      "input_port": "Dn",
      "output_cell": "ETAV",
      "output_port": "qp"
    },
    "ETEG.qp -> BUS_VRAM_A06n.arg01": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg01",
      "output_cell": "ETEG",
      "output_port": "qp"
    },
    "ETYM.qp -> DYNY.Dn": {
      "input_cell": "DYNY",
      "input_port": "Dn",
      "output_cell": "ETYM",
      "output_port": "qp"
    },
    "EVAD.qp -> BUS_VRAM_A01n.arg04": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg04",
      "output_cell": "EVAD",
      "output_port": "qp"
    },
    "EVAX.qp -> BUS_VRAM_A08n.arg01": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg01",
      "output_cell": "EVAX",
      "output_port": "qp"
    },
    "EVOK.qp -> BUS_CPU_D05p.arg16": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg16",
      "output_cell": "EVOK",
      "output_port": "qp"
    },
    "EVYT.qp -> BUS_SPR_I5.arg07": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg07",
      "output_cell": "EVYT",
      "output_port": "qp"
    },
    "EWAM.qp -> DYDU.b": {
      "input_cell": "DYDU",
      "input_port": "b",
      "output_cell": "EWAM",
      "output_port": "qp"
    },
    "EWOK.qp -> EWAM.d": {
      "input_cell": "EWAM",
      "input_port": "d",
      "output_cell": "EWOK",
      "output_port": "qp"
    },
    "EWOT.qp -> CAJU.CLKn": {
      "input_cell": "CAJU",
      "input_port": "CLKn",
      "output_cell": "EWOT",
      "output_port": "qp"
    },
    "EWOT.qp -> CAPO.CLKn": {
      "input_cell": "CAPO",
      "input_port": "CLKn",
      "output_cell": "EWOT",
      "output_port": "qp"
    },
    "EWOT.qp -> CONO.CLKn": {
      "input_cell": "CONO",
      "input_port": "CLKn",
      "output_cell": "EWOT",
      "output_port": "qp"
    },
    "EWOT.qp -> CUMU.CLKn": {
      "input_cell": "CUMU",
      "input_port": "CLKn",
      "output_cell": "EWOT",
      "output_port": "qp"
    },
    "EWUD.qp -> DAJE.d": {
      "input_cell": "DAJE",
      "input_port": "d",
      "output_cell": "EWUD",
      "output_port": "qp"
    },
    "EXUK.qn -> DUCU.a": {
      "input_cell": "DUCU",
      "input_port": "a",
      "output_cell": "EXUK",
      "output_port": "qn"
    },
    "EXUQ.qp -> GORO.b": {
      "input_cell": "GORO",
      "input_port": "b",
      "output_cell": "EXUQ",
      "output_port": "qp"
    },
    "EXYF.qp -> BUS_VRAM_A12n.arg01": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg01",
      "output_cell": "EXYF",
      "output_port": "qp"
    },
    "EZOC.qp -> BUS_SPR_I2.arg06": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg06",
      "output_cell": "EZOC",
      "output_port": "qp"
    },
    "EZUF.qn -> DUZE.a": {
      "input_cell": "DUZE",
      "input_port": "a",
      "output_cell": "EZUF",
      "output_port": "qn"
    },
    "FABY.qp -> BUS_OAM_A04n.arg01": {
      "input_cell": "BUS_OAM_A04n",
      "input_port": "arg01",
      "output_cell": "FABY",
      "output_port": "qp"
    },
    "FACO.qp -> BUS_OAM_A05n.arg01": {
      "input_cell": "BUS_OAM_A05n",
      "input_port": "arg01",
      "output_cell": "FACO",
      "output_port": "qp"
    },
    "FADO.qp -> BYME.OEn": {
      "input_cell": "BYME",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> CAWO.OEn": {
      "input_cell": "CAWO",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> COHO.OEn": {
      "input_cell": "COHO",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> GATE.OEn": {
      "input_cell": "GATE",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> XYRA.OEn": {
      "input_cell": "XYRA",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> YHAL.OEn": {
      "input_cell": "YHAL",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> YNEV.OEn": {
      "input_cell": "YNEV",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> YRAD.OEn": {
      "input_cell": "YRAD",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> ZARO.OEn": {
      "input_cell": "ZARO",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FADO.qp -> ZOJY.OEn": {
      "input_cell": "ZOJY",
      "input_port": "OEn",
      "output_cell": "FADO",
      "output_port": "qp"
    },
    "FAFO.carry -> EMUX.carry": {
      "input_cell": "EMUX",
      "input_port": "carry",
      "output_cell": "FAFO",
      "output_port": "carry"
    },
    "FAFO.sum -> EVAD.Dn": {
      "input_cell": "EVAD",
      "input_port": "Dn",
      "output_cell": "FAFO",
      "output_port": "sum"
    },
    "FAGO.qp -> BUS_OAM_A02n.arg00": {
      "input_cell": "BUS_OAM_A02n",
      "input_port": "arg00",
      "output_cell": "FAGO",
      "output_port": "qp"
    },
    "FAHA.qn -> FAHA.Dp": {
      "input_cell": "FAHA",
      "input_port": "Dp",
      "output_cell": "FAHA",
      "output_port": "qn"
    },
    "FAHA.qn -> FONY.CLKp": {
      "input_cell": "FONY",
      "input_port": "CLKp",
      "output_cell": "FAHA",
      "output_port": "qn"
    },
    "FAHA.qp -> GAMA.Dn": {
      "input_cell": "GAMA",
      "input_port": "Dn",
      "output_cell": "FAHA",
      "output_port": "qp"
    },
    "FAKA.qp -> CANA.CLKn": {
      "input_cell": "CANA",
      "input_port": "CLKn",
      "output_cell": "FAKA",
      "output_port": "qp"
    },
    "FAKA.qp -> DEWU.CLKn": {
      "input_cell": "DEWU",
      "input_port": "CLKn",
      "output_cell": "FAKA",
      "output_port": "qp"
    },
    "FAKA.qp -> DYSY.CLKn": {
      "input_cell": "DYSY",
      "input_port": "CLKn",
      "output_cell": "FAKA",
      "output_port": "qp"
    },
    "FAKA.qp -> FOFO.CLKn": {
      "input_cell": "FOFO",
      "input_port": "CLKn",
      "output_cell": "FAKA",
      "output_port": "qp"
    },
    "FAKU.qp -> BUS_OAM_A05n.arg02": {
      "input_cell": "BUS_OAM_A05n",
      "input_port": "arg02",
      "output_cell": "FAKU",
      "output_port": "qp"
    },
    "FAME.qp -> AFOZ.OEn": {
      "input_cell": "AFOZ",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> APON.OEn": {
      "input_cell": "APON",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> AXEC.OEn": {
      "input_cell": "AXEC",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> CUBE.OEn": {
      "input_cell": "CUBE",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> CUVU.OEn": {
      "input_cell": "CUVU",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> CYRO.OEn": {
      "input_cell": "CYRO",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> WERE.OEn": {
      "input_cell": "WERE",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> WUXE.OEn": {
      "input_cell": "WUXE",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> ZABY.OEn": {
      "input_cell": "ZABY",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAME.qp -> ZUKE.OEn": {
      "input_cell": "ZUKE",
      "input_port": "OEn",
      "output_cell": "FAME",
      "output_port": "qp"
    },
    "FAMU.qp -> BUS_VRAM_A04n.arg05": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg05",
      "output_cell": "FAMU",
      "output_port": "qp"
    },
    "FAVO.qp -> FOXA.b": {
      "input_cell": "FOXA",
      "input_port": "b",
      "output_cell": "FAVO",
      "output_port": "qp"
    },
    "FAVO.qp -> GYGA.b": {
      "input_cell": "GYGA",
      "input_port": "b",
      "output_cell": "FAVO",
      "output_port": "qp"
    },
    "FAXA.qn -> GOLA.a": {
      "input_cell": "GOLA",
      "input_port": "a",
      "output_cell": "FAXA",
      "output_port": "qn"
    },
    "FAXE.qn -> ESAJ.a": {
      "input_cell": "ESAJ",
      "input_port": "a",
      "output_cell": "FAXE",
      "output_port": "qn"
    },
    "FAZU.qn -> EJOT.a": {
      "input_cell": "EJOT",
      "input_port": "a",
      "output_cell": "FAZU",
      "output_port": "qn"
    },
    "FECO.carry -> GYKY.carry": {
      "input_cell": "GYKY",
      "input_port": "carry",
      "output_cell": "FECO",
      "output_port": "carry"
    },
    "FECO.sum -> DABU.a": {
      "input_cell": "DABU",
      "input_port": "a",
      "output_cell": "FECO",
      "output_port": "sum"
    },
    "FEDE.qn -> EWUD.a": {
      "input_cell": "EWUD",
      "input_port": "a",
      "output_cell": "FEDE",
      "output_port": "qn"
    },
    "FEFA.qp -> ELEP.Dn": {
      "input_cell": "ELEP",
      "input_port": "Dn",
      "output_cell": "FEFA",
      "output_port": "qp"
    },
    "FEFO.qp -> FEFA.CLKn": {
      "input_cell": "FEFA",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFO.qp -> FUZO.CLKn": {
      "input_cell": "FUZO",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFO.qp -> FYSU.CLKn": {
      "input_cell": "FYSU",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFO.qp -> GESY.CLKn": {
      "input_cell": "GESY",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFO.qp -> GULE.CLKn": {
      "input_cell": "GULE",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFO.qp -> GYNO.CLKn": {
      "input_cell": "GYNO",
      "input_port": "CLKn",
      "output_cell": "FEFO",
      "output_port": "qp"
    },
    "FEFY.qp -> FEPO.a": {
      "input_cell": "FEPO",
      "input_port": "a",
      "output_cell": "FEFY",
      "output_port": "qp"
    },
    "FEHA.qp -> EFYL.c": {
      "input_cell": "EFYL",
      "input_port": "c",
      "output_cell": "FEHA",
      "output_port": "qp"
    },
    "FEKA.qp -> DAFU.CLKn": {
      "input_cell": "DAFU",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEKA.qp -> DEBA.CLKn": {
      "input_cell": "DEBA",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEKA.qp -> DESE.CLKn": {
      "input_cell": "DESE",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEKA.qp -> DEVY.CLKn": {
      "input_cell": "DEVY",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEKA.qp -> DUHA.CLKn": {
      "input_cell": "DUHA",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEKA.qp -> DUNY.CLKn": {
      "input_cell": "DUNY",
      "input_port": "CLKn",
      "output_cell": "FEKA",
      "output_port": "qp"
    },
    "FEMO.qp -> GOJU.a": {
      "input_cell": "GOJU",
      "input_port": "a",
      "output_cell": "FEMO",
      "output_port": "qp"
    },
    "FEPO.qp -> CEGA.OEn": {
      "input_cell": "CEGA",
      "input_port": "OEn",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> CUCA.OEn": {
      "input_cell": "CUCA",
      "input_port": "OEn",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> CUCU.OEn": {
      "input_cell": "CUCU",
      "input_port": "OEn",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> TEKY.a": {
      "input_cell": "TEKY",
      "input_port": "a",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> VYBO.a": {
      "input_cell": "VYBO",
      "input_port": "a",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> WENU.OEn": {
      "input_cell": "WENU",
      "input_port": "OEn",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPO.qp -> XENA.a": {
      "input_cell": "XENA",
      "input_port": "a",
      "output_cell": "FEPO",
      "output_port": "qp"
    },
    "FEPU.qp -> GOPU.a": {
      "input_cell": "GOPU",
      "input_port": "a",
      "output_cell": "FEPU",
      "output_port": "qp"
    },
    "FESA.qp -> BUS_OAM_A01n.arg00": {
      "input_cell": "BUS_OAM_A01n",
      "input_port": "arg00",
      "output_cell": "FESA",
      "output_port": "qp"
    },
    "FESO.qp -> EKES.b": {
      "input_cell": "EKES",
      "input_port": "b",
      "output_cell": "FESO",
      "output_port": "qp"
    },
    "FESY.qn -> GUDE.a": {
      "input_cell": "GUDE",
      "input_port": "a",
      "output_cell": "FESY",
      "output_port": "qn"
    },
    "FETO.qp -> BYBA.Dp": {
      "input_cell": "BYBA",
      "input_port": "Dp",
      "output_cell": "FETO",
      "output_port": "qp"
    },
    "FETO.qp -> GAVA.a": {
      "input_cell": "GAVA",
      "input_port": "a",
      "output_cell": "FETO",
      "output_port": "qp"
    },
    "FETU.qp -> BUS_OAM_A07n.arg00": {
      "input_cell": "BUS_OAM_A07n",
      "input_port": "arg00",
      "output_cell": "FETU",
      "output_port": "qp"
    },
    "FEVE.qp -> EJAD.a": {
      "input_cell": "EJAD",
      "input_port": "a",
      "output_cell": "FEVE",
      "output_port": "qp"
    },
    "FEVU.qp -> BUS_OAM_A04n.arg03": {
      "input_cell": "BUS_OAM_A04n",
      "input_port": "arg03",
      "output_cell": "FEVU",
      "output_port": "qp"
    },
    "FEZU.qn -> ECAB.b": {
      "input_cell": "ECAB",
      "input_port": "b",
      "output_cell": "FEZU",
      "output_port": "qn"
    },
    "FEZU.qp -> GONU.Dn": {
      "input_cell": "GONU",
      "input_port": "Dn",
      "output_cell": "FEZU",
      "output_port": "qp"
    },
    "FOBY.qp -> BUS_OAM_A07n.arg03": {
      "input_cell": "BUS_OAM_A07n",
      "input_port": "arg03",
      "output_cell": "FOBY",
      "output_port": "qp"
    },
    "FOCO.qp -> GUVE.b": {
      "input_cell": "GUVE",
      "input_port": "b",
      "output_cell": "FOCO",
      "output_port": "qp"
    },
    "FODO.qp -> BUS_OAM_A00n.arg00": {
      "input_cell": "BUS_OAM_A00n",
      "input_port": "arg00",
      "output_cell": "FODO",
      "output_port": "qp"
    },
    "FOFA.qp -> FUWA.a": {
      "input_cell": "FUWA",
      "input_port": "a",
      "output_cell": "FOFA",
      "output_port": "qp"
    },
    "FOFO.qp -> GATE.Dn": {
      "input_cell": "GATE",
      "input_port": "Dn",
      "output_cell": "FOFO",
      "output_port": "qp"
    },
    "FOGO.qp -> EZOC.Dn": {
      "input_cell": "EZOC",
      "input_port": "Dn",
      "output_cell": "FOGO",
      "output_port": "qp"
    },
    "FOHA.qn -> EFYK.b": {
      "input_cell": "EFYK",
      "input_port": "b",
      "output_cell": "FOHA",
      "output_port": "qn"
    },
    "FOHA.qp -> GUNE.Dn": {
      "input_cell": "GUNE",
      "input_port": "Dn",
      "output_cell": "FOHA",
      "output_port": "qp"
    },
    "FOKA.qn -> FUZU.a": {
      "input_cell": "FUZU",
      "input_port": "a",
      "output_cell": "FOKA",
      "output_port": "qn"
    },
    "FOKO.qp -> GAMY.a": {
      "input_cell": "GAMY",
      "input_port": "a",
      "output_cell": "FOKO",
      "output_port": "qp"
    },
    "FOKY.qp -> EKES.c": {
      "input_cell": "EKES",
      "input_port": "c",
      "output_cell": "FOKY",
      "output_port": "qp"
    },
    "FONE.qp -> FOCO.b": {
      "input_cell": "FOCO",
      "input_port": "b",
      "output_cell": "FONE",
      "output_port": "qp"
    },
    "FONE.qp -> GEBU.b": {
      "input_cell": "GEBU",
      "input_port": "b",
      "output_cell": "FONE",
      "output_port": "qp"
    },
    "FONE.qp -> GUNA.b": {
      "input_cell": "GUNA",
      "input_port": "b",
      "output_cell": "FONE",
      "output_port": "qp"
    },
    "FONE.qp -> WOMU.b": {
      "input_cell": "WOMU",
      "input_port": "b",
      "output_cell": "FONE",
      "output_port": "qp"
    },
    "FONO.qp -> DUBU.b": {
      "input_cell": "DUBU",
      "input_port": "b",
      "output_cell": "FONO",
      "output_port": "qp"
    },
    "FONY.qn -> FONY.Dp": {
      "input_cell": "FONY",
      "input_port": "Dp",
      "output_cell": "FONY",
      "output_port": "qn"
    },
    "FONY.qp -> FETO.d": {
      "input_cell": "FETO",
      "input_port": "d",
      "output_cell": "FONY",
      "output_port": "qp"
    },
    "FONY.qp -> GOBY.Dn": {
      "input_cell": "GOBY",
      "input_port": "Dn",
      "output_cell": "FONY",
      "output_port": "qp"
    },
    "FOTY.qn -> DABA.b": {
      "input_cell": "DABA",
      "input_port": "b",
      "output_cell": "FOTY",
      "output_port": "qn"
    },
    "FOTY.qp -> GYZO.Dn": {
      "input_cell": "GYZO",
      "input_port": "Dn",
      "output_cell": "FOTY",
      "output_port": "qp"
    },
    "FOVE.qp -> FEPO.b": {
      "input_cell": "FEPO",
      "input_port": "b",
      "output_cell": "FOVE",
      "output_port": "qp"
    },
    "FOXA.qp -> DENY.a": {
      "input_cell": "DENY",
      "input_port": "a",
      "output_cell": "FOXA",
      "output_port": "qp"
    },
    "FOXA.qp -> EXUQ.Dp": {
      "input_cell": "EXUQ",
      "input_port": "Dp",
      "output_cell": "FOXA",
      "output_port": "qp"
    },
    "FOXY.qp -> ELYC.Dn": {
      "input_cell": "ELYC",
      "input_port": "Dn",
      "output_cell": "FOXY",
      "output_port": "qp"
    },
    "FOZY.qn -> GEVE.a": {
      "input_cell": "GEVE",
      "input_port": "a",
      "output_cell": "FOZY",
      "output_port": "qn"
    },
    "FUBY.qn -> FOKY.a": {
      "input_cell": "FOKY",
      "input_port": "a",
      "output_cell": "FUBY",
      "output_port": "qn"
    },
    "FUFO.qp -> GEJY.b0": {
      "input_cell": "GEJY",
      "input_port": "b0",
      "output_cell": "FUFO",
      "output_port": "qp"
    },
    "FUGU.qp -> BUS_OAM_A06n.arg01": {
      "input_cell": "BUS_OAM_A06n",
      "input_port": "arg01",
      "output_cell": "FUGU",
      "output_port": "qp"
    },
    "FUGY.qp -> BUS_VRAM_A05n.arg05": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg05",
      "output_cell": "FUGY",
      "output_port": "qp"
    },
    "FUHE.qp -> BUS_VRAM_A02n.arg01": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg01",
      "output_cell": "FUHE",
      "output_port": "qp"
    },
    "FUJO.qn -> ETAM.b": {
      "input_cell": "ETAM",
      "input_port": "b",
      "output_cell": "FUJO",
      "output_port": "qn"
    },
    "FUJO.qp -> GODO.Dn": {
      "input_cell": "GODO",
      "input_port": "Dn",
      "output_cell": "FUJO",
      "output_port": "qp"
    },
    "FUKE.qp -> XAZY.CLKn": {
      "input_cell": "XAZY",
      "input_port": "CLKn",
      "output_cell": "FUKE",
      "output_port": "qp"
    },
    "FUKE.qp -> XOSY.CLKn": {
      "input_cell": "XOSY",
      "input_port": "CLKn",
      "output_cell": "FUKE",
      "output_port": "qp"
    },
    "FUKE.qp -> YKUK.CLKn": {
      "input_cell": "YKUK",
      "input_port": "CLKn",
      "output_cell": "FUKE",
      "output_port": "qp"
    },
    "FUKE.qp -> YLOV.CLKn": {
      "input_cell": "YLOV",
      "input_port": "CLKn",
      "output_cell": "FUKE",
      "output_port": "qp"
    },
    "FUKY.qp -> FECO.a": {
      "input_cell": "FECO",
      "input_port": "a",
      "output_cell": "FUKY",
      "output_port": "qp"
    },
    "FUMA.qp -> EMOL.b": {
      "input_cell": "EMOL",
      "input_port": "b",
      "output_cell": "FUMA",
      "output_port": "qp"
    },
    "FUMA.qp -> GEDE.b": {
      "input_cell": "GEDE",
      "input_port": "b",
      "output_cell": "FUMA",
      "output_port": "qp"
    },
    "FUNY.qn -> EJOK.b": {
      "input_cell": "EJOK",
      "input_port": "b",
      "output_cell": "FUNY",
      "output_port": "qn"
    },
    "FUNY.qp -> GYZA.Dn": {
      "input_cell": "GYZA",
      "input_port": "Dn",
      "output_cell": "FUNY",
      "output_port": "qp"
    },
    "FURO.qp -> AJAL.OEn": {
      "input_cell": "AJAL",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> BUKY.OEn": {
      "input_cell": "BUKY",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> GOFO.OEn": {
      "input_cell": "GOFO",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> WEHE.OEn": {
      "input_cell": "WEHE",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> WOKO.OEn": {
      "input_cell": "WOKO",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> ZAVE.OEn": {
      "input_cell": "ZAVE",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> ZECE.OEn": {
      "input_cell": "ZECE",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> ZEDY.OEn": {
      "input_cell": "ZEDY",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> ZETU.OEn": {
      "input_cell": "ZETU",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FURO.qp -> ZUMU.OEn": {
      "input_cell": "ZUMU",
      "input_port": "OEn",
      "output_cell": "FURO",
      "output_port": "qp"
    },
    "FUSA.qn -> GUZO.a": {
      "input_cell": "GUZO",
      "input_port": "a",
      "output_cell": "FUSA",
      "output_port": "qn"
    },
    "FUSY.qp -> BUS_VRAM_A11n.arg01": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg01",
      "output_cell": "FUSY",
      "output_port": "qp"
    },
    "FUTO.qp -> BUS_OAM_A04n.arg02": {
      "input_cell": "BUS_OAM_A04n",
      "input_port": "arg02",
      "output_cell": "FUTO",
      "output_port": "qp"
    },
    "FUVE.qp -> GYKY.a": {
      "input_cell": "GYKY",
      "input_port": "a",
      "output_cell": "FUVE",
      "output_port": "qp"
    },
    "FUWA.carry -> GOJU.carry": {
      "input_cell": "GOJU",
      "input_port": "carry",
      "output_cell": "FUWA",
      "output_port": "carry"
    },
    "FUWA.sum -> GUVU.a": {
      "input_cell": "GUVU",
      "input_port": "a",
      "output_cell": "FUWA",
      "output_port": "sum"
    },
    "FUXU.qp -> WELO.CLKp": {
      "input_cell": "WELO",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> WOTE.CLKp": {
      "input_cell": "WOTE",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> XAKO.CLKp": {
      "input_cell": "XAKO",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> XEPE.CLKp": {
      "input_cell": "XEPE",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> XUNY.CLKp": {
      "input_cell": "XUNY",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> YLAH.CLKp": {
      "input_cell": "YLAH",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> ZOLA.CLKp": {
      "input_cell": "ZOLA",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUXU.qp -> ZULU.CLKp": {
      "input_cell": "ZULU",
      "input_port": "CLKp",
      "output_cell": "FUXU",
      "output_port": "qp"
    },
    "FUZO.qp -> EVYT.Dn": {
      "input_cell": "EVYT",
      "input_port": "Dn",
      "output_cell": "FUZO",
      "output_port": "qp"
    },
    "FUZU.qp -> EKES.a": {
      "input_cell": "EKES",
      "input_port": "a",
      "output_cell": "FUZU",
      "output_port": "qp"
    },
    "FYCA.qn -> EJAW.a": {
      "input_cell": "EJAW",
      "input_port": "a",
      "output_cell": "FYCA",
      "output_port": "qn"
    },
    "FYCU.qp -> CUGU.a": {
      "input_cell": "CUGU",
      "input_port": "a",
      "output_cell": "FYCU",
      "output_port": "qp"
    },
    "FYCU.qp -> CUVA.a": {
      "input_cell": "CUVA",
      "input_port": "a",
      "output_cell": "FYCU",
      "output_port": "qp"
    },
    "FYCU.qp -> DOGU.a": {
      "input_cell": "DOGU",
      "input_port": "a",
      "output_cell": "FYCU",
      "output_port": "qp"
    },
    "FYCU.qp -> FOCO.a": {
      "input_cell": "FOCO",
      "input_port": "a",
      "output_cell": "FYCU",
      "output_port": "qp"
    },
    "FYCU.qp -> GUNA.a": {
      "input_cell": "GUNA",
      "input_port": "a",
      "output_cell": "FYCU",
      "output_port": "qp"
    },
    "FYDU.qp -> BUS_OAM_A06n.arg00": {
      "input_cell": "BUS_OAM_A06n",
      "input_port": "arg00",
      "output_cell": "FYDU",
      "output_port": "qp"
    },
    "FYHY.qp -> GOFO.Dn": {
      "input_cell": "GOFO",
      "input_port": "Dn",
      "output_cell": "FYHY",
      "output_port": "qp"
    },
    "FYKE.qp -> BUS_OAM_A07n.arg01": {
      "input_cell": "BUS_OAM_A07n",
      "input_port": "arg01",
      "output_cell": "FYKE",
      "output_port": "qp"
    },
    "FYKY.qp -> BUS_OAM_A03n.arg00": {
      "input_cell": "BUS_OAM_A03n",
      "input_port": "arg00",
      "output_cell": "FYKY",
      "output_port": "qp"
    },
    "FYMA.qp -> EGOM.c": {
      "input_cell": "EGOM",
      "input_port": "c",
      "output_cell": "FYMA",
      "output_port": "qp"
    },
    "FYMO.qn -> EMUX.b": {
      "input_cell": "EMUX",
      "input_port": "b",
      "output_cell": "FYMO",
      "output_port": "qn"
    },
    "FYMO.qp -> GOBA.Dn": {
      "input_cell": "GOBA",
      "input_port": "Dn",
      "output_cell": "FYMO",
      "output_port": "qp"
    },
    "FYRA.qp -> BUS_CPU_D07p.arg03": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg03",
      "output_cell": "FYRA",
      "output_port": "qp"
    },
    "FYSU.qp -> ETAD.Dn": {
      "input_cell": "ETAD",
      "input_port": "Dn",
      "output_cell": "FYSU",
      "output_port": "qp"
    },
    "FYTY.qn -> FESO.a": {
      "input_cell": "FESO",
      "input_port": "a",
      "output_cell": "FYTY",
      "output_port": "qn"
    },
    "FYVA.qp -> EKES.d": {
      "input_cell": "EKES",
      "input_port": "d",
      "output_cell": "FYVA",
      "output_port": "qp"
    },
    "FYZY.qp -> BUS_VRAM_A03n.arg01": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg01",
      "output_cell": "FYZY",
      "output_port": "qp"
    },
    "GABA.qp -> WEJA.a": {
      "input_cell": "WEJA",
      "input_port": "a",
      "output_cell": "GABA",
      "output_port": "qp"
    },
    "GABO.qp -> WATO.Dn": {
      "input_cell": "WATO",
      "input_port": "Dn",
      "output_cell": "GABO",
      "output_port": "qp"
    },
    "GABU.qp -> FEHA.c": {
      "input_cell": "FEHA",
      "input_port": "c",
      "output_cell": "GABU",
      "output_port": "qp"
    },
    "GACE.qp -> WOTA.a": {
      "input_cell": "WOTA",
      "input_port": "a",
      "output_cell": "GACE",
      "output_port": "qp"
    },
    "GACY.qp -> WYWY.Dn": {
      "input_cell": "WYWY",
      "input_port": "Dn",
      "output_cell": "GACY",
      "output_port": "qp"
    },
    "GADY.qn -> GABU.a": {
      "input_cell": "GABU",
      "input_port": "a",
      "output_cell": "GADY",
      "output_port": "qn"
    },
    "GAFE.qp -> FEHA.d": {
      "input_cell": "FEHA",
      "input_port": "d",
      "output_cell": "GAFE",
      "output_port": "qp"
    },
    "GAFY.qp -> EHYN.SETn": {
      "input_cell": "EHYN",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> EPUM.SETn": {
      "input_cell": "EPUM",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> ERAZ.SETn": {
      "input_cell": "ERAZ",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> EROL.SETn": {
      "input_cell": "EROL",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> EXUK.SETn": {
      "input_cell": "EXUK",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> FAXE.SETn": {
      "input_cell": "FAXE",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> FAZU.SETn": {
      "input_cell": "FAZU",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAFY.qp -> FEDE.SETn": {
      "input_cell": "FEDE",
      "input_port": "SETn",
      "output_cell": "GAFY",
      "output_port": "qp"
    },
    "GAJA.qp -> FUMA.a": {
      "input_cell": "FUMA",
      "input_port": "a",
      "output_cell": "GAJA",
      "output_port": "qp"
    },
    "GAKE.qp -> WUPA.a": {
      "input_cell": "WUPA",
      "input_port": "a",
      "output_cell": "GAKE",
      "output_port": "qp"
    },
    "GAMA.qp -> BUS_OAM_A06n.arg02": {
      "input_cell": "BUS_OAM_A06n",
      "input_port": "arg02",
      "output_cell": "GAMA",
      "output_port": "qp"
    },
    "GAMY.qp -> DEPY.SETn": {
      "input_cell": "DEPY",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> DUHY.SETn": {
      "input_cell": "DUHY",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> EJUF.SETn": {
      "input_cell": "EJUF",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> ENOR.SETn": {
      "input_cell": "ENOR",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> FOKA.SETn": {
      "input_cell": "FOKA",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> FUBY.SETn": {
      "input_cell": "FUBY",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> FYTY.SETn": {
      "input_cell": "FYTY",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAMY.qp -> GOXU.SETn": {
      "input_cell": "GOXU",
      "input_port": "SETn",
      "output_cell": "GAMY",
      "output_port": "qp"
    },
    "GAPE.qp -> GYVO.a": {
      "input_cell": "GYVO",
      "input_port": "a",
      "output_cell": "GAPE",
      "output_port": "qp"
    },
    "GARO.qp -> BUS_OAM_A00n.arg03": {
      "input_cell": "BUS_OAM_A00n",
      "input_port": "arg03",
      "output_cell": "GARO",
      "output_port": "qp"
    },
    "GASU.qp -> FEHA.b": {
      "input_cell": "FEHA",
      "input_port": "b",
      "output_cell": "GASU",
      "output_port": "qp"
    },
    "GATE.qp -> BUS_SPR_L1.arg09": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg09",
      "output_cell": "GATE",
      "output_port": "qp"
    },
    "GAVA.qp -> YFEL.CLKp": {
      "input_cell": "YFEL",
      "input_port": "CLKp",
      "output_cell": "GAVA",
      "output_port": "qp"
    },
    "GAVE.qn -> FAFO.b": {
      "input_cell": "FAFO",
      "input_port": "b",
      "output_cell": "GAVE",
      "output_port": "qn"
    },
    "GAVE.qp -> WARE.Dn": {
      "input_cell": "WARE",
      "input_port": "Dn",
      "output_cell": "GAVE",
      "output_port": "qp"
    },
    "GAVO.qp -> BUS_VRAM_A06n.arg05": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg05",
      "output_cell": "GAVO",
      "output_port": "qp"
    },
    "GAVY.qn -> GOHO.a": {
      "input_cell": "GOHO",
      "input_port": "a",
      "output_cell": "GAVY",
      "output_port": "qn"
    },
    "GAZA.qn -> GAFE.a": {
      "input_cell": "GAFE",
      "input_port": "a",
      "output_cell": "GAZA",
      "output_port": "qn"
    },
    "GEBU.qp -> WYXO.b": {
      "input_cell": "WYXO",
      "input_port": "b",
      "output_cell": "GEBU",
      "output_port": "qp"
    },
    "GECA.qp -> BUS_OAM_A00n.arg01": {
      "input_cell": "BUS_OAM_A00n",
      "input_port": "arg01",
      "output_cell": "GECA",
      "output_port": "qp"
    },
    "GECU.qp -> WOCY.Dn": {
      "input_cell": "WOCY",
      "input_port": "Dn",
      "output_cell": "GECU",
      "output_port": "qp"
    },
    "GECY.qp -> EHYN.CLKp": {
      "input_cell": "EHYN",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> EPUM.CLKp": {
      "input_cell": "EPUM",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> ERAZ.CLKp": {
      "input_cell": "ERAZ",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> EROL.CLKp": {
      "input_cell": "EROL",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> EXUK.CLKp": {
      "input_cell": "EXUK",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> FAXE.CLKp": {
      "input_cell": "FAXE",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> FAZU.CLKp": {
      "input_cell": "FAZU",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GECY.qp -> FEDE.CLKp": {
      "input_cell": "FEDE",
      "input_port": "CLKp",
      "output_cell": "GECY",
      "output_port": "qp"
    },
    "GEDE.qp -> GYFY.b": {
      "input_cell": "GYFY",
      "input_port": "b",
      "output_cell": "GEDE",
      "output_port": "qp"
    },
    "GEDE.qp -> WUTO.b": {
      "input_cell": "WUTO",
      "input_port": "b",
      "output_cell": "GEDE",
      "output_port": "qp"
    },
    "GEFY.qp -> BUS_OAM_A00n.arg02": {
      "input_cell": "BUS_OAM_A00n",
      "input_port": "arg02",
      "output_cell": "GEFY",
      "output_port": "qp"
    },
    "GEGA.qp -> GYGY.a": {
      "input_cell": "GYGY",
      "input_port": "a",
      "output_cell": "GEGA",
      "output_port": "qp"
    },
    "GEGA.qp -> WAFY.Dp": {
      "input_cell": "WAFY",
      "input_port": "Dp",
      "output_cell": "GEGA",
      "output_port": "qp"
    },
    "GEGU.qp -> BUS_VRAM_A10n.arg05": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg05",
      "output_cell": "GEGU",
      "output_port": "qp"
    },
    "GEJY.qp -> FAMU.Dn": {
      "input_cell": "FAMU",
      "input_port": "Dn",
      "output_cell": "GEJY",
      "output_port": "qp"
    },
    "GEKA.qp -> WAFO.a": {
      "input_cell": "WAFO",
      "input_port": "a",
      "output_cell": "GEKA",
      "output_port": "qp"
    },
    "GEKA.qp -> WUKU.c": {
      "input_cell": "WUKU",
      "input_port": "c",
      "output_cell": "GEKA",
      "output_port": "qp"
    },
    "GEKA.qp -> YLYC.b": {
      "input_cell": "YLYC",
      "input_port": "b",
      "output_cell": "GEKA",
      "output_port": "qp"
    },
    "GEKE.qp -> GYGA.a": {
      "input_cell": "GYGA",
      "input_port": "a",
      "output_cell": "GEKE",
      "output_port": "qp"
    },
    "GEMA.qp -> BUS_OAM_A03n.arg02": {
      "input_cell": "BUS_OAM_A03n",
      "input_port": "arg02",
      "output_cell": "GEMA",
      "output_port": "qp"
    },
    "GENY.qp -> WYTE.CLKn": {
      "input_cell": "WYTE",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GENY.qp -> YGUS.CLKn": {
      "input_cell": "YGUS",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GENY.qp -> YSOK.CLKn": {
      "input_cell": "YSOK",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GENY.qp -> YWAK.CLKn": {
      "input_cell": "YWAK",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GENY.qp -> YZEP.CLKn": {
      "input_cell": "YZEP",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GENY.qp -> ZONY.CLKn": {
      "input_cell": "ZONY",
      "input_port": "CLKn",
      "output_cell": "GENY",
      "output_port": "qp"
    },
    "GERA.qp -> BUS_OAM_A05n.arg03": {
      "input_cell": "BUS_OAM_A05n",
      "input_port": "arg03",
      "output_cell": "GERA",
      "output_port": "qp"
    },
    "GESE.qp -> CARE.c": {
      "input_cell": "CARE",
      "input_port": "c",
      "output_cell": "GESE",
      "output_port": "qp"
    },
    "GESY.qp -> WABA.Dn": {
      "input_cell": "WABA",
      "input_port": "Dn",
      "output_cell": "GESY",
      "output_port": "qp"
    },
    "GEVE.qp -> FYMA.c": {
      "input_cell": "FYMA",
      "input_port": "c",
      "output_cell": "GEVE",
      "output_port": "qp"
    },
    "GEWY.qp -> WOTA.d": {
      "input_cell": "WOTA",
      "input_port": "d",
      "output_cell": "GEWY",
      "output_port": "qp"
    },
    "GEZE.qp -> ENUT.b": {
      "input_cell": "ENUT",
      "input_port": "b",
      "output_cell": "GEZE",
      "output_port": "qp"
    },
    "GEZE.qp -> FUMA.b": {
      "input_cell": "FUMA",
      "input_port": "b",
      "output_cell": "GEZE",
      "output_port": "qp"
    },
    "GOBA.qp -> BUS_CPU_D01p.arg08": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg08",
      "output_cell": "GOBA",
      "output_port": "qp"
    },
    "GOBY.qp -> BUS_OAM_A07n.arg02": {
      "input_cell": "BUS_OAM_A07n",
      "input_port": "arg02",
      "output_cell": "GOBY",
      "output_port": "qp"
    },
    "GODO.qp -> BUS_CPU_D03p.arg08": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg08",
      "output_cell": "GODO",
      "output_port": "qp"
    },
    "GOFO.qp -> BUS_SPR_L3.arg00": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg00",
      "output_cell": "GOFO",
      "output_port": "qp"
    },
    "GOHO.qp -> FEHA.a": {
      "input_cell": "FEHA",
      "input_port": "a",
      "output_cell": "GOHO",
      "output_port": "qp"
    },
    "GOHU.qp -> WABO.Dn": {
      "input_cell": "WABO",
      "input_port": "Dn",
      "output_cell": "GOHU",
      "output_port": "qp"
    },
    "GOJU.carry -> WUHU.carry": {
      "input_cell": "WUHU",
      "input_port": "carry",
      "output_cell": "GOJU",
      "output_port": "carry"
    },
    "GOJU.sum -> GYDA.a": {
      "input_cell": "GYDA",
      "input_port": "a",
      "output_cell": "GOJU",
      "output_port": "sum"
    },
    "GOLA.qp -> FYMA.b": {
      "input_cell": "FYMA",
      "input_port": "b",
      "output_cell": "GOLA",
      "output_port": "qp"
    },
    "GOMO.qp -> COSE.a": {
      "input_cell": "COSE",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> LADY.a": {
      "input_cell": "LADY",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> LAFY.a": {
      "input_cell": "LAFY",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> LAMY.b": {
      "input_cell": "LAMY",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> LUKE.b": {
      "input_cell": "LUKE",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> MENE.b": {
      "input_cell": "MENE",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> NARO.a": {
      "input_cell": "NARO",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> PAMO.b": {
      "input_cell": "PAMO",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> PUME.b": {
      "input_cell": "PUME",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> RORA.b": {
      "input_cell": "RORA",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> RYFE.a": {
      "input_cell": "RYFE",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> RYZY.a": {
      "input_cell": "RYZY",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> SORO.b": {
      "input_cell": "SORO",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> SUKY.b": {
      "input_cell": "SUKY",
      "input_port": "b",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> SYPY.a": {
      "input_cell": "SYPY",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> TOTU.a": {
      "input_cell": "TOTU",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GOMO.qp -> WEXY.a": {
      "input_cell": "WEXY",
      "input_port": "a",
      "output_cell": "GOMO",
      "output_port": "qp"
    },
    "GONO.qp -> GOWO.a": {
      "input_cell": "GOWO",
      "input_port": "a",
      "output_cell": "GONO",
      "output_port": "qp"
    },
    "GONO.qp -> XUDY.Dp": {
      "input_cell": "XUDY",
      "input_port": "Dp",
      "output_cell": "GONO",
      "output_port": "qp"
    },
    "GONU.qp -> BUS_CPU_D02p.arg08": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg08",
      "output_cell": "GONU",
      "output_port": "qp"
    },
    "GOPU.carry -> FUWA.carry": {
      "input_cell": "FUWA",
      "input_port": "carry",
      "output_cell": "GOPU",
      "output_port": "carry"
    },
    "GOPU.sum -> GACE.a": {
      "input_cell": "GACE",
      "input_port": "a",
      "output_cell": "GOPU",
      "output_port": "sum"
    },
    "GORO.qp -> WUZO.a": {
      "input_cell": "WUZO",
      "input_port": "a",
      "output_cell": "GORO",
      "output_port": "qp"
    },
    "GORU.qp -> WAGA.Dn": {
      "input_cell": "WAGA",
      "input_port": "Dn",
      "output_cell": "GORU",
      "output_port": "qp"
    },
    "GOSE.qp -> BUS_OAM_A02n.arg03": {
      "input_cell": "BUS_OAM_A02n",
      "input_port": "arg03",
      "output_cell": "GOSE",
      "output_port": "qp"
    },
    "GOSO.qn -> ELYN.CLKp": {
      "input_cell": "ELYN",
      "input_port": "CLKp",
      "output_cell": "GOSO",
      "output_port": "qn"
    },
    "GOSO.qn -> GOSO.Dp": {
      "input_cell": "GOSO",
      "input_port": "Dp",
      "output_cell": "GOSO",
      "output_port": "qn"
    },
    "GOSO.qp -> FETO.c": {
      "input_cell": "FETO",
      "input_port": "c",
      "output_cell": "GOSO",
      "output_port": "qp"
    },
    "GOSO.qp -> FUTO.Dn": {
      "input_cell": "FUTO",
      "input_port": "Dn",
      "output_cell": "GOSO",
      "output_port": "qp"
    },
    "GOTA.qp -> GAKE.b": {
      "input_cell": "GAKE",
      "input_port": "b",
      "output_cell": "GOTA",
      "output_port": "qp"
    },
    "GOTU.qp -> BUS_VRAM_A09n.arg05": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg05",
      "output_cell": "GOTU",
      "output_port": "qp"
    },
    "GOVU.qp -> WOTA.f": {
      "input_cell": "WOTA",
      "input_port": "f",
      "output_cell": "GOVU",
      "output_port": "qp"
    },
    "GOWO.qp -> BEVY.OEn": {
      "input_cell": "BEVY",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> BOVE.OEn": {
      "input_cell": "BOVE",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> BUCE.OEn": {
      "input_cell": "BUCE",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> BYDO.OEn": {
      "input_cell": "BYDO",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> WAJA.OEn": {
      "input_cell": "WAJA",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> WEPY.OEn": {
      "input_cell": "WEPY",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> WERU.OEn": {
      "input_cell": "WERU",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> WOXY.OEn": {
      "input_cell": "WOXY",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> WUXU.OEn": {
      "input_cell": "WUXU",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOWO.qp -> XYRE.OEn": {
      "input_cell": "XYRE",
      "input_port": "OEn",
      "output_cell": "GOWO",
      "output_port": "qp"
    },
    "GOXU.qn -> FYVA.a": {
      "input_cell": "FYVA",
      "input_port": "a",
      "output_cell": "GOXU",
      "output_port": "qn"
    },
    "GUBO.qn -> BABE.b": {
      "input_cell": "BABE",
      "input_port": "b",
      "output_cell": "GUBO",
      "output_port": "qn"
    },
    "GUBO.qp -> WONY.Dn": {
      "input_cell": "WONY",
      "input_port": "Dn",
      "output_cell": "GUBO",
      "output_port": "qp"
    },
    "GUDE.qp -> FYMA.d": {
      "input_cell": "FYMA",
      "input_port": "d",
      "output_cell": "GUDE",
      "output_port": "qp"
    },
    "GUGY.qp -> ELEP.OEn": {
      "input_cell": "ELEP",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> ETAD.OEn": {
      "input_cell": "ETAD",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> EVYT.OEn": {
      "input_cell": "EVYT",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WABA.OEn": {
      "input_cell": "WABA",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WABU.OEn": {
      "input_cell": "WABU",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WAKO.OEn": {
      "input_cell": "WAKO",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WANA.OEn": {
      "input_cell": "WANA",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WAXE.OEn": {
      "input_cell": "WAXE",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> WYGO.OEn": {
      "input_cell": "WYGO",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUGY.qp -> YPOZ.OEn": {
      "input_cell": "YPOZ",
      "input_port": "OEn",
      "output_cell": "GUGY",
      "output_port": "qp"
    },
    "GUKO.qp -> WUME.a": {
      "input_cell": "WUME",
      "input_port": "a",
      "output_cell": "GUKO",
      "output_port": "qp"
    },
    "GUKY.qp -> GAFY.a": {
      "input_cell": "GAFY",
      "input_port": "a",
      "output_cell": "GUKY",
      "output_port": "qp"
    },
    "GULE.qp -> WAKO.Dn": {
      "input_cell": "WAKO",
      "input_port": "Dn",
      "output_cell": "GULE",
      "output_port": "qp"
    },
    "GUNA.qp -> GAPE.b": {
      "input_cell": "GAPE",
      "input_port": "b",
      "output_cell": "GUNA",
      "output_port": "qp"
    },
    "GUNE.qp -> BUS_CPU_D06p.arg06": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg06",
      "output_cell": "GUNE",
      "output_port": "qp"
    },
    "GUPO.qp -> GEDE.a": {
      "input_cell": "GEDE",
      "input_port": "a",
      "output_cell": "GUPO",
      "output_port": "qp"
    },
    "GUSA.qp -> FEKA.a": {
      "input_cell": "FEKA",
      "input_port": "a",
      "output_cell": "GUSA",
      "output_port": "qp"
    },
    "GUSA.qp -> XYHA.a": {
      "input_cell": "XYHA",
      "input_port": "a",
      "output_cell": "GUSA",
      "output_port": "qp"
    },
    "GUSA.qp -> YFAG.a": {
      "input_cell": "YFAG",
      "input_port": "a",
      "output_cell": "GUSA",
      "output_port": "qp"
    },
    "GUSE.qp -> BUS_OAM_A02n.arg02": {
      "input_cell": "BUS_OAM_A02n",
      "input_port": "arg02",
      "output_cell": "GUSE",
      "output_port": "qp"
    },
    "GUSU.qp -> WUHU.a": {
      "input_cell": "WUHU",
      "input_port": "a",
      "output_cell": "GUSU",
      "output_port": "qp"
    },
    "GUTU.qp -> GUGY.a": {
      "input_cell": "GUGY",
      "input_port": "a",
      "output_cell": "GUTU",
      "output_port": "qp"
    },
    "GUTU.qp -> WAPO.Dp": {
      "input_cell": "WAPO",
      "input_port": "Dp",
      "output_cell": "GUTU",
      "output_port": "qp"
    },
    "GUVA.qp -> EBOJ.Dp": {
      "input_cell": "EBOJ",
      "input_port": "Dp",
      "output_cell": "GUVA",
      "output_port": "qp"
    },
    "GUVA.qp -> FURO.a": {
      "input_cell": "FURO",
      "input_port": "a",
      "output_cell": "GUVA",
      "output_port": "qp"
    },
    "GUVE.qp -> GUSA.a": {
      "input_cell": "GUSA",
      "input_port": "a",
      "output_cell": "GUVE",
      "output_port": "qp"
    },
    "GUVU.qp -> WOTA.b": {
      "input_cell": "WOTA",
      "input_port": "b",
      "output_cell": "GUVU",
      "output_port": "qp"
    },
    "GUZE.qp -> FADO.a": {
      "input_cell": "FADO",
      "input_port": "a",
      "output_cell": "GUZE",
      "output_port": "qp"
    },
    "GUZE.qp -> FONO.Dp": {
      "input_cell": "FONO",
      "input_port": "Dp",
      "output_cell": "GUZE",
      "output_port": "qp"
    },
    "GUZO.qp -> FYMA.a": {
      "input_cell": "FYMA",
      "input_port": "a",
      "output_cell": "GUZO",
      "output_port": "qp"
    },
    "GYBU.qp -> BUS_OAM_A02n.arg01": {
      "input_cell": "BUS_OAM_A02n",
      "input_port": "arg01",
      "output_cell": "GYBU",
      "output_port": "qp"
    },
    "GYDA.qp -> WOTA.c": {
      "input_cell": "WOTA",
      "input_port": "c",
      "output_cell": "GYDA",
      "output_port": "qp"
    },
    "GYFO.qp -> BUZY.a": {
      "input_cell": "BUZY",
      "input_port": "a",
      "output_cell": "GYFO",
      "output_port": "qp"
    },
    "GYFO.qp -> CACU.a": {
      "input_cell": "CACU",
      "input_port": "a",
      "output_cell": "GYFO",
      "output_port": "qp"
    },
    "GYFO.qp -> FUKE.a": {
      "input_cell": "FUKE",
      "input_port": "a",
      "output_cell": "GYFO",
      "output_port": "qp"
    },
    "GYFY.qp -> GOTA.Dp": {
      "input_cell": "GOTA",
      "input_port": "Dp",
      "output_cell": "GYFY",
      "output_port": "qp"
    },
    "GYFY.qp -> GYMA.a": {
      "input_cell": "GYMA",
      "input_port": "a",
      "output_cell": "GYFY",
      "output_port": "qp"
    },
    "GYGA.qp -> GUZE.b": {
      "input_cell": "GUZE",
      "input_port": "b",
      "output_cell": "GYGA",
      "output_port": "qp"
    },
    "GYGY.qp -> AWAT.OEn": {
      "input_cell": "AWAT",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> BACE.OEn": {
      "input_cell": "BACE",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> BODU.OEn": {
      "input_cell": "BODU",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> BUJA.OEn": {
      "input_cell": "BUJA",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> DALO.OEn": {
      "input_cell": "DALO",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> DALY.OEn": {
      "input_cell": "DALY",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> DOBO.OEn": {
      "input_cell": "DOBO",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> DUZA.OEn": {
      "input_cell": "DUZA",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> DYNY.OEn": {
      "input_cell": "DYNY",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYGY.qp -> WAGA.OEn": {
      "input_cell": "WAGA",
      "input_port": "OEn",
      "output_cell": "GYGY",
      "output_port": "qp"
    },
    "GYHO.qp -> WEHE.Dn": {
      "input_cell": "WEHE",
      "input_port": "Dn",
      "output_cell": "GYHO",
      "output_port": "qp"
    },
    "GYKA.qp -> BUS_OAM_A03n.arg01": {
      "input_cell": "BUS_OAM_A03n",
      "input_port": "arg01",
      "output_cell": "GYKA",
      "output_port": "qp"
    },
    "GYKY.carry -> GOPU.carry": {
      "input_cell": "GOPU",
      "input_port": "carry",
      "output_cell": "GYKY",
      "output_port": "carry"
    },
    "GYKY.sum -> GOVU.b": {
      "input_cell": "GOVU",
      "input_port": "b",
      "output_cell": "GYKY",
      "output_port": "sum"
    },
    "GYKY.sum -> GYSA.a": {
      "input_cell": "GYSA",
      "input_port": "a",
      "output_cell": "GYKY",
      "output_port": "sum"
    },
    "GYMA.qp -> DEZU.OEn": {
      "input_cell": "DEZU",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> DONY.OEn": {
      "input_cell": "DONY",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> DOWA.OEn": {
      "input_cell": "DOWA",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> DYGO.OEn": {
      "input_cell": "DYGO",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> EFUD.OEn": {
      "input_cell": "EFUD",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> ENAP.OEn": {
      "input_cell": "ENAP",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> YJEM.OEn": {
      "input_cell": "YJEM",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> YWAV.OEn": {
      "input_cell": "YWAV",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> ZEXE.OEn": {
      "input_cell": "ZEXE",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYMA.qp -> ZYPO.OEn": {
      "input_cell": "ZYPO",
      "input_port": "OEn",
      "output_cell": "GYMA",
      "output_port": "qp"
    },
    "GYNO.qp -> WYGO.Dn": {
      "input_cell": "WYGO",
      "input_port": "Dn",
      "output_cell": "GYNO",
      "output_port": "qp"
    },
    "GYPU.qn -> GASU.a": {
      "input_cell": "GASU",
      "input_port": "a",
      "output_cell": "GYPU",
      "output_port": "qn"
    },
    "GYSA.qp -> WENU.Dn": {
      "input_cell": "WENU",
      "input_port": "Dn",
      "output_cell": "GYSA",
      "output_port": "qp"
    },
    "GYTE.qp -> FAVO.a": {
      "input_cell": "FAVO",
      "input_port": "a",
      "output_cell": "GYTE",
      "output_port": "qp"
    },
    "GYVO.qp -> FEFO.a": {
      "input_cell": "FEFO",
      "input_port": "a",
      "output_cell": "GYVO",
      "output_port": "qp"
    },
    "GYVO.qp -> GECY.a": {
      "input_cell": "GECY",
      "input_port": "a",
      "output_cell": "GYVO",
      "output_port": "qp"
    },
    "GYVO.qp -> WABE.a": {
      "input_cell": "WABE",
      "input_port": "a",
      "output_cell": "GYVO",
      "output_port": "qp"
    },
    "GYZA.qp -> BUS_CPU_D07p.arg05": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg05",
      "output_cell": "GYZA",
      "output_port": "qp"
    },
    "GYZO.qp -> BUS_CPU_D05p.arg07": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg07",
      "output_cell": "GYZO",
      "output_port": "qp"
    },
    "JAGO.qp -> KUJO.a": {
      "input_cell": "KUJO",
      "input_port": "a",
      "output_cell": "JAGO",
      "output_port": "qp"
    },
    "JEKU.qp -> BUS_CPU_D03p.arg03": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg03",
      "output_cell": "JEKU",
      "output_port": "qp"
    },
    "KAHE.qp -> KYMO.a": {
      "input_cell": "KYMO",
      "input_port": "a",
      "output_cell": "KAHE",
      "output_port": "qp"
    },
    "KAPA.qp -> KURO.Dn": {
      "input_cell": "KURO",
      "input_port": "Dn",
      "output_cell": "KAPA",
      "output_port": "qp"
    },
    "KARU.qp -> PIN_63.HI": {
      "input_cell": "PIN_63",
      "input_port": "HI",
      "output_cell": "KARU",
      "output_port": "qp"
    },
    "KASA.qp -> KAHE.b0": {
      "input_cell": "KAHE",
      "input_port": "b0",
      "output_cell": "KASA",
      "output_port": "qp"
    },
    "KEBO.qp -> KUPA.b0": {
      "input_cell": "KUPA",
      "input_port": "b0",
      "output_cell": "KEBO",
      "output_port": "qp"
    },
    "KEDY.qp -> KAHE.a1": {
      "input_cell": "KAHE",
      "input_port": "a1",
      "output_cell": "KEDY",
      "output_port": "qp"
    },
    "KEDY.qp -> KUPA.a1": {
      "input_cell": "KUPA",
      "input_port": "a1",
      "output_cell": "KEDY",
      "output_port": "qp"
    },
    "KEJA.qp -> KUVE.Dn": {
      "input_cell": "KUVE",
      "input_port": "Dn",
      "output_cell": "KEJA",
      "output_port": "qp"
    },
    "KELY.qn -> KARU.a": {
      "input_cell": "KARU",
      "input_port": "a",
      "output_cell": "KELY",
      "output_port": "qn"
    },
    "KELY.qn -> KOCE.Dn": {
      "input_cell": "KOCE",
      "input_port": "Dn",
      "output_cell": "KELY",
      "output_port": "qn"
    },
    "KELY.qn -> PIN_63.LO": {
      "input_cell": "PIN_63",
      "input_port": "LO",
      "output_cell": "KELY",
      "output_port": "qn"
    },
    "KEMA.qp -> BUS_CPU_D00p.arg04": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg04",
      "output_cell": "KEMA",
      "output_port": "qp"
    },
    "KERY.qp -> AWOB.Dp": {
      "input_cell": "AWOB",
      "input_port": "Dp",
      "output_cell": "KERY",
      "output_port": "qp"
    },
    "KERY.qp -> BATU.Dp": {
      "input_cell": "BATU",
      "input_port": "Dp",
      "output_cell": "KERY",
      "output_port": "qp"
    },
    "KEVU.qp -> KEMA.Dn": {
      "input_cell": "KEMA",
      "input_port": "Dn",
      "output_cell": "KEVU",
      "output_port": "qp"
    },
    "KEXU.qp -> PIN_68.HI": {
      "input_cell": "PIN_68",
      "input_port": "HI",
      "output_cell": "KEXU",
      "output_port": "qp"
    },
    "KOCE.qp -> BUS_CPU_D04p.arg03": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg03",
      "output_cell": "KOCE",
      "output_port": "qp"
    },
    "KOFO.qp -> PIN_56.DP": {
      "input_cell": "PIN_56",
      "input_port": "DP",
      "output_cell": "KOFO",
      "output_port": "qp"
    },
    "KOLO.qp -> JEKU.Dn": {
      "input_cell": "JEKU",
      "input_port": "Dn",
      "output_cell": "KOLO",
      "output_port": "qp"
    },
    "KOTY.qp -> PIN_01.LO": {
      "input_cell": "PIN_01",
      "input_port": "LO",
      "output_cell": "KOTY",
      "output_port": "qp"
    },
    "KUJO.qp -> PIN_68.LO": {
      "input_cell": "PIN_68",
      "input_port": "LO",
      "output_cell": "KUJO",
      "output_port": "qp"
    },
    "KUPA.qp -> KOFO.a": {
      "input_cell": "KOFO",
      "input_port": "a",
      "output_cell": "KUPA",
      "output_port": "qp"
    },
    "KUPO.qp -> PIN_01.HI": {
      "input_cell": "PIN_01",
      "input_port": "HI",
      "output_cell": "KUPO",
      "output_port": "qp"
    },
    "KURA.qp -> CELA.b": {
      "input_cell": "CELA",
      "input_port": "b",
      "output_cell": "KURA",
      "output_port": "qp"
    },
    "KURA.qp -> KARU.b": {
      "input_cell": "KARU",
      "input_port": "b",
      "output_cell": "KURA",
      "output_port": "qp"
    },
    "KURO.qp -> BUS_CPU_D01p.arg03": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg03",
      "output_cell": "KURO",
      "output_port": "qp"
    },
    "KUVE.qp -> BUS_CPU_D02p.arg03": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg03",
      "output_cell": "KUVE",
      "output_port": "qp"
    },
    "KYMO.qp -> PIN_55.DP": {
      "input_cell": "PIN_55",
      "input_port": "DP",
      "output_cell": "KYMO",
      "output_port": "qp"
    },
    "LABE.qp -> PIN_14.HI": {
      "input_cell": "PIN_14",
      "input_port": "HI",
      "output_cell": "LABE",
      "output_port": "qp"
    },
    "LABU.qp -> POJU.CLKp": {
      "input_cell": "POJU",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> POWY.CLKp": {
      "input_cell": "POWY",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> POXA.CLKp": {
      "input_cell": "POXA",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> POZO.CLKp": {
      "input_cell": "POZO",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> PULO.CLKp": {
      "input_cell": "PULO",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> PYJU.CLKp": {
      "input_cell": "PYJU",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> PYZO.CLKp": {
      "input_cell": "PYZO",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LABU.qp -> RAWU.CLKp": {
      "input_cell": "RAWU",
      "input_port": "CLKp",
      "output_cell": "LABU",
      "output_port": "qp"
    },
    "LACA.qp -> PIN_36.DP": {
      "input_cell": "PIN_36",
      "input_port": "DP",
      "output_cell": "LACA",
      "output_port": "qp"
    },
    "LACE.qp -> BUS_CPU_D04p.arg12": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg12",
      "output_cell": "LACE",
      "output_port": "qp"
    },
    "LADY.qp -> LOWA.b": {
      "input_cell": "LOWA",
      "input_port": "b",
      "output_cell": "LADY",
      "output_port": "qp"
    },
    "LAFO.qn -> LAFO.Dp": {
      "input_cell": "LAFO",
      "input_port": "Dp",
      "output_cell": "LAFO",
      "output_port": "qn"
    },
    "LAFO.qp -> EJOK.a": {
      "input_cell": "EJOK",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> GUSU.a": {
      "input_cell": "GUSU",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> NERU.a": {
      "input_cell": "NERU",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> NOKO.a": {
      "input_cell": "NOKO",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> NUPA.b": {
      "input_cell": "NUPA",
      "input_port": "b",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> SYFU.a": {
      "input_cell": "SYFU",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> XOWO.a": {
      "input_cell": "XOWO",
      "input_port": "a",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFO.qp -> XYVO.b": {
      "input_cell": "XYVO",
      "input_port": "b",
      "output_cell": "LAFO",
      "output_port": "qp"
    },
    "LAFU.qp -> LAVA.a": {
      "input_cell": "LAVA",
      "input_port": "a",
      "output_cell": "LAFU",
      "output_port": "qp"
    },
    "LAFY.qp -> LUNU.b": {
      "input_cell": "LUNU",
      "input_port": "b",
      "output_cell": "LAFY",
      "output_port": "qp"
    },
    "LAGU.qp -> LYWE.a": {
      "input_cell": "LYWE",
      "input_port": "a",
      "output_cell": "LAGU",
      "output_port": "qp"
    },
    "LAJU.qp -> BUS_CPU_D00p.arg15": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg15",
      "output_cell": "LAJU",
      "output_port": "qp"
    },
    "LAKY.qp -> MYDE.SETn": {
      "input_cell": "MYDE",
      "input_port": "SETn",
      "output_cell": "LAKY",
      "output_port": "qp"
    },
    "LALA.qp -> MOSY.b": {
      "input_cell": "MOSY",
      "input_port": "b",
      "output_cell": "LALA",
      "output_port": "qp"
    },
    "LALO.qp -> PIN_39.DP": {
      "input_cell": "PIN_39",
      "input_port": "DP",
      "output_cell": "LALO",
      "output_port": "qp"
    },
    "LALU.qp -> MOPO.Dp": {
      "input_cell": "MOPO",
      "input_port": "Dp",
      "output_cell": "LALU",
      "output_port": "qp"
    },
    "LALU.qp -> SIG_CPU_INT_STAT.Dp": {
      "input_cell": "SIG_CPU_INT_STAT",
      "input_port": "Dp",
      "output_cell": "LALU",
      "output_port": "qp"
    },
    "LAMA.qp -> LAFO.RSTn": {
      "input_cell": "LAFO",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> LEMA.RSTn": {
      "input_cell": "LEMA",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> LEXA.RSTn": {
      "input_cell": "LEXA",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> LOVU.RSTn": {
      "input_cell": "LOVU",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> LYDO.RSTn": {
      "input_cell": "LYDO",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> MATO.RSTn": {
      "input_cell": "MATO",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> MUWY.RSTn": {
      "input_cell": "MUWY",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMA.qp -> MYRO.RSTn": {
      "input_cell": "MYRO",
      "input_port": "RSTn",
      "output_cell": "LAMA",
      "output_port": "qp"
    },
    "LAMO.qp -> TOGA.b": {
      "input_cell": "TOGA",
      "input_port": "b",
      "output_cell": "LAMO",
      "output_port": "qp"
    },
    "LAMO.qp -> TYME.b": {
      "input_cell": "TYME",
      "input_port": "b",
      "output_cell": "LAMO",
      "output_port": "qp"
    },
    "LAMY.qp -> LYME.SETn": {
      "input_cell": "LYME",
      "input_port": "SETn",
      "output_cell": "LAMY",
      "output_port": "qp"
    },
    "LAPA.qp -> MUGU.RSTn": {
      "input_cell": "MUGU",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> MUTY.RSTn": {
      "input_cell": "MUTY",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> MYTE.RSTn": {
      "input_cell": "MYTE",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> NAKY.RSTn": {
      "input_cell": "NAKY",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> NEFY.RSTn": {
      "input_cell": "NEFY",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> NUTO.RSTn": {
      "input_cell": "NUTO",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> NYKO.RSTn": {
      "input_cell": "NYKO",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> PYLO.RSTn": {
      "input_cell": "PYLO",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPA.qp -> PYRO.RSTn": {
      "input_cell": "PYRO",
      "input_port": "RSTn",
      "output_cell": "LAPA",
      "output_port": "qp"
    },
    "LAPE.qp -> SEBA.CLKp": {
      "input_cell": "SEBA",
      "input_port": "CLKp",
      "output_cell": "LAPE",
      "output_port": "qp"
    },
    "LAPE.qp -> SUDA.CLKp": {
      "input_cell": "SUDA",
      "input_port": "CLKp",
      "output_cell": "LAPE",
      "output_port": "qp"
    },
    "LAPE.qp -> TAVA.a": {
      "input_cell": "TAVA",
      "input_port": "a",
      "output_cell": "LAPE",
      "output_port": "qp"
    },
    "LAPE.qp -> TOMA.a": {
      "input_cell": "TOMA",
      "input_port": "a",
      "output_cell": "LAPE",
      "output_port": "qp"
    },
    "LAPE.qp -> TYFO.CLKp": {
      "input_cell": "TYFO",
      "input_port": "CLKp",
      "output_cell": "LAPE",
      "output_port": "qp"
    },
    "LARA.qp -> LOKY.a": {
      "input_cell": "LOKY",
      "input_port": "a",
      "output_cell": "LARA",
      "output_port": "qp"
    },
    "LARU.qp -> MOKA.b1": {
      "input_cell": "MOKA",
      "input_port": "b1",
      "output_cell": "LARU",
      "output_port": "qp"
    },
    "LARU.qp -> MUFA.a1": {
      "input_cell": "MUFA",
      "input_port": "a1",
      "output_cell": "LARU",
      "output_port": "qp"
    },
    "LARY.qp -> BUS_CPU_D07p.arg09": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg09",
      "output_cell": "LARY",
      "output_port": "qp"
    },
    "LASE.qp -> LYDE.b": {
      "input_cell": "LYDE",
      "input_port": "b",
      "output_cell": "LASE",
      "output_port": "qp"
    },
    "LASY.qp -> MATE.a": {
      "input_cell": "MATE",
      "input_port": "a",
      "output_cell": "LASY",
      "output_port": "qp"
    },
    "LAVA.qp -> VATA.c": {
      "input_cell": "VATA",
      "input_port": "c",
      "output_cell": "LAVA",
      "output_port": "qp"
    },
    "LAVA.qp -> VOLO.c": {
      "input_cell": "VOLO",
      "input_port": "c",
      "output_cell": "LAVA",
      "output_port": "qp"
    },
    "LAVA.qp -> VUGO.c": {
      "input_cell": "VUGO",
      "input_port": "c",
      "output_cell": "LAVA",
      "output_port": "qp"
    },
    "LAVA.qp -> VYRO.c": {
      "input_cell": "VYRO",
      "input_port": "c",
      "output_cell": "LAVA",
      "output_port": "qp"
    },
    "LAVO.qp -> RAXY.HOLDn": {
      "input_cell": "RAXY",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> RONY.HOLDn": {
      "input_cell": "RONY",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> RUPA.HOLDn": {
      "input_cell": "RUPA",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> RUVO.OEn": {
      "input_cell": "RUVO",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> RYKO.OEn": {
      "input_cell": "RYKO",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> RYMA.OEn": {
      "input_cell": "RYMA",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SAFO.OEn": {
      "input_cell": "SAFO",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SAGO.HOLDn": {
      "input_cell": "SAGO",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SAZY.HOLDn": {
      "input_cell": "SAZY",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SELO.HOLDn": {
      "input_cell": "SELO",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SEVU.OEn": {
      "input_cell": "SEVU",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SODY.HOLDn": {
      "input_cell": "SODY",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> SOMA.HOLDn": {
      "input_cell": "SOMA",
      "input_port": "HOLDn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> TAJU.OEn": {
      "input_cell": "TAJU",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> TAVO.OEn": {
      "input_cell": "TAVO",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVO.qp -> TEPE.OEn": {
      "input_cell": "TEPE",
      "input_port": "OEn",
      "output_cell": "LAVO",
      "output_port": "qp"
    },
    "LAVY.qp -> LORU.a": {
      "input_cell": "LORU",
      "input_port": "a",
      "output_cell": "LAVY",
      "output_port": "qp"
    },
    "LAVY.qp -> LUPA.a": {
      "input_cell": "LUPA",
      "input_port": "a",
      "output_cell": "LAVY",
      "output_port": "qp"
    },
    "LAVY.qp -> LYXE.SETp": {
      "input_cell": "LYXE",
      "input_port": "SETp",
      "output_cell": "LAVY",
      "output_port": "qp"
    },
    "LAWO.qp -> LEPA.Dn": {
      "input_cell": "LEPA",
      "input_port": "Dn",
      "output_cell": "LAWO",
      "output_port": "qp"
    },
    "LAWO.qp -> MOKA.a3": {
      "input_cell": "MOKA",
      "input_port": "a3",
      "output_cell": "LAWO",
      "output_port": "qp"
    },
    "LAXE.qp -> MYSO.b": {
      "input_cell": "MYSO",
      "input_port": "b",
      "output_cell": "LAXE",
      "output_port": "qp"
    },
    "LAXU.qn -> LAXU.Dp": {
      "input_cell": "LAXU",
      "input_port": "Dp",
      "output_cell": "LAXU",
      "output_port": "qn"
    },
    "LAXU.qn -> MESU.CLKp": {
      "input_cell": "MESU",
      "input_port": "CLKp",
      "output_cell": "LAXU",
      "output_port": "qn"
    },
    "LAXU.qp -> LAXE.a": {
      "input_cell": "LAXE",
      "input_port": "a",
      "output_cell": "LAXU",
      "output_port": "qp"
    },
    "LAXU.qp -> LYZU.Dp": {
      "input_cell": "LYZU",
      "input_port": "Dp",
      "output_cell": "LAXU",
      "output_port": "qp"
    },
    "LAXU.qp -> MOCE.a": {
      "input_cell": "MOCE",
      "input_port": "a",
      "output_cell": "LAXU",
      "output_port": "qp"
    },
    "LEBA.qp -> BUS_CPU_D06p.arg12": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg12",
      "output_cell": "LEBA",
      "output_port": "qp"
    },
    "LEBO.qp -> LAXU.CLKp": {
      "input_cell": "LAXU",
      "input_port": "CLKp",
      "output_cell": "LEBO",
      "output_port": "qp"
    },
    "LEBU.qp -> MUDA.c": {
      "input_cell": "MUDA",
      "input_port": "c",
      "output_cell": "LEBU",
      "output_port": "qp"
    },
    "LEDO.qp -> MOKA.b0": {
      "input_cell": "MOKA",
      "input_port": "b0",
      "output_cell": "LEDO",
      "output_port": "qp"
    },
    "LEDO.qp -> MUFA.a0": {
      "input_cell": "MUFA",
      "input_port": "a0",
      "output_cell": "LEDO",
      "output_port": "qp"
    },
    "LEFA.qp -> PIN_40.DP": {
      "input_cell": "PIN_40",
      "input_port": "DP",
      "output_cell": "LEFA",
      "output_port": "qp"
    },
    "LEFE.qp -> LESU.Dp": {
      "input_cell": "LESU",
      "input_port": "Dp",
      "output_cell": "LEFE",
      "output_port": "qp"
    },
    "LEFE.qp -> MYZO.c": {
      "input_cell": "MYZO",
      "input_port": "c",
      "output_cell": "LEFE",
      "output_port": "qp"
    },
    "LEGU.qn -> LAKY.b": {
      "input_cell": "LAKY",
      "input_port": "b",
      "output_cell": "LEGU",
      "output_port": "qn"
    },
    "LEGU.qn -> LUHE.a": {
      "input_cell": "LUHE",
      "input_port": "a",
      "output_cell": "LEGU",
      "output_port": "qn"
    },
    "LEHO.qp -> LAWO.CLKp": {
      "input_cell": "LAWO",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> LEPU.CLKp": {
      "input_cell": "LEPU",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> LOSE.CLKp": {
      "input_cell": "LOSE",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> LUGU.CLKp": {
      "input_cell": "LUGU",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> LUNE.CLKp": {
      "input_cell": "LUNE",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> LUXO.CLKp": {
      "input_cell": "LUXO",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> MOSA.CLKp": {
      "input_cell": "MOSA",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEHO.qp -> MOXY.CLKp": {
      "input_cell": "MOXY",
      "input_port": "CLKp",
      "output_cell": "LEHO",
      "output_port": "qp"
    },
    "LEJA.qp -> MODY.b": {
      "input_cell": "MODY",
      "input_port": "b",
      "output_cell": "LEJA",
      "output_port": "qp"
    },
    "LEJA.qp -> MOVU.b": {
      "input_cell": "MOVU",
      "input_port": "b",
      "output_cell": "LEJA",
      "output_port": "qp"
    },
    "LEKA.qp -> LUKU.a": {
      "input_cell": "LUKU",
      "input_port": "a",
      "output_cell": "LEKA",
      "output_port": "qp"
    },
    "LEKE.qp -> LUTU.b": {
      "input_cell": "LUTU",
      "input_port": "b",
      "output_cell": "LEKE",
      "output_port": "qp"
    },
    "LEKO.qp -> GUKO.a": {
      "input_cell": "GUKO",
      "input_port": "a",
      "output_cell": "LEKO",
      "output_port": "qp"
    },
    "LEKO.qp -> TYVY.b": {
      "input_cell": "TYVY",
      "input_port": "b",
      "output_cell": "LEKO",
      "output_port": "qp"
    },
    "LEKO.qp -> WUKU.a": {
      "input_cell": "WUKU",
      "input_port": "a",
      "output_cell": "LEKO",
      "output_port": "qp"
    },
    "LELA.qp -> LEFE.SETn": {
      "input_cell": "LEFE",
      "input_port": "SETn",
      "output_cell": "LELA",
      "output_port": "qp"
    },
    "LELU.qp -> BUS_CPU_D07p.arg11": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg11",
      "output_cell": "LELU",
      "output_port": "qp"
    },
    "LEMA.qn -> LEMA.Dp": {
      "input_cell": "LEMA",
      "input_port": "Dp",
      "output_cell": "LEMA",
      "output_port": "qn"
    },
    "LEMA.qn -> MATO.CLKp": {
      "input_cell": "MATO",
      "input_port": "CLKp",
      "output_cell": "LEMA",
      "output_port": "qn"
    },
    "LEMA.qp -> DABA.a": {
      "input_cell": "DABA",
      "input_port": "a",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LEMA.qp -> FOFA.a": {
      "input_cell": "FOFA",
      "input_port": "a",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LEMA.qp -> NERU.g": {
      "input_cell": "NERU",
      "input_port": "g",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LEMA.qp -> PAGA.b": {
      "input_cell": "PAGA",
      "input_port": "b",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LEMA.qp -> TUCY.a": {
      "input_cell": "TUCY",
      "input_port": "a",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LEMA.qp -> XAGA.a": {
      "input_cell": "XAGA",
      "input_port": "a",
      "output_cell": "LEMA",
      "output_port": "qp"
    },
    "LENA.qp -> NETA.a": {
      "input_cell": "NETA",
      "input_port": "a",
      "output_cell": "LENA",
      "output_port": "qp"
    },
    "LENA.qp -> POTU.a": {
      "input_cell": "POTU",
      "input_port": "a",
      "output_cell": "LENA",
      "output_port": "qp"
    },
    "LENA.qp -> SUTU.a": {
      "input_cell": "SUTU",
      "input_port": "a",
      "output_cell": "LENA",
      "output_port": "qp"
    },
    "LENE.qn -> LOKO.a": {
      "input_cell": "LOKO",
      "input_port": "a",
      "output_cell": "LENE",
      "output_port": "qn"
    },
    "LENE.qn -> LOKY.b": {
      "input_cell": "LOKY",
      "input_port": "b",
      "output_cell": "LENE",
      "output_port": "qn"
    },
    "LEPA.qp -> BUS_CPU_D01p.arg14": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg14",
      "output_cell": "LEPA",
      "output_port": "qp"
    },
    "LEPU.qp -> LEBA.Dn": {
      "input_cell": "LEBA",
      "input_port": "Dn",
      "output_cell": "LEPU",
      "output_port": "qp"
    },
    "LEPU.qp -> MUFA.b0": {
      "input_cell": "MUFA",
      "input_port": "b0",
      "output_cell": "LEPU",
      "output_port": "qp"
    },
    "LEPY.qp -> PIN_12.HI": {
      "input_cell": "PIN_12",
      "input_port": "HI",
      "output_cell": "LEPY",
      "output_port": "qp"
    },
    "LERU.qp -> MODU.RSTn": {
      "input_cell": "MODU",
      "input_port": "RSTn",
      "output_cell": "LERU",
      "output_port": "qp"
    },
    "LESA.qp -> PYGA.b": {
      "input_cell": "PYGA",
      "input_port": "b",
      "output_cell": "LESA",
      "output_port": "qp"
    },
    "LESA.qp -> PYHU.b": {
      "input_cell": "PYHU",
      "input_port": "b",
      "output_cell": "LESA",
      "output_port": "qp"
    },
    "LESO.qp -> LUVE.a": {
      "input_cell": "LUVE",
      "input_port": "a",
      "output_cell": "LESO",
      "output_port": "qp"
    },
    "LESU.qp -> RUDA.c": {
      "input_cell": "RUDA",
      "input_port": "c",
      "output_cell": "LESU",
      "output_port": "qp"
    },
    "LESU.qp -> WYHO.Dp": {
      "input_cell": "WYHO",
      "input_port": "Dp",
      "output_cell": "LESU",
      "output_port": "qp"
    },
    "LESY.qp -> MEZU.a": {
      "input_cell": "MEZU",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> MOFY.a": {
      "input_cell": "MOFY",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> PABE.a": {
      "input_cell": "PABE",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> PUME.a": {
      "input_cell": "PUME",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> PYZU.a": {
      "input_cell": "PYZU",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> SUCO.a": {
      "input_cell": "SUCO",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> TEDE.a": {
      "input_cell": "TEDE",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LESY.qp -> WOKA.a": {
      "input_cell": "WOKA",
      "input_port": "a",
      "output_cell": "LESY",
      "output_port": "qp"
    },
    "LETY.qp -> LYTA.b": {
      "input_cell": "LYTA",
      "input_port": "b",
      "output_cell": "LETY",
      "output_port": "qp"
    },
    "LETY.qp -> MYZU.b": {
      "input_cell": "MYZU",
      "input_port": "b",
      "output_cell": "LETY",
      "output_port": "qp"
    },
    "LEVA.qp -> PIN_14.LO": {
      "input_cell": "PIN_14",
      "input_port": "LO",
      "output_cell": "LEVA",
      "output_port": "qp"
    },
    "LEVO.qp -> LAGU.b": {
      "input_cell": "LAGU",
      "input_port": "b",
      "output_cell": "LEVO",
      "output_port": "qp"
    },
    "LEXA.qn -> LEXA.Dp": {
      "input_cell": "LEXA",
      "input_port": "Dp",
      "output_cell": "LEXA",
      "output_port": "qn"
    },
    "LEXA.qn -> LYDO.CLKp": {
      "input_cell": "LYDO",
      "input_port": "CLKp",
      "output_cell": "LEXA",
      "output_port": "qn"
    },
    "LEXA.qp -> ECAB.a": {
      "input_cell": "ECAB",
      "input_port": "a",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXA.qp -> FUKY.a": {
      "input_cell": "FUKY",
      "input_port": "a",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXA.qp -> MYFA.a": {
      "input_cell": "MYFA",
      "input_port": "a",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXA.qp -> NERU.f": {
      "input_cell": "NERU",
      "input_port": "f",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXA.qp -> POMO.b": {
      "input_cell": "POMO",
      "input_port": "b",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXA.qp -> REDA.a": {
      "input_cell": "REDA",
      "input_port": "a",
      "output_cell": "LEXA",
      "output_port": "qp"
    },
    "LEXE.qp -> PIN_34.DP": {
      "input_cell": "PIN_34",
      "input_port": "DP",
      "output_cell": "LEXE",
      "output_port": "qp"
    },
    "LOBE.qp -> BUS_CPU_D03p.arg12": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg12",
      "output_cell": "LOBE",
      "output_port": "qp"
    },
    "LOBU.qp -> MOJY.a0": {
      "input_cell": "MOJY",
      "input_port": "a0",
      "output_cell": "LOBU",
      "output_port": "qp"
    },
    "LOBY.qp -> MYSO.a": {
      "input_cell": "MYSO",
      "input_port": "a",
      "output_cell": "LOBY",
      "output_port": "qp"
    },
    "LOBY.qp -> NAFY.b": {
      "input_cell": "NAFY",
      "input_port": "b",
      "output_cell": "LOBY",
      "output_port": "qp"
    },
    "LOBY.qp -> POKY.RSTp": {
      "input_cell": "POKY",
      "input_port": "RSTp",
      "output_cell": "LOBY",
      "output_port": "qp"
    },
    "LOBY.qp -> SYCU.b": {
      "input_cell": "SYCU",
      "input_port": "b",
      "output_cell": "LOBY",
      "output_port": "qp"
    },
    "LODE.qp -> BUS_CPU_D02p.arg14": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg14",
      "output_cell": "LODE",
      "output_port": "qp"
    },
    "LODO.qp -> MODU.SETn": {
      "input_cell": "MODU",
      "input_port": "SETn",
      "output_cell": "LODO",
      "output_port": "qp"
    },
    "LODY.qp -> BUS_CPU_D06p.arg10": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg10",
      "output_cell": "LODY",
      "output_port": "qp"
    },
    "LOFU.qp -> LUCA.CLKp": {
      "input_cell": "LUCA",
      "input_port": "CLKp",
      "output_cell": "LOFU",
      "output_port": "qp"
    },
    "LOGO.qp -> MORY.b": {
      "input_cell": "MORY",
      "input_port": "b",
      "output_cell": "LOGO",
      "output_port": "qp"
    },
    "LOKA.qp -> BUS_CPU_D03p.arg15": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg15",
      "output_cell": "LOKA",
      "output_port": "qp"
    },
    "LOKO.qp -> LAPA.a": {
      "input_cell": "LAPA",
      "input_port": "a",
      "output_cell": "LOKO",
      "output_port": "qp"
    },
    "LOKO.qp -> LYXE.RSTp": {
      "input_cell": "LYXE",
      "input_port": "RSTp",
      "output_cell": "LOKO",
      "output_port": "qp"
    },
    "LOKY.qp -> LARA.a": {
      "input_cell": "LARA",
      "input_port": "a",
      "output_cell": "LOKY",
      "output_port": "qp"
    },
    "LOKY.qp -> MATU.Dp": {
      "input_cell": "MATU",
      "input_port": "Dp",
      "output_cell": "LOKY",
      "output_port": "qp"
    },
    "LOKY.qp -> META.b": {
      "input_cell": "META",
      "input_port": "b",
      "output_cell": "LOKY",
      "output_port": "qp"
    },
    "LOLE.qp -> BUS_CPU_D03p.arg16": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg16",
      "output_cell": "LOLE",
      "output_port": "qp"
    },
    "LOLY.qp -> PIN_38.DP": {
      "input_cell": "PIN_38",
      "input_port": "DP",
      "output_cell": "LOLY",
      "output_port": "qp"
    },
    "LOMA.qp -> LEGU.CLKp": {
      "input_cell": "LEGU",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> LUZO.CLKp": {
      "input_cell": "LUZO",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> MEGU.CLKp": {
      "input_cell": "MEGU",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> MUKU.CLKp": {
      "input_cell": "MUKU",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> MYJY.CLKp": {
      "input_cell": "MYJY",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> NASA.CLKp": {
      "input_cell": "NASA",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> NEFO.CLKp": {
      "input_cell": "NEFO",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOMA.qp -> NUDU.CLKp": {
      "input_cell": "NUDU",
      "input_port": "CLKp",
      "output_cell": "LOMA",
      "output_port": "qp"
    },
    "LOME.qp -> LAFU.a": {
      "input_cell": "LAFU",
      "input_port": "a",
      "output_cell": "LOME",
      "output_port": "qp"
    },
    "LOMY.qp -> LUJA.b": {
      "input_cell": "LUJA",
      "input_port": "b",
      "output_cell": "LOMY",
      "output_port": "qp"
    },
    "LONU.qp -> MUCE.a0": {
      "input_cell": "MUCE",
      "input_port": "a0",
      "output_cell": "LONU",
      "output_port": "qp"
    },
    "LONY.qp -> LUSU.a": {
      "input_cell": "LUSU",
      "input_port": "a",
      "output_cell": "LONY",
      "output_port": "qp"
    },
    "LONY.qp -> MYMA.a": {
      "input_cell": "MYMA",
      "input_port": "a",
      "output_cell": "LONY",
      "output_port": "qp"
    },
    "LOPE.qp -> MATY.Dp": {
      "input_cell": "MATY",
      "input_port": "Dp",
      "output_cell": "LOPE",
      "output_port": "qp"
    },
    "LOPE.qp -> SIG_CPU_INT_VBLANK.Dp": {
      "input_cell": "SIG_CPU_INT_VBLANK",
      "input_port": "Dp",
      "output_cell": "LOPE",
      "output_port": "qp"
    },
    "LOPU.qp -> MOKA.b3": {
      "input_cell": "MOKA",
      "input_port": "b3",
      "output_cell": "LOPU",
      "output_port": "qp"
    },
    "LOPU.qp -> MUFA.a3": {
      "input_cell": "MUFA",
      "input_port": "a3",
      "output_cell": "LOPU",
      "output_port": "qp"
    },
    "LORU.qp -> MARU.CLKp": {
      "input_cell": "MARU",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> NAFA.CLKp": {
      "input_cell": "NAFA",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> NYDO.CLKp": {
      "input_cell": "NYDO",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> NYGY.CLKp": {
      "input_cell": "NYGY",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> PARA.CLKp": {
      "input_cell": "PARA",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> POKU.CLKp": {
      "input_cell": "POKU",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> PULA.CLKp": {
      "input_cell": "PULA",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LORU.qp -> PYNE.CLKp": {
      "input_cell": "PYNE",
      "input_port": "CLKp",
      "output_cell": "LORU",
      "output_port": "qp"
    },
    "LOSE.qp -> LYZA.Dn": {
      "input_cell": "LYZA",
      "input_port": "Dn",
      "output_cell": "LOSE",
      "output_port": "qp"
    },
    "LOSE.qp -> MOKA.a2": {
      "input_cell": "MOKA",
      "input_port": "a2",
      "output_cell": "LOSE",
      "output_port": "qp"
    },
    "LOSO.qp -> PIN_13.LO": {
      "input_cell": "PIN_13",
      "input_port": "LO",
      "output_cell": "LOSO",
      "output_port": "qp"
    },
    "LOTA.qp -> MADA.a": {
      "input_cell": "MADA",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> MYTO.a": {
      "input_cell": "MYTO",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> RUCA.a": {
      "input_cell": "RUCA",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> RUSY.a": {
      "input_cell": "RUSY",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> SORO.a": {
      "input_cell": "SORO",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> TAFA.a": {
      "input_cell": "TAFA",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> WEDE.a": {
      "input_cell": "WEDE",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTA.qp -> XALA.a": {
      "input_cell": "XALA",
      "input_port": "a",
      "output_cell": "LOTA",
      "output_port": "qp"
    },
    "LOTE.qp -> LAJU.OEn": {
      "input_cell": "LAJU",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LEBA.OEn": {
      "input_cell": "LEBA",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LELU.OEn": {
      "input_cell": "LELU",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LEPA.OEn": {
      "input_cell": "LEPA",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LODE.OEn": {
      "input_cell": "LODE",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LUGA.OEn": {
      "input_cell": "LUGA",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LUKY.OEn": {
      "input_cell": "LUKY",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTE.qp -> LYZA.OEn": {
      "input_cell": "LYZA",
      "input_port": "OEn",
      "output_cell": "LOTE",
      "output_port": "qp"
    },
    "LOTO.qp -> MOJU.SETn": {
      "input_cell": "MOJU",
      "input_port": "SETn",
      "output_cell": "LOTO",
      "output_port": "qp"
    },
    "LOTY.qp -> MYDE.RSTn": {
      "input_cell": "MYDE",
      "input_port": "RSTn",
      "output_cell": "LOTY",
      "output_port": "qp"
    },
    "LOVA.qp -> BUS_CPU_D00p.arg17": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg17",
      "output_cell": "LOVA",
      "output_port": "qp"
    },
    "LOVU.qn -> LEMA.CLKp": {
      "input_cell": "LEMA",
      "input_port": "CLKp",
      "output_cell": "LOVU",
      "output_port": "qn"
    },
    "LOVU.qn -> LOVU.Dp": {
      "input_cell": "LOVU",
      "input_port": "Dp",
      "output_cell": "LOVU",
      "output_port": "qn"
    },
    "LOVU.qp -> DOTO.a": {
      "input_cell": "DOTO",
      "input_port": "a",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> FEPU.a": {
      "input_cell": "FEPU",
      "input_port": "a",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> NERU.b": {
      "input_cell": "NERU",
      "input_port": "b",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> NOJO.b": {
      "input_cell": "NOJO",
      "input_port": "b",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> NOKO.b": {
      "input_cell": "NOKO",
      "input_port": "b",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> TYKU.a": {
      "input_cell": "TYKU",
      "input_port": "a",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> WATA.a": {
      "input_cell": "WATA",
      "input_port": "a",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVU.qp -> XYVO.a": {
      "input_cell": "XYVO",
      "input_port": "a",
      "output_cell": "LOVU",
      "output_port": "qp"
    },
    "LOVY.qn -> LURY.a": {
      "input_cell": "LURY",
      "input_port": "a",
      "output_cell": "LOVY",
      "output_port": "qn"
    },
    "LOWA.qp -> MODA.RSTn": {
      "input_cell": "MODA",
      "input_port": "RSTn",
      "output_cell": "LOWA",
      "output_port": "qp"
    },
    "LOXA.qp -> LERU.b": {
      "input_cell": "LERU",
      "input_port": "b",
      "output_cell": "LOXA",
      "output_port": "qp"
    },
    "LOXO.qp -> LASY.a": {
      "input_cell": "LASY",
      "input_port": "a",
      "output_cell": "LOXO",
      "output_port": "qp"
    },
    "LOZA.qp -> MOFY.b": {
      "input_cell": "MOFY",
      "input_port": "b",
      "output_cell": "LOZA",
      "output_port": "qp"
    },
    "LOZE.qp -> LAKY.a": {
      "input_cell": "LAKY",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LERU.a": {
      "input_cell": "LERU",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LODO.a": {
      "input_cell": "LODO",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LOTO.a": {
      "input_cell": "LOTO",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LOTY.a": {
      "input_cell": "LOTY",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LUJA.a": {
      "input_cell": "LUJA",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LUTU.a": {
      "input_cell": "LUTU",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> LYDU.a": {
      "input_cell": "LYDU",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> MOSY.a": {
      "input_cell": "MOSY",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> MYVY.a": {
      "input_cell": "MYVY",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NADY.a": {
      "input_cell": "NADY",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NAJA.a": {
      "input_cell": "NAJA",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NEXA.a": {
      "input_cell": "NEXA",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NUTE.a": {
      "input_cell": "NUTE",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NYHA.a": {
      "input_cell": "NYHA",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZE.qp -> NYXO.a": {
      "input_cell": "NYXO",
      "input_port": "a",
      "output_cell": "LOZE",
      "output_port": "qp"
    },
    "LOZO.qp -> LARU.a": {
      "input_cell": "LARU",
      "input_port": "a",
      "output_cell": "LOZO",
      "output_port": "qp"
    },
    "LOZO.qp -> LEDO.a": {
      "input_cell": "LEDO",
      "input_port": "a",
      "output_cell": "LOZO",
      "output_port": "qp"
    },
    "LOZU.qp -> PIN_35.DP": {
      "input_cell": "PIN_35",
      "input_port": "DP",
      "output_cell": "LOZU",
      "output_port": "qp"
    },
    "LUBO.qp -> LUFY.b": {
      "input_cell": "LUFY",
      "input_port": "b",
      "output_cell": "LUBO",
      "output_port": "qp"
    },
    "LUBY.qp -> PIN_41.DP": {
      "input_cell": "PIN_41",
      "input_port": "DP",
      "output_cell": "LUBY",
      "output_port": "qp"
    },
    "LUCA.qn -> LUCA.Dp": {
      "input_cell": "LUCA",
      "input_port": "Dp",
      "output_cell": "LUCA",
      "output_port": "qn"
    },
    "LUCA.qn -> MAGU.b": {
      "input_cell": "MAGU",
      "input_port": "b",
      "output_cell": "LUCA",
      "output_port": "qn"
    },
    "LUCE.qp -> PIN_13.HI": {
      "input_cell": "PIN_13",
      "input_port": "HI",
      "output_cell": "LUCE",
      "output_port": "qp"
    },
    "LUFA.qp -> AHOC.a": {
      "input_cell": "AHOC",
      "input_port": "a",
      "output_cell": "LUFA",
      "output_port": "qp"
    },
    "LUFA.qp -> APAM.a": {
      "input_cell": "APAM",
      "input_port": "a",
      "output_cell": "LUFA",
      "output_port": "qp"
    },
    "LUFA.qp -> AZAR.a": {
      "input_cell": "AZAR",
      "input_port": "a",
      "output_cell": "LUFA",
      "output_port": "qp"
    },
    "LUFA.qp -> SUTU.b": {
      "input_cell": "SUTU",
      "input_port": "b",
      "output_cell": "LUFA",
      "output_port": "qp"
    },
    "LUFA.qp -> XANE.a": {
      "input_cell": "XANE",
      "input_port": "a",
      "output_cell": "LUFA",
      "output_port": "qp"
    },
    "LUFE.qp -> TOME.b": {
      "input_cell": "TOME",
      "input_port": "b",
      "output_cell": "LUFE",
      "output_port": "qp"
    },
    "LUFE.qp -> TUNY.b": {
      "input_cell": "TUNY",
      "input_port": "b",
      "output_cell": "LUFE",
      "output_port": "qp"
    },
    "LUFY.qp -> LESU.RSTn": {
      "input_cell": "LESU",
      "input_port": "RSTn",
      "output_cell": "LUFY",
      "output_port": "qp"
    },
    "LUGA.qp -> BUS_CPU_D05p.arg13": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg13",
      "output_cell": "LUGA",
      "output_port": "qp"
    },
    "LUGU.qp -> LUGA.Dn": {
      "input_cell": "LUGA",
      "input_port": "Dn",
      "output_cell": "LUGU",
      "output_port": "qp"
    },
    "LUGU.qp -> MOKA.a1": {
      "input_cell": "MOKA",
      "input_port": "a1",
      "output_cell": "LUGU",
      "output_port": "qp"
    },
    "LUHE.qp -> LOTY.b": {
      "input_cell": "LOTY",
      "input_port": "b",
      "output_cell": "LUHE",
      "output_port": "qp"
    },
    "LUJA.qp -> MACU.RSTn": {
      "input_cell": "MACU",
      "input_port": "RSTn",
      "output_cell": "LUJA",
      "output_port": "qp"
    },
    "LUKE.qp -> MODA.SETn": {
      "input_cell": "MODA",
      "input_port": "SETn",
      "output_cell": "LUKE",
      "output_port": "qp"
    },
    "LUKU.qp -> LARU.c": {
      "input_cell": "LARU",
      "input_port": "c",
      "output_cell": "LUKU",
      "output_port": "qp"
    },
    "LUKU.qp -> LEDO.c": {
      "input_cell": "LEDO",
      "input_port": "c",
      "output_cell": "LUKU",
      "output_port": "qp"
    },
    "LUKU.qp -> LOPU.c": {
      "input_cell": "LOPU",
      "input_port": "c",
      "output_cell": "LUKU",
      "output_port": "qp"
    },
    "LUKU.qp -> LYKY.c": {
      "input_cell": "LYKY",
      "input_port": "c",
      "output_cell": "LUKU",
      "output_port": "qp"
    },
    "LUKY.qp -> BUS_CPU_D04p.arg14": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg14",
      "output_cell": "LUKY",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_17.PUn": {
      "input_cell": "PIN_17",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_18.PUn": {
      "input_cell": "PIN_18",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_19.PUn": {
      "input_cell": "PIN_19",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_20.PUn": {
      "input_cell": "PIN_20",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_21.PUn": {
      "input_cell": "PIN_21",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_22.PUn": {
      "input_cell": "PIN_22",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_23.PUn": {
      "input_cell": "PIN_23",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> PIN_24.PUn": {
      "input_cell": "PIN_24",
      "input_port": "PUn",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RABY.b": {
      "input_cell": "RABY",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RAFY.b": {
      "input_cell": "RAFY",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RAVU.b": {
      "input_cell": "RAVU",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RERA.b": {
      "input_cell": "RERA",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RORY.b": {
      "input_cell": "RORY",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RUJA.b": {
      "input_cell": "RUJA",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RUXA.b": {
      "input_cell": "RUXA",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LULA.qp -> RYVO.b": {
      "input_cell": "RYVO",
      "input_port": "b",
      "output_cell": "LULA",
      "output_port": "qp"
    },
    "LUMA.qp -> AMER.mux": {
      "input_cell": "AMER",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> AMET.mux": {
      "input_cell": "AMET",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> APOK.mux": {
      "input_cell": "APOK",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> ASUR.mux": {
      "input_cell": "ASUR",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> ATEM.mux": {
      "input_cell": "ATEM",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> ATOL.mux": {
      "input_cell": "ATOL",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> ATOV.mux": {
      "input_cell": "ATOV",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> ATYR.mux": {
      "input_cell": "ATYR",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> CEDE.a": {
      "input_cell": "CEDE",
      "input_port": "a",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> MALE.mux": {
      "input_cell": "MALE",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> MANO.mux": {
      "input_cell": "MANO",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> MASU.mux": {
      "input_cell": "MASU",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> MOJY.mux": {
      "input_cell": "MOJY",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> MUCE.mux": {
      "input_cell": "MUCE",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> PAMY.mux": {
      "input_cell": "PAMY",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> PEGE.mux": {
      "input_cell": "PEGE",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> PUVA.b": {
      "input_cell": "PUVA",
      "input_port": "b",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> TAZY.mux": {
      "input_cell": "TAZY",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> TYHO.mux": {
      "input_cell": "TYHO",
      "input_port": "mux",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMA.qp -> TYMU.a": {
      "input_cell": "TYMU",
      "input_port": "a",
      "output_cell": "LUMA",
      "output_port": "qp"
    },
    "LUMO.qp -> MAJO.b": {
      "input_cell": "MAJO",
      "input_port": "b",
      "output_cell": "LUMO",
      "output_port": "qp"
    },
    "LUMY.qp -> MALE.a0": {
      "input_cell": "MALE",
      "input_port": "a0",
      "output_cell": "LUMY",
      "output_port": "qp"
    },
    "LUNE.qp -> LUKY.Dn": {
      "input_cell": "LUKY",
      "input_port": "Dn",
      "output_cell": "LUNE",
      "output_port": "qp"
    },
    "LUNE.qp -> MUFA.b1": {
      "input_cell": "MUFA",
      "input_port": "b1",
      "output_cell": "LUNE",
      "output_port": "qp"
    },
    "LUNO.qp -> MANO.a0": {
      "input_cell": "MANO",
      "input_port": "a0",
      "output_cell": "LUNO",
      "output_port": "qp"
    },
    "LUNU.qp -> LYME.RSTn": {
      "input_cell": "LYME",
      "input_port": "RSTn",
      "output_cell": "LUNU",
      "output_port": "qp"
    },
    "LUPA.qp -> LUVY.Dp": {
      "input_cell": "LUVY",
      "input_port": "Dp",
      "output_cell": "LUPA",
      "output_port": "qp"
    },
    "LURY.qp -> LONY.RSTn": {
      "input_cell": "LONY",
      "input_port": "RSTn",
      "output_cell": "LURY",
      "output_port": "qp"
    },
    "LUSU.qp -> LENA.a": {
      "input_cell": "LENA",
      "input_port": "a",
      "output_cell": "LUSU",
      "output_port": "qp"
    },
    "LUTU.qp -> MOJU.RSTn": {
      "input_cell": "MOJU",
      "input_port": "RSTn",
      "output_cell": "LUTU",
      "output_port": "qp"
    },
    "LUVE.qp -> LABU.a": {
      "input_cell": "LABU",
      "input_port": "a",
      "output_cell": "LUVE",
      "output_port": "qp"
    },
    "LUVO.qp -> PIN_37.DP": {
      "input_cell": "PIN_37",
      "input_port": "DP",
      "output_cell": "LUVO",
      "output_port": "qp"
    },
    "LUVY.qp -> LENE.Dp": {
      "input_cell": "LENE",
      "input_port": "Dp",
      "output_cell": "LUVY",
      "output_port": "qp"
    },
    "LUXA.qp -> RAGA.a": {
      "input_cell": "RAGA",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RAJA.a": {
      "input_cell": "RAJA",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RAJO.a": {
      "input_cell": "RAJO",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RUCE.a": {
      "input_cell": "RUCE",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RUTO.a": {
      "input_cell": "RUTO",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RYJA.a": {
      "input_cell": "RYJA",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> RYJY.a": {
      "input_cell": "RYJY",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SEBO.a": {
      "input_cell": "SEBO",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SEJA.a": {
      "input_cell": "SEJA",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SENO.a": {
      "input_cell": "SENO",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SOLY.a": {
      "input_cell": "SOLY",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SUCA.a": {
      "input_cell": "SUCA",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SUPU.a": {
      "input_cell": "SUPU",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SURE.a": {
      "input_cell": "SURE",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> SYWE.a": {
      "input_cell": "SYWE",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXA.qp -> TUXE.a": {
      "input_cell": "TUXE",
      "input_port": "a",
      "output_cell": "LUXA",
      "output_port": "qp"
    },
    "LUXO.qp -> LELU.Dn": {
      "input_cell": "LELU",
      "input_port": "Dn",
      "output_cell": "LUXO",
      "output_port": "qp"
    },
    "LUXO.qp -> MOKA.a0": {
      "input_cell": "MOKA",
      "input_port": "a0",
      "output_cell": "LUXO",
      "output_port": "qp"
    },
    "LUZO.qn -> LOMY.a": {
      "input_cell": "LOMY",
      "input_port": "a",
      "output_cell": "LUZO",
      "output_port": "qn"
    },
    "LUZO.qn -> LYDU.b": {
      "input_cell": "LYDU",
      "input_port": "b",
      "output_cell": "LUZO",
      "output_port": "qn"
    },
    "LYCO.qp -> BUS_CPU_D02p.arg10": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg10",
      "output_cell": "LYCO",
      "output_port": "qp"
    },
    "LYDE.qp -> LEFE.RSTn": {
      "input_cell": "LEFE",
      "input_port": "RSTn",
      "output_cell": "LYDE",
      "output_port": "qp"
    },
    "LYDO.qn -> LOVU.CLKp": {
      "input_cell": "LOVU",
      "input_port": "CLKp",
      "output_cell": "LYDO",
      "output_port": "qn"
    },
    "LYDO.qn -> LYDO.Dp": {
      "input_cell": "LYDO",
      "input_port": "Dp",
      "output_cell": "LYDO",
      "output_port": "qn"
    },
    "LYDO.qp -> ETAM.a": {
      "input_cell": "ETAM",
      "input_port": "a",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> FUVE.a": {
      "input_cell": "FUVE",
      "input_port": "a",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> NERU.c": {
      "input_cell": "NERU",
      "input_port": "c",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> NEVU.b": {
      "input_cell": "NEVU",
      "input_port": "b",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> NOKO.c": {
      "input_cell": "NOKO",
      "input_port": "c",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> RASY.a": {
      "input_cell": "RASY",
      "input_port": "a",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDO.qp -> XUHY.a": {
      "input_cell": "XUHY",
      "input_port": "a",
      "output_cell": "LYDO",
      "output_port": "qp"
    },
    "LYDU.qp -> MACU.SETn": {
      "input_cell": "MACU",
      "input_port": "SETn",
      "output_cell": "LYDU",
      "output_port": "qp"
    },
    "LYFE.qp -> LUCA.RSTn": {
      "input_cell": "LUCA",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> MEDA.RSTn": {
      "input_cell": "MEDA",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> MYTA.RSTn": {
      "input_cell": "MYTA",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> NAPO.RSTn": {
      "input_cell": "NAPO",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> NYPE.RSTn": {
      "input_cell": "NYPE",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> POPU.RSTn": {
      "input_cell": "POPU",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> RUTU.RSTn": {
      "input_cell": "RUTU",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYFE.qp -> SYGU.RSTn": {
      "input_cell": "SYGU",
      "input_port": "RSTn",
      "output_cell": "LYFE",
      "output_port": "qp"
    },
    "LYHA.qp -> LAMA.b": {
      "input_cell": "LAMA",
      "input_port": "b",
      "output_cell": "LYHA",
      "output_port": "qp"
    },
    "LYHA.qp -> LYFE.a": {
      "input_cell": "LYFE",
      "input_port": "a",
      "output_cell": "LYHA",
      "output_port": "qp"
    },
    "LYHA.qp -> MUDE.b": {
      "input_cell": "MUDE",
      "input_port": "b",
      "output_cell": "LYHA",
      "output_port": "qp"
    },
    "LYKA.qp -> BUS_CPU_D05p.arg11": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg11",
      "output_cell": "LYKA",
      "output_port": "qp"
    },
    "LYKU.qp -> LELA.a": {
      "input_cell": "LELA",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> LYDE.a": {
      "input_cell": "LYDE",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> MAJO.a": {
      "input_cell": "MAJO",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> MYXA.a": {
      "input_cell": "MYXA",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> PAMO.a": {
      "input_cell": "PAMO",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> PYZY.a": {
      "input_cell": "PYZY",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> TUFO.a": {
      "input_cell": "TUFO",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKU.qp -> TYRA.a": {
      "input_cell": "TYRA",
      "input_port": "a",
      "output_cell": "LYKU",
      "output_port": "qp"
    },
    "LYKY.qp -> MOKA.b2": {
      "input_cell": "MOKA",
      "input_port": "b2",
      "output_cell": "LYKY",
      "output_port": "qp"
    },
    "LYKY.qp -> MUFA.a2": {
      "input_cell": "MUFA",
      "input_port": "a2",
      "output_cell": "LYKY",
      "output_port": "qp"
    },
    "LYLE.qp -> LEDO.b": {
      "input_cell": "LEDO",
      "input_port": "b",
      "output_cell": "LYLE",
      "output_port": "qp"
    },
    "LYLE.qp -> LYKY.b": {
      "input_cell": "LYKY",
      "input_port": "b",
      "output_cell": "LYLE",
      "output_port": "qp"
    },
    "LYME.qp -> LEKA.a": {
      "input_cell": "LEKA",
      "input_port": "a",
      "output_cell": "LYME",
      "output_port": "qp"
    },
    "LYME.qp -> LOME.a": {
      "input_cell": "LOME",
      "input_port": "a",
      "output_cell": "LYME",
      "output_port": "qp"
    },
    "LYNY.qp -> PIN_12.LO": {
      "input_cell": "PIN_12",
      "input_port": "LO",
      "output_cell": "LYNY",
      "output_port": "qp"
    },
    "LYRY.qp -> LOVY.Dp": {
      "input_cell": "LOVY",
      "input_port": "Dp",
      "output_cell": "LYRY",
      "output_port": "qp"
    },
    "LYRY.qp -> NYKA.Dp": {
      "input_cell": "NYKA",
      "input_port": "Dp",
      "output_cell": "LYRY",
      "output_port": "qp"
    },
    "LYRY.qp -> TEKY.c": {
      "input_cell": "TEKY",
      "input_port": "c",
      "output_cell": "LYRY",
      "output_port": "qp"
    },
    "LYSA.qp -> MASU.a0": {
      "input_cell": "MASU",
      "input_port": "a0",
      "output_cell": "LYSA",
      "output_port": "qp"
    },
    "LYTA.qp -> LOPE.RSTn": {
      "input_cell": "LOPE",
      "input_port": "RSTn",
      "output_cell": "LYTA",
      "output_port": "qp"
    },
    "LYWE.qp -> MOTY.b": {
      "input_cell": "MOTY",
      "input_port": "b",
      "output_cell": "LYWE",
      "output_port": "qp"
    },
    "LYXE.qn -> LUPA.b": {
      "input_cell": "LUPA",
      "input_port": "b",
      "output_cell": "LYXE",
      "output_port": "qn"
    },
    "LYZA.qp -> BUS_CPU_D03p.arg14": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg14",
      "output_cell": "LYZA",
      "output_port": "qp"
    },
    "LYZU.qp -> MYSO.c": {
      "input_cell": "MYSO",
      "input_port": "c",
      "output_cell": "LYZU",
      "output_port": "qp"
    },
    "MABY.qp -> LARU.b": {
      "input_cell": "LARU",
      "input_port": "b",
      "output_cell": "MABY",
      "output_port": "qp"
    },
    "MABY.qp -> LOPU.b": {
      "input_cell": "LOPU",
      "input_port": "b",
      "output_cell": "MABY",
      "output_port": "qp"
    },
    "MABY.qp -> LYLE.a": {
      "input_cell": "LYLE",
      "input_port": "a",
      "output_cell": "MABY",
      "output_port": "qp"
    },
    "MACU.qp -> NEPO.Dp": {
      "input_cell": "NEPO",
      "input_port": "Dp",
      "output_cell": "MACU",
      "output_port": "qp"
    },
    "MADA.qp -> MASO.RSTn": {
      "input_cell": "MASO",
      "input_port": "RSTn",
      "output_cell": "MADA",
      "output_port": "qp"
    },
    "MAGU.qp -> MECO.a": {
      "input_cell": "MECO",
      "input_port": "a",
      "output_cell": "MAGU",
      "output_port": "qp"
    },
    "MAJO.qp -> NATY.RSTn": {
      "input_cell": "NATY",
      "input_port": "RSTn",
      "output_cell": "MAJO",
      "output_port": "qp"
    },
    "MAKA.qp -> NAXY.b": {
      "input_cell": "NAXY",
      "input_port": "b",
      "output_cell": "MAKA",
      "output_port": "qp"
    },
    "MALE.qp -> LEPY.a": {
      "input_cell": "LEPY",
      "input_port": "a",
      "output_cell": "MALE",
      "output_port": "qp"
    },
    "MALE.qp -> LYNY.a": {
      "input_cell": "LYNY",
      "input_port": "a",
      "output_cell": "MALE",
      "output_port": "qp"
    },
    "MAME.qp -> LESU.SETn": {
      "input_cell": "LESU",
      "input_port": "SETn",
      "output_cell": "MAME",
      "output_port": "qp"
    },
    "MANO.qp -> MEGO.a": {
      "input_cell": "MEGO",
      "input_port": "a",
      "output_cell": "MANO",
      "output_port": "qp"
    },
    "MANO.qp -> MYNY.a": {
      "input_cell": "MYNY",
      "input_port": "a",
      "output_cell": "MANO",
      "output_port": "qp"
    },
    "MARA.qp -> BUS_CPU_D07p.arg13": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg13",
      "output_cell": "MARA",
      "output_port": "qp"
    },
    "MARU.qn -> LEBU.a": {
      "input_cell": "LEBU",
      "input_port": "a",
      "output_cell": "MARU",
      "output_port": "qn"
    },
    "MARU.qn -> TAZY.a1": {
      "input_cell": "TAZY",
      "input_port": "a1",
      "output_cell": "MARU",
      "output_port": "qn"
    },
    "MARU.qn -> TYHO.a1": {
      "input_cell": "TYHO",
      "input_port": "a1",
      "output_cell": "MARU",
      "output_port": "qn"
    },
    "MARU.qp -> NUVY.Dn": {
      "input_cell": "NUVY",
      "input_port": "Dn",
      "output_cell": "MARU",
      "output_port": "qp"
    },
    "MASA.qp -> LOZU.a": {
      "input_cell": "LOZU",
      "input_port": "a",
      "output_cell": "MASA",
      "output_port": "qp"
    },
    "MASO.qp -> LEFE.Dp": {
      "input_cell": "LEFE",
      "input_port": "Dp",
      "output_cell": "MASO",
      "output_port": "qp"
    },
    "MASO.qp -> MEVE.c": {
      "input_cell": "MEVE",
      "input_port": "c",
      "output_cell": "MASO",
      "output_port": "qp"
    },
    "MASU.qp -> MENY.a": {
      "input_cell": "MENY",
      "input_port": "a",
      "output_cell": "MASU",
      "output_port": "qp"
    },
    "MASU.qp -> MUNE.a": {
      "input_cell": "MUNE",
      "input_port": "a",
      "output_cell": "MASU",
      "output_port": "qp"
    },
    "MATE.qp -> ALOR.HOLDn": {
      "input_cell": "ALOR",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> ALYR.HOLDn": {
      "input_cell": "ALYR",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> APUR.HOLDn": {
      "input_cell": "APUR",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> ARET.HOLDn": {
      "input_cell": "ARET",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> AROS.HOLDn": {
      "input_cell": "AROS",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> ARYM.HOLDn": {
      "input_cell": "ARYM",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> ATEV.HOLDn": {
      "input_cell": "ATEV",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> AVYS.HOLDn": {
      "input_cell": "AVYS",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> LOBU.HOLDn": {
      "input_cell": "LOBU",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> LONU.HOLDn": {
      "input_cell": "LONU",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> LUMY.HOLDn": {
      "input_cell": "LUMY",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> LUNO.HOLDn": {
      "input_cell": "LUNO",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> LYSA.HOLDn": {
      "input_cell": "LYSA",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> NYRE.HOLDn": {
      "input_cell": "NYRE",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATE.qp -> PATE.HOLDn": {
      "input_cell": "PATE",
      "input_port": "HOLDn",
      "output_cell": "MATE",
      "output_port": "qp"
    },
    "MATO.qn -> LAFO.CLKp": {
      "input_cell": "LAFO",
      "input_port": "CLKp",
      "output_cell": "MATO",
      "output_port": "qn"
    },
    "MATO.qn -> MATO.Dp": {
      "input_cell": "MATO",
      "input_port": "Dp",
      "output_cell": "MATO",
      "output_port": "qn"
    },
    "MATO.qp -> EFYK.a": {
      "input_cell": "EFYK",
      "input_port": "a",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATO.qp -> FEMO.a": {
      "input_cell": "FEMO",
      "input_port": "a",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATO.qp -> NERU.h": {
      "input_cell": "NERU",
      "input_port": "h",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATO.qp -> PEZO.b": {
      "input_cell": "PEZO",
      "input_port": "b",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATO.qp -> TERY.a": {
      "input_cell": "TERY",
      "input_port": "a",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATO.qp -> XUCE.a": {
      "input_cell": "XUCE",
      "input_port": "a",
      "output_cell": "MATO",
      "output_port": "qp"
    },
    "MATU.qp -> AJUJ.a": {
      "input_cell": "AJUJ",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> ASAM.c": {
      "input_cell": "ASAM",
      "input_port": "c",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> BOGE.a": {
      "input_cell": "BOGE",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> CUFE.b": {
      "input_cell": "CUFE",
      "input_port": "b",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> DUGA.a": {
      "input_cell": "DUGA",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> MORY.a": {
      "input_cell": "MORY",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> MUHO.a": {
      "input_cell": "MUHO",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATU.qp -> POWU.a": {
      "input_cell": "POWU",
      "input_port": "a",
      "output_cell": "MATU",
      "output_port": "qp"
    },
    "MATY.qn -> NELA.Dn": {
      "input_cell": "NELA",
      "input_port": "Dn",
      "output_cell": "MATY",
      "output_port": "qn"
    },
    "MAVU.qp -> LUVO.a": {
      "input_cell": "LUVO",
      "input_port": "a",
      "output_cell": "MAVU",
      "output_port": "qp"
    },
    "MAXY.qp -> LOBE.Dn": {
      "input_cell": "LOBE",
      "input_port": "Dn",
      "output_cell": "MAXY",
      "output_port": "qp"
    },
    "MAXY.qp -> NURA.a2": {
      "input_cell": "NURA",
      "input_port": "a2",
      "output_cell": "MAXY",
      "output_port": "qp"
    },
    "MEBY.qn -> NYTU.b": {
      "input_cell": "NYTU",
      "input_port": "b",
      "output_cell": "MEBY",
      "output_port": "qn"
    },
    "MEBY.qp -> LOLE.Dn": {
      "input_cell": "LOLE",
      "input_port": "Dn",
      "output_cell": "MEBY",
      "output_port": "qp"
    },
    "MECO.qp -> KEBO.a": {
      "input_cell": "KEBO",
      "input_port": "a",
      "output_cell": "MECO",
      "output_port": "qp"
    },
    "MEDA.qp -> MURE.a": {
      "input_cell": "MURE",
      "input_port": "a",
      "output_cell": "MEDA",
      "output_port": "qp"
    },
    "MEFU.qp -> LESY.a": {
      "input_cell": "LESY",
      "input_port": "a",
      "output_cell": "MEFU",
      "output_port": "qp"
    },
    "MEGA.qp -> BUS_CPU_D04p.arg15": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg15",
      "output_cell": "MEGA",
      "output_port": "qp"
    },
    "MEGO.qp -> PIN_09.LO": {
      "input_cell": "PIN_09",
      "input_port": "LO",
      "output_cell": "MEGO",
      "output_port": "qp"
    },
    "MEGU.qn -> LALA.a": {
      "input_cell": "LALA",
      "input_port": "a",
      "output_cell": "MEGU",
      "output_port": "qn"
    },
    "MEGU.qn -> MYVY.b": {
      "input_cell": "MYVY",
      "input_port": "b",
      "output_cell": "MEGU",
      "output_port": "qn"
    },
    "MEHE.qp -> NUNU.CLKp": {
      "input_cell": "NUNU",
      "input_port": "CLKp",
      "output_cell": "MEHE",
      "output_port": "qp"
    },
    "MEKE.qp -> MEXU.c": {
      "input_cell": "MEXU",
      "input_port": "c",
      "output_cell": "MEKE",
      "output_port": "qp"
    },
    "MELA.qn -> NEVU.a": {
      "input_cell": "NEVU",
      "input_port": "a",
      "output_cell": "MELA",
      "output_port": "qn"
    },
    "MELA.qp -> LOKA.Dn": {
      "input_cell": "LOKA",
      "input_port": "Dn",
      "output_cell": "MELA",
      "output_port": "qp"
    },
    "MELE.qp -> BUS_CPU_D04p.arg16": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg16",
      "output_cell": "MELE",
      "output_port": "qp"
    },
    "MENA.qp -> LARY.Dn": {
      "input_cell": "LARY",
      "input_port": "Dn",
      "output_cell": "MENA",
      "output_port": "qp"
    },
    "MENA.qp -> NURA.a0": {
      "input_cell": "NURA",
      "input_port": "a0",
      "output_cell": "MENA",
      "output_port": "qp"
    },
    "MENE.qp -> NUKE.SETn": {
      "input_cell": "NUKE",
      "input_port": "SETn",
      "output_cell": "MENE",
      "output_port": "qp"
    },
    "MENY.qp -> PIN_10.LO": {
      "input_cell": "PIN_10",
      "input_port": "LO",
      "output_cell": "MENY",
      "output_port": "qp"
    },
    "MEPA.qp -> LOLY.a": {
      "input_cell": "LOLY",
      "input_port": "a",
      "output_cell": "MEPA",
      "output_port": "qp"
    },
    "MERA.qp -> BUS_CPU_D07p.arg12": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg12",
      "output_cell": "MERA",
      "output_port": "qp"
    },
    "MERY.qp -> MOBA.Dp": {
      "input_cell": "MOBA",
      "input_port": "Dp",
      "output_cell": "MERY",
      "output_port": "qp"
    },
    "MESU.qn -> MESU.Dp": {
      "input_cell": "MESU",
      "input_port": "Dp",
      "output_cell": "MESU",
      "output_port": "qn"
    },
    "MESU.qn -> NYVA.CLKp": {
      "input_cell": "NYVA",
      "input_port": "CLKp",
      "output_cell": "MESU",
      "output_port": "qn"
    },
    "MESU.qp -> NAKO.a": {
      "input_cell": "NAKO",
      "input_port": "a",
      "output_cell": "MESU",
      "output_port": "qp"
    },
    "MESU.qp -> NYDY.b": {
      "input_cell": "NYDY",
      "input_port": "b",
      "output_cell": "MESU",
      "output_port": "qp"
    },
    "META.qp -> NAKY.CLKp": {
      "input_cell": "NAKY",
      "input_port": "CLKp",
      "output_cell": "META",
      "output_port": "qp"
    },
    "METE.qp -> LOMA.a": {
      "input_cell": "LOMA",
      "input_port": "a",
      "output_cell": "METE",
      "output_port": "qp"
    },
    "MEVE.qp -> LOTA.a": {
      "input_cell": "LOTA",
      "input_port": "a",
      "output_cell": "MEVE",
      "output_port": "qp"
    },
    "MEWY.qp -> LEFA.a": {
      "input_cell": "LEFA",
      "input_port": "a",
      "output_cell": "MEWY",
      "output_port": "qp"
    },
    "MEXA.qp -> LOPU.a": {
      "input_cell": "LOPU",
      "input_port": "a",
      "output_cell": "MEXA",
      "output_port": "qp"
    },
    "MEXA.qp -> LOZO.a": {
      "input_cell": "LOZO",
      "input_port": "a",
      "output_cell": "MEXA",
      "output_port": "qp"
    },
    "MEXA.qp -> LYKY.a": {
      "input_cell": "LYKY",
      "input_port": "a",
      "output_cell": "MEXA",
      "output_port": "qp"
    },
    "MEXO.qp -> NEVY.a": {
      "input_cell": "NEVY",
      "input_port": "a",
      "output_cell": "MEXO",
      "output_port": "qp"
    },
    "MEXU.qp -> MUGY.a": {
      "input_cell": "MUGY",
      "input_port": "a",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> NUGA.LOADp": {
      "input_cell": "NUGA",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> PEDA.LOADp": {
      "input_cell": "PEDA",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> PERU.LOADp": {
      "input_cell": "PERU",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> POVY.LOADp": {
      "input_cell": "POVY",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> RAGE.LOADp": {
      "input_cell": "RAGE",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> RATE.LOADp": {
      "input_cell": "RATE",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> REGA.LOADp": {
      "input_cell": "REGA",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEXU.qp -> RUBY.LOADp": {
      "input_cell": "RUBY",
      "input_port": "LOADp",
      "output_cell": "MEXU",
      "output_port": "qp"
    },
    "MEZU.qp -> NYLU.SETn": {
      "input_cell": "NYLU",
      "input_port": "SETn",
      "output_cell": "MEZU",
      "output_port": "qp"
    },
    "MOBA.qp -> MEKE.a": {
      "input_cell": "MEKE",
      "input_port": "a",
      "output_cell": "MOBA",
      "output_port": "qp"
    },
    "MOBA.qp -> NYBO.CLKp": {
      "input_cell": "NYBO",
      "input_port": "CLKp",
      "output_cell": "MOBA",
      "output_port": "qp"
    },
    "MOCA.qp -> MOTY.a": {
      "input_cell": "MOTY",
      "input_port": "a",
      "output_cell": "MOCA",
      "output_port": "qp"
    },
    "MOCA.qp -> NEVY.b": {
      "input_cell": "NEVY",
      "input_port": "b",
      "output_cell": "MOCA",
      "output_port": "qp"
    },
    "MOCE.qp -> LEBO.b": {
      "input_cell": "LEBO",
      "input_port": "b",
      "output_cell": "MOCE",
      "output_port": "qp"
    },
    "MOCE.qp -> LYRY.a": {
      "input_cell": "LYRY",
      "input_port": "a",
      "output_cell": "MOCE",
      "output_port": "qp"
    },
    "MODA.qp -> LYME.Dp": {
      "input_cell": "LYME",
      "input_port": "Dp",
      "output_cell": "MODA",
      "output_port": "qp"
    },
    "MODU.qp -> NEDA.Dp": {
      "input_cell": "NEDA",
      "input_port": "Dp",
      "output_cell": "MODU",
      "output_port": "qp"
    },
    "MODY.qp -> LALU.SETn": {
      "input_cell": "LALU",
      "input_port": "SETn",
      "output_cell": "MODY",
      "output_port": "qp"
    },
    "MOFO.qn -> LASE.a": {
      "input_cell": "LASE",
      "input_port": "a",
      "output_cell": "MOFO",
      "output_port": "qn"
    },
    "MOFO.qn -> LELA.b": {
      "input_cell": "LELA",
      "input_port": "b",
      "output_cell": "MOFO",
      "output_port": "qn"
    },
    "MOFU.qp -> LESO.a": {
      "input_cell": "LESO",
      "input_port": "a",
      "output_cell": "MOFU",
      "output_port": "qp"
    },
    "MOFY.qp -> NYLU.RSTn": {
      "input_cell": "NYLU",
      "input_port": "RSTn",
      "output_cell": "MOFY",
      "output_port": "qp"
    },
    "MOGY.qp -> LODY.Dn": {
      "input_cell": "LODY",
      "input_port": "Dn",
      "output_cell": "MOGY",
      "output_port": "qp"
    },
    "MOGY.qp -> NELO.b0": {
      "input_cell": "NELO",
      "input_port": "b0",
      "output_cell": "MOGY",
      "output_port": "qp"
    },
    "MOJU.qp -> MACU.Dp": {
      "input_cell": "MACU",
      "input_port": "Dp",
      "output_cell": "MOJU",
      "output_port": "qp"
    },
    "MOJY.qp -> LOSO.a": {
      "input_cell": "LOSO",
      "input_port": "a",
      "output_cell": "MOJY",
      "output_port": "qp"
    },
    "MOJY.qp -> LUCE.a": {
      "input_cell": "LUCE",
      "input_port": "a",
      "output_cell": "MOJY",
      "output_port": "qp"
    },
    "MOKA.qp -> PATY.c": {
      "input_cell": "PATY",
      "input_port": "c",
      "output_cell": "MOKA",
      "output_port": "qp"
    },
    "MOKO.qp -> BUS_CPU_D02p.arg16": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg16",
      "output_cell": "MOKO",
      "output_port": "qp"
    },
    "MOLU.qp -> NYGO.a": {
      "input_cell": "NYGO",
      "input_port": "a",
      "output_cell": "MOLU",
      "output_port": "qp"
    },
    "MOPA.qp -> CUFE.c": {
      "input_cell": "CUFE",
      "input_port": "c",
      "output_cell": "MOPA",
      "output_port": "qp"
    },
    "MOPA.qp -> LENE.CLKp": {
      "input_cell": "LENE",
      "input_port": "CLKp",
      "output_cell": "MOPA",
      "output_port": "qp"
    },
    "MOPA.qp -> MYTE.CLKp": {
      "input_cell": "MYTE",
      "input_port": "CLKp",
      "output_cell": "MOPA",
      "output_port": "qp"
    },
    "MOPA.qp -> XYNY.a": {
      "input_cell": "XYNY",
      "input_port": "a",
      "output_cell": "MOPA",
      "output_port": "qp"
    },
    "MOPO.qn -> NABO.Dn": {
      "input_cell": "NABO",
      "input_port": "Dn",
      "output_cell": "MOPO",
      "output_port": "qn"
    },
    "MORU.qp -> LYKA.Dn": {
      "input_cell": "LYKA",
      "input_port": "Dn",
      "output_cell": "MORU",
      "output_port": "qp"
    },
    "MORU.qp -> NURA.a1": {
      "input_cell": "NURA",
      "input_port": "a1",
      "output_cell": "MORU",
      "output_port": "qp"
    },
    "MORY.qp -> LUMA.a": {
      "input_cell": "LUMA",
      "input_port": "a",
      "output_cell": "MORY",
      "output_port": "qp"
    },
    "MOSA.qp -> LODE.Dn": {
      "input_cell": "LODE",
      "input_port": "Dn",
      "output_cell": "MOSA",
      "output_port": "qp"
    },
    "MOSA.qp -> MUFA.b2": {
      "input_cell": "MUFA",
      "input_port": "b2",
      "output_cell": "MOSA",
      "output_port": "qp"
    },
    "MOSU.qp -> NAFY.a": {
      "input_cell": "NAFY",
      "input_port": "a",
      "output_cell": "MOSU",
      "output_port": "qp"
    },
    "MOSU.qp -> NYXU.b": {
      "input_cell": "NYXU",
      "input_port": "b",
      "output_cell": "MOSU",
      "output_port": "qp"
    },
    "MOSY.qp -> NEPO.RSTn": {
      "input_cell": "NEPO",
      "input_port": "RSTn",
      "output_cell": "MOSY",
      "output_port": "qp"
    },
    "MOTY.qp -> RORU.a0": {
      "input_cell": "RORU",
      "input_port": "a0",
      "output_cell": "MOTY",
      "output_port": "qp"
    },
    "MOTY.qp -> TYMU.b": {
      "input_cell": "TYMU",
      "input_port": "b",
      "output_cell": "MOTY",
      "output_port": "qp"
    },
    "MOVU.qp -> LALU.RSTn": {
      "input_cell": "LALU",
      "input_port": "RSTn",
      "output_cell": "MOVU",
      "output_port": "qp"
    },
    "MOXE.qp -> NYZE.CLKp": {
      "input_cell": "NYZE",
      "input_port": "CLKp",
      "output_cell": "MOXE",
      "output_port": "qp"
    },
    "MOXY.qp -> LAJU.Dn": {
      "input_cell": "LAJU",
      "input_port": "Dn",
      "output_cell": "MOXY",
      "output_port": "qp"
    },
    "MOXY.qp -> MUFA.b3": {
      "input_cell": "MUFA",
      "input_port": "b3",
      "output_cell": "MOXY",
      "output_port": "qp"
    },
    "MUCE.qp -> LABE.a": {
      "input_cell": "LABE",
      "input_port": "a",
      "output_cell": "MUCE",
      "output_port": "qp"
    },
    "MUCE.qp -> LEVA.a": {
      "input_cell": "LEVA",
      "input_port": "a",
      "output_cell": "MUCE",
      "output_port": "qp"
    },
    "MUDA.qp -> LOGO.a": {
      "input_cell": "LOGO",
      "input_port": "a",
      "output_cell": "MUDA",
      "output_port": "qp"
    },
    "MUDA.qp -> MUHO.b": {
      "input_cell": "MUHO",
      "input_port": "b",
      "output_cell": "MUDA",
      "output_port": "qp"
    },
    "MUDE.qp -> SAXO.RSTn": {
      "input_cell": "SAXO",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> SUDE.RSTn": {
      "input_cell": "SUDE",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> TAHA.RSTn": {
      "input_cell": "TAHA",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> TELU.RSTn": {
      "input_cell": "TELU",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> TYPO.RSTn": {
      "input_cell": "TYPO",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> TYRY.RSTn": {
      "input_cell": "TYRY",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUDE.qp -> VYZO.RSTn": {
      "input_cell": "VYZO",
      "input_port": "RSTn",
      "output_cell": "MUDE",
      "output_port": "qp"
    },
    "MUFA.qp -> PERO.c": {
      "input_cell": "PERO",
      "input_port": "c",
      "output_cell": "MUFA",
      "output_port": "qp"
    },
    "MUFE.qp -> BUS_CPU_D05p.arg15": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg15",
      "output_cell": "MUFE",
      "output_port": "qp"
    },
    "MUGU.qn -> MUGU.Dp": {
      "input_cell": "MUGU",
      "input_port": "Dp",
      "output_cell": "MUGU",
      "output_port": "qn"
    },
    "MUGU.qp -> ASUR.a1": {
      "input_cell": "ASUR",
      "input_port": "a1",
      "output_cell": "MUGU",
      "output_port": "qp"
    },
    "MUGU.qp -> EREW.Dn": {
      "input_cell": "EREW",
      "input_port": "Dn",
      "output_cell": "MUGU",
      "output_port": "qp"
    },
    "MUGU.qp -> FETU.Dn": {
      "input_cell": "FETU",
      "input_port": "Dn",
      "output_cell": "MUGU",
      "output_port": "qp"
    },
    "MUGU.qp -> NAVO.f": {
      "input_cell": "NAVO",
      "input_port": "f",
      "output_cell": "MUGU",
      "output_port": "qp"
    },
    "MUGY.qp -> NYDU.RSTn": {
      "input_cell": "NYDU",
      "input_port": "RSTn",
      "output_cell": "MUGY",
      "output_port": "qp"
    },
    "MUHO.qp -> LUFA.a": {
      "input_cell": "LUFA",
      "input_port": "a",
      "output_cell": "MUHO",
      "output_port": "qp"
    },
    "MUKA.qp -> BUS_CPU_D01p.arg16": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg16",
      "output_cell": "MUKA",
      "output_port": "qp"
    },
    "MUKE.qp -> LACE.Dn": {
      "input_cell": "LACE",
      "input_port": "Dn",
      "output_cell": "MUKE",
      "output_port": "qp"
    },
    "MUKE.qp -> NELO.b1": {
      "input_cell": "NELO",
      "input_port": "b1",
      "output_cell": "MUKE",
      "output_port": "qp"
    },
    "MUKU.qn -> LEKE.a": {
      "input_cell": "LEKE",
      "input_port": "a",
      "output_cell": "MUKU",
      "output_port": "qn"
    },
    "MUKU.qn -> LOTO.b": {
      "input_cell": "LOTO",
      "input_port": "b",
      "output_cell": "MUKU",
      "output_port": "qn"
    },
    "MULE.qp -> LOXO.a": {
      "input_cell": "LOXO",
      "input_port": "a",
      "output_cell": "MULE",
      "output_port": "qp"
    },
    "MULO.qp -> NADA.a": {
      "input_cell": "NADA",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> NERO.a": {
      "input_cell": "NERO",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> PAGU.a": {
      "input_cell": "PAGU",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> PUXY.a": {
      "input_cell": "PUXY",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> PYMA.a": {
      "input_cell": "PYMA",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> REPA.a": {
      "input_cell": "REPA",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> ROLU.a": {
      "input_cell": "ROLU",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULO.qp -> RUGY.a": {
      "input_cell": "RUGY",
      "input_port": "a",
      "output_cell": "MULO",
      "output_port": "qp"
    },
    "MULY.qp -> BUS_CPU_D06p.arg14": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg14",
      "output_cell": "MULY",
      "output_port": "qp"
    },
    "MUME.qp -> LUBY.a": {
      "input_cell": "LUBY",
      "input_port": "a",
      "output_cell": "MUME",
      "output_port": "qp"
    },
    "MUMY.qp -> LOTE.a": {
      "input_cell": "LOTE",
      "input_port": "a",
      "output_cell": "MUMY",
      "output_port": "qp"
    },
    "MUNE.qp -> PIN_10.HI": {
      "input_cell": "PIN_10",
      "input_port": "HI",
      "output_cell": "MUNE",
      "output_port": "qp"
    },
    "MURE.qp -> PIN_57.DP": {
      "input_cell": "PIN_57",
      "input_port": "DP",
      "output_cell": "MURE",
      "output_port": "qp"
    },
    "MURU.qn -> NOLA.Dn": {
      "input_cell": "NOLA",
      "input_port": "Dn",
      "output_cell": "MURU",
      "output_port": "qn"
    },
    "MURU.qp -> NYKU.a1": {
      "input_cell": "NYKU",
      "input_port": "a1",
      "output_cell": "MURU",
      "output_port": "qp"
    },
    "MUTY.qn -> MUTY.Dp": {
      "input_cell": "MUTY",
      "input_port": "Dp",
      "output_cell": "MUTY",
      "output_port": "qn"
    },
    "MUTY.qn -> NYKO.CLKp": {
      "input_cell": "NYKO",
      "input_port": "CLKp",
      "output_cell": "MUTY",
      "output_port": "qn"
    },
    "MUTY.qp -> AMER.a1": {
      "input_cell": "AMER",
      "input_port": "a1",
      "output_cell": "MUTY",
      "output_port": "qp"
    },
    "MUTY.qp -> FYKY.Dn": {
      "input_cell": "FYKY",
      "input_port": "Dn",
      "output_cell": "MUTY",
      "output_port": "qp"
    },
    "MUTY.qp -> FYZY.Dn": {
      "input_cell": "FYZY",
      "input_port": "Dn",
      "output_cell": "MUTY",
      "output_port": "qp"
    },
    "MUTY.qp -> NAVO.d": {
      "input_cell": "NAVO",
      "input_port": "d",
      "output_cell": "MUTY",
      "output_port": "qp"
    },
    "MUVE.qp -> NUMA.c": {
      "input_cell": "NUMA",
      "input_port": "c",
      "output_cell": "MUVE",
      "output_port": "qp"
    },
    "MUVE.qp -> NUXO.c": {
      "input_cell": "NUXO",
      "input_port": "c",
      "output_cell": "MUVE",
      "output_port": "qp"
    },
    "MUVE.qp -> NYPO.c": {
      "input_cell": "NYPO",
      "input_port": "c",
      "output_cell": "MUVE",
      "output_port": "qp"
    },
    "MUVE.qp -> POBU.c": {
      "input_cell": "POBU",
      "input_port": "c",
      "output_cell": "MUVE",
      "output_port": "qp"
    },
    "MUVO.qn -> NONO.b": {
      "input_cell": "NONO",
      "input_port": "b",
      "output_cell": "MUVO",
      "output_port": "qn"
    },
    "MUVO.qp -> MULY.Dn": {
      "input_cell": "MULY",
      "input_port": "Dn",
      "output_cell": "MUVO",
      "output_port": "qp"
    },
    "MUWY.qn -> MUWY.Dp": {
      "input_cell": "MUWY",
      "input_port": "Dp",
      "output_cell": "MUWY",
      "output_port": "qn"
    },
    "MUWY.qn -> MYRO.CLKp": {
      "input_cell": "MYRO",
      "input_port": "CLKp",
      "output_cell": "MUWY",
      "output_port": "qn"
    },
    "MUWY.qp -> EBOS.a": {
      "input_cell": "EBOS",
      "input_port": "a",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> FAFO.a": {
      "input_cell": "FAFO",
      "input_port": "a",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> NAZE.b": {
      "input_cell": "NAZE",
      "input_port": "b",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> NERU.d": {
      "input_cell": "NERU",
      "input_port": "d",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> NOKO.d": {
      "input_cell": "NOKO",
      "input_port": "d",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> RYME.a": {
      "input_cell": "RYME",
      "input_port": "a",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUWY.qp -> WURY.a": {
      "input_cell": "WURY",
      "input_port": "a",
      "output_cell": "MUWY",
      "output_port": "qp"
    },
    "MUXE.qp -> LYTA.a": {
      "input_cell": "LYTA",
      "input_port": "a",
      "output_cell": "MUXE",
      "output_port": "qp"
    },
    "MUZU.qp -> MEXU.a": {
      "input_cell": "MEXU",
      "input_port": "a",
      "output_cell": "MUZU",
      "output_port": "qp"
    },
    "MYCE.qn -> NORY.b": {
      "input_cell": "NORY",
      "input_port": "b",
      "output_cell": "MYCE",
      "output_port": "qn"
    },
    "MYCE.qp -> MUFE.Dn": {
      "input_cell": "MUFE",
      "input_port": "Dn",
      "output_cell": "MYCE",
      "output_port": "qp"
    },
    "MYDE.qp -> NOZO.Dp": {
      "input_cell": "NOZO",
      "input_port": "Dp",
      "output_cell": "MYDE",
      "output_port": "qp"
    },
    "MYFA.qp -> LYCO.Dn": {
      "input_cell": "LYCO",
      "input_port": "Dn",
      "output_cell": "MYFA",
      "output_port": "qp"
    },
    "MYFU.qp -> LEXE.a": {
      "input_cell": "LEXE",
      "input_port": "a",
      "output_cell": "MYFU",
      "output_port": "qp"
    },
    "MYJY.qn -> LODO.b": {
      "input_cell": "LODO",
      "input_port": "b",
      "output_cell": "MYJY",
      "output_port": "qn"
    },
    "MYJY.qn -> LOXA.a": {
      "input_cell": "LOXA",
      "input_port": "a",
      "output_cell": "MYJY",
      "output_port": "qn"
    },
    "MYLO.qp -> NOGY.b": {
      "input_cell": "NOGY",
      "input_port": "b",
      "output_cell": "MYLO",
      "output_port": "qp"
    },
    "MYMA.qp -> RACU.c": {
      "input_cell": "RACU",
      "input_port": "c",
      "output_cell": "MYMA",
      "output_port": "qp"
    },
    "MYNU.qp -> LEKO.a": {
      "input_cell": "LEKO",
      "input_port": "a",
      "output_cell": "MYNU",
      "output_port": "qp"
    },
    "MYNY.qp -> PIN_09.HI": {
      "input_cell": "PIN_09",
      "input_port": "HI",
      "output_cell": "MYNY",
      "output_port": "qp"
    },
    "MYPA.qn -> MYLO.b": {
      "input_cell": "MYLO",
      "input_port": "b",
      "output_cell": "MYPA",
      "output_port": "qn"
    },
    "MYPA.qp -> LOVA.Dn": {
      "input_cell": "LOVA",
      "input_port": "Dn",
      "output_cell": "MYPA",
      "output_port": "qp"
    },
    "MYPU.qn -> NEZO.b": {
      "input_cell": "NEZO",
      "input_port": "b",
      "output_cell": "MYPU",
      "output_port": "qn"
    },
    "MYPU.qp -> MELE.Dn": {
      "input_cell": "MELE",
      "input_port": "Dn",
      "output_cell": "MYPU",
      "output_port": "qp"
    },
    "MYRE.qp -> LACA.a": {
      "input_cell": "LACA",
      "input_port": "a",
      "output_cell": "MYRE",
      "output_port": "qp"
    },
    "MYRO.qn -> LEXA.CLKp": {
      "input_cell": "LEXA",
      "input_port": "CLKp",
      "output_cell": "MYRO",
      "output_port": "qn"
    },
    "MYRO.qn -> MYRO.Dp": {
      "input_cell": "MYRO",
      "input_port": "Dp",
      "output_cell": "MYRO",
      "output_port": "qn"
    },
    "MYRO.qp -> DASA.a": {
      "input_cell": "DASA",
      "input_port": "a",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYRO.qp -> EMUX.a": {
      "input_cell": "EMUX",
      "input_port": "a",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYRO.qp -> NERU.e": {
      "input_cell": "NERU",
      "input_port": "e",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYRO.qp -> PEBO.b": {
      "input_cell": "PEBO",
      "input_port": "b",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYRO.qp -> TYDE.a": {
      "input_cell": "TYDE",
      "input_port": "a",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYRO.qp -> XEPO.a": {
      "input_cell": "XEPO",
      "input_port": "a",
      "output_cell": "MYRO",
      "output_port": "qp"
    },
    "MYSA.qp -> LALO.a": {
      "input_cell": "LALO",
      "input_port": "a",
      "output_cell": "MYSA",
      "output_port": "qp"
    },
    "MYSO.qp -> MOFU.a": {
      "input_cell": "MOFU",
      "input_port": "a",
      "output_cell": "MYSO",
      "output_port": "qp"
    },
    "MYSO.qp -> NYDY.a": {
      "input_cell": "NYDY",
      "input_port": "a",
      "output_cell": "MYSO",
      "output_port": "qp"
    },
    "MYTA.qp -> LAMA.a": {
      "input_cell": "LAMA",
      "input_port": "a",
      "output_cell": "MYTA",
      "output_port": "qp"
    },
    "MYTE.qn -> LARA.b": {
      "input_cell": "LARA",
      "input_port": "b",
      "output_cell": "MYTE",
      "output_port": "qn"
    },
    "MYTO.qp -> MASO.SETn": {
      "input_cell": "MASO",
      "input_port": "SETn",
      "output_cell": "MYTO",
      "output_port": "qp"
    },
    "MYTU.qn -> LUMO.a": {
      "input_cell": "LUMO",
      "input_port": "a",
      "output_cell": "MYTU",
      "output_port": "qn"
    },
    "MYTU.qn -> MYXA.b": {
      "input_cell": "MYXA",
      "input_port": "b",
      "output_cell": "MYTU",
      "output_port": "qn"
    },
    "MYVO.qp -> LOVY.CLKp": {
      "input_cell": "LOVY",
      "input_port": "CLKp",
      "output_cell": "MYVO",
      "output_port": "qp"
    },
    "MYVO.qp -> PORY.CLKp": {
      "input_cell": "PORY",
      "input_port": "CLKp",
      "output_cell": "MYVO",
      "output_port": "qp"
    },
    "MYVO.qp -> VYBO.c": {
      "input_cell": "VYBO",
      "input_port": "c",
      "output_cell": "MYVO",
      "output_port": "qp"
    },
    "MYVY.qp -> NEPO.SETn": {
      "input_cell": "NEPO",
      "input_port": "SETn",
      "output_cell": "MYVY",
      "output_port": "qp"
    },
    "MYXA.qp -> NATY.SETn": {
      "input_cell": "NATY",
      "input_port": "SETn",
      "output_cell": "MYXA",
      "output_port": "qp"
    },
    "MYXE.qp -> LEHO.a": {
      "input_cell": "LEHO",
      "input_port": "a",
      "output_cell": "MYXE",
      "output_port": "qp"
    },
    "MYZO.qp -> LYKU.a": {
      "input_cell": "LYKU",
      "input_port": "a",
      "output_cell": "MYZO",
      "output_port": "qp"
    },
    "MYZU.qp -> LOPE.SETn": {
      "input_cell": "LOPE",
      "input_port": "SETn",
      "output_cell": "MYZU",
      "output_port": "qp"
    },
    "NABE.qp -> MOVU.a": {
      "input_cell": "MOVU",
      "input_port": "a",
      "output_cell": "NABE",
      "output_port": "qp"
    },
    "NABO.qp -> BUS_CPU_D01p.arg02": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg02",
      "output_cell": "NABO",
      "output_port": "qp"
    },
    "NADA.qp -> PERU.Dp": {
      "input_cell": "PERU",
      "input_port": "Dp",
      "output_cell": "NADA",
      "output_port": "qp"
    },
    "NADY.qp -> PYBO.RSTn": {
      "input_cell": "PYBO",
      "input_port": "RSTn",
      "output_cell": "NADY",
      "output_port": "qp"
    },
    "NAFA.qn -> EVAX.Dn": {
      "input_cell": "EVAX",
      "input_port": "Dn",
      "output_cell": "NAFA",
      "output_port": "qn"
    },
    "NAFA.qn -> MANO.a1": {
      "input_cell": "MANO",
      "input_port": "a1",
      "output_cell": "NAFA",
      "output_port": "qn"
    },
    "NAFA.qp -> POLY.Dn": {
      "input_cell": "POLY",
      "input_port": "Dn",
      "output_cell": "NAFA",
      "output_port": "qp"
    },
    "NAFU.qn -> NUPA.a": {
      "input_cell": "NUPA",
      "input_port": "a",
      "output_cell": "NAFU",
      "output_port": "qn"
    },
    "NAFU.qp -> MERA.Dn": {
      "input_cell": "MERA",
      "input_port": "Dn",
      "output_cell": "NAFU",
      "output_port": "qp"
    },
    "NAFY.qp -> NYKA.RSTn": {
      "input_cell": "NYKA",
      "input_port": "RSTn",
      "output_cell": "NAFY",
      "output_port": "qp"
    },
    "NAFY.qp -> PORY.RSTn": {
      "input_cell": "PORY",
      "input_port": "RSTn",
      "output_cell": "NAFY",
      "output_port": "qp"
    },
    "NAGA.qn -> POMO.a": {
      "input_cell": "POMO",
      "input_port": "a",
      "output_cell": "NAGA",
      "output_port": "qn"
    },
    "NAGA.qp -> PYGU.Dn": {
      "input_cell": "PYGU",
      "input_port": "Dn",
      "output_cell": "NAGA",
      "output_port": "qp"
    },
    "NAJA.qp -> PYBO.SETn": {
      "input_cell": "PYBO",
      "input_port": "SETn",
      "output_cell": "NAJA",
      "output_port": "qp"
    },
    "NAKO.qp -> MOFU.b": {
      "input_cell": "MOFU",
      "input_port": "b",
      "output_cell": "NAKO",
      "output_port": "qp"
    },
    "NAKO.qp -> NOGU.a": {
      "input_cell": "NOGU",
      "input_port": "a",
      "output_cell": "NAKO",
      "output_port": "qp"
    },
    "NAKY.qn -> NAKY.Dp": {
      "input_cell": "NAKY",
      "input_port": "Dp",
      "output_cell": "NAKY",
      "output_port": "qn"
    },
    "NAKY.qn -> PYRO.CLKp": {
      "input_cell": "PYRO",
      "input_port": "CLKp",
      "output_cell": "NAKY",
      "output_port": "qn"
    },
    "NAKY.qp -> AMET.a1": {
      "input_cell": "AMET",
      "input_port": "a1",
      "output_cell": "NAKY",
      "output_port": "qp"
    },
    "NAKY.qp -> ECAL.Dn": {
      "input_cell": "ECAL",
      "input_port": "Dn",
      "output_cell": "NAKY",
      "output_port": "qp"
    },
    "NAKY.qp -> FODO.Dn": {
      "input_cell": "FODO",
      "input_port": "Dn",
      "output_cell": "NAKY",
      "output_port": "qp"
    },
    "NAKY.qp -> NAVO.a": {
      "input_cell": "NAVO",
      "input_port": "a",
      "output_cell": "NAKY",
      "output_port": "qp"
    },
    "NALE.qp -> NUMA.a": {
      "input_cell": "NUMA",
      "input_port": "a",
      "output_cell": "NALE",
      "output_port": "qp"
    },
    "NALE.qp -> NYPO.a": {
      "input_cell": "NYPO",
      "input_port": "a",
      "output_cell": "NALE",
      "output_port": "qp"
    },
    "NAPO.qn -> NAPO.Dp": {
      "input_cell": "NAPO",
      "input_port": "Dp",
      "output_cell": "NAPO",
      "output_port": "qn"
    },
    "NAPO.qp -> MAGU.a": {
      "input_cell": "MAGU",
      "input_port": "a",
      "output_cell": "NAPO",
      "output_port": "qp"
    },
    "NARO.qp -> PYZY.b": {
      "input_cell": "PYZY",
      "input_port": "b",
      "output_cell": "NARO",
      "output_port": "qp"
    },
    "NASA.qn -> NEZE.a": {
      "input_cell": "NEZE",
      "input_port": "a",
      "output_cell": "NASA",
      "output_port": "qn"
    },
    "NASA.qn -> NUTE.b": {
      "input_cell": "NUTE",
      "input_port": "b",
      "output_cell": "NASA",
      "output_port": "qn"
    },
    "NATY.qp -> MYZO.b": {
      "input_cell": "MYZO",
      "input_port": "b",
      "output_cell": "NATY",
      "output_port": "qp"
    },
    "NATY.qp -> PYJO.Dp": {
      "input_cell": "PYJO",
      "input_port": "Dp",
      "output_cell": "NATY",
      "output_port": "qp"
    },
    "NAVO.qp -> NOLO.a": {
      "input_cell": "NOLO",
      "input_port": "a",
      "output_cell": "NAVO",
      "output_port": "qp"
    },
    "NAXY.qp -> POWU.b": {
      "input_cell": "POWU",
      "input_port": "b",
      "output_cell": "NAXY",
      "output_port": "qp"
    },
    "NAZE.qp -> PAFU.b": {
      "input_cell": "PAFU",
      "input_port": "b",
      "output_cell": "NAZE",
      "output_port": "qp"
    },
    "NEDA.qp -> PYBO.Dp": {
      "input_cell": "PYBO",
      "input_port": "Dp",
      "output_cell": "NEDA",
      "output_port": "qp"
    },
    "NEFO.qn -> NAJA.b": {
      "input_cell": "NAJA",
      "input_port": "b",
      "output_cell": "NEFO",
      "output_port": "qn"
    },
    "NEFO.qn -> NOBO.a": {
      "input_cell": "NOBO",
      "input_port": "a",
      "output_cell": "NEFO",
      "output_port": "qn"
    },
    "NEFY.qn -> MUTY.CLKp": {
      "input_cell": "MUTY",
      "input_port": "CLKp",
      "output_cell": "NEFY",
      "output_port": "qn"
    },
    "NEFY.qn -> NEFY.Dp": {
      "input_cell": "NEFY",
      "input_port": "Dp",
      "output_cell": "NEFY",
      "output_port": "qn"
    },
    "NEFY.qp -> APOK.a1": {
      "input_cell": "APOK",
      "input_port": "a1",
      "output_cell": "NEFY",
      "output_port": "qp"
    },
    "NEFY.qp -> FAGO.Dn": {
      "input_cell": "FAGO",
      "input_port": "Dn",
      "output_cell": "NEFY",
      "output_port": "qp"
    },
    "NEFY.qp -> FUHE.Dn": {
      "input_cell": "FUHE",
      "input_port": "Dn",
      "output_cell": "NEFY",
      "output_port": "qp"
    },
    "NEFY.qp -> NAVO.c": {
      "input_cell": "NAVO",
      "input_port": "c",
      "output_cell": "NEFY",
      "output_port": "qp"
    },
    "NEJY.qn -> PADO.Dn": {
      "input_cell": "PADO",
      "input_port": "Dn",
      "output_cell": "NEJY",
      "output_port": "qn"
    },
    "NELA.qp -> BUS_CPU_D00p.arg03": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg03",
      "output_cell": "NELA",
      "output_port": "qp"
    },
    "NELE.qp -> PAFU.a": {
      "input_cell": "PAFU",
      "input_port": "a",
      "output_cell": "NELE",
      "output_port": "qp"
    },
    "NELO.qp -> PERO.a": {
      "input_cell": "PERO",
      "input_port": "a",
      "output_cell": "NELO",
      "output_port": "qp"
    },
    "NENE.qn -> PAGA.a": {
      "input_cell": "PAGA",
      "input_port": "a",
      "output_cell": "NENE",
      "output_port": "qn"
    },
    "NENE.qp -> PELA.Dn": {
      "input_cell": "PELA",
      "input_port": "Dn",
      "output_cell": "NENE",
      "output_port": "qp"
    },
    "NENY.qp -> POTU.b": {
      "input_cell": "POTU",
      "input_port": "b",
      "output_cell": "NENY",
      "output_port": "qp"
    },
    "NEPO.qp -> MODU.Dp": {
      "input_cell": "MODU",
      "input_port": "Dp",
      "output_cell": "NEPO",
      "output_port": "qp"
    },
    "NERO.qp -> POVY.Dp": {
      "input_cell": "POVY",
      "input_port": "Dp",
      "output_cell": "NERO",
      "output_port": "qp"
    },
    "NERU.qp -> MEDA.Dp": {
      "input_cell": "MEDA",
      "input_port": "Dp",
      "output_cell": "NERU",
      "output_port": "qp"
    },
    "NESO.qn -> NAZE.a": {
      "input_cell": "NAZE",
      "input_port": "a",
      "output_cell": "NESO",
      "output_port": "qn"
    },
    "NESO.qp -> PUNU.Dn": {
      "input_cell": "PUNU",
      "input_port": "Dn",
      "output_cell": "NESO",
      "output_port": "qp"
    },
    "NETA.qp -> ASUL.a": {
      "input_cell": "ASUL",
      "input_port": "a",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> RESO.OEp": {
      "input_cell": "RESO",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> ROHA.OEp": {
      "input_cell": "ROHA",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> RUSA.OEp": {
      "input_cell": "RUSA",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> SEZU.OEp": {
      "input_cell": "SEZU",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> SUVO.OEp": {
      "input_cell": "SUVO",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> TOBO.OEp": {
      "input_cell": "TOBO",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> VAPY.OEp": {
      "input_cell": "VAPY",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> VEJY.OEp": {
      "input_cell": "VEJY",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> VURY.OEp": {
      "input_cell": "VURY",
      "input_port": "OEp",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NETA.qp -> XUCY.a": {
      "input_cell": "XUCY",
      "input_port": "a",
      "output_cell": "NETA",
      "output_port": "qp"
    },
    "NEVU.qp -> PAFU.e": {
      "input_cell": "PAFU",
      "input_port": "e",
      "output_cell": "NEVU",
      "output_port": "qp"
    },
    "NEVY.qp -> PUVA.a": {
      "input_cell": "PUVA",
      "input_port": "a",
      "output_cell": "NEVY",
      "output_port": "qp"
    },
    "NEXA.qp -> NOZO.RSTn": {
      "input_cell": "NOZO",
      "input_port": "RSTn",
      "output_cell": "NEXA",
      "output_port": "qp"
    },
    "NEZE.qp -> NYHA.b": {
      "input_cell": "NYHA",
      "input_port": "b",
      "output_cell": "NEZE",
      "output_port": "qp"
    },
    "NEZO.qp -> PUKY.b": {
      "input_cell": "PUKY",
      "input_port": "b",
      "output_cell": "NEZO",
      "output_port": "qp"
    },
    "NOBO.qp -> NADY.b": {
      "input_cell": "NADY",
      "input_port": "b",
      "output_cell": "NOBO",
      "output_port": "qp"
    },
    "NOCU.qp -> PORE.a": {
      "input_cell": "PORE",
      "input_port": "a",
      "output_cell": "NOCU",
      "output_port": "qp"
    },
    "NOFE.qn -> PUWU.b": {
      "input_cell": "PUWU",
      "input_port": "b",
      "output_cell": "NOFE",
      "output_port": "qn"
    },
    "NOFE.qp -> MUKA.Dn": {
      "input_cell": "MUKA",
      "input_port": "Dn",
      "output_cell": "NOFE",
      "output_port": "qp"
    },
    "NOFU.qp -> NOGU.b": {
      "input_cell": "NOGU",
      "input_port": "b",
      "output_cell": "NOFU",
      "output_port": "qp"
    },
    "NOFU.qp -> NYDY.c": {
      "input_cell": "NYDY",
      "input_port": "c",
      "output_cell": "NOFU",
      "output_port": "qp"
    },
    "NOFU.qp -> XUHA.a": {
      "input_cell": "XUHA",
      "input_port": "a",
      "output_cell": "NOFU",
      "output_port": "qp"
    },
    "NOGU.qp -> NENY.a": {
      "input_cell": "NENY",
      "input_port": "a",
      "output_cell": "NOGU",
      "output_port": "qp"
    },
    "NOGU.qp -> NETA.b": {
      "input_cell": "NETA",
      "input_port": "b",
      "output_cell": "NOGU",
      "output_port": "qp"
    },
    "NOGY.qp -> NUKO.a": {
      "input_cell": "NUKO",
      "input_port": "a",
      "output_cell": "NOGY",
      "output_port": "qp"
    },
    "NOJO.qp -> PALO.b": {
      "input_cell": "PALO",
      "input_port": "b",
      "output_cell": "NOJO",
      "output_port": "qp"
    },
    "NOKE.qn -> PUHO.b": {
      "input_cell": "PUHO",
      "input_port": "b",
      "output_cell": "NOKE",
      "output_port": "qn"
    },
    "NOKE.qp -> MOKO.Dn": {
      "input_cell": "MOKO",
      "input_port": "Dn",
      "output_cell": "NOKE",
      "output_port": "qp"
    },
    "NOKO.qp -> MYTA.Dp": {
      "input_cell": "MYTA",
      "input_port": "Dp",
      "output_cell": "NOKO",
      "output_port": "qp"
    },
    "NOLA.qp -> BUS_CPU_D02p.arg20": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg20",
      "output_cell": "NOLA",
      "output_port": "qp"
    },
    "NOLO.qp -> MYTE.Dp": {
      "input_cell": "MYTE",
      "input_port": "Dp",
      "output_cell": "NOLO",
      "output_port": "qp"
    },
    "NOLY.qp -> NEXA.b": {
      "input_cell": "NEXA",
      "input_port": "b",
      "output_cell": "NOLY",
      "output_port": "qp"
    },
    "NONO.qp -> PUKY.d": {
      "input_cell": "PUKY",
      "input_port": "d",
      "output_cell": "NONO",
      "output_port": "qp"
    },
    "NOPA.qn -> NUNY.b": {
      "input_cell": "NUNY",
      "input_port": "b",
      "output_cell": "NOPA",
      "output_port": "qn"
    },
    "NORY.qp -> PUKY.c": {
      "input_cell": "PUKY",
      "input_port": "c",
      "output_cell": "NORY",
      "output_port": "qp"
    },
    "NOZO.qp -> MOJU.Dp": {
      "input_cell": "MOJU",
      "input_port": "Dp",
      "output_cell": "NOZO",
      "output_port": "qp"
    },
    "NUCA.qp -> MADA.b": {
      "input_cell": "MADA",
      "input_port": "b",
      "output_cell": "NUCA",
      "output_port": "qp"
    },
    "NUDU.qn -> NOLY.a": {
      "input_cell": "NOLY",
      "input_port": "a",
      "output_cell": "NUDU",
      "output_port": "qn"
    },
    "NUDU.qn -> NYXO.b": {
      "input_cell": "NYXO",
      "input_port": "b",
      "output_cell": "NUDU",
      "output_port": "qn"
    },
    "NUFA.qp -> NOGY.a": {
      "input_cell": "NOGY",
      "input_port": "a",
      "output_cell": "NUFA",
      "output_port": "qp"
    },
    "NUGA.qn -> PUSO.Dn": {
      "input_cell": "PUSO",
      "input_port": "Dn",
      "output_cell": "NUGA",
      "output_port": "qn"
    },
    "NUGA.qp -> MERY.a": {
      "input_cell": "MERY",
      "input_port": "a",
      "output_cell": "NUGA",
      "output_port": "qp"
    },
    "NUGA.qp -> NYDU.Dp": {
      "input_cell": "NYDU",
      "input_port": "Dp",
      "output_cell": "NUGA",
      "output_port": "qp"
    },
    "NUKA.qn -> PEZO.a": {
      "input_cell": "PEZO",
      "input_port": "a",
      "output_cell": "NUKA",
      "output_port": "qn"
    },
    "NUKA.qp -> POLO.Dn": {
      "input_cell": "POLO",
      "input_port": "Dn",
      "output_cell": "NUKA",
      "output_port": "qp"
    },
    "NUKE.qp -> MODA.Dp": {
      "input_cell": "MODA",
      "input_port": "Dp",
      "output_cell": "NUKE",
      "output_port": "qp"
    },
    "NUKO.qp -> PANY.a": {
      "input_cell": "PANY",
      "input_port": "a",
      "output_cell": "NUKO",
      "output_port": "qp"
    },
    "NUKO.qp -> PYCO.Dp": {
      "input_cell": "PYCO",
      "input_port": "Dp",
      "output_cell": "NUKO",
      "output_port": "qp"
    },
    "NUKU.qn -> PASE.b": {
      "input_cell": "PASE",
      "input_port": "b",
      "output_cell": "NUKU",
      "output_port": "qn"
    },
    "NUKU.qp -> MARA.Dn": {
      "input_cell": "MARA",
      "input_port": "Dn",
      "output_cell": "NUKU",
      "output_port": "qp"
    },
    "NULO.qn -> NOJO.a": {
      "input_cell": "NOJO",
      "input_port": "a",
      "output_cell": "NULO",
      "output_port": "qn"
    },
    "NULO.qp -> MEGA.Dn": {
      "input_cell": "MEGA",
      "input_port": "Dn",
      "output_cell": "NULO",
      "output_port": "qp"
    },
    "NULY.qp -> POKA.a": {
      "input_cell": "POKA",
      "input_port": "a",
      "output_cell": "NULY",
      "output_port": "qp"
    },
    "NUMA.qp -> NELO.a1": {
      "input_cell": "NELO",
      "input_port": "a1",
      "output_cell": "NUMA",
      "output_port": "qp"
    },
    "NUMA.qp -> NURA.b1": {
      "input_cell": "NURA",
      "input_port": "b1",
      "output_cell": "NUMA",
      "output_port": "qp"
    },
    "NUNU.qp -> PYNU.SETp": {
      "input_cell": "PYNU",
      "input_port": "SETp",
      "output_cell": "NUNU",
      "output_port": "qp"
    },
    "NUNY.qp -> NYFO.a": {
      "input_cell": "NYFO",
      "input_port": "a",
      "output_cell": "NUNY",
      "output_port": "qp"
    },
    "NUNY.qp -> PUKU.b": {
      "input_cell": "PUKU",
      "input_port": "b",
      "output_cell": "NUNY",
      "output_port": "qp"
    },
    "NUPA.qp -> PALO.e": {
      "input_cell": "PALO",
      "input_port": "e",
      "output_cell": "NUPA",
      "output_port": "qp"
    },
    "NUPO.qp -> NUXO.b": {
      "input_cell": "NUXO",
      "input_port": "b",
      "output_cell": "NUPO",
      "output_port": "qp"
    },
    "NUPO.qp -> NYPO.b": {
      "input_cell": "NYPO",
      "input_port": "b",
      "output_cell": "NUPO",
      "output_port": "qp"
    },
    "NURA.qp -> PATY.a": {
      "input_cell": "PATY",
      "input_port": "a",
      "output_cell": "NURA",
      "output_port": "qp"
    },
    "NURO.qp -> MASO.Dp": {
      "input_cell": "MASO",
      "input_port": "Dp",
      "output_cell": "NURO",
      "output_port": "qp"
    },
    "NURO.qp -> MEFU.c": {
      "input_cell": "MEFU",
      "input_port": "c",
      "output_cell": "NURO",
      "output_port": "qp"
    },
    "NUSY.qp -> NURA.a3": {
      "input_cell": "NURA",
      "input_port": "a3",
      "output_cell": "NUSY",
      "output_port": "qp"
    },
    "NUSY.qp -> PABA.Dn": {
      "input_cell": "PABA",
      "input_port": "Dn",
      "output_cell": "NUSY",
      "output_port": "qp"
    },
    "NUTE.qp -> NEDA.SETn": {
      "input_cell": "NEDA",
      "input_port": "SETn",
      "output_cell": "NUTE",
      "output_port": "qp"
    },
    "NUTO.qn -> MUGU.CLKp": {
      "input_cell": "MUGU",
      "input_port": "CLKp",
      "output_cell": "NUTO",
      "output_port": "qn"
    },
    "NUTO.qn -> NUTO.Dp": {
      "input_cell": "NUTO",
      "input_port": "Dp",
      "output_cell": "NUTO",
      "output_port": "qn"
    },
    "NUTO.qp -> ATYR.a1": {
      "input_cell": "ATYR",
      "input_port": "a1",
      "output_cell": "NUTO",
      "output_port": "qp"
    },
    "NUTO.qp -> ETEG.Dn": {
      "input_cell": "ETEG",
      "input_port": "Dn",
      "output_cell": "NUTO",
      "output_port": "qp"
    },
    "NUTO.qp -> FYDU.Dn": {
      "input_cell": "FYDU",
      "input_port": "Dn",
      "output_cell": "NUTO",
      "output_port": "qp"
    },
    "NUTY.qn -> PEGY.Dn": {
      "input_cell": "PEGY",
      "input_port": "Dn",
      "output_cell": "NUTY",
      "output_port": "qn"
    },
    "NUVA.qp -> PIN_44.DP": {
      "input_cell": "PIN_44",
      "input_port": "DP",
      "output_cell": "NUVA",
      "output_port": "qp"
    },
    "NUVY.qp -> BUS_CPU_D07p.arg00": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg00",
      "output_cell": "NUVY",
      "output_port": "qp"
    },
    "NUXO.qp -> NELO.a2": {
      "input_cell": "NELO",
      "input_port": "a2",
      "output_cell": "NUXO",
      "output_port": "qp"
    },
    "NUXO.qp -> NURA.b2": {
      "input_cell": "NURA",
      "input_port": "b2",
      "output_cell": "NUXO",
      "output_port": "qp"
    },
    "NYBE.qp -> PUCO.a": {
      "input_cell": "PUCO",
      "input_port": "a",
      "output_cell": "NYBE",
      "output_port": "qp"
    },
    "NYBO.qp -> PAVY.Dp": {
      "input_cell": "PAVY",
      "input_port": "Dp",
      "output_cell": "NYBO",
      "output_port": "qp"
    },
    "NYBO.qp -> SIG_CPU_INT_TIMER.Dp": {
      "input_cell": "SIG_CPU_INT_TIMER",
      "input_port": "Dp",
      "output_cell": "NYBO",
      "output_port": "qp"
    },
    "NYDO.qn -> FUSY.Dn": {
      "input_cell": "FUSY",
      "input_port": "Dn",
      "output_cell": "NYDO",
      "output_port": "qn"
    },
    "NYDO.qn -> MALE.a1": {
      "input_cell": "MALE",
      "input_port": "a1",
      "output_cell": "NYDO",
      "output_port": "qn"
    },
    "NYDO.qp -> PANE.Dn": {
      "input_cell": "PANE",
      "input_port": "Dn",
      "output_cell": "NYDO",
      "output_port": "qp"
    },
    "NYDU.qn -> MERY.b": {
      "input_cell": "MERY",
      "input_port": "b",
      "output_cell": "NYDU",
      "output_port": "qn"
    },
    "NYDY.qp -> METE.a": {
      "input_cell": "METE",
      "input_port": "a",
      "output_cell": "NYDY",
      "output_port": "qp"
    },
    "NYFO.qp -> MOSU.a": {
      "input_cell": "MOSU",
      "input_port": "a",
      "output_cell": "NYFO",
      "output_port": "qp"
    },
    "NYGO.qp -> PUSY.a": {
      "input_cell": "PUSY",
      "input_port": "a",
      "output_cell": "NYGO",
      "output_port": "qp"
    },
    "NYGY.qn -> EXYF.Dn": {
      "input_cell": "EXYF",
      "input_port": "Dn",
      "output_cell": "NYGY",
      "output_port": "qn"
    },
    "NYGY.qn -> MOJY.a1": {
      "input_cell": "MOJY",
      "input_port": "a1",
      "output_cell": "NYGY",
      "output_port": "qn"
    },
    "NYGY.qp -> PARE.Dn": {
      "input_cell": "PARE",
      "input_port": "Dn",
      "output_cell": "NYGY",
      "output_port": "qp"
    },
    "NYHA.qp -> NEDA.RSTn": {
      "input_cell": "NEDA",
      "input_port": "RSTn",
      "output_cell": "NYHA",
      "output_port": "qp"
    },
    "NYKA.qp -> PORY.Dp": {
      "input_cell": "PORY",
      "input_port": "Dp",
      "output_cell": "NYKA",
      "output_port": "qp"
    },
    "NYKA.qp -> SUVU.c": {
      "input_cell": "SUVU",
      "input_port": "c",
      "output_cell": "NYKA",
      "output_port": "qp"
    },
    "NYKE.qn -> PYRE.Dn": {
      "input_cell": "PYRE",
      "input_port": "Dn",
      "output_cell": "NYKE",
      "output_port": "qn"
    },
    "NYKE.qp -> PETU.a1": {
      "input_cell": "PETU",
      "input_port": "a1",
      "output_cell": "NYKE",
      "output_port": "qp"
    },
    "NYKO.qn -> NYKO.Dp": {
      "input_cell": "NYKO",
      "input_port": "Dp",
      "output_cell": "NYKO",
      "output_port": "qn"
    },
    "NYKO.qn -> PYLO.CLKp": {
      "input_cell": "PYLO",
      "input_port": "CLKp",
      "output_cell": "NYKO",
      "output_port": "qn"
    },
    "NYKO.qp -> ATEM.a1": {
      "input_cell": "ATEM",
      "input_port": "a1",
      "output_cell": "NYKO",
      "output_port": "qp"
    },
    "NYKO.qp -> DAMU.Dn": {
      "input_cell": "DAMU",
      "input_port": "Dn",
      "output_cell": "NYKO",
      "output_port": "qp"
    },
    "NYKO.qp -> ELUG.Dn": {
      "input_cell": "ELUG",
      "input_port": "Dn",
      "output_cell": "NYKO",
      "output_port": "qp"
    },
    "NYKO.qp -> NAVO.e": {
      "input_cell": "NAVO",
      "input_port": "e",
      "output_cell": "NYKO",
      "output_port": "qp"
    },
    "NYKU.qp -> NADA.b": {
      "input_cell": "NADA",
      "input_port": "b",
      "output_cell": "NYKU",
      "output_port": "qp"
    },
    "NYLU.qp -> MEFU.b": {
      "input_cell": "MEFU",
      "input_port": "b",
      "output_cell": "NYLU",
      "output_port": "qp"
    },
    "NYLU.qp -> PEFU.Dp": {
      "input_cell": "PEFU",
      "input_port": "Dp",
      "output_cell": "NYLU",
      "output_port": "qp"
    },
    "NYPE.qn -> MEDA.CLKp": {
      "input_cell": "MEDA",
      "input_port": "CLKp",
      "output_cell": "NYPE",
      "output_port": "qn"
    },
    "NYPE.qp -> MYTA.CLKp": {
      "input_cell": "MYTA",
      "input_port": "CLKp",
      "output_cell": "NYPE",
      "output_port": "qp"
    },
    "NYPE.qp -> POPU.CLKp": {
      "input_cell": "POPU",
      "input_port": "CLKp",
      "output_cell": "NYPE",
      "output_port": "qp"
    },
    "NYPO.qp -> NELO.a0": {
      "input_cell": "NELO",
      "input_port": "a0",
      "output_cell": "NYPO",
      "output_port": "qp"
    },
    "NYPO.qp -> NURA.b0": {
      "input_cell": "NURA",
      "input_port": "b0",
      "output_cell": "NYPO",
      "output_port": "qp"
    },
    "NYRE.qp -> PEGE.a0": {
      "input_cell": "PEGE",
      "input_port": "a0",
      "output_cell": "NYRE",
      "output_port": "qp"
    },
    "NYRO.qn -> PEBO.a": {
      "input_cell": "PEBO",
      "input_port": "a",
      "output_cell": "NYRO",
      "output_port": "qn"
    },
    "NYRO.qp -> PODA.Dn": {
      "input_cell": "PODA",
      "input_port": "Dn",
      "output_cell": "NYRO",
      "output_port": "qp"
    },
    "NYTU.qp -> NOGY.e": {
      "input_cell": "NOGY",
      "input_port": "e",
      "output_cell": "NYTU",
      "output_port": "qp"
    },
    "NYVA.qn -> NYVA.Dp": {
      "input_cell": "NYVA",
      "input_port": "Dp",
      "output_cell": "NYVA",
      "output_port": "qn"
    },
    "NYVA.qp -> MOCE.b": {
      "input_cell": "MOCE",
      "input_port": "b",
      "output_cell": "NYVA",
      "output_port": "qp"
    },
    "NYVA.qp -> NOFU.a": {
      "input_cell": "NOFU",
      "input_port": "a",
      "output_cell": "NYVA",
      "output_port": "qp"
    },
    "NYXO.qp -> NOZO.SETn": {
      "input_cell": "NOZO",
      "input_port": "SETn",
      "output_cell": "NYXO",
      "output_port": "qp"
    },
    "NYXU.qp -> LAXU.RSTn": {
      "input_cell": "LAXU",
      "input_port": "RSTn",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> LONY.SETn": {
      "input_cell": "LONY",
      "input_port": "SETn",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> LOVY.RSTn": {
      "input_cell": "LOVY",
      "input_port": "RSTn",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> LOZE.a": {
      "input_cell": "LOZE",
      "input_port": "a",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> LUXA.a": {
      "input_cell": "LUXA",
      "input_port": "a",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> MESU.RSTn": {
      "input_cell": "MESU",
      "input_port": "RSTn",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> MOCE.c": {
      "input_cell": "MOCE",
      "input_port": "c",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYXU.qp -> NYVA.RSTn": {
      "input_cell": "NYVA",
      "input_port": "RSTn",
      "output_cell": "NYXU",
      "output_port": "qp"
    },
    "NYZE.qn -> POVA.b": {
      "input_cell": "POVA",
      "input_port": "b",
      "output_cell": "NYZE",
      "output_port": "qn"
    },
    "PABA.qp -> BUS_CPU_D01p.arg12": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg12",
      "output_cell": "PABA",
      "output_port": "qp"
    },
    "PABE.qp -> NURO.SETn": {
      "input_cell": "NURO",
      "input_port": "SETn",
      "output_cell": "PABE",
      "output_port": "qp"
    },
    "PACY.qp -> SAJA.Dn": {
      "input_cell": "SAJA",
      "input_port": "Dn",
      "output_cell": "PACY",
      "output_port": "qp"
    },
    "PACY.qp -> SELE.Dn": {
      "input_cell": "SELE",
      "input_port": "Dn",
      "output_cell": "PACY",
      "output_port": "qp"
    },
    "PADO.qp -> BUS_CPU_D03p.arg02": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg02",
      "output_cell": "PADO",
      "output_port": "qp"
    },
    "PAFU.qp -> ROGE.a": {
      "input_cell": "ROGE",
      "input_port": "a",
      "output_cell": "PAFU",
      "output_port": "qp"
    },
    "PAGA.qp -> PALO.c": {
      "input_cell": "PALO",
      "input_port": "c",
      "output_cell": "PAGA",
      "output_port": "qp"
    },
    "PAGO.qp -> RUPO.SETp": {
      "input_cell": "RUPO",
      "input_port": "SETp",
      "output_cell": "PAGO",
      "output_port": "qp"
    },
    "PAGU.qp -> NUGA.Dp": {
      "input_cell": "NUGA",
      "input_port": "Dp",
      "output_cell": "PAGU",
      "output_port": "qp"
    },
    "PAHA.qp -> PASO.a": {
      "input_cell": "PASO",
      "input_port": "a",
      "output_cell": "PAHA",
      "output_port": "qp"
    },
    "PAHA.qp -> ROXY.SETp": {
      "input_cell": "ROXY",
      "input_port": "SETp",
      "output_cell": "PAHA",
      "output_port": "qp"
    },
    "PAHO.qp -> RUJU.a": {
      "input_cell": "RUJU",
      "input_port": "a",
      "output_cell": "PAHO",
      "output_port": "qp"
    },
    "PAHY.qp -> PIN_15.LO": {
      "input_cell": "PIN_15",
      "input_port": "LO",
      "output_cell": "PAHY",
      "output_port": "qp"
    },
    "PALO.qp -> NELE.a": {
      "input_cell": "NELE",
      "input_port": "a",
      "output_cell": "PALO",
      "output_port": "qp"
    },
    "PALU.qp -> NUKE.Dp": {
      "input_cell": "NUKE",
      "input_port": "Dp",
      "output_cell": "PALU",
      "output_port": "qp"
    },
    "PALY.qp -> ROPO.Dp": {
      "input_cell": "ROPO",
      "input_port": "Dp",
      "output_cell": "PALY",
      "output_port": "qp"
    },
    "PAMO.qp -> ROSA.SETn": {
      "input_cell": "ROSA",
      "input_port": "SETn",
      "output_cell": "PAMO",
      "output_port": "qp"
    },
    "PAMY.qp -> RORE.a": {
      "input_cell": "RORE",
      "input_port": "a",
      "output_cell": "PAMY",
      "output_port": "qp"
    },
    "PAMY.qp -> ROXU.a": {
      "input_cell": "ROXU",
      "input_port": "a",
      "output_cell": "PAMY",
      "output_port": "qp"
    },
    "PANE.qp -> BUS_CPU_D03p.arg00": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg00",
      "output_cell": "PANE",
      "output_port": "qp"
    },
    "PANY.qp -> RYFA.Dp": {
      "input_cell": "RYFA",
      "input_port": "Dp",
      "output_cell": "PANY",
      "output_port": "qp"
    },
    "PARA.qn -> ERAF.Dn": {
      "input_cell": "ERAF",
      "input_port": "Dn",
      "output_cell": "PARA",
      "output_port": "qn"
    },
    "PARA.qn -> PAMY.a1": {
      "input_cell": "PAMY",
      "input_port": "a1",
      "output_cell": "PARA",
      "output_port": "qn"
    },
    "PARA.qp -> REMA.Dn": {
      "input_cell": "REMA",
      "input_port": "Dn",
      "output_cell": "PARA",
      "output_port": "qp"
    },
    "PARE.qp -> BUS_CPU_D04p.arg00": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg00",
      "output_cell": "PARE",
      "output_port": "qp"
    },
    "PARU.qp -> REPU.a": {
      "input_cell": "REPU",
      "input_port": "a",
      "output_cell": "PARU",
      "output_port": "qp"
    },
    "PARU.qp -> SADU.b": {
      "input_cell": "SADU",
      "input_port": "b",
      "output_cell": "PARU",
      "output_port": "qp"
    },
    "PARU.qp -> SUKO.b2": {
      "input_cell": "SUKO",
      "input_port": "b2",
      "output_cell": "PARU",
      "output_port": "qp"
    },
    "PARU.qp -> TOLU.a": {
      "input_cell": "TOLU",
      "input_port": "a",
      "output_cell": "PARU",
      "output_port": "qp"
    },
    "PASE.qp -> PUKY.e": {
      "input_cell": "PUKY",
      "input_port": "e",
      "output_cell": "PASE",
      "output_port": "qp"
    },
    "PASO.qp -> ROGA.RSTn": {
      "input_cell": "ROGA",
      "input_port": "RSTn",
      "output_cell": "PASO",
      "output_port": "qp"
    },
    "PASO.qp -> RUBU.RSTn": {
      "input_cell": "RUBU",
      "input_port": "RSTn",
      "output_cell": "PASO",
      "output_port": "qp"
    },
    "PASO.qp -> RYKU.RSTn": {
      "input_cell": "RYKU",
      "input_port": "RSTn",
      "output_cell": "PASO",
      "output_port": "qp"
    },
    "PATE.qp -> PAMY.a0": {
      "input_cell": "PAMY",
      "input_port": "a0",
      "output_cell": "PATE",
      "output_port": "qp"
    },
    "PATY.qp -> RAVO.a": {
      "input_cell": "RAVO",
      "input_port": "a",
      "output_cell": "PATY",
      "output_port": "qp"
    },
    "PAVO.qp -> NELO.b3": {
      "input_cell": "NELO",
      "input_port": "b3",
      "output_cell": "PAVO",
      "output_port": "qp"
    },
    "PAVO.qp -> RARO.Dn": {
      "input_cell": "RARO",
      "input_port": "Dn",
      "output_cell": "PAVO",
      "output_port": "qp"
    },
    "PAVY.qn -> ROVA.Dn": {
      "input_cell": "ROVA",
      "input_port": "Dn",
      "output_cell": "PAVY",
      "output_port": "qn"
    },
    "PAWE.qp -> RAMA.Dn": {
      "input_cell": "RAMA",
      "input_port": "Dn",
      "output_cell": "PAWE",
      "output_port": "qp"
    },
    "PAWE.qp -> SEMO.Dn": {
      "input_cell": "SEMO",
      "input_port": "Dn",
      "output_cell": "PAWE",
      "output_port": "qp"
    },
    "PAZO.qp -> NUKE.RSTn": {
      "input_cell": "NUKE",
      "input_port": "RSTn",
      "output_cell": "PAZO",
      "output_port": "qp"
    },
    "PEBA.qn -> MYTO.b": {
      "input_cell": "MYTO",
      "input_port": "b",
      "output_cell": "PEBA",
      "output_port": "qn"
    },
    "PEBA.qn -> NUCA.a": {
      "input_cell": "NUCA",
      "input_port": "a",
      "output_cell": "PEBA",
      "output_port": "qn"
    },
    "PEBO.qp -> PAFU.c": {
      "input_cell": "PAFU",
      "input_port": "c",
      "output_cell": "PEBO",
      "output_port": "qp"
    },
    "PEBY.qp -> NYBE.a": {
      "input_cell": "NYBE",
      "input_port": "a",
      "output_cell": "PEBY",
      "output_port": "qp"
    },
    "PECU.qp -> RYKU.CLKp": {
      "input_cell": "RYKU",
      "input_port": "CLKp",
      "output_cell": "PECU",
      "output_port": "qp"
    },
    "PEDA.qn -> ROWU.Dn": {
      "input_cell": "ROWU",
      "input_port": "Dn",
      "output_cell": "PEDA",
      "output_port": "qn"
    },
    "PEDA.qp -> NUGA.CLKn": {
      "input_cell": "NUGA",
      "input_port": "CLKn",
      "output_cell": "PEDA",
      "output_port": "qp"
    },
    "PEDU.qp -> PIN_46.DP": {
      "input_cell": "PIN_46",
      "input_port": "DP",
      "output_cell": "PEDU",
      "output_port": "qp"
    },
    "PEFO.qn -> LOZA.a": {
      "input_cell": "LOZA",
      "input_port": "a",
      "output_cell": "PEFO",
      "output_port": "qn"
    },
    "PEFO.qn -> MEZU.b": {
      "input_cell": "MEZU",
      "input_port": "b",
      "output_cell": "PEFO",
      "output_port": "qn"
    },
    "PEFU.qp -> MEVE.b": {
      "input_cell": "MEVE",
      "input_port": "b",
      "output_cell": "PEFU",
      "output_port": "qp"
    },
    "PEFU.qp -> NATY.Dp": {
      "input_cell": "NATY",
      "input_port": "Dp",
      "output_cell": "PEFU",
      "output_port": "qp"
    },
    "PEGE.qp -> PAHY.a": {
      "input_cell": "PAHY",
      "input_port": "a",
      "output_cell": "PEGE",
      "output_port": "qp"
    },
    "PEGE.qp -> PUHE.a": {
      "input_cell": "PUHE",
      "input_port": "a",
      "output_cell": "PEGE",
      "output_port": "qp"
    },
    "PEGY.qp -> BUS_CPU_D04p.arg02": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg02",
      "output_cell": "PEGY",
      "output_port": "qp"
    },
    "PELA.qp -> BUS_CPU_D05p.arg14": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg14",
      "output_cell": "PELA",
      "output_port": "qp"
    },
    "PELO.qp -> PEBA.Dn": {
      "input_cell": "PEBA",
      "input_port": "Dn",
      "output_cell": "PELO",
      "output_port": "qp"
    },
    "PELO.qp -> ROKA.Dn": {
      "input_cell": "ROKA",
      "input_port": "Dn",
      "output_cell": "PELO",
      "output_port": "qp"
    },
    "PERO.qp -> REMY.a": {
      "input_cell": "REMY",
      "input_port": "a",
      "output_cell": "PERO",
      "output_port": "qp"
    },
    "PERU.qn -> RAVY.Dn": {
      "input_cell": "RAVY",
      "input_port": "Dn",
      "output_cell": "PERU",
      "output_port": "qn"
    },
    "PERU.qp -> RATE.CLKn": {
      "input_cell": "RATE",
      "input_port": "CLKn",
      "output_cell": "PERU",
      "output_port": "qp"
    },
    "PETO.qn -> REVA.Dn": {
      "input_cell": "REVA",
      "input_port": "Dn",
      "output_cell": "PETO",
      "output_port": "qn"
    },
    "PETO.qp -> REFU.a1": {
      "input_cell": "REFU",
      "input_port": "a1",
      "output_cell": "PETO",
      "output_port": "qp"
    },
    "PETU.qp -> NERO.b": {
      "input_cell": "NERO",
      "input_port": "b",
      "output_cell": "PETU",
      "output_port": "qp"
    },
    "PEZO.qp -> PALO.d": {
      "input_cell": "PALO",
      "input_port": "d",
      "output_cell": "PEZO",
      "output_port": "qp"
    },
    "PIN_17.qp -> RALO.a": {
      "input_cell": "RALO",
      "input_port": "a",
      "output_cell": "PIN_17",
      "output_port": "qp"
    },
    "PIN_17.qp -> SOMA.Dp": {
      "input_cell": "SOMA",
      "input_port": "Dp",
      "output_cell": "PIN_17",
      "output_port": "qp"
    },
    "PIN_18.qp -> RONY.Dp": {
      "input_cell": "RONY",
      "input_port": "Dp",
      "output_cell": "PIN_18",
      "output_port": "qp"
    },
    "PIN_18.qp -> TUNE.a": {
      "input_cell": "TUNE",
      "input_port": "a",
      "output_cell": "PIN_18",
      "output_port": "qp"
    },
    "PIN_19.qp -> RAXY.Dp": {
      "input_cell": "RAXY",
      "input_port": "Dp",
      "output_cell": "PIN_19",
      "output_port": "qp"
    },
    "PIN_19.qp -> SERA.a": {
      "input_cell": "SERA",
      "input_port": "a",
      "output_cell": "PIN_19",
      "output_port": "qp"
    },
    "PIN_20.qp -> SELO.Dp": {
      "input_cell": "SELO",
      "input_port": "Dp",
      "output_cell": "PIN_20",
      "output_port": "qp"
    },
    "PIN_20.qp -> TENU.a": {
      "input_cell": "TENU",
      "input_port": "a",
      "output_cell": "PIN_20",
      "output_port": "qp"
    },
    "PIN_21.qp -> SODY.Dp": {
      "input_cell": "SODY",
      "input_port": "Dp",
      "output_cell": "PIN_21",
      "output_port": "qp"
    },
    "PIN_21.qp -> SYSA.a": {
      "input_cell": "SYSA",
      "input_port": "a",
      "output_cell": "PIN_21",
      "output_port": "qp"
    },
    "PIN_22.qp -> SAGO.Dp": {
      "input_cell": "SAGO",
      "input_port": "Dp",
      "output_cell": "PIN_22",
      "output_port": "qp"
    },
    "PIN_22.qp -> SUGY.a": {
      "input_cell": "SUGY",
      "input_port": "a",
      "output_cell": "PIN_22",
      "output_port": "qp"
    },
    "PIN_23.qp -> RUPA.Dp": {
      "input_cell": "RUPA",
      "input_port": "Dp",
      "output_cell": "PIN_23",
      "output_port": "qp"
    },
    "PIN_23.qp -> TUBE.a": {
      "input_cell": "TUBE",
      "input_port": "a",
      "output_cell": "PIN_23",
      "output_port": "qp"
    },
    "PIN_24.qp -> SAZY.Dp": {
      "input_cell": "SAZY",
      "input_port": "Dp",
      "output_cell": "PIN_24",
      "output_port": "qp"
    },
    "PIN_24.qp -> SYZO.a": {
      "input_cell": "SYZO",
      "input_port": "a",
      "output_cell": "PIN_24",
      "output_port": "qp"
    },
    "PIN_25.qp -> RAKU.Dn": {
      "input_cell": "RAKU",
      "input_port": "Dn",
      "output_cell": "PIN_25",
      "output_port": "qp"
    },
    "PIN_26.qp -> RETA.Dn": {
      "input_cell": "RETA",
      "input_port": "Dn",
      "output_cell": "PIN_26",
      "output_port": "qp"
    },
    "PIN_27.qp -> ROPU.Dn": {
      "input_cell": "ROPU",
      "input_port": "Dn",
      "output_cell": "PIN_27",
      "output_port": "qp"
    },
    "PIN_28.qp -> ROCE.Dn": {
      "input_cell": "ROCE",
      "input_port": "Dn",
      "output_cell": "PIN_28",
      "output_port": "qp"
    },
    "PIN_29.qp -> REMO.Dn": {
      "input_cell": "REMO",
      "input_port": "Dn",
      "output_cell": "PIN_29",
      "output_port": "qp"
    },
    "PIN_30.qp -> RYDO.Dn": {
      "input_cell": "RYDO",
      "input_port": "Dn",
      "output_cell": "PIN_30",
      "output_port": "qp"
    },
    "PIN_31.qp -> REBA.Dn": {
      "input_cell": "REBA",
      "input_port": "Dn",
      "output_cell": "PIN_31",
      "output_port": "qp"
    },
    "PIN_33.qp -> RODY.Dn": {
      "input_cell": "RODY",
      "input_port": "Dn",
      "output_cell": "PIN_33",
      "output_port": "qp"
    },
    "PIN_64.qp -> KERY.a": {
      "input_cell": "KERY",
      "input_port": "a",
      "output_cell": "PIN_64",
      "output_port": "qp"
    },
    "PIN_64.qp -> KOLO.Dp": {
      "input_cell": "KOLO",
      "input_port": "Dp",
      "output_cell": "PIN_64",
      "output_port": "qp"
    },
    "PIN_65.qp -> KEJA.Dp": {
      "input_cell": "KEJA",
      "input_port": "Dp",
      "output_cell": "PIN_65",
      "output_port": "qp"
    },
    "PIN_65.qp -> KERY.b": {
      "input_cell": "KERY",
      "input_port": "b",
      "output_cell": "PIN_65",
      "output_port": "qp"
    },
    "PIN_66.qp -> KAPA.Dp": {
      "input_cell": "KAPA",
      "input_port": "Dp",
      "output_cell": "PIN_66",
      "output_port": "qp"
    },
    "PIN_66.qp -> KERY.c": {
      "input_cell": "KERY",
      "input_port": "c",
      "output_cell": "PIN_66",
      "output_port": "qp"
    },
    "PIN_67.qp -> KERY.d": {
      "input_cell": "KERY",
      "input_port": "d",
      "output_cell": "PIN_67",
      "output_port": "qp"
    },
    "PIN_67.qp -> KEVU.Dp": {
      "input_cell": "KEVU",
      "input_port": "Dp",
      "output_cell": "PIN_67",
      "output_port": "qp"
    },
    "PIN_68.qp -> CAVE.a0": {
      "input_cell": "CAVE",
      "input_port": "a0",
      "output_cell": "PIN_68",
      "output_port": "qp"
    },
    "PIN_69.qp -> CAGE.a": {
      "input_cell": "CAGE",
      "input_port": "a",
      "output_cell": "PIN_69",
      "output_port": "qp"
    },
    "PIN_71.qp -> AFAR.a": {
      "input_cell": "AFAR",
      "input_port": "a",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_71.qp -> ASOL.SETp": {
      "input_cell": "ASOL",
      "input_port": "SETp",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_71.qp -> SIG_CPU_EXT_RESETp.Dp": {
      "input_cell": "SIG_CPU_EXT_RESETp",
      "input_port": "Dp",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_71.qp -> UFOL.b": {
      "input_cell": "UFOL",
      "input_port": "b",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_71.qp -> UPOJ.c": {
      "input_cell": "UPOJ",
      "input_port": "c",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_71.qp -> UPYF.a": {
      "input_cell": "UPYF",
      "input_port": "a",
      "output_cell": "PIN_71",
      "output_port": "qp"
    },
    "PIN_74.clock -> ANOS.a": {
      "input_cell": "ANOS",
      "input_port": "a",
      "output_cell": "PIN_74",
      "output_port": "clock"
    },
    "PIN_74.clock -> ARYS.a": {
      "input_cell": "ARYS",
      "input_port": "a",
      "output_cell": "PIN_74",
      "output_port": "clock"
    },
    "PIN_74.clock -> PIN_73.DP": {
      "input_cell": "PIN_73",
      "input_port": "DP",
      "output_cell": "PIN_74",
      "output_port": "clock"
    },
    "PIN_74.clock_good -> ATEZ.a": {
      "input_cell": "ATEZ",
      "input_port": "a",
      "output_cell": "PIN_74",
      "output_port": "clock_good"
    },
    "PIN_74.clock_good -> SIG_CPU_EXT_CLKGOOD.Dp": {
      "input_cell": "SIG_CPU_EXT_CLKGOOD",
      "input_port": "Dp",
      "output_cell": "PIN_74",
      "output_port": "clock_good"
    },
    "PIN_74.clock_good -> UCOB.a": {
      "input_cell": "UCOB",
      "input_port": "a",
      "output_cell": "PIN_74",
      "output_port": "clock_good"
    },
    "PIN_76.qp -> UNOR.a": {
      "input_cell": "UNOR",
      "input_port": "a",
      "output_cell": "PIN_76",
      "output_port": "qp"
    },
    "PIN_76.qp -> UVAR.a": {
      "input_cell": "UVAR",
      "input_port": "a",
      "output_cell": "PIN_76",
      "output_port": "qp"
    },
    "PIN_77.qp -> UBET.a": {
      "input_cell": "UBET",
      "input_port": "a",
      "output_cell": "PIN_77",
      "output_port": "qp"
    },
    "PIN_77.qp -> UMUT.a": {
      "input_cell": "UMUT",
      "input_port": "a",
      "output_cell": "PIN_77",
      "output_port": "qp"
    },
    "POBE.qp -> PUDU.Dn": {
      "input_cell": "PUDU",
      "input_port": "Dn",
      "output_cell": "POBE",
      "output_port": "qp"
    },
    "POBE.qp -> RAMU.Dn": {
      "input_cell": "RAMU",
      "input_port": "Dn",
      "output_cell": "POBE",
      "output_port": "qp"
    },
    "POBU.qp -> NELO.a3": {
      "input_cell": "NELO",
      "input_port": "a3",
      "output_cell": "POBU",
      "output_port": "qp"
    },
    "POBU.qp -> NURA.b3": {
      "input_cell": "NURA",
      "input_port": "b3",
      "output_cell": "POBU",
      "output_port": "qp"
    },
    "PODA.qp -> BUS_CPU_D01p.arg15": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg15",
      "output_cell": "PODA",
      "output_port": "qp"
    },
    "POFO.qp -> BUS_CPU_D04p.arg07": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg07",
      "output_cell": "POFO",
      "output_port": "qp"
    },
    "POFY.qp -> POME.b": {
      "input_cell": "POME",
      "input_port": "b",
      "output_cell": "POFY",
      "output_port": "qp"
    },
    "POFY.qp -> RUZE.a": {
      "input_cell": "RUZE",
      "input_port": "a",
      "output_cell": "POFY",
      "output_port": "qp"
    },
    "POGU.qp -> PIN_52.DP": {
      "input_cell": "PIN_52",
      "input_port": "DP",
      "output_cell": "POGU",
      "output_port": "qp"
    },
    "POHU.qp -> PUXA.Dp": {
      "input_cell": "PUXA",
      "input_port": "Dp",
      "output_cell": "POHU",
      "output_port": "qp"
    },
    "POJU.qp -> RAJA.b": {
      "input_cell": "RAJA",
      "input_port": "b",
      "output_cell": "POJU",
      "output_port": "qp"
    },
    "POJU.qp -> RESO.Dn": {
      "input_cell": "RESO",
      "input_port": "Dn",
      "output_cell": "POJU",
      "output_port": "qp"
    },
    "POJU.qp -> RYLE.a": {
      "input_cell": "RYLE",
      "input_port": "a",
      "output_cell": "POJU",
      "output_port": "qp"
    },
    "POKA.qp -> LAFU.b": {
      "input_cell": "LAFU",
      "input_port": "b",
      "output_cell": "POKA",
      "output_port": "qp"
    },
    "POKA.qp -> LEKA.b": {
      "input_cell": "LEKA",
      "input_port": "b",
      "output_cell": "POKA",
      "output_port": "qp"
    },
    "POKA.qp -> MUVE.a": {
      "input_cell": "MUVE",
      "input_port": "a",
      "output_cell": "POKA",
      "output_port": "qp"
    },
    "POKU.qn -> MUDA.b": {
      "input_cell": "MUDA",
      "input_port": "b",
      "output_cell": "POKU",
      "output_port": "qn"
    },
    "POKU.qn -> PEGE.a1": {
      "input_cell": "PEGE",
      "input_port": "a1",
      "output_cell": "POKU",
      "output_port": "qn"
    },
    "POKU.qp -> RESU.Dn": {
      "input_cell": "RESU",
      "input_port": "Dn",
      "output_cell": "POKU",
      "output_port": "qp"
    },
    "POKY.qp -> ROMO.a": {
      "input_cell": "ROMO",
      "input_port": "a",
      "output_cell": "POKY",
      "output_port": "qp"
    },
    "POKY.qp -> TYFA.b": {
      "input_cell": "TYFA",
      "input_port": "b",
      "output_cell": "POKY",
      "output_port": "qp"
    },
    "POLA.qp -> NABO.OEp": {
      "input_cell": "NABO",
      "input_port": "OEp",
      "output_cell": "POLA",
      "output_port": "qp"
    },
    "POLA.qp -> NELA.OEp": {
      "input_cell": "NELA",
      "input_port": "OEp",
      "output_cell": "POLA",
      "output_port": "qp"
    },
    "POLA.qp -> PADO.OEp": {
      "input_cell": "PADO",
      "input_port": "OEp",
      "output_cell": "POLA",
      "output_port": "qp"
    },
    "POLA.qp -> PEGY.OEp": {
      "input_cell": "PEGY",
      "input_port": "OEp",
      "output_cell": "POLA",
      "output_port": "qp"
    },
    "POLA.qp -> ROVA.OEp": {
      "input_cell": "ROVA",
      "input_port": "OEp",
      "output_cell": "POLA",
      "output_port": "qp"
    },
    "POLO.qp -> BUS_CPU_D06p.arg13": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg13",
      "output_cell": "POLO",
      "output_port": "qp"
    },
    "POLY.qp -> BUS_CPU_D00p.arg01": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg01",
      "output_cell": "POLY",
      "output_port": "qp"
    },
    "POME.qp -> RUJU.c": {
      "input_cell": "RUJU",
      "input_port": "c",
      "output_cell": "POME",
      "output_port": "qp"
    },
    "POMO.qp -> PAFU.d": {
      "input_cell": "PAFU",
      "input_port": "d",
      "output_cell": "POMO",
      "output_port": "qp"
    },
    "PONO.qp -> MOFO.Dn": {
      "input_cell": "MOFO",
      "input_port": "Dn",
      "output_cell": "PONO",
      "output_port": "qp"
    },
    "PONO.qp -> MYTU.Dn": {
      "input_cell": "MYTU",
      "input_port": "Dn",
      "output_cell": "PONO",
      "output_port": "qp"
    },
    "PONY.qp -> PIN_42.DP": {
      "input_cell": "PIN_42",
      "input_port": "DP",
      "output_cell": "PONY",
      "output_port": "qp"
    },
    "POPU.qn -> PARU.a": {
      "input_cell": "PARU",
      "input_port": "a",
      "output_cell": "POPU",
      "output_port": "qn"
    },
    "POPU.qp -> NAPO.CLKp": {
      "input_cell": "NAPO",
      "input_port": "CLKp",
      "output_cell": "POPU",
      "output_port": "qp"
    },
    "PORE.qp -> AXAD.a": {
      "input_cell": "AXAD",
      "input_port": "a",
      "output_cell": "PORE",
      "output_port": "qp"
    },
    "PORE.qp -> VETU.b": {
      "input_cell": "VETU",
      "input_port": "b",
      "output_cell": "PORE",
      "output_port": "qp"
    },
    "PORE.qp -> WAZY.a": {
      "input_cell": "WAZY",
      "input_port": "a",
      "output_cell": "PORE",
      "output_port": "qp"
    },
    "PORE.qp -> XEZE.b": {
      "input_cell": "XEZE",
      "input_port": "b",
      "output_cell": "PORE",
      "output_port": "qp"
    },
    "PORE.qp -> XUCY.b": {
      "input_cell": "XUCY",
      "input_port": "b",
      "output_cell": "PORE",
      "output_port": "qp"
    },
    "PORY.qp -> PYGO.Dp": {
      "input_cell": "PYGO",
      "input_port": "Dp",
      "output_cell": "PORY",
      "output_port": "qp"
    },
    "PORY.qp -> RYDY.b": {
      "input_cell": "RYDY",
      "input_port": "b",
      "output_cell": "PORY",
      "output_port": "qp"
    },
    "PORY.qp -> SUVU.d": {
      "input_cell": "SUVU",
      "input_port": "d",
      "output_cell": "PORY",
      "output_port": "qp"
    },
    "POTE.qp -> BUS_CPU_D06p.arg05": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg05",
      "output_cell": "POTE",
      "output_port": "qp"
    },
    "POTU.qp -> ACEN.a": {
      "input_cell": "ACEN",
      "input_port": "a",
      "output_cell": "POTU",
      "output_port": "qp"
    },
    "POTU.qp -> XEZE.a": {
      "input_cell": "XEZE",
      "input_port": "a",
      "output_cell": "POTU",
      "output_port": "qp"
    },
    "POVA.qp -> ROXY.RSTp": {
      "input_cell": "ROXY",
      "input_port": "RSTp",
      "output_cell": "POVA",
      "output_port": "qp"
    },
    "POVA.qp -> SEMU.b": {
      "input_cell": "SEMU",
      "input_port": "b",
      "output_cell": "POVA",
      "output_port": "qp"
    },
    "POVY.qn -> RACY.Dn": {
      "input_cell": "RACY",
      "input_port": "Dn",
      "output_cell": "POVY",
      "output_port": "qn"
    },
    "POVY.qp -> PERU.CLKn": {
      "input_cell": "PERU",
      "input_port": "CLKn",
      "output_cell": "POVY",
      "output_port": "qp"
    },
    "POWU.qp -> WYJA.c": {
      "input_cell": "WYJA",
      "input_port": "c",
      "output_cell": "POWU",
      "output_port": "qp"
    },
    "POWY.qp -> RAJO.b": {
      "input_cell": "RAJO",
      "input_port": "b",
      "output_cell": "POWY",
      "output_port": "qp"
    },
    "POWY.qp -> RAPU.a": {
      "input_cell": "RAPU",
      "input_port": "a",
      "output_cell": "POWY",
      "output_port": "qp"
    },
    "POWY.qp -> SUVO.Dn": {
      "input_cell": "SUVO",
      "input_port": "Dn",
      "output_cell": "POWY",
      "output_port": "qp"
    },
    "POXA.qp -> REVY.a": {
      "input_cell": "REVY",
      "input_port": "a",
      "output_cell": "POXA",
      "output_port": "qp"
    },
    "POXA.qp -> RUSA.Dn": {
      "input_cell": "RUSA",
      "input_port": "Dn",
      "output_cell": "POXA",
      "output_port": "qp"
    },
    "POXA.qp -> RYJA.b": {
      "input_cell": "RYJA",
      "input_port": "b",
      "output_cell": "POXA",
      "output_port": "qp"
    },
    "POZO.qp -> RUCO.a": {
      "input_cell": "RUCO",
      "input_port": "a",
      "output_cell": "POZO",
      "output_port": "qp"
    },
    "POZO.qp -> SEZU.Dn": {
      "input_cell": "SEZU",
      "input_port": "Dn",
      "output_cell": "POZO",
      "output_port": "qp"
    },
    "POZO.qp -> SOLY.b": {
      "input_cell": "SOLY",
      "input_port": "b",
      "output_cell": "POZO",
      "output_port": "qp"
    },
    "PUCO.qp -> MYTU.CLKn": {
      "input_cell": "MYTU",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> PEFO.CLKn": {
      "input_cell": "PEFO",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> RAMA.CLKn": {
      "input_cell": "RAMA",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> RAMU.CLKn": {
      "input_cell": "RAMU",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> ROKA.CLKn": {
      "input_cell": "ROKA",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> RYDU.CLKn": {
      "input_cell": "RYDU",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> SELE.CLKn": {
      "input_cell": "SELE",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUCO.qp -> SUTO.CLKn": {
      "input_cell": "SUTO",
      "input_port": "CLKn",
      "output_cell": "PUCO",
      "output_port": "qp"
    },
    "PUDU.qn -> LUBO.a": {
      "input_cell": "LUBO",
      "input_port": "a",
      "output_cell": "PUDU",
      "output_port": "qn"
    },
    "PUDU.qn -> MAME.b": {
      "input_cell": "MAME",
      "input_port": "b",
      "output_cell": "PUDU",
      "output_port": "qn"
    },
    "PUFY.qp -> BUS_CPU_D07p.arg08": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg08",
      "output_cell": "PUFY",
      "output_port": "qp"
    },
    "PUGU.qp -> SUNY.Dn": {
      "input_cell": "SUNY",
      "input_port": "Dn",
      "output_cell": "PUGU",
      "output_port": "qp"
    },
    "PUGU.qp -> SUTO.Dn": {
      "input_cell": "SUTO",
      "input_port": "Dn",
      "output_cell": "PUGU",
      "output_port": "qp"
    },
    "PUHE.qp -> PIN_15.HI": {
      "input_cell": "PIN_15",
      "input_port": "HI",
      "output_cell": "PUHE",
      "output_port": "qp"
    },
    "PUHO.qp -> NOGY.d": {
      "input_cell": "NOGY",
      "input_port": "d",
      "output_cell": "PUHO",
      "output_port": "qp"
    },
    "PUKU.qp -> RYDY.a": {
      "input_cell": "RYDY",
      "input_port": "a",
      "output_cell": "PUKU",
      "output_port": "qp"
    },
    "PUKY.qp -> NUFA.a": {
      "input_cell": "NUFA",
      "input_port": "a",
      "output_cell": "PUKY",
      "output_port": "qp"
    },
    "PULA.qn -> MUCE.a1": {
      "input_cell": "MUCE",
      "input_port": "a1",
      "output_cell": "PULA",
      "output_port": "qn"
    },
    "PULA.qn -> MUDA.a": {
      "input_cell": "MUDA",
      "input_port": "a",
      "output_cell": "PULA",
      "output_port": "qn"
    },
    "PULA.qp -> RALY.Dn": {
      "input_cell": "RALY",
      "input_port": "Dn",
      "output_cell": "PULA",
      "output_port": "qp"
    },
    "PULO.qp -> ROHA.Dn": {
      "input_cell": "ROHA",
      "input_port": "Dn",
      "output_cell": "PULO",
      "output_port": "qp"
    },
    "PULO.qp -> RUTO.b": {
      "input_cell": "RUTO",
      "input_port": "b",
      "output_cell": "PULO",
      "output_port": "qp"
    },
    "PULO.qp -> RYGA.a": {
      "input_cell": "RYGA",
      "input_port": "a",
      "output_cell": "PULO",
      "output_port": "qp"
    },
    "PULY.qp -> RYDU.Dn": {
      "input_cell": "RYDU",
      "input_port": "Dn",
      "output_cell": "PULY",
      "output_port": "qp"
    },
    "PULY.qp -> SEGA.Dn": {
      "input_cell": "SEGA",
      "input_port": "Dn",
      "output_cell": "PULY",
      "output_port": "qp"
    },
    "PUME.qp -> RUGO.SETn": {
      "input_cell": "RUGO",
      "input_port": "SETn",
      "output_cell": "PUME",
      "output_port": "qp"
    },
    "PUNU.qp -> BUS_CPU_D00p.arg16": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg16",
      "output_cell": "PUNU",
      "output_port": "qp"
    },
    "PURE.qp -> KASA.a": {
      "input_cell": "KASA",
      "input_port": "a",
      "output_cell": "PURE",
      "output_port": "qp"
    },
    "PURE.qp -> SELA.a": {
      "input_cell": "SELA",
      "input_port": "a",
      "output_cell": "PURE",
      "output_port": "qp"
    },
    "PUSO.qp -> BUS_CPU_D07p.arg17": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg17",
      "output_cell": "PUSO",
      "output_port": "qp"
    },
    "PUSY.qp -> NUVY.OEp": {
      "input_cell": "NUVY",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> PANE.OEp": {
      "input_cell": "PANE",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> PARE.OEp": {
      "input_cell": "PARE",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> POLY.OEp": {
      "input_cell": "POLY",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> RALY.OEp": {
      "input_cell": "RALY",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> REMA.OEp": {
      "input_cell": "REMA",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> RESU.OEp": {
      "input_cell": "RESU",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUSY.qp -> ROFO.OEp": {
      "input_cell": "ROFO",
      "input_port": "OEp",
      "output_cell": "PUSY",
      "output_port": "qp"
    },
    "PUTE.qp -> PEFO.Dn": {
      "input_cell": "PEFO",
      "input_port": "Dn",
      "output_cell": "PUTE",
      "output_port": "qp"
    },
    "PUTE.qp -> REWO.Dn": {
      "input_cell": "REWO",
      "input_port": "Dn",
      "output_cell": "PUTE",
      "output_port": "qp"
    },
    "PUVA.qp -> USUF.a": {
      "input_cell": "USUF",
      "input_port": "a",
      "output_cell": "PUVA",
      "output_port": "qp"
    },
    "PUVA.qp -> UVER.a": {
      "input_cell": "UVER",
      "input_port": "a",
      "output_cell": "PUVA",
      "output_port": "qp"
    },
    "PUWU.qp -> NOGY.c": {
      "input_cell": "NOGY",
      "input_port": "c",
      "output_cell": "PUWU",
      "output_port": "qp"
    },
    "PUXA.qp -> NYZE.Dp": {
      "input_cell": "NYZE",
      "input_port": "Dp",
      "output_cell": "PUXA",
      "output_port": "qp"
    },
    "PUXA.qp -> POVA.a": {
      "input_cell": "POVA",
      "input_port": "a",
      "output_cell": "PUXA",
      "output_port": "qp"
    },
    "PUXY.qp -> REGA.Dp": {
      "input_cell": "REGA",
      "input_port": "Dp",
      "output_cell": "PUXY",
      "output_port": "qp"
    },
    "PUZO.qp -> BUS_CPU_D03p.arg07": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg07",
      "output_cell": "PUZO",
      "output_port": "qp"
    },
    "PYBO.qp -> RAJY.a": {
      "input_cell": "RAJY",
      "input_port": "a",
      "output_cell": "PYBO",
      "output_port": "qp"
    },
    "PYCO.qp -> NUNU.Dp": {
      "input_cell": "NUNU",
      "input_port": "Dp",
      "output_cell": "PYCO",
      "output_port": "qp"
    },
    "PYGA.qp -> NYBO.RSTn": {
      "input_cell": "NYBO",
      "input_port": "RSTn",
      "output_cell": "PYGA",
      "output_port": "qp"
    },
    "PYGO.qp -> POKY.SETp": {
      "input_cell": "POKY",
      "input_port": "SETp",
      "output_cell": "PYGO",
      "output_port": "qp"
    },
    "PYGU.qp -> BUS_CPU_D02p.arg15": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg15",
      "output_cell": "PYGU",
      "output_port": "qp"
    },
    "PYHU.qp -> NYBO.SETn": {
      "input_cell": "NYBO",
      "input_port": "SETn",
      "output_cell": "PYHU",
      "output_port": "qp"
    },
    "PYJO.qp -> RUDA.b": {
      "input_cell": "RUDA",
      "input_port": "b",
      "output_cell": "PYJO",
      "output_port": "qp"
    },
    "PYJO.qp -> VARE.Dp": {
      "input_cell": "VARE",
      "input_port": "Dp",
      "output_cell": "PYJO",
      "output_port": "qp"
    },
    "PYJU.qp -> RAGA.b": {
      "input_cell": "RAGA",
      "input_port": "b",
      "output_cell": "PYJU",
      "output_port": "qp"
    },
    "PYJU.qp -> SOJA.a": {
      "input_cell": "SOJA",
      "input_port": "a",
      "output_cell": "PYJU",
      "output_port": "qp"
    },
    "PYJU.qp -> TOBO.Dn": {
      "input_cell": "TOBO",
      "input_port": "Dn",
      "output_cell": "PYJU",
      "output_port": "qp"
    },
    "PYJU.qp -> VUZA.a": {
      "input_cell": "VUZA",
      "input_port": "a",
      "output_cell": "PYJU",
      "output_port": "qp"
    },
    "PYLO.qn -> NUTO.CLKp": {
      "input_cell": "NUTO",
      "input_port": "CLKp",
      "output_cell": "PYLO",
      "output_port": "qn"
    },
    "PYLO.qn -> PYLO.Dp": {
      "input_cell": "PYLO",
      "input_port": "Dp",
      "output_cell": "PYLO",
      "output_port": "qn"
    },
    "PYLO.qp -> ATOV.a1": {
      "input_cell": "ATOV",
      "input_port": "a1",
      "output_cell": "PYLO",
      "output_port": "qp"
    },
    "PYLO.qp -> DAVA.Dn": {
      "input_cell": "DAVA",
      "input_port": "Dn",
      "output_cell": "PYLO",
      "output_port": "qp"
    },
    "PYLO.qp -> EDOL.Dn": {
      "input_cell": "EDOL",
      "input_port": "Dn",
      "output_cell": "PYLO",
      "output_port": "qp"
    },
    "PYLU.qp -> NELO.b2": {
      "input_cell": "NELO",
      "input_port": "b2",
      "output_cell": "PYLU",
      "output_port": "qp"
    },
    "PYLU.qp -> REDO.Dn": {
      "input_cell": "REDO",
      "input_port": "Dn",
      "output_cell": "PYLU",
      "output_port": "qp"
    },
    "PYMA.qp -> PEDA.Dp": {
      "input_cell": "PEDA",
      "input_port": "Dp",
      "output_cell": "PYMA",
      "output_port": "qp"
    },
    "PYNE.qn -> DUVE.Dn": {
      "input_cell": "DUVE",
      "input_port": "Dn",
      "output_cell": "PYNE",
      "output_port": "qn"
    },
    "PYNE.qn -> MASU.a1": {
      "input_cell": "MASU",
      "input_port": "a1",
      "output_cell": "PYNE",
      "output_port": "qn"
    },
    "PYNE.qp -> ROFO.Dn": {
      "input_cell": "ROFO",
      "input_port": "Dn",
      "output_cell": "PYNE",
      "output_port": "qp"
    },
    "PYNU.qp -> NOCU.a": {
      "input_cell": "NOCU",
      "input_port": "a",
      "output_cell": "PYNU",
      "output_port": "qp"
    },
    "PYNU.qp -> NOPA.Dp": {
      "input_cell": "NOPA",
      "input_port": "Dp",
      "output_cell": "PYNU",
      "output_port": "qp"
    },
    "PYNU.qp -> NUNY.a": {
      "input_cell": "NUNY",
      "input_port": "a",
      "output_cell": "PYNU",
      "output_port": "qp"
    },
    "PYRE.qp -> BUS_CPU_D01p.arg20": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg20",
      "output_cell": "PYRE",
      "output_port": "qp"
    },
    "PYRO.qn -> NEFY.CLKp": {
      "input_cell": "NEFY",
      "input_port": "CLKp",
      "output_cell": "PYRO",
      "output_port": "qn"
    },
    "PYRO.qn -> PYRO.Dp": {
      "input_cell": "PYRO",
      "input_port": "Dp",
      "output_cell": "PYRO",
      "output_port": "qn"
    },
    "PYRO.qp -> ATOL.a1": {
      "input_cell": "ATOL",
      "input_port": "a1",
      "output_cell": "PYRO",
      "output_port": "qp"
    },
    "PYRO.qp -> EGEZ.Dn": {
      "input_cell": "EGEZ",
      "input_port": "Dn",
      "output_cell": "PYRO",
      "output_port": "qp"
    },
    "PYRO.qp -> FESA.Dn": {
      "input_cell": "FESA",
      "input_port": "Dn",
      "output_cell": "PYRO",
      "output_port": "qp"
    },
    "PYRO.qp -> NAVO.b": {
      "input_cell": "NAVO",
      "input_port": "b",
      "output_cell": "PYRO",
      "output_port": "qp"
    },
    "PYRY.qp -> REPU.b": {
      "input_cell": "REPU",
      "input_port": "b",
      "output_cell": "PYRY",
      "output_port": "qp"
    },
    "PYRY.qp -> RYDY.c": {
      "input_cell": "RYDY",
      "input_port": "c",
      "output_cell": "PYRY",
      "output_port": "qp"
    },
    "PYZO.qp -> RUCE.b": {
      "input_cell": "RUCE",
      "input_port": "b",
      "output_cell": "PYZO",
      "output_port": "qp"
    },
    "PYZO.qp -> TYCE.a": {
      "input_cell": "TYCE",
      "input_port": "a",
      "output_cell": "PYZO",
      "output_port": "qp"
    },
    "PYZO.qp -> VEJY.Dn": {
      "input_cell": "VEJY",
      "input_port": "Dn",
      "output_cell": "PYZO",
      "output_port": "qp"
    },
    "PYZU.qp -> NURO.RSTn": {
      "input_cell": "NURO",
      "input_port": "RSTn",
      "output_cell": "PYZU",
      "output_port": "qp"
    },
    "PYZY.qp -> ROSA.RSTn": {
      "input_cell": "ROSA",
      "input_port": "RSTn",
      "output_cell": "PYZY",
      "output_port": "qp"
    },
    "RABO.qp -> RUPY.Dn": {
      "input_cell": "RUPY",
      "input_port": "Dn",
      "output_cell": "RABO",
      "output_port": "qp"
    },
    "RABY.qp -> PIN_19.HI": {
      "input_cell": "PIN_19",
      "input_port": "HI",
      "output_cell": "RABY",
      "output_port": "qp"
    },
    "RACA.qp -> PEBY.a": {
      "input_cell": "PEBY",
      "input_port": "a",
      "output_cell": "RACA",
      "output_port": "qp"
    },
    "RACE.qp -> BUS_CPU_D04p.arg11": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg11",
      "output_cell": "RACE",
      "output_port": "qp"
    },
    "RACO.qp -> SEMA.b": {
      "input_cell": "SEMA",
      "input_port": "b",
      "output_cell": "RACO",
      "output_port": "qp"
    },
    "RACO.qp -> TAXY.b": {
      "input_cell": "TAXY",
      "input_port": "b",
      "output_cell": "RACO",
      "output_port": "qp"
    },
    "RACO.qp -> TODE.b": {
      "input_cell": "TODE",
      "input_port": "b",
      "output_cell": "RACO",
      "output_port": "qp"
    },
    "RACU.qp -> RUTE.a": {
      "input_cell": "RUTE",
      "input_port": "a",
      "output_cell": "RACU",
      "output_port": "qp"
    },
    "RACU.qp -> SEMA.a": {
      "input_cell": "SEMA",
      "input_port": "a",
      "output_cell": "RACU",
      "output_port": "qp"
    },
    "RACY.qp -> BUS_CPU_D01p.arg19": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg19",
      "output_cell": "RACY",
      "output_port": "qp"
    },
    "RADA.qp -> PIN_29.HI": {
      "input_cell": "PIN_29",
      "input_port": "HI",
      "output_cell": "RADA",
      "output_port": "qp"
    },
    "RADY.qp -> PIN_25.LO": {
      "input_cell": "PIN_25",
      "input_port": "LO",
      "output_cell": "RADY",
      "output_port": "qp"
    },
    "RAFY.qp -> PIN_23.HI": {
      "input_cell": "PIN_23",
      "input_port": "HI",
      "output_cell": "RAFY",
      "output_port": "qp"
    },
    "RAGA.qp -> SOHU.SETn": {
      "input_cell": "SOHU",
      "input_port": "SETn",
      "output_cell": "RAGA",
      "output_port": "qp"
    },
    "RAGE.qn -> SURO.Dn": {
      "input_cell": "SURO",
      "input_port": "Dn",
      "output_cell": "RAGE",
      "output_port": "qn"
    },
    "RAGE.qp -> PEDA.CLKn": {
      "input_cell": "PEDA",
      "input_port": "CLKn",
      "output_cell": "RAGE",
      "output_port": "qp"
    },
    "RAGU.qp -> PIN_49.LO": {
      "input_cell": "PIN_49",
      "input_port": "LO",
      "output_cell": "RAGU",
      "output_port": "qp"
    },
    "RAHA.qn -> SYFU.b": {
      "input_cell": "SYFU",
      "input_port": "b",
      "output_cell": "RAHA",
      "output_port": "qn"
    },
    "RAHA.qp -> PUFY.Dn": {
      "input_cell": "PUFY",
      "input_port": "Dn",
      "output_cell": "RAHA",
      "output_port": "qp"
    },
    "RAHU.qp -> ROKO.a": {
      "input_cell": "ROKO",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> ROVE.a": {
      "input_cell": "ROVE",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> RUJO.OEn": {
      "input_cell": "RUJO",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SAKO.a": {
      "input_cell": "SAKO",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SAWU.a": {
      "input_cell": "SAWU",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SEDO.a": {
      "input_cell": "SEDO",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SEJY.a": {
      "input_cell": "SEJY",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SEKE.OEn": {
      "input_cell": "SEKE",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SOTE.OEn": {
      "input_cell": "SOTE",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SUZA.OEn": {
      "input_cell": "SUZA",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SYBU.a": {
      "input_cell": "SYBU",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SYMA.a": {
      "input_cell": "SYMA",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> SYNU.a": {
      "input_cell": "SYNU",
      "input_port": "a",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> TEME.OEn": {
      "input_cell": "TEME",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> TEWU.OEn": {
      "input_cell": "TEWU",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> TOFA.OEn": {
      "input_cell": "TOFA",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAHU.qp -> TYGO.OEn": {
      "input_cell": "TYGO",
      "input_port": "OEn",
      "output_cell": "RAHU",
      "output_port": "qp"
    },
    "RAJA.qp -> SETU.SETn": {
      "input_cell": "SETU",
      "input_port": "SETn",
      "output_cell": "RAJA",
      "output_port": "qp"
    },
    "RAJO.qp -> RALU.SETn": {
      "input_cell": "RALU",
      "input_port": "SETn",
      "output_cell": "RAJO",
      "output_port": "qp"
    },
    "RAJU.qp -> BUS_CPU_D03p.arg21": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg21",
      "output_cell": "RAJU",
      "output_port": "qp"
    },
    "RAJY.qp -> RYFU.a": {
      "input_cell": "RYFU",
      "input_port": "a",
      "output_cell": "RAJY",
      "output_port": "qp"
    },
    "RAJY.qp -> SOBA.a": {
      "input_cell": "SOBA",
      "input_port": "a",
      "output_cell": "RAJY",
      "output_port": "qp"
    },
    "RAKE.qp -> PYGA.a": {
      "input_cell": "PYGA",
      "input_port": "a",
      "output_cell": "RAKE",
      "output_port": "qp"
    },
    "RAKU.qp -> BUS_VRAM_D07p.arg01": {
      "input_cell": "BUS_VRAM_D07p",
      "input_port": "arg01",
      "output_cell": "RAKU",
      "output_port": "qp"
    },
    "RALO.qp -> WASA.Dn": {
      "input_cell": "WASA",
      "input_port": "Dn",
      "output_cell": "RALO",
      "output_port": "qp"
    },
    "RALO.qp -> WEJO.Dn": {
      "input_cell": "WEJO",
      "input_port": "Dn",
      "output_cell": "RALO",
      "output_port": "qp"
    },
    "RALU.qp -> SOHU.Dp": {
      "input_cell": "SOHU",
      "input_port": "Dp",
      "output_cell": "RALU",
      "output_port": "qp"
    },
    "RALY.qp -> BUS_CPU_D05p.arg00": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg00",
      "output_cell": "RALY",
      "output_port": "qp"
    },
    "RAMA.qn -> SERY.a": {
      "input_cell": "SERY",
      "input_port": "a",
      "output_cell": "RAMA",
      "output_port": "qn"
    },
    "RAMA.qn -> TAPO.b": {
      "input_cell": "TAPO",
      "input_port": "b",
      "output_cell": "RAMA",
      "output_port": "qn"
    },
    "RAMU.qn -> RANO.b": {
      "input_cell": "RANO",
      "input_port": "b",
      "output_cell": "RAMU",
      "output_port": "qn"
    },
    "RAMU.qn -> SOLO.a": {
      "input_cell": "SOLO",
      "input_port": "a",
      "output_cell": "RAMU",
      "output_port": "qn"
    },
    "RANO.qp -> PYJO.SETn": {
      "input_cell": "PYJO",
      "input_port": "SETn",
      "output_cell": "RANO",
      "output_port": "qp"
    },
    "RAPE.qp -> PALY.a": {
      "input_cell": "PALY",
      "input_port": "a",
      "output_cell": "RAPE",
      "output_port": "qp"
    },
    "RAPU.qp -> SUPU.b": {
      "input_cell": "SUPU",
      "input_port": "b",
      "output_cell": "RAPU",
      "output_port": "qp"
    },
    "RARE.qp -> PIN_30.LO": {
      "input_cell": "PIN_30",
      "input_port": "LO",
      "output_cell": "RARE",
      "output_port": "qp"
    },
    "RARO.qp -> BUS_CPU_D00p.arg13": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg13",
      "output_cell": "RARO",
      "output_port": "qp"
    },
    "RASY.qp -> SUBO.a": {
      "input_cell": "SUBO",
      "input_port": "a",
      "output_cell": "RASY",
      "output_port": "qp"
    },
    "RATA.qp -> PYZU.b": {
      "input_cell": "PYZU",
      "input_port": "b",
      "output_cell": "RATA",
      "output_port": "qp"
    },
    "RATE.qn -> SOSY.Dn": {
      "input_cell": "SOSY",
      "input_port": "Dn",
      "output_cell": "RATE",
      "output_port": "qn"
    },
    "RATE.qp -> RUBY.CLKn": {
      "input_cell": "RUBY",
      "input_port": "CLKn",
      "output_cell": "RATE",
      "output_port": "qp"
    },
    "RATO.qp -> PAGU.b": {
      "input_cell": "PAGU",
      "input_port": "b",
      "output_cell": "RATO",
      "output_port": "qp"
    },
    "RAVE.qp -> SEPU.Dn": {
      "input_cell": "SEPU",
      "input_port": "Dn",
      "output_cell": "RAVE",
      "output_port": "qp"
    },
    "RAVO.qp -> PIN_50.DP": {
      "input_cell": "PIN_50",
      "input_port": "DP",
      "output_cell": "RAVO",
      "output_port": "qp"
    },
    "RAVU.qp -> PIN_24.HI": {
      "input_cell": "PIN_24",
      "input_port": "HI",
      "output_cell": "RAVU",
      "output_port": "qp"
    },
    "RAVY.qp -> BUS_CPU_D02p.arg19": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg19",
      "output_cell": "RAVY",
      "output_port": "qp"
    },
    "RAWA.qp -> RACU.b": {
      "input_cell": "RACU",
      "input_port": "b",
      "output_cell": "RAWA",
      "output_port": "qp"
    },
    "RAWU.qp -> TOSA.a": {
      "input_cell": "TOSA",
      "input_port": "a",
      "output_cell": "RAWU",
      "output_port": "qp"
    },
    "RAWU.qp -> TUXE.b": {
      "input_cell": "TUXE",
      "input_port": "b",
      "output_cell": "RAWU",
      "output_port": "qp"
    },
    "RAWU.qp -> VAPY.Dn": {
      "input_cell": "VAPY",
      "input_port": "Dn",
      "output_cell": "RAWU",
      "output_port": "qp"
    },
    "RAXY.qp -> RYKO.Dn": {
      "input_cell": "RYKO",
      "input_port": "Dn",
      "output_cell": "RAXY",
      "output_port": "qp"
    },
    "RAZO.qp -> PIN_30.HI": {
      "input_cell": "PIN_30",
      "input_port": "HI",
      "output_cell": "RAZO",
      "output_port": "qp"
    },
    "RAZU.qp -> BUS_CPU_D02p.arg11": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg11",
      "output_cell": "RAZU",
      "output_port": "qp"
    },
    "REBA.qp -> BUS_VRAM_D01p.arg01": {
      "input_cell": "BUS_VRAM_D01p",
      "input_port": "arg01",
      "output_cell": "REBA",
      "output_port": "qp"
    },
    "REDA.qp -> SUBO.b": {
      "input_cell": "SUBO",
      "input_port": "b",
      "output_cell": "REDA",
      "output_port": "qp"
    },
    "REDO.qp -> BUS_CPU_D02p.arg12": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg12",
      "output_cell": "REDO",
      "output_port": "qp"
    },
    "REDU.qp -> RORU.a1": {
      "input_cell": "RORU",
      "input_port": "a1",
      "output_cell": "REDU",
      "output_port": "qp"
    },
    "REDY.qp -> BUS_CPU_D03p.arg11": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg11",
      "output_cell": "REDY",
      "output_port": "qp"
    },
    "REFA.qp -> MUXE.b": {
      "input_cell": "MUXE",
      "input_port": "b",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFA.qp -> NABE.b": {
      "input_cell": "NABE",
      "input_port": "b",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFA.qp -> RAKE.b": {
      "input_cell": "RAKE",
      "input_port": "b",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFA.qp -> ROTU.a": {
      "input_cell": "ROTU",
      "input_port": "a",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFA.qp -> SEME.b": {
      "input_cell": "SEME",
      "input_port": "b",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFA.qp -> SULO.b": {
      "input_cell": "SULO",
      "input_port": "b",
      "output_cell": "REFA",
      "output_port": "qp"
    },
    "REFE.qn -> SUKO.a1": {
      "input_cell": "SUKO",
      "input_port": "a1",
      "output_cell": "REFE",
      "output_port": "qn"
    },
    "REFE.qp -> SASY.Dn": {
      "input_cell": "SASY",
      "input_port": "Dn",
      "output_cell": "REFE",
      "output_port": "qp"
    },
    "REFO.qp -> PIN_45.HI": {
      "input_cell": "PIN_45",
      "input_port": "HI",
      "output_cell": "REFO",
      "output_port": "qp"
    },
    "REFU.qp -> PYMA.b": {
      "input_cell": "PYMA",
      "input_port": "b",
      "output_cell": "REFU",
      "output_port": "qp"
    },
    "REGA.qn -> SOKU.Dn": {
      "input_cell": "SOKU",
      "input_port": "Dn",
      "output_cell": "REGA",
      "output_port": "qn"
    },
    "REGA.qp -> POVY.CLKn": {
      "input_cell": "POVY",
      "input_port": "CLKn",
      "output_cell": "REGA",
      "output_port": "qp"
    },
    "REGE.qp -> PIN_33.HI": {
      "input_cell": "PIN_33",
      "input_port": "HI",
      "output_cell": "REGE",
      "output_port": "qp"
    },
    "REHO.qp -> PONY.a": {
      "input_cell": "PONY",
      "input_port": "a",
      "output_cell": "REHO",
      "output_port": "qp"
    },
    "REHU.qp -> PYJO.RSTn": {
      "input_cell": "PYJO",
      "input_port": "RSTn",
      "output_cell": "REHU",
      "output_port": "qp"
    },
    "REJO.qp -> PUKY.a": {
      "input_cell": "PUKY",
      "input_port": "a",
      "output_cell": "REJO",
      "output_port": "qp"
    },
    "REKU.qp -> PIN_26.HI": {
      "input_cell": "PIN_26",
      "input_port": "HI",
      "output_cell": "REKU",
      "output_port": "qp"
    },
    "RELA.qp -> RENA.a": {
      "input_cell": "RENA",
      "input_port": "a",
      "output_cell": "RELA",
      "output_port": "qp"
    },
    "REMA.qp -> BUS_CPU_D02p.arg00": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg00",
      "output_cell": "REMA",
      "output_port": "qp"
    },
    "REMO.qp -> BUS_VRAM_D03p.arg01": {
      "input_cell": "BUS_VRAM_D03p",
      "input_port": "arg01",
      "output_cell": "REMO",
      "output_port": "qp"
    },
    "REMY.qp -> PIN_51.DP": {
      "input_cell": "PIN_51",
      "input_port": "DP",
      "output_cell": "REMY",
      "output_port": "qp"
    },
    "RENA.qp -> RAKU.OEp": {
      "input_cell": "RAKU",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> REBA.OEp": {
      "input_cell": "REBA",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> REMO.OEp": {
      "input_cell": "REMO",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> RETA.OEp": {
      "input_cell": "RETA",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> ROCE.OEp": {
      "input_cell": "ROCE",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> RODY.OEp": {
      "input_cell": "RODY",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> ROFA.a": {
      "input_cell": "ROFA",
      "input_port": "a",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> ROPU.OEp": {
      "input_cell": "ROPU",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENA.qp -> RYDO.OEp": {
      "input_cell": "RYDO",
      "input_port": "OEp",
      "output_cell": "RENA",
      "output_port": "qp"
    },
    "RENE.qp -> SEKO.b": {
      "input_cell": "SEKO",
      "input_port": "b",
      "output_cell": "RENE",
      "output_port": "qp"
    },
    "REPA.qp -> RATE.Dp": {
      "input_cell": "RATE",
      "input_port": "Dp",
      "output_cell": "REPA",
      "output_port": "qp"
    },
    "REPU.qp -> REJO.RSTp": {
      "input_cell": "REJO",
      "input_port": "RSTp",
      "output_cell": "REPU",
      "output_port": "qp"
    },
    "REPU.qp -> SYNY.a": {
      "input_cell": "SYNY",
      "input_port": "a",
      "output_cell": "REPU",
      "output_port": "qp"
    },
    "RERA.qp -> PIN_20.HI": {
      "input_cell": "PIN_20",
      "input_port": "HI",
      "output_cell": "RERA",
      "output_port": "qp"
    },
    "RERY.qp -> RUGA.Dn": {
      "input_cell": "RUGA",
      "input_port": "Dn",
      "output_cell": "RERY",
      "output_port": "qp"
    },
    "RESE.qp -> BUS_VRAM_A09n.arg00": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg00",
      "output_cell": "RESE",
      "output_port": "qp"
    },
    "RESO.qp -> BUS_VRAM_A09n.arg04": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg04",
      "output_cell": "RESO",
      "output_port": "qp"
    },
    "RESU.qp -> BUS_CPU_D06p.arg00": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg00",
      "output_cell": "RESU",
      "output_port": "qp"
    },
    "RESY.qp -> PIN_21.LO": {
      "input_cell": "PIN_21",
      "input_port": "LO",
      "output_cell": "RESY",
      "output_port": "qp"
    },
    "RETA.qp -> BUS_VRAM_D06p.arg01": {
      "input_cell": "BUS_VRAM_D06p",
      "input_port": "arg01",
      "output_cell": "RETA",
      "output_port": "qp"
    },
    "RETU.qp -> BUS_CPU_D00p.arg12": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg12",
      "output_cell": "RETU",
      "output_port": "qp"
    },
    "REVA.qp -> BUS_CPU_D06p.arg18": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg18",
      "output_cell": "REVA",
      "output_port": "qp"
    },
    "REVO.qp -> RELA.a": {
      "input_cell": "RELA",
      "input_port": "a",
      "output_cell": "REVO",
      "output_port": "qp"
    },
    "REVO.qp -> ROCY.a": {
      "input_cell": "ROCY",
      "input_port": "a",
      "output_cell": "REVO",
      "output_port": "qp"
    },
    "REVU.qp -> PIN_27.HI": {
      "input_cell": "PIN_27",
      "input_port": "HI",
      "output_cell": "REVU",
      "output_port": "qp"
    },
    "REVY.qp -> SEBO.b": {
      "input_cell": "SEBO",
      "input_port": "b",
      "output_cell": "REVY",
      "output_port": "qp"
    },
    "REWO.qn -> PABE.b": {
      "input_cell": "PABE",
      "input_port": "b",
      "output_cell": "REWO",
      "output_port": "qn"
    },
    "REWO.qn -> RATA.a": {
      "input_cell": "RATA",
      "input_port": "a",
      "output_cell": "REWO",
      "output_port": "qn"
    },
    "REXU.qp -> BUS_CPU_D05p.arg20": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg20",
      "output_cell": "REXU",
      "output_port": "qp"
    },
    "ROBY.qp -> LUFY.a": {
      "input_cell": "LUFY",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> MAME.a": {
      "input_cell": "MAME",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> RANO.a": {
      "input_cell": "RANO",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> REHU.a": {
      "input_cell": "REHU",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> SUKY.a": {
      "input_cell": "SUKY",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> TOWA.a": {
      "input_cell": "TOWA",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> WEVO.a": {
      "input_cell": "WEVO",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROBY.qp -> XYRU.a": {
      "input_cell": "XYRU",
      "input_port": "a",
      "output_cell": "ROBY",
      "output_port": "qp"
    },
    "ROCE.qp -> BUS_VRAM_D04p.arg01": {
      "input_cell": "BUS_VRAM_D04p",
      "input_port": "arg01",
      "output_cell": "ROCE",
      "output_port": "qp"
    },
    "ROCO.qp -> PYCO.CLKp": {
      "input_cell": "PYCO",
      "input_port": "CLKp",
      "output_cell": "ROCO",
      "output_port": "qp"
    },
    "ROCY.qp -> RAHU.a": {
      "input_cell": "RAHU",
      "input_port": "a",
      "output_cell": "ROCY",
      "output_port": "qp"
    },
    "RODU.qp -> PIN_29.LO": {
      "input_cell": "PIN_29",
      "input_port": "LO",
      "output_cell": "RODU",
      "output_port": "qp"
    },
    "RODY.qp -> BUS_VRAM_D00p.arg01": {
      "input_cell": "BUS_VRAM_D00p",
      "input_port": "arg01",
      "output_cell": "RODY",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_25.PUn": {
      "input_cell": "PIN_25",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_26.PUn": {
      "input_cell": "PIN_26",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_27.PUn": {
      "input_cell": "PIN_27",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_28.PUn": {
      "input_cell": "PIN_28",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_29.PUn": {
      "input_cell": "PIN_29",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_30.PUn": {
      "input_cell": "PIN_30",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_31.PUn": {
      "input_cell": "PIN_31",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFA.qp -> PIN_33.PUn": {
      "input_cell": "PIN_33",
      "input_port": "PUn",
      "output_cell": "ROFA",
      "output_port": "qp"
    },
    "ROFO.qp -> BUS_CPU_D01p.arg00": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg00",
      "output_cell": "ROFO",
      "output_port": "qp"
    },
    "ROGA.qn -> ROGA.Dp": {
      "input_cell": "ROGA",
      "input_port": "Dp",
      "output_cell": "ROGA",
      "output_port": "qn"
    },
    "ROGA.qn -> RUBU.CLKp": {
      "input_cell": "RUBU",
      "input_port": "CLKp",
      "output_cell": "ROGA",
      "output_port": "qn"
    },
    "ROGA.qp -> ROZE.b": {
      "input_cell": "ROZE",
      "input_port": "b",
      "output_cell": "ROGA",
      "output_port": "qp"
    },
    "ROGA.qp -> SYBY.b": {
      "input_cell": "SYBY",
      "input_port": "b",
      "output_cell": "ROGA",
      "output_port": "qp"
    },
    "ROGE.qp -> SARY.Dp": {
      "input_cell": "SARY",
      "input_port": "Dp",
      "output_cell": "ROGE",
      "output_port": "qp"
    },
    "ROGY.qp -> PIN_23.LO": {
      "input_cell": "PIN_23",
      "input_port": "LO",
      "output_cell": "ROGY",
      "output_port": "qp"
    },
    "ROHA.qp -> BUS_VRAM_A08n.arg04": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg04",
      "output_cell": "ROHA",
      "output_port": "qp"
    },
    "ROKA.qn -> RUSY.b": {
      "input_cell": "RUSY",
      "input_port": "b",
      "output_cell": "ROKA",
      "output_port": "qn"
    },
    "ROKA.qn -> SYBO.a": {
      "input_cell": "SYBO",
      "input_port": "a",
      "output_cell": "ROKA",
      "output_port": "qn"
    },
    "ROKE.qp -> PUXY.b": {
      "input_cell": "PUXY",
      "input_port": "b",
      "output_cell": "ROKE",
      "output_port": "qp"
    },
    "ROKO.qp -> RARE.a": {
      "input_cell": "RARE",
      "input_port": "a",
      "output_cell": "ROKO",
      "output_port": "qp"
    },
    "ROKU.qp -> SYBE.Dp": {
      "input_cell": "SYBE",
      "input_port": "Dp",
      "output_cell": "ROKU",
      "output_port": "qp"
    },
    "ROLO.qp -> MATY.HOLDp": {
      "input_cell": "MATY",
      "input_port": "HOLDp",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLO.qp -> MOPO.HOLDp": {
      "input_cell": "MOPO",
      "input_port": "HOLDp",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLO.qp -> NEJY.HOLDp": {
      "input_cell": "NEJY",
      "input_port": "HOLDp",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLO.qp -> NUTY.HOLDp": {
      "input_cell": "NUTY",
      "input_port": "HOLDp",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLO.qp -> PAVY.HOLDp": {
      "input_cell": "PAVY",
      "input_port": "HOLDp",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLO.qp -> POLA.a": {
      "input_cell": "POLA",
      "input_port": "a",
      "output_cell": "ROLO",
      "output_port": "qp"
    },
    "ROLU.qp -> RUBY.Dp": {
      "input_cell": "RUBY",
      "input_port": "Dp",
      "output_cell": "ROLU",
      "output_port": "qp"
    },
    "ROMO.qp -> SUVU.b": {
      "input_cell": "SUVU",
      "input_port": "b",
      "output_cell": "ROMO",
      "output_port": "qp"
    },
    "RONA.qp -> RYBU.Dn": {
      "input_cell": "RYBU",
      "input_port": "Dn",
      "output_cell": "RONA",
      "output_port": "qp"
    },
    "RONE.qp -> POHU.a": {
      "input_cell": "POHU",
      "input_port": "a",
      "output_cell": "RONE",
      "output_port": "qp"
    },
    "RONY.qp -> RUVO.Dn": {
      "input_cell": "RUVO",
      "input_port": "Dn",
      "output_cell": "RONY",
      "output_port": "qp"
    },
    "ROPE.qp -> SARO.a": {
      "input_cell": "SARO",
      "input_port": "a",
      "output_cell": "ROPE",
      "output_port": "qp"
    },
    "ROPO.qp -> RUPO.RSTp": {
      "input_cell": "RUPO",
      "input_port": "RSTp",
      "output_cell": "ROPO",
      "output_port": "qp"
    },
    "ROPO.qp -> SUKO.b0": {
      "input_cell": "SUKO",
      "input_port": "b0",
      "output_cell": "ROPO",
      "output_port": "qp"
    },
    "ROPU.qp -> BUS_VRAM_D05p.arg01": {
      "input_cell": "BUS_VRAM_D05p",
      "input_port": "arg01",
      "output_cell": "ROPU",
      "output_port": "qp"
    },
    "ROPY.qp -> SERE.b": {
      "input_cell": "SERE",
      "input_port": "b",
      "output_cell": "ROPY",
      "output_port": "qp"
    },
    "RORA.qp -> PALU.SETn": {
      "input_cell": "PALU",
      "input_port": "SETn",
      "output_cell": "RORA",
      "output_port": "qp"
    },
    "RORE.qp -> PIN_11.LO": {
      "input_cell": "PIN_11",
      "input_port": "LO",
      "output_cell": "RORE",
      "output_port": "qp"
    },
    "RORO.qp -> REXU.Dn": {
      "input_cell": "REXU",
      "input_port": "Dn",
      "output_cell": "RORO",
      "output_port": "qp"
    },
    "RORU.qp -> LULA.a": {
      "input_cell": "LULA",
      "input_port": "a",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> RESY.b": {
      "input_cell": "RESY",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> ROGY.b": {
      "input_cell": "ROGY",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> RUNE.b": {
      "input_cell": "RUNE",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> RYDA.b": {
      "input_cell": "RYDA",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> RYPU.b": {
      "input_cell": "RYPU",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> SEZE.b": {
      "input_cell": "SEZE",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> SULY.b": {
      "input_cell": "SULY",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORU.qp -> TAMU.b": {
      "input_cell": "TAMU",
      "input_port": "b",
      "output_cell": "RORU",
      "output_port": "qp"
    },
    "RORY.qp -> PIN_21.HI": {
      "input_cell": "PIN_21",
      "input_port": "HI",
      "output_cell": "RORY",
      "output_port": "qp"
    },
    "ROSA.qp -> SOMY.Dp": {
      "input_cell": "SOMY",
      "input_port": "Dp",
      "output_cell": "ROSA",
      "output_port": "qp"
    },
    "ROSY.qp -> SECA.b": {
      "input_cell": "SECA",
      "input_port": "b",
      "output_cell": "ROSY",
      "output_port": "qp"
    },
    "ROTA.qp -> BUS_CPU_D01p.arg22": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg22",
      "output_cell": "ROTA",
      "output_port": "qp"
    },
    "ROTE.qp -> BUS_CPU_D01p.arg21": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg21",
      "output_cell": "ROTE",
      "output_port": "qp"
    },
    "ROTU.qp -> MODY.a": {
      "input_cell": "MODY",
      "input_port": "a",
      "output_cell": "ROTU",
      "output_port": "qp"
    },
    "ROTU.qp -> MYZU.a": {
      "input_cell": "MYZU",
      "input_port": "a",
      "output_cell": "ROTU",
      "output_port": "qp"
    },
    "ROTU.qp -> PYHU.a": {
      "input_cell": "PYHU",
      "input_port": "a",
      "output_cell": "ROTU",
      "output_port": "qp"
    },
    "ROTU.qp -> TOGA.a": {
      "input_cell": "TOGA",
      "input_port": "a",
      "output_cell": "ROTU",
      "output_port": "qp"
    },
    "ROTU.qp -> TOME.a": {
      "input_cell": "TOME",
      "input_port": "a",
      "output_cell": "ROTU",
      "output_port": "qp"
    },
    "ROVA.qp -> BUS_CPU_D02p.arg02": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg02",
      "output_cell": "ROVA",
      "output_port": "qp"
    },
    "ROVE.qp -> SAMO.b": {
      "input_cell": "SAMO",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SAZU.b": {
      "input_cell": "SAZU",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SEFA.b": {
      "input_cell": "SEFA",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SEFU.b": {
      "input_cell": "SEFU",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SOGO.b": {
      "input_cell": "SOGO",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SUKE.b": {
      "input_cell": "SUKE",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SUMO.b": {
      "input_cell": "SUMO",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROVE.qp -> SUNA.b": {
      "input_cell": "SUNA",
      "input_port": "b",
      "output_cell": "ROVE",
      "output_port": "qp"
    },
    "ROWU.qp -> BUS_CPU_D06p.arg17": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg17",
      "output_cell": "ROWU",
      "output_port": "qp"
    },
    "ROXE.qn -> SUKO.a3": {
      "input_cell": "SUKO",
      "input_port": "a3",
      "output_cell": "ROXE",
      "output_port": "qn"
    },
    "ROXE.qp -> PUZO.Dn": {
      "input_cell": "PUZO",
      "input_port": "Dn",
      "output_cell": "ROXE",
      "output_port": "qp"
    },
    "ROXO.qp -> PAHO.CLKp": {
      "input_cell": "PAHO",
      "input_port": "CLKp",
      "output_cell": "ROXO",
      "output_port": "qp"
    },
    "ROXO.qp -> PECU.a": {
      "input_cell": "PECU",
      "input_port": "a",
      "output_cell": "ROXO",
      "output_port": "qp"
    },
    "ROXO.qp -> PUXA.CLKp": {
      "input_cell": "PUXA",
      "input_port": "CLKp",
      "output_cell": "ROXO",
      "output_port": "qp"
    },
    "ROXU.qp -> PIN_11.HI": {
      "input_cell": "PIN_11",
      "input_port": "HI",
      "output_cell": "ROXU",
      "output_port": "qp"
    },
    "ROXY.qp -> RONE.a": {
      "input_cell": "RONE",
      "input_port": "a",
      "output_cell": "ROXY",
      "output_port": "qp"
    },
    "ROXY.qp -> SACU.b": {
      "input_cell": "SACU",
      "input_port": "b",
      "output_cell": "ROXY",
      "output_port": "qp"
    },
    "ROZE.qp -> PANY.b": {
      "input_cell": "PANY",
      "input_port": "b",
      "output_cell": "ROZE",
      "output_port": "qp"
    },
    "ROZE.qp -> PECU.b": {
      "input_cell": "PECU",
      "input_port": "b",
      "output_cell": "ROZE",
      "output_port": "qp"
    },
    "RUBE.qp -> PIN_28.LO": {
      "input_cell": "PIN_28",
      "input_port": "LO",
      "output_cell": "RUBE",
      "output_port": "qp"
    },
    "RUBU.qn -> RUBU.Dp": {
      "input_cell": "RUBU",
      "input_port": "Dp",
      "output_cell": "RUBU",
      "output_port": "qn"
    },
    "RUBU.qp -> ROZE.a": {
      "input_cell": "ROZE",
      "input_port": "a",
      "output_cell": "RUBU",
      "output_port": "qp"
    },
    "RUBU.qp -> SOZU.b": {
      "input_cell": "SOZU",
      "input_port": "b",
      "output_cell": "RUBU",
      "output_port": "qp"
    },
    "RUBY.qn -> SOMU.Dn": {
      "input_cell": "SOMU",
      "input_port": "Dn",
      "output_cell": "RUBY",
      "output_port": "qn"
    },
    "RUBY.qp -> RAGE.CLKn": {
      "input_cell": "RAGE",
      "input_port": "CLKn",
      "output_cell": "RUBY",
      "output_port": "qp"
    },
    "RUCA.qp -> PEFU.RSTn": {
      "input_cell": "PEFU",
      "input_port": "RSTn",
      "output_cell": "RUCA",
      "output_port": "qp"
    },
    "RUCE.qp -> SADY.SETn": {
      "input_cell": "SADY",
      "input_port": "SETn",
      "output_cell": "RUCE",
      "output_port": "qp"
    },
    "RUCO.qp -> SENO.b": {
      "input_cell": "SENO",
      "input_port": "b",
      "output_cell": "RUCO",
      "output_port": "qp"
    },
    "RUDA.qp -> ROBY.a": {
      "input_cell": "ROBY",
      "input_port": "a",
      "output_cell": "RUDA",
      "output_port": "qp"
    },
    "RUDU.qp -> PALU.RSTn": {
      "input_cell": "PALU",
      "input_port": "RSTn",
      "output_cell": "RUDU",
      "output_port": "qp"
    },
    "RUFO.qn -> SUKO.a2": {
      "input_cell": "SUKO",
      "input_port": "a2",
      "output_cell": "RUFO",
      "output_port": "qn"
    },
    "RUFO.qp -> POFO.Dn": {
      "input_cell": "POFO",
      "input_port": "Dn",
      "output_cell": "RUFO",
      "output_port": "qp"
    },
    "RUGA.qp -> BUS_CPU_D00p.arg24": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg24",
      "output_cell": "RUGA",
      "output_port": "qp"
    },
    "RUGO.qp -> SATA.Dp": {
      "input_cell": "SATA",
      "input_port": "Dp",
      "output_cell": "RUGO",
      "output_port": "qp"
    },
    "RUGU.qn -> SUKO.a0": {
      "input_cell": "SUKO",
      "input_port": "a0",
      "output_cell": "RUGU",
      "output_port": "qn"
    },
    "RUGU.qp -> POTE.Dn": {
      "input_cell": "POTE",
      "input_port": "Dn",
      "output_cell": "RUGU",
      "output_port": "qp"
    },
    "RUGY.qp -> RAGE.Dp": {
      "input_cell": "RAGE",
      "input_port": "Dp",
      "output_cell": "RUGY",
      "output_port": "qp"
    },
    "RUJA.qp -> PIN_18.HI": {
      "input_cell": "PIN_18",
      "input_port": "HI",
      "output_cell": "RUJA",
      "output_port": "qp"
    },
    "RUJO.qp -> BUS_VRAM_D05p.arg00": {
      "input_cell": "BUS_VRAM_D05p",
      "input_port": "arg00",
      "output_cell": "RUJO",
      "output_port": "qp"
    },
    "RUJU.qp -> POFY.a": {
      "input_cell": "POFY",
      "input_port": "a",
      "output_cell": "RUJU",
      "output_port": "qp"
    },
    "RUKY.qp -> NUVA.a": {
      "input_cell": "NUVA",
      "input_port": "a",
      "output_cell": "RUKY",
      "output_port": "qp"
    },
    "RULO.qp -> PIN_16.LO": {
      "input_cell": "PIN_16",
      "input_port": "LO",
      "output_cell": "RULO",
      "output_port": "qp"
    },
    "RULY.qp -> PIN_31.LO": {
      "input_cell": "PIN_31",
      "input_port": "LO",
      "output_cell": "RULY",
      "output_port": "qp"
    },
    "RUMA.qp -> PEDU.a": {
      "input_cell": "PEDU",
      "input_port": "a",
      "output_cell": "RUMA",
      "output_port": "qp"
    },
    "RUMO.qp -> BUS_VRAM_A12n.arg00": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg00",
      "output_cell": "RUMO",
      "output_port": "qp"
    },
    "RUMU.qp -> PIN_27.LO": {
      "input_cell": "PIN_27",
      "input_port": "LO",
      "output_cell": "RUMU",
      "output_port": "qp"
    },
    "RUNA.qp -> ROTA.Dn": {
      "input_cell": "ROTA",
      "input_port": "Dn",
      "output_cell": "RUNA",
      "output_port": "qp"
    },
    "RUNE.qp -> PIN_17.LO": {
      "input_cell": "PIN_17",
      "input_port": "LO",
      "output_cell": "RUNE",
      "output_port": "qp"
    },
    "RUNO.qp -> RAJU.Dn": {
      "input_cell": "RAJU",
      "input_port": "Dn",
      "output_cell": "RUNO",
      "output_port": "qp"
    },
    "RUPA.qp -> SEVU.Dn": {
      "input_cell": "SEVU",
      "input_port": "Dn",
      "output_cell": "RUPA",
      "output_port": "qp"
    },
    "RUPO.qp -> SEGO.Dn": {
      "input_cell": "SEGO",
      "input_port": "Dn",
      "output_cell": "RUPO",
      "output_port": "qp"
    },
    "RUPY.qp -> BUS_CPU_D06p.arg19": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg19",
      "output_cell": "RUPY",
      "output_port": "qp"
    },
    "RURA.qp -> PIN_33.LO": {
      "input_cell": "PIN_33",
      "input_port": "LO",
      "output_cell": "RURA",
      "output_port": "qp"
    },
    "RUSA.qp -> BUS_VRAM_A07n.arg04": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg04",
      "output_cell": "RUSA",
      "output_port": "qp"
    },
    "RUSE.qp -> BUS_VRAM_A10n.arg00": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg00",
      "output_cell": "RUSE",
      "output_port": "qp"
    },
    "RUSY.qp -> PEFU.SETn": {
      "input_cell": "PEFU",
      "input_port": "SETn",
      "output_cell": "RUSY",
      "output_port": "qp"
    },
    "RUTA.qp -> POKA.b": {
      "input_cell": "POKA",
      "input_port": "b",
      "output_cell": "RUTA",
      "output_port": "qp"
    },
    "RUTE.qp -> SAHA.a": {
      "input_cell": "SAHA",
      "input_port": "a",
      "output_cell": "RUTE",
      "output_port": "qp"
    },
    "RUTO.qp -> SOBO.SETn": {
      "input_cell": "SOBO",
      "input_port": "SETn",
      "output_cell": "RUTO",
      "output_port": "qp"
    },
    "RUTU.qp -> LOFU.a": {
      "input_cell": "LOFU",
      "input_port": "a",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUTU.qp -> MUDE.a": {
      "input_cell": "MUDE",
      "input_port": "a",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUTU.qp -> MUWY.CLKp": {
      "input_cell": "MUWY",
      "input_port": "CLKp",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUTU.qp -> NYPE.Dp": {
      "input_cell": "NYPE",
      "input_port": "Dp",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUTU.qp -> PURE.a": {
      "input_cell": "PURE",
      "input_port": "a",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUTU.qp -> RYNO.b": {
      "input_cell": "RYNO",
      "input_port": "b",
      "output_cell": "RUTU",
      "output_port": "qp"
    },
    "RUVO.qp -> BUS_CPU_D01p.arg01": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg01",
      "output_cell": "RUVO",
      "output_port": "qp"
    },
    "RUVY.qp -> SAZO.b": {
      "input_cell": "SAZO",
      "input_port": "b",
      "output_cell": "RUVY",
      "output_port": "qp"
    },
    "RUXA.qp -> PIN_17.HI": {
      "input_cell": "PIN_17",
      "input_port": "HI",
      "output_cell": "RUXA",
      "output_port": "qp"
    },
    "RUZE.qp -> PIN_54.DP": {
      "input_cell": "PIN_54",
      "input_port": "DP",
      "output_cell": "RUZE",
      "output_port": "qp"
    },
    "RYBO.qp -> SAVY.Dp": {
      "input_cell": "SAVY",
      "input_port": "Dp",
      "output_cell": "RYBO",
      "output_port": "qp"
    },
    "RYBU.qp -> BUS_CPU_D02p.arg22": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg22",
      "output_cell": "RYBU",
      "output_port": "qp"
    },
    "RYCA.qp -> SUZE.b": {
      "input_cell": "SUZE",
      "input_port": "b",
      "output_cell": "RYCA",
      "output_port": "qp"
    },
    "RYCE.qp -> SECA.a": {
      "input_cell": "SECA",
      "input_port": "a",
      "output_cell": "RYCE",
      "output_port": "qp"
    },
    "RYCU.qp -> ROPE.b": {
      "input_cell": "ROPE",
      "input_port": "b",
      "output_cell": "RYCU",
      "output_port": "qp"
    },
    "RYDA.qp -> PIN_24.LO": {
      "input_cell": "PIN_24",
      "input_port": "LO",
      "output_cell": "RYDA",
      "output_port": "qp"
    },
    "RYDO.qp -> BUS_VRAM_D02p.arg01": {
      "input_cell": "BUS_VRAM_D02p",
      "input_port": "arg01",
      "output_cell": "RYDO",
      "output_port": "qp"
    },
    "RYDU.qn -> SELU.a": {
      "input_cell": "SELU",
      "input_port": "a",
      "output_cell": "RYDU",
      "output_port": "qn"
    },
    "RYDU.qn -> TESO.b": {
      "input_cell": "TESO",
      "input_port": "b",
      "output_cell": "RYDU",
      "output_port": "qn"
    },
    "RYDY.qp -> PUKU.a": {
      "input_cell": "PUKU",
      "input_port": "a",
      "output_cell": "RYDY",
      "output_port": "qp"
    },
    "RYDY.qp -> SOVY.Dp": {
      "input_cell": "SOVY",
      "input_port": "Dp",
      "output_cell": "RYDY",
      "output_port": "qp"
    },
    "RYDY.qp -> SYLO.a": {
      "input_cell": "SYLO",
      "input_port": "a",
      "output_cell": "RYDY",
      "output_port": "qp"
    },
    "RYFA.qn -> SEKO.a": {
      "input_cell": "SEKO",
      "input_port": "a",
      "output_cell": "RYFA",
      "output_port": "qn"
    },
    "RYFA.qp -> RENE.Dp": {
      "input_cell": "RENE",
      "input_port": "Dp",
      "output_cell": "RYFA",
      "output_port": "qp"
    },
    "RYFE.qp -> PAZO.b": {
      "input_cell": "PAZO",
      "input_port": "b",
      "output_cell": "RYFE",
      "output_port": "qp"
    },
    "RYFO.qp -> SARA.b": {
      "input_cell": "SARA",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> SORA.b": {
      "input_cell": "SORA",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TAGY.b": {
      "input_cell": "TAGY",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TAPE.b": {
      "input_cell": "TAPE",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TEDA.b": {
      "input_cell": "TEDA",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TOPE.b": {
      "input_cell": "TOPE",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TUBY.b": {
      "input_cell": "TUBY",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFO.qp -> TYJU.b": {
      "input_cell": "TYJU",
      "input_port": "b",
      "output_cell": "RYFO",
      "output_port": "qp"
    },
    "RYFU.qp -> POKA.c": {
      "input_cell": "POKA",
      "input_port": "c",
      "output_cell": "RYFU",
      "output_port": "qp"
    },
    "RYGA.qp -> SUCA.b": {
      "input_cell": "SUCA",
      "input_port": "b",
      "output_cell": "RYGA",
      "output_port": "qp"
    },
    "RYJA.qp -> RYSA.SETn": {
      "input_cell": "RYSA",
      "input_port": "SETn",
      "output_cell": "RYJA",
      "output_port": "qp"
    },
    "RYJE.qp -> REVO.a": {
      "input_cell": "REVO",
      "input_port": "a",
      "output_cell": "RYJE",
      "output_port": "qp"
    },
    "RYJU.qp -> PAGO.b": {
      "input_cell": "PAGO",
      "input_port": "b",
      "output_cell": "RYJU",
      "output_port": "qp"
    },
    "RYJY.qp -> SOHU.RSTn": {
      "input_cell": "SOHU",
      "input_port": "RSTn",
      "output_cell": "RYJY",
      "output_port": "qp"
    },
    "RYKO.qp -> BUS_CPU_D02p.arg01": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg01",
      "output_cell": "RYKO",
      "output_port": "qp"
    },
    "RYKU.qn -> ROGA.CLKp": {
      "input_cell": "ROGA",
      "input_port": "CLKp",
      "output_cell": "RYKU",
      "output_port": "qn"
    },
    "RYKU.qn -> RYKU.Dp": {
      "input_cell": "RYKU",
      "input_port": "Dp",
      "output_cell": "RYKU",
      "output_port": "qn"
    },
    "RYKU.qp -> ROZE.c": {
      "input_cell": "ROZE",
      "input_port": "c",
      "output_cell": "RYKU",
      "output_port": "qp"
    },
    "RYKU.qp -> SUHA.b": {
      "input_cell": "SUHA",
      "input_port": "b",
      "output_cell": "RYKU",
      "output_port": "qp"
    },
    "RYKY.qp -> PIN_31.HI": {
      "input_cell": "PIN_31",
      "input_port": "HI",
      "output_cell": "RYKY",
      "output_port": "qp"
    },
    "RYLA.qp -> BUS_CPU_D00p.arg23": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg23",
      "output_cell": "RYLA",
      "output_port": "qp"
    },
    "RYLE.qp -> SYWE.b": {
      "input_cell": "SYWE",
      "input_port": "b",
      "output_cell": "RYLE",
      "output_port": "qp"
    },
    "RYLU.qp -> RACU.a": {
      "input_cell": "RACU",
      "input_port": "a",
      "output_cell": "RYLU",
      "output_port": "qp"
    },
    "RYMA.qp -> BUS_CPU_D00p.arg02": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg02",
      "output_cell": "RYMA",
      "output_port": "qp"
    },
    "RYME.qp -> SUBO.d": {
      "input_cell": "SUBO",
      "input_port": "d",
      "output_cell": "RYME",
      "output_port": "qp"
    },
    "RYNA.qp -> BUS_VRAM_A11n.arg00": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg00",
      "output_cell": "RYNA",
      "output_port": "qp"
    },
    "RYNO.qp -> POGU.a": {
      "input_cell": "POGU",
      "input_port": "a",
      "output_cell": "RYNO",
      "output_port": "qp"
    },
    "RYPO.qp -> PIN_53.DP": {
      "input_cell": "PIN_53",
      "input_port": "DP",
      "output_cell": "RYPO",
      "output_port": "qp"
    },
    "RYPU.qp -> PIN_18.LO": {
      "input_cell": "PIN_18",
      "input_port": "LO",
      "output_cell": "RYPU",
      "output_port": "qp"
    },
    "RYRO.qp -> PIN_28.HI": {
      "input_cell": "PIN_28",
      "input_port": "HI",
      "output_cell": "RYRO",
      "output_port": "qp"
    },
    "RYSA.qp -> SOBO.Dp": {
      "input_cell": "SOBO",
      "input_port": "Dp",
      "output_cell": "RYSA",
      "output_port": "qp"
    },
    "RYSO.qp -> SAWA.Dn": {
      "input_cell": "SAWA",
      "input_port": "Dn",
      "output_cell": "RYSO",
      "output_port": "qp"
    },
    "RYSU.qp -> BUS_VRAM_A08n.arg00": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg00",
      "output_cell": "RYSU",
      "output_port": "qp"
    },
    "RYTY.qp -> PIN_26.LO": {
      "input_cell": "PIN_26",
      "input_port": "LO",
      "output_cell": "RYTY",
      "output_port": "qp"
    },
    "RYVE.qp -> REFE.CLKp": {
      "input_cell": "REFE",
      "input_port": "CLKp",
      "output_cell": "RYVE",
      "output_port": "qp"
    },
    "RYVE.qp -> ROXE.CLKp": {
      "input_cell": "ROXE",
      "input_port": "CLKp",
      "output_cell": "RYVE",
      "output_port": "qp"
    },
    "RYVE.qp -> RUFO.CLKp": {
      "input_cell": "RUFO",
      "input_port": "CLKp",
      "output_cell": "RYVE",
      "output_port": "qp"
    },
    "RYVE.qp -> RUGU.CLKp": {
      "input_cell": "RUGU",
      "input_port": "CLKp",
      "output_cell": "RYVE",
      "output_port": "qp"
    },
    "RYVO.qp -> PIN_22.HI": {
      "input_cell": "PIN_22",
      "input_port": "HI",
      "output_cell": "RYVO",
      "output_port": "qp"
    },
    "RYZE.qp -> PIN_25.HI": {
      "input_cell": "PIN_25",
      "input_port": "HI",
      "output_cell": "RYZE",
      "output_port": "qp"
    },
    "RYZY.qp -> RUDU.b": {
      "input_cell": "RUDU",
      "input_port": "b",
      "output_cell": "RYZY",
      "output_port": "qp"
    },
    "SABO.qn -> SOGU.b": {
      "input_cell": "SOGU",
      "input_port": "b",
      "output_cell": "SABO",
      "output_port": "qn"
    },
    "SABO.qn -> SUPE.Dn": {
      "input_cell": "SUPE",
      "input_port": "Dn",
      "output_cell": "SABO",
      "output_port": "qn"
    },
    "SABU.qn -> SETE.Dn": {
      "input_cell": "SETE",
      "input_port": "Dn",
      "output_cell": "SABU",
      "output_port": "qn"
    },
    "SABU.qp -> ROKE.a1": {
      "input_cell": "ROKE",
      "input_port": "a1",
      "output_cell": "SABU",
      "output_port": "qp"
    },
    "SACU.qp -> LEFE.CLKp": {
      "input_cell": "LEFE",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> LESU.CLKp": {
      "input_cell": "LESU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> LYME.CLKp": {
      "input_cell": "LYME",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MACU.CLKp": {
      "input_cell": "MACU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MASO.CLKp": {
      "input_cell": "MASO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MODA.CLKp": {
      "input_cell": "MODA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MODU.CLKp": {
      "input_cell": "MODU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MOJU.CLKp": {
      "input_cell": "MOJU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> MYDE.CLKp": {
      "input_cell": "MYDE",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NATY.CLKp": {
      "input_cell": "NATY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NEDA.CLKp": {
      "input_cell": "NEDA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NEPO.CLKp": {
      "input_cell": "NEPO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NOZO.CLKp": {
      "input_cell": "NOZO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NUKE.CLKp": {
      "input_cell": "NUKE",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NURO.CLKp": {
      "input_cell": "NURO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> NYLU.CLKp": {
      "input_cell": "NYLU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> PALU.CLKp": {
      "input_cell": "PALU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> PEFU.CLKp": {
      "input_cell": "PEFU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> PYBO.CLKp": {
      "input_cell": "PYBO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> PYJO.CLKp": {
      "input_cell": "PYJO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> RALU.CLKp": {
      "input_cell": "RALU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> ROSA.CLKp": {
      "input_cell": "ROSA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> RUGO.CLKp": {
      "input_cell": "RUGO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> RYSA.CLKp": {
      "input_cell": "RYSA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SADY.CLKp": {
      "input_cell": "SADY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SATA.CLKp": {
      "input_cell": "SATA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SAVY.CLKp": {
      "input_cell": "SAVY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SETU.CLKp": {
      "input_cell": "SETU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SOBO.CLKp": {
      "input_cell": "SOBO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SOHU.CLKp": {
      "input_cell": "SOHU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> SOMY.CLKp": {
      "input_cell": "SOMY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> TACA.CLKp": {
      "input_cell": "TACA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> TOBA.b": {
      "input_cell": "TOBA",
      "input_port": "b",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> TOMY.CLKp": {
      "input_cell": "TOMY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VAFO.CLKp": {
      "input_cell": "VAFO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VANU.CLKp": {
      "input_cell": "VANU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VARE.CLKp": {
      "input_cell": "VARE",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VAVA.CLKp": {
      "input_cell": "VAVA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VEZO.CLKp": {
      "input_cell": "VEZO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VOSA.CLKp": {
      "input_cell": "VOSA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VUMO.CLKp": {
      "input_cell": "VUMO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> VUPY.CLKp": {
      "input_cell": "VUPY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WEBA.CLKp": {
      "input_cell": "WEBA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WODA.CLKp": {
      "input_cell": "WODA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WORA.CLKp": {
      "input_cell": "WORA",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WUFY.CLKp": {
      "input_cell": "WUFY",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WURU.CLKp": {
      "input_cell": "WURU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WYFU.CLKp": {
      "input_cell": "WYFU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> WYHO.CLKp": {
      "input_cell": "WYHO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> XEHO.CLKp": {
      "input_cell": "XEHO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> XETE.CLKp": {
      "input_cell": "XETE",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> XODU.CLKp": {
      "input_cell": "XODU",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SACU.qp -> XYDO.CLKp": {
      "input_cell": "XYDO",
      "input_port": "CLKp",
      "output_cell": "SACU",
      "output_port": "qp"
    },
    "SADU.qp -> TEBY.Dn": {
      "input_cell": "TEBY",
      "input_port": "Dn",
      "output_cell": "SADU",
      "output_port": "qp"
    },
    "SADY.qp -> RYSA.Dp": {
      "input_cell": "RYSA",
      "input_port": "Dp",
      "output_cell": "SADY",
      "output_port": "qp"
    },
    "SAFO.qp -> BUS_CPU_D05p.arg01": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg01",
      "output_cell": "SAFO",
      "output_port": "qp"
    },
    "SAGO.qp -> SAFO.Dn": {
      "input_cell": "SAFO",
      "input_port": "Dn",
      "output_cell": "SAGO",
      "output_port": "qp"
    },
    "SAHA.qp -> PIN_45.LO": {
      "input_cell": "PIN_45",
      "input_port": "LO",
      "output_cell": "SAHA",
      "output_port": "qp"
    },
    "SAJA.qn -> VEXU.b": {
      "input_cell": "VEXU",
      "input_port": "b",
      "output_cell": "SAJA",
      "output_port": "qn"
    },
    "SAJA.qn -> WERY.a": {
      "input_cell": "WERY",
      "input_port": "a",
      "output_cell": "SAJA",
      "output_port": "qn"
    },
    "SAKE.qp -> TUKY.Dp": {
      "input_cell": "TUKY",
      "input_port": "Dp",
      "output_cell": "SAKE",
      "output_port": "qp"
    },
    "SAKO.qp -> RUBE.a": {
      "input_cell": "RUBE",
      "input_port": "a",
      "output_cell": "SAKO",
      "output_port": "qp"
    },
    "SAKY.qp -> TYSO.a": {
      "input_cell": "TYSO",
      "input_port": "a",
      "output_cell": "SAKY",
      "output_port": "qp"
    },
    "SALA.qp -> ROLU.b": {
      "input_cell": "ROLU",
      "input_port": "b",
      "output_cell": "SALA",
      "output_port": "qp"
    },
    "SALE.qp -> RUVY.a": {
      "input_cell": "RUVY",
      "input_port": "a",
      "output_cell": "SALE",
      "output_port": "qp"
    },
    "SALE.qp -> RYLU.a": {
      "input_cell": "RYLU",
      "input_port": "a",
      "output_cell": "SALE",
      "output_port": "qp"
    },
    "SALO.qn -> RASY.b": {
      "input_cell": "RASY",
      "input_port": "b",
      "output_cell": "SALO",
      "output_port": "qn"
    },
    "SALO.qp -> REDY.Dn": {
      "input_cell": "REDY",
      "input_port": "Dn",
      "output_cell": "SALO",
      "output_port": "qp"
    },
    "SALU.qp -> BUS_CPU_D03p.arg20": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg20",
      "output_cell": "SALU",
      "output_port": "qp"
    },
    "SAME.qp -> TOKU.Dn": {
      "input_cell": "TOKU",
      "input_port": "Dn",
      "output_cell": "SAME",
      "output_port": "qp"
    },
    "SAMO.qp -> REKU.a": {
      "input_cell": "REKU",
      "input_port": "a",
      "output_cell": "SAMO",
      "output_port": "qp"
    },
    "SAMY.qn -> ROTE.Dn": {
      "input_cell": "ROTE",
      "input_port": "Dn",
      "output_cell": "SAMY",
      "output_port": "qn"
    },
    "SAMY.qp -> TECY.mux": {
      "input_cell": "TECY",
      "input_port": "mux",
      "output_cell": "SAMY",
      "output_port": "qp"
    },
    "SANA.qp -> TYJA.Dn": {
      "input_cell": "TYJA",
      "input_port": "Dn",
      "output_cell": "SANA",
      "output_port": "qp"
    },
    "SANO.qp -> UCOM.b": {
      "input_cell": "UCOM",
      "input_port": "b",
      "output_cell": "SANO",
      "output_port": "qp"
    },
    "SANO.qp -> UFEG.b": {
      "input_cell": "UFEG",
      "input_port": "b",
      "output_cell": "SANO",
      "output_port": "qp"
    },
    "SANO.qp -> URYS.b": {
      "input_cell": "URYS",
      "input_port": "b",
      "output_cell": "SANO",
      "output_port": "qp"
    },
    "SANO.qp -> UWAM.d": {
      "input_cell": "UWAM",
      "input_port": "d",
      "output_cell": "SANO",
      "output_port": "qp"
    },
    "SANU.qp -> RUTU.Dp": {
      "input_cell": "RUTU",
      "input_port": "Dp",
      "output_cell": "SANU",
      "output_port": "qp"
    },
    "SAPA.qp -> REFA.d": {
      "input_cell": "REFA",
      "input_port": "d",
      "output_cell": "SAPA",
      "output_port": "qp"
    },
    "SAPA.qp -> ROLO.d": {
      "input_cell": "ROLO",
      "input_port": "d",
      "output_cell": "SAPA",
      "output_port": "qp"
    },
    "SAPU.qp -> BUS_CPU_D07p.arg18": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg18",
      "output_cell": "SAPU",
      "output_port": "qp"
    },
    "SAPY.qp -> TUSE.Dn": {
      "input_cell": "TUSE",
      "input_port": "Dn",
      "output_cell": "SAPY",
      "output_port": "qp"
    },
    "SARA.qp -> SABO.CLKp": {
      "input_cell": "SABO",
      "input_port": "CLKp",
      "output_cell": "SARA",
      "output_port": "qp"
    },
    "SARA.qp -> SAMY.CLKp": {
      "input_cell": "SAMY",
      "input_port": "CLKp",
      "output_cell": "SARA",
      "output_port": "qp"
    },
    "SARA.qp -> SOPU.CLKp": {
      "input_cell": "SOPU",
      "input_port": "CLKp",
      "output_cell": "SARA",
      "output_port": "qp"
    },
    "SARE.qp -> RYFO.c": {
      "input_cell": "RYFO",
      "input_port": "c",
      "output_cell": "SARE",
      "output_port": "qp"
    },
    "SARE.qp -> SANO.a": {
      "input_cell": "SANO",
      "input_port": "a",
      "output_cell": "SARE",
      "output_port": "qp"
    },
    "SARO.qp -> ADAH.a": {
      "input_cell": "ADAH",
      "input_port": "a",
      "output_cell": "SARO",
      "output_port": "qp"
    },
    "SARO.qp -> AMAB.a": {
      "input_cell": "AMAB",
      "input_port": "a",
      "output_cell": "SARO",
      "output_port": "qp"
    },
    "SARO.qp -> BOTA.b": {
      "input_cell": "BOTA",
      "input_port": "b",
      "output_cell": "SARO",
      "output_port": "qp"
    },
    "SARO.qp -> CUFE.a": {
      "input_cell": "CUFE",
      "input_port": "a",
      "output_cell": "SARO",
      "output_port": "qp"
    },
    "SARO.qp -> XUTO.a": {
      "input_cell": "XUTO",
      "input_port": "a",
      "output_cell": "SARO",
      "output_port": "qp"
    },
    "SARY.qp -> REJO.SETp": {
      "input_cell": "REJO",
      "input_port": "SETp",
      "output_cell": "SARY",
      "output_port": "qp"
    },
    "SASY.qp -> BUS_CPU_D05p.arg06": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg06",
      "output_cell": "SASY",
      "output_port": "qp"
    },
    "SATA.qp -> ROSA.Dp": {
      "input_cell": "ROSA",
      "input_port": "Dp",
      "output_cell": "SATA",
      "output_port": "qp"
    },
    "SATO.qp -> TEPU.Dp": {
      "input_cell": "TEPU",
      "input_port": "Dp",
      "output_cell": "SATO",
      "output_port": "qp"
    },
    "SAVY.qp -> AZUB.a": {
      "input_cell": "AZUB",
      "input_port": "a",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAVY.qp -> BEHU.a": {
      "input_cell": "BEHU",
      "input_port": "a",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAVY.qp -> PUWU.a": {
      "input_cell": "PUWU",
      "input_port": "a",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAVY.qp -> RYBO.b": {
      "input_cell": "RYBO",
      "input_port": "b",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAVY.qp -> XUGU.b": {
      "input_cell": "XUGU",
      "input_port": "b",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAVY.qp -> XUKE.b": {
      "input_cell": "XUKE",
      "input_port": "b",
      "output_cell": "SAVY",
      "output_port": "qp"
    },
    "SAWA.qp -> BUS_CPU_D06p.arg16": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg16",
      "output_cell": "SAWA",
      "output_port": "qp"
    },
    "SAWU.qp -> RADY.a": {
      "input_cell": "RADY",
      "input_port": "a",
      "output_cell": "SAWU",
      "output_port": "qp"
    },
    "SAXO.qn -> SAXO.Dp": {
      "input_cell": "SAXO",
      "input_port": "Dp",
      "output_cell": "SAXO",
      "output_port": "qn"
    },
    "SAXO.qn -> TYPO.CLKp": {
      "input_cell": "TYPO",
      "input_port": "CLKp",
      "output_cell": "SAXO",
      "output_port": "qn"
    },
    "SAXO.qp -> SANU.d": {
      "input_cell": "SANU",
      "input_port": "d",
      "output_cell": "SAXO",
      "output_port": "qp"
    },
    "SAXO.qp -> TEBO.g": {
      "input_cell": "TEBO",
      "input_port": "g",
      "output_cell": "SAXO",
      "output_port": "qp"
    },
    "SAXO.qp -> TECE.g": {
      "input_cell": "TECE",
      "input_port": "g",
      "output_cell": "SAXO",
      "output_port": "qp"
    },
    "SAXO.qp -> TOCU.a": {
      "input_cell": "TOCU",
      "input_port": "a",
      "output_cell": "SAXO",
      "output_port": "qp"
    },
    "SAXO.qp -> TOZU.g": {
      "input_cell": "TOZU",
      "input_port": "g",
      "output_cell": "SAXO",
      "output_port": "qp"
    },
    "SAZO.qp -> RELA.b": {
      "input_cell": "RELA",
      "input_port": "b",
      "output_cell": "SAZO",
      "output_port": "qp"
    },
    "SAZO.qp -> ROCY.b": {
      "input_cell": "ROCY",
      "input_port": "b",
      "output_cell": "SAZO",
      "output_port": "qp"
    },
    "SAZO.qp -> RYJE.a": {
      "input_cell": "RYJE",
      "input_port": "a",
      "output_cell": "SAZO",
      "output_port": "qp"
    },
    "SAZU.qp -> REVU.a": {
      "input_cell": "REVU",
      "input_port": "a",
      "output_cell": "SAZU",
      "output_port": "qp"
    },
    "SAZY.qp -> TAJU.Dn": {
      "input_cell": "TAJU",
      "input_port": "Dn",
      "output_cell": "SAZY",
      "output_port": "qp"
    },
    "SEBA.qp -> TYNO.b": {
      "input_cell": "TYNO",
      "input_port": "b",
      "output_cell": "SEBA",
      "output_port": "qp"
    },
    "SEBO.qp -> RYSA.RSTn": {
      "input_cell": "RYSA",
      "input_port": "RSTn",
      "output_cell": "SEBO",
      "output_port": "qp"
    },
    "SEBY.qp -> RAJU.OEp": {
      "input_cell": "RAJU",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> REXU.OEp": {
      "input_cell": "REXU",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> ROTA.OEp": {
      "input_cell": "ROTA",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> RUGA.OEp": {
      "input_cell": "RUGA",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> RUPY.OEp": {
      "input_cell": "RUPY",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> RYBU.OEp": {
      "input_cell": "RYBU",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> TOKU.OEp": {
      "input_cell": "TOKU",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SEBY.qp -> TYJA.OEp": {
      "input_cell": "TYJA",
      "input_port": "OEp",
      "output_cell": "SEBY",
      "output_port": "qp"
    },
    "SECA.qp -> TAKA.SETn": {
      "input_cell": "TAKA",
      "input_port": "SETn",
      "output_cell": "SECA",
      "output_port": "qp"
    },
    "SECA.qp -> TESE.RSTn": {
      "input_cell": "TESE",
      "input_port": "RSTn",
      "output_cell": "SECA",
      "output_port": "qp"
    },
    "SECA.qp -> TOXE.RSTn": {
      "input_cell": "TOXE",
      "input_port": "RSTn",
      "output_cell": "SECA",
      "output_port": "qp"
    },
    "SECA.qp -> TULY.RSTn": {
      "input_cell": "TULY",
      "input_port": "RSTn",
      "output_cell": "SECA",
      "output_port": "qp"
    },
    "SEDO.qp -> RYTY.a": {
      "input_cell": "RYTY",
      "input_port": "a",
      "output_cell": "SEDO",
      "output_port": "qp"
    },
    "SEDY.qn -> REDA.b": {
      "input_cell": "REDA",
      "input_port": "b",
      "output_cell": "SEDY",
      "output_port": "qn"
    },
    "SEDY.qp -> RAZU.Dn": {
      "input_cell": "RAZU",
      "input_port": "Dn",
      "output_cell": "SEDY",
      "output_port": "qp"
    },
    "SEFA.qp -> REGE.a": {
      "input_cell": "REGE",
      "input_port": "a",
      "output_cell": "SEFA",
      "output_port": "qp"
    },
    "SEFU.qp -> RAZO.a": {
      "input_cell": "RAZO",
      "input_port": "a",
      "output_cell": "SEFU",
      "output_port": "qp"
    },
    "SEFY.qp -> SANO.b": {
      "input_cell": "SANO",
      "input_port": "b",
      "output_cell": "SEFY",
      "output_port": "qp"
    },
    "SEGA.qn -> VUNE.b": {
      "input_cell": "VUNE",
      "input_port": "b",
      "output_cell": "SEGA",
      "output_port": "qn"
    },
    "SEGA.qn -> WAMY.a": {
      "input_cell": "WAMY",
      "input_port": "a",
      "output_cell": "SEGA",
      "output_port": "qn"
    },
    "SEGO.qp -> BUS_CPU_D02p.arg07": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg07",
      "output_cell": "SEGO",
      "output_port": "qp"
    },
    "SEGU.qp -> ROCO.a": {
      "input_cell": "ROCO",
      "input_port": "a",
      "output_cell": "SEGU",
      "output_port": "qp"
    },
    "SEGU.qp -> ROXO.a": {
      "input_cell": "ROXO",
      "input_port": "a",
      "output_cell": "SEGU",
      "output_port": "qp"
    },
    "SEGU.qp -> RYFA.CLKp": {
      "input_cell": "RYFA",
      "input_port": "CLKp",
      "output_cell": "SEGU",
      "output_port": "qp"
    },
    "SEGU.qp -> SACU.a": {
      "input_cell": "SACU",
      "input_port": "a",
      "output_cell": "SEGU",
      "output_port": "qp"
    },
    "SEJA.qp -> TOMY.RSTn": {
      "input_cell": "TOMY",
      "input_port": "RSTn",
      "output_cell": "SEJA",
      "output_port": "qp"
    },
    "SEJY.qp -> RUMU.a": {
      "input_cell": "RUMU",
      "input_port": "a",
      "output_cell": "SEJY",
      "output_port": "qp"
    },
    "SEKE.qp -> BUS_VRAM_D04p.arg00": {
      "input_cell": "BUS_VRAM_D04p",
      "input_port": "arg00",
      "output_cell": "SEKE",
      "output_port": "qp"
    },
    "SEKO.qp -> TEVO.a": {
      "input_cell": "TEVO",
      "input_port": "a",
      "output_cell": "SEKO",
      "output_port": "qp"
    },
    "SELA.qp -> ABOV.a": {
      "input_cell": "ABOV",
      "input_port": "a",
      "output_cell": "SELA",
      "output_port": "qp"
    },
    "SELA.qp -> TAPA.b": {
      "input_cell": "TAPA",
      "input_port": "b",
      "output_cell": "SELA",
      "output_port": "qp"
    },
    "SELE.qn -> TYGA.b": {
      "input_cell": "TYGA",
      "input_port": "b",
      "output_cell": "SELE",
      "output_port": "qn"
    },
    "SELE.qn -> VOBY.a": {
      "input_cell": "VOBY",
      "input_port": "a",
      "output_cell": "SELE",
      "output_port": "qn"
    },
    "SELO.qp -> TAVO.Dn": {
      "input_cell": "TAVO",
      "input_port": "Dn",
      "output_cell": "SELO",
      "output_port": "qp"
    },
    "SELU.qp -> TULA.b": {
      "input_cell": "TULA",
      "input_port": "b",
      "output_cell": "SELU",
      "output_port": "qp"
    },
    "SEMA.qp -> REFO.a": {
      "input_cell": "REFO",
      "input_port": "a",
      "output_cell": "SEMA",
      "output_port": "qp"
    },
    "SEME.qp -> TYME.a": {
      "input_cell": "TYME",
      "input_port": "a",
      "output_cell": "SEME",
      "output_port": "qp"
    },
    "SEMO.qn -> SULU.a": {
      "input_cell": "SULU",
      "input_port": "a",
      "output_cell": "SEMO",
      "output_port": "qn"
    },
    "SEMO.qn -> TUXA.b": {
      "input_cell": "TUXA",
      "input_port": "b",
      "output_cell": "SEMO",
      "output_port": "qn"
    },
    "SEMU.qp -> RYPO.a": {
      "input_cell": "RYPO",
      "input_port": "a",
      "output_cell": "SEMU",
      "output_port": "qp"
    },
    "SEMY.qp -> REFA.c": {
      "input_cell": "REFA",
      "input_port": "c",
      "output_cell": "SEMY",
      "output_port": "qp"
    },
    "SEMY.qp -> ROLO.c": {
      "input_cell": "ROLO",
      "input_port": "c",
      "output_cell": "SEMY",
      "output_port": "qp"
    },
    "SENO.qp -> TACA.RSTn": {
      "input_cell": "TACA",
      "input_port": "RSTn",
      "output_cell": "SENO",
      "output_port": "qp"
    },
    "SEPA.qp -> RYJU.a": {
      "input_cell": "RYJU",
      "input_port": "a",
      "output_cell": "SEPA",
      "output_port": "qp"
    },
    "SEPA.qp -> RYVE.a": {
      "input_cell": "RYVE",
      "input_port": "a",
      "output_cell": "SEPA",
      "output_port": "qp"
    },
    "SEPU.qp -> BUS_CPU_D05p.arg17": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg17",
      "output_cell": "SEPU",
      "output_port": "qp"
    },
    "SEPY.qp -> TAZY.a0": {
      "input_cell": "TAZY",
      "input_port": "a0",
      "output_cell": "SEPY",
      "output_port": "qp"
    },
    "SERA.qp -> BASA.Dn": {
      "input_cell": "BASA",
      "input_port": "Dn",
      "output_cell": "SERA",
      "output_port": "qp"
    },
    "SERA.qp -> BETU.Dn": {
      "input_cell": "BETU",
      "input_port": "Dn",
      "output_cell": "SERA",
      "output_port": "qp"
    },
    "SERE.qp -> SAZO.a": {
      "input_cell": "SAZO",
      "input_port": "a",
      "output_cell": "SERE",
      "output_port": "qp"
    },
    "SERE.qp -> SOHY.b": {
      "input_cell": "SOHY",
      "input_port": "b",
      "output_cell": "SERE",
      "output_port": "qp"
    },
    "SERE.qp -> SUTU.d": {
      "input_cell": "SUTU",
      "input_port": "d",
      "output_cell": "SERE",
      "output_port": "qp"
    },
    "SERE.qp -> TYVY.a": {
      "input_cell": "TYVY",
      "input_port": "a",
      "output_cell": "SERE",
      "output_port": "qp"
    },
    "SERY.qp -> TABY.b": {
      "input_cell": "TABY",
      "input_port": "b",
      "output_cell": "SERY",
      "output_port": "qp"
    },
    "SETA.qn -> SAPU.Dn": {
      "input_cell": "SAPU",
      "input_port": "Dn",
      "output_cell": "SETA",
      "output_port": "qn"
    },
    "SETA.qp -> RATO.a1": {
      "input_cell": "RATO",
      "input_port": "a1",
      "output_cell": "SETA",
      "output_port": "qp"
    },
    "SETE.qp -> BUS_CPU_D00p.arg22": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg22",
      "output_cell": "SETE",
      "output_port": "qp"
    },
    "SETU.qp -> RALU.Dp": {
      "input_cell": "RALU",
      "input_port": "Dp",
      "output_cell": "SETU",
      "output_port": "qp"
    },
    "SETY.qp -> PIN_43.LO": {
      "input_cell": "PIN_43",
      "input_port": "LO",
      "output_cell": "SETY",
      "output_port": "qp"
    },
    "SEVU.qp -> BUS_CPU_D06p.arg01": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg01",
      "output_cell": "SEVU",
      "output_port": "qp"
    },
    "SEWO.qp -> SETY.a": {
      "input_cell": "SETY",
      "input_port": "a",
      "output_cell": "SEWO",
      "output_port": "qp"
    },
    "SEZE.qp -> PIN_20.LO": {
      "input_cell": "PIN_20",
      "input_port": "LO",
      "output_cell": "SEZE",
      "output_port": "qp"
    },
    "SEZU.qp -> BUS_VRAM_A05n.arg04": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg04",
      "output_cell": "SEZU",
      "output_port": "qp"
    },
    "SIG_CPU_ACK_JOYPAD.qp -> LAMO.a": {
      "input_cell": "LAMO",
      "input_port": "a",
      "output_cell": "SIG_CPU_ACK_JOYPAD",
      "output_port": "qp"
    },
    "SIG_CPU_ACK_SERIAL.qp -> LUFE.a": {
      "input_cell": "LUFE",
      "input_port": "a",
      "output_cell": "SIG_CPU_ACK_SERIAL",
      "output_port": "qp"
    },
    "SIG_CPU_ACK_STAT.qp -> LEJA.a": {
      "input_cell": "LEJA",
      "input_port": "a",
      "output_cell": "SIG_CPU_ACK_STAT",
      "output_port": "qp"
    },
    "SIG_CPU_ACK_TIMER.qp -> LESA.a": {
      "input_cell": "LESA",
      "input_port": "a",
      "output_cell": "SIG_CPU_ACK_TIMER",
      "output_port": "qp"
    },
    "SIG_CPU_ACK_VBLANK.qp -> LETY.a": {
      "input_cell": "LETY",
      "input_port": "a",
      "output_cell": "SIG_CPU_ACK_VBLANK",
      "output_port": "qp"
    },
    "SIG_CPU_CLKREQ.qp -> ABOL.a": {
      "input_cell": "ABOL",
      "input_port": "a",
      "output_cell": "SIG_CPU_CLKREQ",
      "output_port": "qp"
    },
    "SIG_CPU_CLKREQ.qp -> TUBO.RSTp": {
      "input_cell": "TUBO",
      "input_port": "RSTp",
      "output_cell": "SIG_CPU_CLKREQ",
      "output_port": "qp"
    },
    "SIG_CPU_EXT_BUSp.qp -> AGUT.c": {
      "input_cell": "AGUT",
      "input_port": "c",
      "output_cell": "SIG_CPU_EXT_BUSp",
      "output_port": "qp"
    },
    "SIG_CPU_EXT_BUSp.qp -> TEXO.a": {
      "input_cell": "TEXO",
      "input_port": "a",
      "output_cell": "SIG_CPU_EXT_BUSp",
      "output_port": "qp"
    },
    "SIG_CPU_LATCH_EXT.qp -> DECY.a": {
      "input_cell": "DECY",
      "input_port": "a",
      "output_cell": "SIG_CPU_LATCH_EXT",
      "output_port": "qp"
    },
    "SIG_CPU_LATCH_EXT.qp -> LAVO.c": {
      "input_cell": "LAVO",
      "input_port": "c",
      "output_cell": "SIG_CPU_LATCH_EXT",
      "output_port": "qp"
    },
    "SIG_CPU_LATCH_EXT.qp -> MUZU.a": {
      "input_cell": "MUZU",
      "input_port": "a",
      "output_cell": "SIG_CPU_LATCH_EXT",
      "output_port": "qp"
    },
    "SIG_CPU_RDp.qp -> LAGU.a": {
      "input_cell": "LAGU",
      "input_port": "a",
      "output_cell": "SIG_CPU_RDp",
      "output_port": "qp"
    },
    "SIG_CPU_RDp.qp -> LAVO.a": {
      "input_cell": "LAVO",
      "input_port": "a",
      "output_cell": "SIG_CPU_RDp",
      "output_port": "qp"
    },
    "SIG_CPU_RDp.qp -> UJYV.a": {
      "input_cell": "UJYV",
      "input_port": "a",
      "output_cell": "SIG_CPU_RDp",
      "output_port": "qp"
    },
    "SIG_CPU_WRp.qp -> AREV.a": {
      "input_cell": "AREV",
      "input_port": "a",
      "output_cell": "SIG_CPU_WRp",
      "output_port": "qp"
    },
    "SIG_CPU_WRp.qp -> LAGU.c": {
      "input_cell": "LAGU",
      "input_port": "c",
      "output_cell": "SIG_CPU_WRp",
      "output_port": "qp"
    },
    "SIG_CPU_WRp.qp -> TEGU.b": {
      "input_cell": "TEGU",
      "input_port": "b",
      "output_cell": "SIG_CPU_WRp",
      "output_port": "qp"
    },
    "SIG_GND.qp -> ATAD.carry": {
      "input_cell": "ATAD",
      "input_port": "carry",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> BURO.a": {
      "input_cell": "BURO",
      "input_port": "a",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> DYSO.Dn": {
      "input_cell": "DYSO",
      "input_port": "Dn",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> ERUC.carry": {
      "input_cell": "ERUC",
      "input_port": "carry",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> FAFO.carry": {
      "input_cell": "FAFO",
      "input_port": "carry",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> GEFY.Dn": {
      "input_cell": "GEFY",
      "input_port": "Dn",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> GEZE.b": {
      "input_cell": "GEZE",
      "input_port": "b",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> GUVA.b": {
      "input_cell": "GUVA",
      "input_port": "b",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> MYDE.Dp": {
      "input_cell": "MYDE",
      "input_port": "Dp",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> NURO.Dp": {
      "input_cell": "NURO",
      "input_port": "Dp",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> NYLU.Dp": {
      "input_cell": "NYLU",
      "input_port": "Dp",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> RUGO.Dp": {
      "input_cell": "RUGO",
      "input_port": "Dp",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> TOMY.Dp": {
      "input_cell": "TOMY",
      "input_port": "Dp",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_GND.qp -> WUWE.Dn": {
      "input_cell": "WUWE",
      "input_port": "Dn",
      "output_cell": "SIG_GND",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> COVE.Dn": {
      "input_cell": "COVE",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> COXO.Dn": {
      "input_cell": "COXO",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> GECA.Dn": {
      "input_cell": "GECA",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> LALU.Dp": {
      "input_cell": "LALU",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> LOPE.Dp": {
      "input_cell": "LOPE",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> NYBO.Dp": {
      "input_cell": "NYBO",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> POJU.RSTn": {
      "input_cell": "POJU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> POWY.RSTn": {
      "input_cell": "POWY",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> POXA.RSTn": {
      "input_cell": "POXA",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> POZO.RSTn": {
      "input_cell": "POZO",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> PULO.RSTn": {
      "input_cell": "PULO",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> PYJU.RSTn": {
      "input_cell": "PYJU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> PYZO.RSTn": {
      "input_cell": "PYZO",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> RAWU.RSTn": {
      "input_cell": "RAWU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> SOBU.RSTn": {
      "input_cell": "SOBU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> SUDA.RSTn": {
      "input_cell": "SUDA",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> SUDO.a": {
      "input_cell": "SUDO",
      "input_port": "a",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> TYFO.RSTn": {
      "input_cell": "TYFO",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> UBUL.Dp": {
      "input_cell": "UBUL",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> ULAK.Dp": {
      "input_cell": "ULAK",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> VEZA.Dn": {
      "input_cell": "VEZA",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> VEZO.Dp": {
      "input_cell": "VEZO",
      "input_port": "Dp",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> VOGU.Dn": {
      "input_cell": "VOGU",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> WYDU.Dn": {
      "input_cell": "WYDU",
      "input_port": "Dn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> XADU.RSTn": {
      "input_cell": "XADU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> XECU.RSTn": {
      "input_cell": "XECU",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> XEDY.RSTn": {
      "input_cell": "XEDY",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> XOBE.RSTn": {
      "input_cell": "XOBE",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> YDUF.RSTn": {
      "input_cell": "YDUF",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SIG_VCC.qp -> ZUZE.RSTn": {
      "input_cell": "ZUZE",
      "input_port": "RSTn",
      "output_cell": "SIG_VCC",
      "output_port": "qp"
    },
    "SOBA.qp -> NUMA.b": {
      "input_cell": "NUMA",
      "input_port": "b",
      "output_cell": "SOBA",
      "output_port": "qp"
    },
    "SOBA.qp -> NUPO.a": {
      "input_cell": "NUPO",
      "input_port": "a",
      "output_cell": "SOBA",
      "output_port": "qp"
    },
    "SOBA.qp -> POBU.b": {
      "input_cell": "POBU",
      "input_port": "b",
      "output_cell": "SOBA",
      "output_port": "qp"
    },
    "SOBO.qp -> SETU.Dp": {
      "input_cell": "SETU",
      "input_port": "Dp",
      "output_cell": "SOBO",
      "output_port": "qp"
    },
    "SOBU.qp -> RYCE.a": {
      "input_cell": "RYCE",
      "input_port": "a",
      "output_cell": "SOBU",
      "output_port": "qp"
    },
    "SOBU.qp -> SUDA.Dp": {
      "input_cell": "SUDA",
      "input_port": "Dp",
      "output_cell": "SOBU",
      "output_port": "qp"
    },
    "SOBY.qp -> SEPY.b": {
      "input_cell": "SEPY",
      "input_port": "b",
      "output_cell": "SOBY",
      "output_port": "qp"
    },
    "SOCE.qp -> REPA.b": {
      "input_cell": "REPA",
      "input_port": "b",
      "output_cell": "SOCE",
      "output_port": "qp"
    },
    "SOCY.qp -> TYFA.a": {
      "input_cell": "TYFA",
      "input_port": "a",
      "output_cell": "SOCY",
      "output_port": "qp"
    },
    "SODY.qp -> TEPE.Dn": {
      "input_cell": "TEPE",
      "input_port": "Dn",
      "output_cell": "SODY",
      "output_port": "qp"
    },
    "SOFY.qp -> RAGU.a": {
      "input_cell": "RAGU",
      "input_port": "a",
      "output_cell": "SOFY",
      "output_port": "qp"
    },
    "SOGO.qp -> RYKY.a": {
      "input_cell": "RYKY",
      "input_port": "a",
      "output_cell": "SOGO",
      "output_port": "qp"
    },
    "SOGU.qp -> REGA.CLKn": {
      "input_cell": "REGA",
      "input_port": "CLKn",
      "output_cell": "SOGU",
      "output_port": "qp"
    },
    "SOGY.qp -> TUMA.b": {
      "input_cell": "TUMA",
      "input_port": "b",
      "output_cell": "SOGY",
      "output_port": "qp"
    },
    "SOHA.qp -> ROPE.a": {
      "input_cell": "ROPE",
      "input_port": "a",
      "output_cell": "SOHA",
      "output_port": "qp"
    },
    "SOHO.qp -> RAWA.a": {
      "input_cell": "RAWA",
      "input_port": "a",
      "output_cell": "SOHO",
      "output_port": "qp"
    },
    "SOHU.qp -> TADE.a": {
      "input_cell": "TADE",
      "input_port": "a",
      "output_cell": "SOHU",
      "output_port": "qp"
    },
    "SOHY.qp -> SOFY.a": {
      "input_cell": "SOFY",
      "input_port": "a",
      "output_cell": "SOHY",
      "output_port": "qp"
    },
    "SOHY.qp -> TAXY.a": {
      "input_cell": "TAXY",
      "input_port": "a",
      "output_cell": "SOHY",
      "output_port": "qp"
    },
    "SOJA.qp -> RYJY.b": {
      "input_cell": "RYJY",
      "input_port": "b",
      "output_cell": "SOJA",
      "output_port": "qp"
    },
    "SOKA.qp -> LOWA.a": {
      "input_cell": "LOWA",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> LUKE.a": {
      "input_cell": "LUKE",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TABY.a": {
      "input_cell": "TABY",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TAPO.a": {
      "input_cell": "TAPO",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TENA.a": {
      "input_cell": "TENA",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TUPE.a": {
      "input_cell": "TUPE",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TUXA.a": {
      "input_cell": "TUXA",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKA.qp -> TYKO.a": {
      "input_cell": "TYKO",
      "input_port": "a",
      "output_cell": "SOKA",
      "output_port": "qp"
    },
    "SOKU.qp -> BUS_CPU_D00p.arg21": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg21",
      "output_cell": "SOKU",
      "output_port": "qp"
    },
    "SOKY.qp -> PIN_43.HI": {
      "input_cell": "PIN_43",
      "input_port": "HI",
      "output_cell": "SOKY",
      "output_port": "qp"
    },
    "SOLA.qn -> SOLA.Dp": {
      "input_cell": "SOLA",
      "input_port": "Dp",
      "output_cell": "SOLA",
      "output_port": "qn"
    },
    "SOLA.qn -> SUBU.CLKp": {
      "input_cell": "SUBU",
      "input_port": "CLKp",
      "output_cell": "SOLA",
      "output_port": "qn"
    },
    "SOLA.qp -> RAVE.a": {
      "input_cell": "RAVE",
      "input_port": "a",
      "output_cell": "SOLA",
      "output_port": "qp"
    },
    "SOLO.qp -> REHU.b": {
      "input_cell": "REHU",
      "input_port": "b",
      "output_cell": "SOLO",
      "output_port": "qp"
    },
    "SOLY.qp -> TACA.SETn": {
      "input_cell": "TACA",
      "input_port": "SETn",
      "output_cell": "SOLY",
      "output_port": "qp"
    },
    "SOMA.qp -> RYMA.Dn": {
      "input_cell": "RYMA",
      "input_port": "Dn",
      "output_cell": "SOMA",
      "output_port": "qp"
    },
    "SOMU.qp -> BUS_CPU_D04p.arg19": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg19",
      "output_cell": "SOMU",
      "output_port": "qp"
    },
    "SOMY.qp -> PALU.Dp": {
      "input_cell": "PALU",
      "input_port": "Dp",
      "output_cell": "SOMY",
      "output_port": "qp"
    },
    "SONO.qp -> RUTU.CLKp": {
      "input_cell": "RUTU",
      "input_port": "CLKp",
      "output_cell": "SONO",
      "output_port": "qp"
    },
    "SONO.qp -> SYGU.CLKp": {
      "input_cell": "SYGU",
      "input_port": "CLKp",
      "output_cell": "SONO",
      "output_port": "qp"
    },
    "SOPU.qn -> RYLA.Dn": {
      "input_cell": "RYLA",
      "input_port": "Dn",
      "output_cell": "SOPU",
      "output_port": "qn"
    },
    "SOPU.qp -> TEKO.mux": {
      "input_cell": "TEKO",
      "input_port": "mux",
      "output_cell": "SOPU",
      "output_port": "qp"
    },
    "SOPU.qp -> UKAP.mux": {
      "input_cell": "UKAP",
      "input_port": "mux",
      "output_cell": "SOPU",
      "output_port": "qp"
    },
    "SORA.qp -> ROTE.OEp": {
      "input_cell": "ROTE",
      "input_port": "OEp",
      "output_cell": "SORA",
      "output_port": "qp"
    },
    "SORA.qp -> RYLA.OEp": {
      "input_cell": "RYLA",
      "input_port": "OEp",
      "output_cell": "SORA",
      "output_port": "qp"
    },
    "SORA.qp -> SUPE.OEp": {
      "input_cell": "SUPE",
      "input_port": "OEp",
      "output_cell": "SORA",
      "output_port": "qp"
    },
    "SORE.qp -> TEVY.c": {
      "input_cell": "TEVY",
      "input_port": "c",
      "output_cell": "SORE",
      "output_port": "qp"
    },
    "SORO.qp -> SATA.SETn": {
      "input_cell": "SATA",
      "input_port": "SETn",
      "output_cell": "SORO",
      "output_port": "qp"
    },
    "SOSE.qp -> TEGU.a": {
      "input_cell": "TEGU",
      "input_port": "a",
      "output_cell": "SOSE",
      "output_port": "qp"
    },
    "SOSE.qp -> TUCA.a": {
      "input_cell": "TUCA",
      "input_port": "a",
      "output_cell": "SOSE",
      "output_port": "qp"
    },
    "SOSE.qp -> TUJA.a": {
      "input_cell": "TUJA",
      "input_port": "a",
      "output_cell": "SOSE",
      "output_port": "qp"
    },
    "SOSY.qp -> BUS_CPU_D03p.arg19": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg19",
      "output_cell": "SOSY",
      "output_port": "qp"
    },
    "SOTA.qn -> TYKU.b": {
      "input_cell": "TYKU",
      "input_port": "b",
      "output_cell": "SOTA",
      "output_port": "qn"
    },
    "SOTA.qp -> RACE.Dn": {
      "input_cell": "RACE",
      "input_port": "Dn",
      "output_cell": "SOTA",
      "output_port": "qp"
    },
    "SOTE.qp -> BUS_VRAM_D03p.arg00": {
      "input_cell": "BUS_VRAM_D03p",
      "input_port": "arg00",
      "output_cell": "SOTE",
      "output_port": "qp"
    },
    "SOTO.qn -> SOTO.Dp": {
      "input_cell": "SOTO",
      "input_port": "Dp",
      "output_cell": "SOTO",
      "output_port": "qn"
    },
    "SOTO.qn -> TUTO.b": {
      "input_cell": "TUTO",
      "input_port": "b",
      "output_cell": "SOTO",
      "output_port": "qn"
    },
    "SOTU.qp -> BUS_CPU_D05p.arg19": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg19",
      "output_cell": "SOTU",
      "output_port": "qp"
    },
    "SOVU.qp -> RAPE.a": {
      "input_cell": "RAPE",
      "input_port": "a",
      "output_cell": "SOVU",
      "output_port": "qp"
    },
    "SOVY.qp -> TUXY.b": {
      "input_cell": "TUXY",
      "input_port": "b",
      "output_cell": "SOVY",
      "output_port": "qp"
    },
    "SOWO.qp -> TEKY.d": {
      "input_cell": "TEKY",
      "input_port": "d",
      "output_cell": "SOWO",
      "output_port": "qp"
    },
    "SOZU.qp -> RONE.d": {
      "input_cell": "RONE",
      "input_port": "d",
      "output_cell": "SOZU",
      "output_port": "qp"
    },
    "SUBO.qp -> RAPE.b": {
      "input_cell": "RAPE",
      "input_port": "b",
      "output_cell": "SUBO",
      "output_port": "qp"
    },
    "SUBU.qn -> SUBU.Dp": {
      "input_cell": "SUBU",
      "input_port": "Dp",
      "output_cell": "SUBU",
      "output_port": "qn"
    },
    "SUBU.qn -> TEKA.CLKp": {
      "input_cell": "TEKA",
      "input_port": "CLKp",
      "output_cell": "SUBU",
      "output_port": "qn"
    },
    "SUBU.qp -> RYSO.a": {
      "input_cell": "RYSO",
      "input_port": "a",
      "output_cell": "SUBU",
      "output_port": "qp"
    },
    "SUCA.qp -> SOBO.RSTn": {
      "input_cell": "SOBO",
      "input_port": "RSTn",
      "output_cell": "SUCA",
      "output_port": "qp"
    },
    "SUCO.qp -> RUGO.RSTn": {
      "input_cell": "RUGO",
      "input_port": "RSTn",
      "output_cell": "SUCO",
      "output_port": "qp"
    },
    "SUDA.qn -> RYCE.b": {
      "input_cell": "RYCE",
      "input_port": "b",
      "output_cell": "SUDA",
      "output_port": "qn"
    },
    "SUDE.qn -> SUDE.Dp": {
      "input_cell": "SUDE",
      "input_port": "Dp",
      "output_cell": "SUDE",
      "output_port": "qn"
    },
    "SUDE.qn -> TAHA.CLKp": {
      "input_cell": "TAHA",
      "input_port": "CLKp",
      "output_cell": "SUDE",
      "output_port": "qn"
    },
    "SUDE.qp -> SANU.c": {
      "input_cell": "SANU",
      "input_port": "c",
      "output_cell": "SUDE",
      "output_port": "qp"
    },
    "SUDE.qp -> TEBO.c": {
      "input_cell": "TEBO",
      "input_port": "c",
      "output_cell": "SUDE",
      "output_port": "qp"
    },
    "SUDE.qp -> TUDA.a": {
      "input_cell": "TUDA",
      "input_port": "a",
      "output_cell": "SUDE",
      "output_port": "qp"
    },
    "SUDO.qp -> TYJY.a1": {
      "input_cell": "TYJY",
      "input_port": "a1",
      "output_cell": "SUDO",
      "output_port": "qp"
    },
    "SUFY.qn -> SOTU.Dn": {
      "input_cell": "SOTU",
      "input_port": "Dn",
      "output_cell": "SUFY",
      "output_port": "qn"
    },
    "SUFY.qp -> SYRU.a1": {
      "input_cell": "SYRU",
      "input_port": "a1",
      "output_cell": "SUFY",
      "output_port": "qp"
    },
    "SUGY.qp -> BUHU.Dn": {
      "input_cell": "BUHU",
      "input_port": "Dn",
      "output_cell": "SUGY",
      "output_port": "qp"
    },
    "SUGY.qp -> BUPY.Dn": {
      "input_cell": "BUPY",
      "input_port": "Dn",
      "output_cell": "SUGY",
      "output_port": "qp"
    },
    "SUHA.qp -> RONE.b": {
      "input_cell": "RONE",
      "input_port": "b",
      "output_cell": "SUHA",
      "output_port": "qp"
    },
    "SUKE.qp -> RYZE.a": {
      "input_cell": "RYZE",
      "input_port": "a",
      "output_cell": "SUKE",
      "output_port": "qp"
    },
    "SUKO.qp -> TUVA.a": {
      "input_cell": "TUVA",
      "input_port": "a",
      "output_cell": "SUKO",
      "output_port": "qp"
    },
    "SUKY.qp -> SOMY.SETn": {
      "input_cell": "SOMY",
      "input_port": "SETn",
      "output_cell": "SUKY",
      "output_port": "qp"
    },
    "SULO.qp -> TUNY.a": {
      "input_cell": "TUNY",
      "input_port": "a",
      "output_cell": "SULO",
      "output_port": "qp"
    },
    "SULU.qp -> TUPE.b": {
      "input_cell": "TUPE",
      "input_port": "b",
      "output_cell": "SULU",
      "output_port": "qp"
    },
    "SULY.qp -> PIN_19.LO": {
      "input_cell": "PIN_19",
      "input_port": "LO",
      "output_cell": "SULY",
      "output_port": "qp"
    },
    "SUMO.qp -> RYRO.a": {
      "input_cell": "RYRO",
      "input_port": "a",
      "output_cell": "SUMO",
      "output_port": "qp"
    },
    "SUNA.qp -> RADA.a": {
      "input_cell": "RADA",
      "input_port": "a",
      "output_cell": "SUNA",
      "output_port": "qp"
    },
    "SUNY.qn -> VABY.b": {
      "input_cell": "VABY",
      "input_port": "b",
      "output_cell": "SUNY",
      "output_port": "qn"
    },
    "SUNY.qn -> WURA.a": {
      "input_cell": "WURA",
      "input_port": "a",
      "output_cell": "SUNY",
      "output_port": "qn"
    },
    "SUPE.qp -> BUS_CPU_D02p.arg21": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg21",
      "output_cell": "SUPE",
      "output_port": "qp"
    },
    "SUPO.qp -> BUS_CPU_D04p.arg20": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg20",
      "output_cell": "SUPO",
      "output_port": "qp"
    },
    "SUPU.qp -> RALU.RSTn": {
      "input_cell": "RALU",
      "input_port": "RSTn",
      "output_cell": "SUPU",
      "output_port": "qp"
    },
    "SURE.qp -> SADY.RSTn": {
      "input_cell": "SADY",
      "input_port": "RSTn",
      "output_cell": "SURE",
      "output_port": "qp"
    },
    "SURO.qp -> BUS_CPU_D05p.arg18": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg18",
      "output_cell": "SURO",
      "output_port": "qp"
    },
    "SURY.qp -> ROKU.b": {
      "input_cell": "ROKU",
      "input_port": "b",
      "output_cell": "SURY",
      "output_port": "qp"
    },
    "SUTO.qn -> VUME.b": {
      "input_cell": "VUME",
      "input_port": "b",
      "output_cell": "SUTO",
      "output_port": "qn"
    },
    "SUTO.qn -> WYCO.a": {
      "input_cell": "WYCO",
      "input_port": "a",
      "output_cell": "SUTO",
      "output_port": "qn"
    },
    "SUTU.qp -> SEWO.a": {
      "input_cell": "SEWO",
      "input_port": "a",
      "output_cell": "SUTU",
      "output_port": "qp"
    },
    "SUTU.qp -> TODE.a": {
      "input_cell": "TODE",
      "input_port": "a",
      "output_cell": "SUTU",
      "output_port": "qp"
    },
    "SUVO.qp -> BUS_VRAM_A10n.arg04": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg04",
      "output_cell": "SUVO",
      "output_port": "qp"
    },
    "SUVU.qp -> TAVE.a": {
      "input_cell": "TAVE",
      "input_port": "a",
      "output_cell": "SUVU",
      "output_port": "qp"
    },
    "SUZA.qp -> BUS_VRAM_D07p.arg00": {
      "input_cell": "BUS_VRAM_D07p",
      "input_port": "arg00",
      "output_cell": "SUZA",
      "output_port": "qp"
    },
    "SUZE.qp -> PIN_16.HI": {
      "input_cell": "PIN_16",
      "input_port": "HI",
      "output_cell": "SUZE",
      "output_port": "qp"
    },
    "SUZU.qp -> TEVO.b": {
      "input_cell": "TEVO",
      "input_port": "b",
      "output_cell": "SUZU",
      "output_port": "qp"
    },
    "SYBE.qp -> ACUL.a": {
      "input_cell": "ACUL",
      "input_port": "a",
      "output_cell": "SYBE",
      "output_port": "qp"
    },
    "SYBE.qp -> ASAH.a": {
      "input_cell": "ASAH",
      "input_port": "a",
      "output_cell": "SYBE",
      "output_port": "qp"
    },
    "SYBE.qp -> PASE.a": {
      "input_cell": "PASE",
      "input_port": "a",
      "output_cell": "SYBE",
      "output_port": "qp"
    },
    "SYBE.qp -> ROKU.a": {
      "input_cell": "ROKU",
      "input_port": "a",
      "output_cell": "SYBE",
      "output_port": "qp"
    },
    "SYBE.qp -> XUGU.e": {
      "input_cell": "XUGU",
      "input_port": "e",
      "output_cell": "SYBE",
      "output_port": "qp"
    },
    "SYBO.qp -> RUCA.b": {
      "input_cell": "RUCA",
      "input_port": "b",
      "output_cell": "SYBO",
      "output_port": "qp"
    },
    "SYBU.qp -> RODU.a": {
      "input_cell": "RODU",
      "input_port": "a",
      "output_cell": "SYBU",
      "output_port": "qp"
    },
    "SYBY.qp -> RONE.c": {
      "input_cell": "RONE",
      "input_port": "c",
      "output_cell": "SYBY",
      "output_port": "qp"
    },
    "SYCU.qp -> RACA.b": {
      "input_cell": "RACA",
      "input_port": "b",
      "output_cell": "SYCU",
      "output_port": "qp"
    },
    "SYCU.qp -> TOPU.b": {
      "input_cell": "TOPU",
      "input_port": "b",
      "output_cell": "SYCU",
      "output_port": "qp"
    },
    "SYCY.qp -> SOTO.CLKp": {
      "input_cell": "SOTO",
      "input_port": "CLKp",
      "output_cell": "SYCY",
      "output_port": "qp"
    },
    "SYFU.qp -> SOVU.a": {
      "input_cell": "SOVU",
      "input_port": "a",
      "output_cell": "SYFU",
      "output_port": "qp"
    },
    "SYGU.qp -> RYNO.a": {
      "input_cell": "RYNO",
      "input_port": "a",
      "output_cell": "SYGU",
      "output_port": "qp"
    },
    "SYKE.qp -> ANAP.a": {
      "input_cell": "ANAP",
      "input_port": "a",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> REFA.b": {
      "input_cell": "REFA",
      "input_port": "b",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> ROLO.b": {
      "input_cell": "ROLO",
      "input_port": "b",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> RYFO.a": {
      "input_cell": "RYFO",
      "input_port": "a",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> SANO.c": {
      "input_cell": "SANO",
      "input_port": "c",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> SOHA.a": {
      "input_cell": "SOHA",
      "input_port": "a",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> TEXE.b": {
      "input_cell": "TEXE",
      "input_port": "b",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> TUGE.b": {
      "input_cell": "TUGE",
      "input_port": "b",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYKE.qp -> WUTU.a": {
      "input_cell": "WUTU",
      "input_port": "a",
      "output_cell": "SYKE",
      "output_port": "qp"
    },
    "SYLO.qp -> TOMU.a": {
      "input_cell": "TOMU",
      "input_port": "a",
      "output_cell": "SYLO",
      "output_port": "qp"
    },
    "SYLO.qp -> TUXY.a": {
      "input_cell": "TUXY",
      "input_port": "a",
      "output_cell": "SYLO",
      "output_port": "qp"
    },
    "SYMA.qp -> RULY.a": {
      "input_cell": "RULY",
      "input_port": "a",
      "output_cell": "SYMA",
      "output_port": "qp"
    },
    "SYNU.qp -> RURA.a": {
      "input_cell": "RURA",
      "input_port": "a",
      "output_cell": "SYNU",
      "output_port": "qp"
    },
    "SYNY.qp -> TATE.RSTn": {
      "input_cell": "TATE",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> TAXA.RSTn": {
      "input_cell": "TAXA",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> TEKE.RSTn": {
      "input_cell": "TEKE",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> TOZO.RSTn": {
      "input_cell": "TOZO",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> TUFU.RSTn": {
      "input_cell": "TUFU",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> VUJO.RSTn": {
      "input_cell": "VUJO",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> VYMU.RSTn": {
      "input_cell": "VYMU",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYNY.qp -> VYNO.RSTn": {
      "input_cell": "VYNO",
      "input_port": "RSTn",
      "output_cell": "SYNY",
      "output_port": "qp"
    },
    "SYPU.qp -> BUS_CPU_D00p.arg00": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg00",
      "output_cell": "SYPU",
      "output_port": "qp"
    },
    "SYPY.qp -> SUCO.b": {
      "input_cell": "SUCO",
      "input_port": "b",
      "output_cell": "SYPY",
      "output_port": "qp"
    },
    "SYRO.qp -> SIG_CPU_ADDR_HIp.Dp": {
      "input_cell": "SIG_CPU_ADDR_HIp",
      "input_port": "Dp",
      "output_cell": "SYRO",
      "output_port": "qp"
    },
    "SYRO.qp -> TEFA.a": {
      "input_cell": "TEFA",
      "input_port": "a",
      "output_cell": "SYRO",
      "output_port": "qp"
    },
    "SYRU.qp -> RUGY.b": {
      "input_cell": "RUGY",
      "input_port": "b",
      "output_cell": "SYRU",
      "output_port": "qp"
    },
    "SYRY.qn -> RYME.b": {
      "input_cell": "RYME",
      "input_port": "b",
      "output_cell": "SYRY",
      "output_port": "qn"
    },
    "SYRY.qp -> RETU.Dn": {
      "input_cell": "RETU",
      "input_port": "Dn",
      "output_cell": "SYRY",
      "output_port": "qp"
    },
    "SYSA.qp -> BAXU.Dn": {
      "input_cell": "BAXU",
      "input_port": "Dn",
      "output_cell": "SYSA",
      "output_port": "qp"
    },
    "SYSA.qp -> BUMA.Dn": {
      "input_cell": "BUMA",
      "input_port": "Dn",
      "output_cell": "SYSA",
      "output_port": "qp"
    },
    "SYSY.qp -> PIN_49.HI": {
      "input_cell": "PIN_49",
      "input_port": "HI",
      "output_cell": "SYSY",
      "output_port": "qp"
    },
    "SYWE.qp -> SETU.RSTn": {
      "input_cell": "SETU",
      "input_port": "RSTn",
      "output_cell": "SYWE",
      "output_port": "qp"
    },
    "SYZO.qp -> BAPE.Dn": {
      "input_cell": "BAPE",
      "input_port": "Dn",
      "output_cell": "SYZO",
      "output_port": "qp"
    },
    "SYZO.qp -> BYPY.Dn": {
      "input_cell": "BYPY",
      "input_port": "Dn",
      "output_cell": "SYZO",
      "output_port": "qp"
    },
    "TABA.qp -> ALYP.a": {
      "input_cell": "ALYP",
      "input_port": "a",
      "output_cell": "TABA",
      "output_port": "qp"
    },
    "TABA.qp -> SIG_CPU_STARTp.Dp": {
      "input_cell": "SIG_CPU_STARTp",
      "input_port": "Dp",
      "output_cell": "TABA",
      "output_port": "qp"
    },
    "TABY.qp -> VANU.RSTn": {
      "input_cell": "VANU",
      "input_port": "RSTn",
      "output_cell": "TABY",
      "output_port": "qp"
    },
    "TACA.qp -> SADY.Dp": {
      "input_cell": "SADY",
      "input_port": "Dp",
      "output_cell": "TACA",
      "output_port": "qp"
    },
    "TACU.qp -> SOHO.a": {
      "input_cell": "SOHO",
      "input_port": "a",
      "output_cell": "TACU",
      "output_port": "qp"
    },
    "TACU.qp -> VAPE.b": {
      "input_cell": "VAPE",
      "input_port": "b",
      "output_cell": "TACU",
      "output_port": "qp"
    },
    "TADE.qp -> RUTA.a": {
      "input_cell": "RUTA",
      "input_port": "a",
      "output_cell": "TADE",
      "output_port": "qp"
    },
    "TADE.qp -> VYCO.a": {
      "input_cell": "VYCO",
      "input_port": "a",
      "output_cell": "TADE",
      "output_port": "qp"
    },
    "TADY.qp -> SAVY.RSTn": {
      "input_cell": "SAVY",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> SYBE.RSTn": {
      "input_cell": "SYBE",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> TAKO.RSTn": {
      "input_cell": "TAKO",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> TUHU.RSTn": {
      "input_cell": "TUHU",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> TUKY.RSTn": {
      "input_cell": "TUKY",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> VOGA.RSTn": {
      "input_cell": "VOGA",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> XEHO.RSTn": {
      "input_cell": "XEHO",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> XODU.RSTn": {
      "input_cell": "XODU",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TADY.qp -> XYDO.RSTn": {
      "input_cell": "XYDO",
      "input_port": "RSTn",
      "output_cell": "TADY",
      "output_port": "qp"
    },
    "TAFA.qp -> SATA.RSTn": {
      "input_cell": "SATA",
      "input_port": "RSTn",
      "output_cell": "TAFA",
      "output_port": "qp"
    },
    "TAFU.qp -> TENA.b": {
      "input_cell": "TENA",
      "input_port": "b",
      "output_cell": "TAFU",
      "output_port": "qp"
    },
    "TAFY.qp -> TEBO.b": {
      "input_cell": "TEBO",
      "input_port": "b",
      "output_cell": "TAFY",
      "output_port": "qp"
    },
    "TAFY.qp -> TOZU.b": {
      "input_cell": "TOZU",
      "input_port": "b",
      "output_cell": "TAFY",
      "output_port": "qp"
    },
    "TAFY.qp -> VOKU.b": {
      "input_cell": "VOKU",
      "input_port": "b",
      "output_cell": "TAFY",
      "output_port": "qp"
    },
    "TAGO.qp -> PIN_47.DP": {
      "input_cell": "PIN_47",
      "input_port": "DP",
      "output_cell": "TAGO",
      "output_port": "qp"
    },
    "TAGY.qp -> SAWA.OEp": {
      "input_cell": "SAWA",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> SEPU.OEp": {
      "input_cell": "SEPU",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> TAKU.OEp": {
      "input_cell": "TAKU",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> TATU.OEp": {
      "input_cell": "TATU",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> TAWU.OEp": {
      "input_cell": "TAWU",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> TEMU.OEp": {
      "input_cell": "TEMU",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> TUSE.OEp": {
      "input_cell": "TUSE",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAGY.qp -> UPUG.OEp": {
      "input_cell": "UPUG",
      "input_port": "OEp",
      "output_cell": "TAGY",
      "output_port": "qp"
    },
    "TAHA.qn -> TAHA.Dp": {
      "input_cell": "TAHA",
      "input_port": "Dp",
      "output_cell": "TAHA",
      "output_port": "qn"
    },
    "TAHA.qn -> TYRY.CLKp": {
      "input_cell": "TYRY",
      "input_port": "CLKp",
      "output_cell": "TAHA",
      "output_port": "qn"
    },
    "TAHA.qp -> SANU.b": {
      "input_cell": "SANU",
      "input_port": "b",
      "output_cell": "TAHA",
      "output_port": "qp"
    },
    "TAHA.qp -> TAFY.a": {
      "input_cell": "TAFY",
      "input_port": "a",
      "output_cell": "TAHA",
      "output_port": "qp"
    },
    "TAHA.qp -> TECE.b": {
      "input_cell": "TECE",
      "input_port": "b",
      "output_cell": "TAHA",
      "output_port": "qp"
    },
    "TAJO.qp -> TUFO.b": {
      "input_cell": "TUFO",
      "input_port": "b",
      "output_cell": "TAJO",
      "output_port": "qp"
    },
    "TAJU.qp -> BUS_CPU_D07p.arg01": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg01",
      "output_cell": "TAJU",
      "output_port": "qp"
    },
    "TAKA.qp -> SOWO.a": {
      "input_cell": "SOWO",
      "input_port": "a",
      "output_cell": "TAKA",
      "output_port": "qp"
    },
    "TAKO.qp -> ADAZ.a": {
      "input_cell": "ADAZ",
      "input_port": "a",
      "output_cell": "TAKO",
      "output_port": "qp"
    },
    "TAKO.qp -> BYCA.a": {
      "input_cell": "BYCA",
      "input_port": "a",
      "output_cell": "TAKO",
      "output_port": "qp"
    },
    "TAKO.qp -> NONO.a": {
      "input_cell": "NONO",
      "input_port": "a",
      "output_cell": "TAKO",
      "output_port": "qp"
    },
    "TAKO.qp -> SURY.a": {
      "input_cell": "SURY",
      "input_port": "a",
      "output_cell": "TAKO",
      "output_port": "qp"
    },
    "TAKO.qp -> TYGE.a": {
      "input_cell": "TYGE",
      "input_port": "a",
      "output_cell": "TAKO",
      "output_port": "qp"
    },
    "TAKU.qp -> BUS_CPU_D01p.arg18": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg18",
      "output_cell": "TAKU",
      "output_port": "qp"
    },
    "TALU.qp -> NYPE.CLKp": {
      "input_cell": "NYPE",
      "input_port": "CLKp",
      "output_cell": "TALU",
      "output_port": "qp"
    },
    "TALU.qp -> ROPO.CLKp": {
      "input_cell": "ROPO",
      "input_port": "CLKp",
      "output_cell": "TALU",
      "output_port": "qp"
    },
    "TALU.qp -> SARY.CLKp": {
      "input_cell": "SARY",
      "input_port": "CLKp",
      "output_cell": "TALU",
      "output_port": "qp"
    },
    "TALU.qp -> SAXO.CLKp": {
      "input_cell": "SAXO",
      "input_port": "CLKp",
      "output_cell": "TALU",
      "output_port": "qp"
    },
    "TALU.qp -> SONO.a": {
      "input_cell": "SONO",
      "input_port": "a",
      "output_cell": "TALU",
      "output_port": "qp"
    },
    "TAMA.qn -> TAMA.Dp": {
      "input_cell": "TAMA",
      "input_port": "Dp",
      "output_cell": "TAMA",
      "output_port": "qn"
    },
    "TAMA.qn -> UGOT.CLKp": {
      "input_cell": "UGOT",
      "input_port": "CLKp",
      "output_cell": "TAMA",
      "output_port": "qn"
    },
    "TAMA.qp -> UVYN.a": {
      "input_cell": "UVYN",
      "input_port": "a",
      "output_cell": "TAMA",
      "output_port": "qp"
    },
    "TAME.qp -> TOMA.b": {
      "input_cell": "TOMA",
      "input_port": "b",
      "output_cell": "TAME",
      "output_port": "qp"
    },
    "TAMU.qp -> PIN_22.LO": {
      "input_cell": "PIN_22",
      "input_port": "LO",
      "output_cell": "TAMU",
      "output_port": "qp"
    },
    "TAPA.qp -> SUKO.b1": {
      "input_cell": "SUKO",
      "input_port": "b1",
      "output_cell": "TAPA",
      "output_port": "qp"
    },
    "TAPE.qp -> UFOL.c": {
      "input_cell": "UFOL",
      "input_port": "c",
      "output_cell": "TAPE",
      "output_port": "qp"
    },
    "TAPO.qp -> VANU.SETn": {
      "input_cell": "VANU",
      "input_port": "SETn",
      "output_cell": "TAPO",
      "output_port": "qp"
    },
    "TAPU.qp -> ATOZ.a": {
      "input_cell": "ATOZ",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> DYKY.a": {
      "input_cell": "DYKY",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> REFA.a": {
      "input_cell": "REFA",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> SARA.a": {
      "input_cell": "SARA",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> TAPE.a": {
      "input_cell": "TAPE",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> TOPE.a": {
      "input_cell": "TOPE",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> TUGE.a": {
      "input_cell": "TUGE",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> TYJU.a": {
      "input_cell": "TYJU",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> URYS.a": {
      "input_cell": "URYS",
      "input_port": "a",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TAPU.qp -> UWAM.c": {
      "input_cell": "UWAM",
      "input_port": "c",
      "output_cell": "TAPU",
      "output_port": "qp"
    },
    "TARU.qp -> SUKO.b3": {
      "input_cell": "SUKO",
      "input_port": "b3",
      "output_cell": "TARU",
      "output_port": "qp"
    },
    "TATE.qn -> TATE.Dp": {
      "input_cell": "TATE",
      "input_port": "Dp",
      "output_cell": "TATE",
      "output_port": "qn"
    },
    "TATE.qn -> TEKE.CLKp": {
      "input_cell": "TEKE",
      "input_port": "CLKp",
      "output_cell": "TATE",
      "output_port": "qn"
    },
    "TATE.qp -> VOVO.Dn": {
      "input_cell": "VOVO",
      "input_port": "Dn",
      "output_cell": "TATE",
      "output_port": "qp"
    },
    "TATU.qp -> BUS_CPU_D07p.arg16": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg16",
      "output_cell": "TATU",
      "output_port": "qp"
    },
    "TAVA.qp -> SOBU.CLKp": {
      "input_cell": "SOBU",
      "input_port": "CLKp",
      "output_cell": "TAVA",
      "output_port": "qp"
    },
    "TAVA.qp -> TOBU.CLKp": {
      "input_cell": "TOBU",
      "input_port": "CLKp",
      "output_cell": "TAVA",
      "output_port": "qp"
    },
    "TAVA.qp -> VONU.CLKp": {
      "input_cell": "VONU",
      "input_port": "CLKp",
      "output_cell": "TAVA",
      "output_port": "qp"
    },
    "TAVE.qp -> TEVO.c": {
      "input_cell": "TEVO",
      "input_port": "c",
      "output_cell": "TAVE",
      "output_port": "qp"
    },
    "TAVE.qp -> VEKU.b": {
      "input_cell": "VEKU",
      "input_port": "b",
      "output_cell": "TAVE",
      "output_port": "qp"
    },
    "TAVO.qp -> BUS_CPU_D03p.arg01": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg01",
      "output_cell": "TAVO",
      "output_port": "qp"
    },
    "TAWU.qp -> BUS_CPU_D00p.arg20": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg20",
      "output_cell": "TAWU",
      "output_port": "qp"
    },
    "TAXA.qn -> TAXA.Dp": {
      "input_cell": "TAXA",
      "input_port": "Dp",
      "output_cell": "TAXA",
      "output_port": "qn"
    },
    "TAXA.qn -> TOZO.CLKp": {
      "input_cell": "TOZO",
      "input_port": "CLKp",
      "output_cell": "TAXA",
      "output_port": "qn"
    },
    "TAXA.qp -> VEHA.Dn": {
      "input_cell": "VEHA",
      "input_port": "Dn",
      "output_cell": "TAXA",
      "output_port": "qp"
    },
    "TAXY.qp -> SYSY.a": {
      "input_cell": "SYSY",
      "input_port": "a",
      "output_cell": "TAXY",
      "output_port": "qp"
    },
    "TAZY.qp -> RULO.a": {
      "input_cell": "RULO",
      "input_port": "a",
      "output_cell": "TAZY",
      "output_port": "qp"
    },
    "TAZY.qp -> SUZE.a": {
      "input_cell": "SUZE",
      "input_port": "a",
      "output_cell": "TAZY",
      "output_port": "qp"
    },
    "TEBO.qp -> TEGY.d": {
      "input_cell": "TEGY",
      "input_port": "d",
      "output_cell": "TEBO",
      "output_port": "qp"
    },
    "TEBY.qp -> BUS_CPU_D00p.arg08": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg08",
      "output_cell": "TEBY",
      "output_port": "qp"
    },
    "TECE.qp -> TEGY.c": {
      "input_cell": "TEGY",
      "input_port": "c",
      "output_cell": "TECE",
      "output_port": "qp"
    },
    "TECY.qp -> SOGU.a": {
      "input_cell": "SOGU",
      "input_port": "a",
      "output_cell": "TECY",
      "output_port": "qp"
    },
    "TEDA.qp -> PUSO.OEp": {
      "input_cell": "PUSO",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> RACY.OEp": {
      "input_cell": "RACY",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> RAVY.OEp": {
      "input_cell": "RAVY",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> ROWU.OEp": {
      "input_cell": "ROWU",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> SOKU.OEp": {
      "input_cell": "SOKU",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> SOMU.OEp": {
      "input_cell": "SOMU",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> SOSY.OEp": {
      "input_cell": "SOSY",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDA.qp -> SURO.OEp": {
      "input_cell": "SURO",
      "input_port": "OEp",
      "output_cell": "TEDA",
      "output_port": "qp"
    },
    "TEDE.qp -> VEZO.SETn": {
      "input_cell": "VEZO",
      "input_port": "SETn",
      "output_cell": "TEDE",
      "output_port": "qp"
    },
    "TEDO.qp -> ACAT.a": {
      "input_cell": "ACAT",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> AJAS.a": {
      "input_cell": "AJAS",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> REDU.a": {
      "input_cell": "REDU",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> ROLO.a": {
      "input_cell": "ROLO",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> SORA.a": {
      "input_cell": "SORA",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> TAGY.a": {
      "input_cell": "TAGY",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> TEDA.a": {
      "input_cell": "TEDA",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> TEXE.a": {
      "input_cell": "TEXE",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> TUBY.a": {
      "input_cell": "TUBY",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> UCOM.a": {
      "input_cell": "UCOM",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> UFEG.a": {
      "input_cell": "UFEG",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEDO.qp -> YULA.a": {
      "input_cell": "YULA",
      "input_port": "a",
      "output_cell": "TEDO",
      "output_port": "qp"
    },
    "TEFA.qp -> SOSE.a": {
      "input_cell": "SOSE",
      "input_port": "a",
      "output_cell": "TEFA",
      "output_port": "qp"
    },
    "TEGO.qp -> MUMY.b": {
      "input_cell": "MUMY",
      "input_port": "b",
      "output_cell": "TEGO",
      "output_port": "qp"
    },
    "TEGO.qp -> MYXE.b": {
      "input_cell": "MYXE",
      "input_port": "b",
      "output_cell": "TEGO",
      "output_port": "qp"
    },
    "TEGU.qp -> SALE.a": {
      "input_cell": "SALE",
      "input_port": "a",
      "output_cell": "TEGU",
      "output_port": "qp"
    },
    "TEGY.qp -> SYGU.Dp": {
      "input_cell": "SYGU",
      "input_port": "Dp",
      "output_cell": "TEGY",
      "output_port": "qp"
    },
    "TEKA.qn -> TEKA.Dp": {
      "input_cell": "TEKA",
      "input_port": "Dp",
      "output_cell": "TEKA",
      "output_port": "qn"
    },
    "TEKA.qn -> UKET.CLKp": {
      "input_cell": "UKET",
      "input_port": "CLKp",
      "output_cell": "TEKA",
      "output_port": "qn"
    },
    "TEKA.qp -> UDOR.a": {
      "input_cell": "UDOR",
      "input_port": "a",
      "output_cell": "TEKA",
      "output_port": "qp"
    },
    "TEKE.qn -> TEKE.Dp": {
      "input_cell": "TEKE",
      "input_port": "Dp",
      "output_cell": "TEKE",
      "output_port": "qn"
    },
    "TEKE.qp -> VULO.Dn": {
      "input_cell": "VULO",
      "input_port": "Dn",
      "output_cell": "TEKE",
      "output_port": "qp"
    },
    "TEKO.qp -> TECY.a0": {
      "input_cell": "TECY",
      "input_port": "a0",
      "output_cell": "TEKO",
      "output_port": "qp"
    },
    "TEKY.qp -> SOBU.Dp": {
      "input_cell": "SOBU",
      "input_port": "Dp",
      "output_cell": "TEKY",
      "output_port": "qp"
    },
    "TELU.qn -> SUDE.CLKp": {
      "input_cell": "SUDE",
      "input_port": "CLKp",
      "output_cell": "TELU",
      "output_port": "qn"
    },
    "TELU.qn -> TELU.Dp": {
      "input_cell": "TELU",
      "input_port": "Dp",
      "output_cell": "TELU",
      "output_port": "qn"
    },
    "TELU.qp -> TECE.d": {
      "input_cell": "TECE",
      "input_port": "d",
      "output_cell": "TELU",
      "output_port": "qp"
    },
    "TELU.qp -> VATE.a": {
      "input_cell": "VATE",
      "input_port": "a",
      "output_cell": "TELU",
      "output_port": "qp"
    },
    "TEME.qp -> BUS_VRAM_D00p.arg00": {
      "input_cell": "BUS_VRAM_D00p",
      "input_port": "arg00",
      "output_cell": "TEME",
      "output_port": "qp"
    },
    "TEMU.qp -> BUS_CPU_D02p.arg18": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg18",
      "output_cell": "TEMU",
      "output_port": "qp"
    },
    "TENA.qp -> VUMO.RSTn": {
      "input_cell": "VUMO",
      "input_port": "RSTn",
      "output_cell": "TENA",
      "output_port": "qp"
    },
    "TENU.qp -> CAKO.Dn": {
      "input_cell": "CAKO",
      "input_port": "Dn",
      "output_cell": "TENU",
      "output_port": "qp"
    },
    "TENU.qp -> CYME.Dn": {
      "input_cell": "CYME",
      "input_port": "Dn",
      "output_cell": "TENU",
      "output_port": "qp"
    },
    "TEPA.qp -> TUVO.a": {
      "input_cell": "TUVO",
      "input_port": "a",
      "output_cell": "TEPA",
      "output_port": "qp"
    },
    "TEPA.qp -> TYSO.b": {
      "input_cell": "TYSO",
      "input_port": "b",
      "output_cell": "TEPA",
      "output_port": "qp"
    },
    "TEPE.qp -> BUS_CPU_D04p.arg01": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg01",
      "output_cell": "TEPE",
      "output_port": "qp"
    },
    "TEPO.qp -> MAXY.CLKp": {
      "input_cell": "MAXY",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> MENA.CLKp": {
      "input_cell": "MENA",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> MOGY.CLKp": {
      "input_cell": "MOGY",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> MORU.CLKp": {
      "input_cell": "MORU",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> MUKE.CLKp": {
      "input_cell": "MUKE",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> NUSY.CLKp": {
      "input_cell": "NUSY",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> PAVO.CLKp": {
      "input_cell": "PAVO",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPO.qp -> PYLU.CLKp": {
      "input_cell": "PYLU",
      "input_port": "CLKp",
      "output_cell": "TEPO",
      "output_port": "qp"
    },
    "TEPU.qp -> SATO.b": {
      "input_cell": "SATO",
      "input_port": "b",
      "output_cell": "TEPU",
      "output_port": "qp"
    },
    "TEPU.qp -> SYPU.Dn": {
      "input_cell": "SYPU",
      "input_port": "Dn",
      "output_cell": "TEPU",
      "output_port": "qp"
    },
    "TEPU.qp -> TERA.a": {
      "input_cell": "TERA",
      "input_port": "a",
      "output_cell": "TEPU",
      "output_port": "qp"
    },
    "TEPY.qp -> LACE.OEn": {
      "input_cell": "LACE",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> LARY.OEn": {
      "input_cell": "LARY",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> LOBE.OEn": {
      "input_cell": "LOBE",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> LODY.OEn": {
      "input_cell": "LODY",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> LYKA.OEn": {
      "input_cell": "LYKA",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> PABA.OEn": {
      "input_cell": "PABA",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> RARO.OEn": {
      "input_cell": "RARO",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TEPY.qp -> REDO.OEn": {
      "input_cell": "REDO",
      "input_port": "OEn",
      "output_cell": "TEPY",
      "output_port": "qp"
    },
    "TERA.qp -> TUTU.a": {
      "input_cell": "TUTU",
      "input_port": "a",
      "output_cell": "TERA",
      "output_port": "qp"
    },
    "TERO.qn -> TERO.Dp": {
      "input_cell": "TERO",
      "input_port": "Dp",
      "output_cell": "TERO",
      "output_port": "qn"
    },
    "TERO.qn -> UNYK.CLKp": {
      "input_cell": "UNYK",
      "input_port": "CLKp",
      "output_cell": "TERO",
      "output_port": "qn"
    },
    "TERO.qp -> UVYR.a": {
      "input_cell": "UVYR",
      "input_port": "a",
      "output_cell": "TERO",
      "output_port": "qp"
    },
    "TERU.qn -> SOLA.CLKp": {
      "input_cell": "SOLA",
      "input_port": "CLKp",
      "output_cell": "TERU",
      "output_port": "qn"
    },
    "TERU.qn -> TERU.Dp": {
      "input_cell": "TERU",
      "input_port": "Dp",
      "output_cell": "TERU",
      "output_port": "qn"
    },
    "TERU.qp -> UMER.a": {
      "input_cell": "UMER",
      "input_port": "a",
      "output_cell": "TERU",
      "output_port": "qp"
    },
    "TERY.qp -> SOVU.b": {
      "input_cell": "SOVU",
      "input_port": "b",
      "output_cell": "TERY",
      "output_port": "qp"
    },
    "TESE.qn -> TESE.Dp": {
      "input_cell": "TESE",
      "input_port": "Dp",
      "output_cell": "TESE",
      "output_port": "qn"
    },
    "TESE.qp -> TAME.a": {
      "input_cell": "TAME",
      "input_port": "a",
      "output_cell": "TESE",
      "output_port": "qp"
    },
    "TESE.qp -> TUVO.c": {
      "input_cell": "TUVO",
      "input_port": "c",
      "output_cell": "TESE",
      "output_port": "qp"
    },
    "TESO.qp -> VUPY.SETn": {
      "input_cell": "VUPY",
      "input_port": "SETn",
      "output_cell": "TESO",
      "output_port": "qp"
    },
    "TEVO.qp -> NYXU.c": {
      "input_cell": "NYXU",
      "input_port": "c",
      "output_cell": "TEVO",
      "output_port": "qp"
    },
    "TEVO.qp -> PASO.b": {
      "input_cell": "PASO",
      "input_port": "b",
      "output_cell": "TEVO",
      "output_port": "qp"
    },
    "TEVO.qp -> VETU.a": {
      "input_cell": "VETU",
      "input_port": "a",
      "output_cell": "TEVO",
      "output_port": "qp"
    },
    "TEVY.qp -> TEXO.b": {
      "input_cell": "TEXO",
      "input_port": "b",
      "output_cell": "TEVY",
      "output_port": "qp"
    },
    "TEWU.qp -> BUS_VRAM_D01p.arg00": {
      "input_cell": "BUS_VRAM_D01p",
      "input_port": "arg00",
      "output_cell": "TEWU",
      "output_port": "qp"
    },
    "TEXE.qp -> SYPU.OEp": {
      "input_cell": "SYPU",
      "input_port": "OEp",
      "output_cell": "TEXE",
      "output_port": "qp"
    },
    "TEXO.qp -> LAVO.b": {
      "input_cell": "LAVO",
      "input_port": "b",
      "output_cell": "TEXO",
      "output_port": "qp"
    },
    "TEXO.qp -> LEVO.a": {
      "input_cell": "LEVO",
      "input_port": "a",
      "output_cell": "TEXO",
      "output_port": "qp"
    },
    "TEXO.qp -> LOXO.b": {
      "input_cell": "LOXO",
      "input_port": "b",
      "output_cell": "TEXO",
      "output_port": "qp"
    },
    "TEXO.qp -> MOCA.a": {
      "input_cell": "MOCA",
      "input_port": "a",
      "output_cell": "TEXO",
      "output_port": "qp"
    },
    "TEXO.qp -> TEFA.b": {
      "input_cell": "TEFA",
      "input_port": "b",
      "output_cell": "TEXO",
      "output_port": "qp"
    },
    "TEXY.qp -> ABON.a": {
      "input_cell": "ABON",
      "input_port": "a",
      "output_cell": "TEXY",
      "output_port": "qp"
    },
    "TEXY.qp -> SOHO.b": {
      "input_cell": "SOHO",
      "input_port": "b",
      "output_cell": "TEXY",
      "output_port": "qp"
    },
    "TEXY.qp -> SUTU.c": {
      "input_cell": "SUTU",
      "input_port": "c",
      "output_cell": "TEXY",
      "output_port": "qp"
    },
    "TEXY.qp -> XONO.b": {
      "input_cell": "XONO",
      "input_port": "b",
      "output_cell": "TEXY",
      "output_port": "qp"
    },
    "TOBA.qp -> SEMU.a": {
      "input_cell": "SEMU",
      "input_port": "a",
      "output_cell": "TOBA",
      "output_port": "qp"
    },
    "TOBE.qp -> SEGO.OEp": {
      "input_cell": "SEGO",
      "input_port": "OEp",
      "output_cell": "TOBE",
      "output_port": "qp"
    },
    "TOBE.qp -> TEBY.OEp": {
      "input_cell": "TEBY",
      "input_port": "OEp",
      "output_cell": "TOBE",
      "output_port": "qp"
    },
    "TOBE.qp -> VAVE.a": {
      "input_cell": "VAVE",
      "input_port": "a",
      "output_cell": "TOBE",
      "output_port": "qp"
    },
    "TOBE.qp -> WUGA.OEp": {
      "input_cell": "WUGA",
      "input_port": "OEp",
      "output_cell": "TOBE",
      "output_port": "qp"
    },
    "TOBO.qp -> BUS_VRAM_A11n.arg04": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg04",
      "output_cell": "TOBO",
      "output_port": "qp"
    },
    "TOBU.qp -> VONU.Dp": {
      "input_cell": "VONU",
      "input_port": "Dp",
      "output_cell": "TOBU",
      "output_port": "qp"
    },
    "TOCA.qp -> SYBE.CLKp": {
      "input_cell": "SYBE",
      "input_port": "CLKp",
      "output_cell": "TOCA",
      "output_port": "qp"
    },
    "TOCA.qp -> TAKO.CLKp": {
      "input_cell": "TAKO",
      "input_port": "CLKp",
      "output_cell": "TOCA",
      "output_port": "qp"
    },
    "TOCA.qp -> TUHU.CLKp": {
      "input_cell": "TUHU",
      "input_port": "CLKp",
      "output_cell": "TOCA",
      "output_port": "qp"
    },
    "TOCA.qp -> TUKY.CLKp": {
      "input_cell": "TUKY",
      "input_port": "CLKp",
      "output_cell": "TOCA",
      "output_port": "qp"
    },
    "TOCU.qp -> VOKU.g": {
      "input_cell": "VOKU",
      "input_port": "g",
      "output_cell": "TOCU",
      "output_port": "qp"
    },
    "TODE.qp -> SOKY.a": {
      "input_cell": "SOKY",
      "input_port": "a",
      "output_cell": "TODE",
      "output_port": "qp"
    },
    "TOFA.qp -> BUS_VRAM_D06p.arg00": {
      "input_cell": "BUS_VRAM_D06p",
      "input_port": "arg00",
      "output_cell": "TOFA",
      "output_port": "qp"
    },
    "TOFE.qn -> TERU.CLKp": {
      "input_cell": "TERU",
      "input_port": "CLKp",
      "output_cell": "TOFE",
      "output_port": "qn"
    },
    "TOFE.qn -> TOFE.Dp": {
      "input_cell": "TOFE",
      "input_port": "Dp",
      "output_cell": "TOFE",
      "output_port": "qn"
    },
    "TOFE.qp -> SAPY.a": {
      "input_cell": "SAPY",
      "input_port": "a",
      "output_cell": "TOFE",
      "output_port": "qp"
    },
    "TOFU.qp -> RUJU.b": {
      "input_cell": "RUJU",
      "input_port": "b",
      "output_cell": "TOFU",
      "output_port": "qp"
    },
    "TOFU.qp -> TADY.b": {
      "input_cell": "TADY",
      "input_port": "b",
      "output_cell": "TOFU",
      "output_port": "qp"
    },
    "TOFU.qp -> WEGO.a": {
      "input_cell": "WEGO",
      "input_port": "a",
      "output_cell": "TOFU",
      "output_port": "qp"
    },
    "TOGA.qp -> ULAK.SETn": {
      "input_cell": "ULAK",
      "input_port": "SETn",
      "output_cell": "TOGA",
      "output_port": "qp"
    },
    "TOKU.qp -> BUS_CPU_D07p.arg19": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg19",
      "output_cell": "TOKU",
      "output_port": "qp"
    },
    "TOLA.qp -> TAGY.c": {
      "input_cell": "TAGY",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLA.qp -> TAPE.c": {
      "input_cell": "TAPE",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLA.qp -> TEDA.c": {
      "input_cell": "TEDA",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLA.qp -> TOPE.c": {
      "input_cell": "TOPE",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLA.qp -> UFEG.c": {
      "input_cell": "UFEG",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLA.qp -> URYS.c": {
      "input_cell": "URYS",
      "input_port": "c",
      "output_cell": "TOLA",
      "output_port": "qp"
    },
    "TOLE.qp -> SERE.a": {
      "input_cell": "SERE",
      "input_port": "a",
      "output_cell": "TOLE",
      "output_port": "qp"
    },
    "TOLU.qp -> TAPA.a": {
      "input_cell": "TAPA",
      "input_port": "a",
      "output_cell": "TOLU",
      "output_port": "qp"
    },
    "TOLU.qp -> TARU.b": {
      "input_cell": "TARU",
      "input_port": "b",
      "output_cell": "TOLU",
      "output_port": "qp"
    },
    "TOLU.qp -> VYPU.a": {
      "input_cell": "VYPU",
      "input_port": "a",
      "output_cell": "TOLU",
      "output_port": "qp"
    },
    "TOMA.qp -> TOXE.CLKp": {
      "input_cell": "TOXE",
      "input_port": "CLKp",
      "output_cell": "TOMA",
      "output_port": "qp"
    },
    "TOME.qp -> UBUL.SETn": {
      "input_cell": "UBUL",
      "input_port": "SETn",
      "output_cell": "TOME",
      "output_port": "qp"
    },
    "TOMU.qp -> SOCY.a": {
      "input_cell": "SOCY",
      "input_port": "a",
      "output_cell": "TOMU",
      "output_port": "qp"
    },
    "TOMU.qp -> TUKU.a": {
      "input_cell": "TUKU",
      "input_port": "a",
      "output_cell": "TOMU",
      "output_port": "qp"
    },
    "TOMY.qp -> TACA.Dp": {
      "input_cell": "TACA",
      "input_port": "Dp",
      "output_cell": "TOMY",
      "output_port": "qp"
    },
    "TONA.qp -> SYKE.b": {
      "input_cell": "SYKE",
      "input_port": "b",
      "output_cell": "TONA",
      "output_port": "qp"
    },
    "TOPE.qp -> MUZU.b": {
      "input_cell": "MUZU",
      "input_port": "b",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> NYKU.mux": {
      "input_cell": "NYKU",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> PETU.mux": {
      "input_cell": "PETU",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> RATO.mux": {
      "input_cell": "RATO",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> REFU.mux": {
      "input_cell": "REFU",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> ROKE.mux": {
      "input_cell": "ROKE",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> SALA.mux": {
      "input_cell": "SALA",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> SOCE.mux": {
      "input_cell": "SOCE",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPE.qp -> SYRU.mux": {
      "input_cell": "SYRU",
      "input_port": "mux",
      "output_cell": "TOPE",
      "output_port": "qp"
    },
    "TOPU.qp -> VYWA.a": {
      "input_cell": "VYWA",
      "input_port": "a",
      "output_cell": "TOPU",
      "output_port": "qp"
    },
    "TORY.qp -> SOKA.a": {
      "input_cell": "SOKA",
      "input_port": "a",
      "output_cell": "TORY",
      "output_port": "qp"
    },
    "TOSA.qp -> SEJA.b": {
      "input_cell": "SEJA",
      "input_port": "b",
      "output_cell": "TOSA",
      "output_port": "qp"
    },
    "TOTU.qp -> TAFA.b": {
      "input_cell": "TAFA",
      "input_port": "b",
      "output_cell": "TOTU",
      "output_port": "qp"
    },
    "TOVA.qp -> BADU.b": {
      "input_cell": "BADU",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> BOKU.b": {
      "input_cell": "BOKU",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> BOTY.b": {
      "input_cell": "BOTY",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> BYLA.b": {
      "input_cell": "BYLA",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> CABA.b": {
      "input_cell": "CABA",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> CEPU.b": {
      "input_cell": "CEPU",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> DEFY.b": {
      "input_cell": "DEFY",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> KUPO.b": {
      "input_cell": "KUPO",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> LABE.b": {
      "input_cell": "LABE",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> LEPY.b": {
      "input_cell": "LEPY",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> LUCE.b": {
      "input_cell": "LUCE",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> MUNE.b": {
      "input_cell": "MUNE",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> MYNY.b": {
      "input_cell": "MYNY",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> PUHE.b": {
      "input_cell": "PUHE",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> ROXU.b": {
      "input_cell": "ROXU",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> UGAC.b": {
      "input_cell": "UGAC",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVA.qp -> UVER.b": {
      "input_cell": "UVER",
      "input_port": "b",
      "output_cell": "TOVA",
      "output_port": "qp"
    },
    "TOVY.qp -> TAGY.d": {
      "input_cell": "TAGY",
      "input_port": "d",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOVY.qp -> TAPE.d": {
      "input_cell": "TAPE",
      "input_port": "d",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOVY.qp -> TUBY.d": {
      "input_cell": "TUBY",
      "input_port": "d",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOVY.qp -> TYJU.d": {
      "input_cell": "TYJU",
      "input_port": "d",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOVY.qp -> UCOM.d": {
      "input_cell": "UCOM",
      "input_port": "d",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOVY.qp -> UWAM.a": {
      "input_cell": "UWAM",
      "input_port": "a",
      "output_cell": "TOVY",
      "output_port": "qp"
    },
    "TOWA.qp -> SOMY.RSTn": {
      "input_cell": "SOMY",
      "input_port": "RSTn",
      "output_cell": "TOWA",
      "output_port": "qp"
    },
    "TOXE.qn -> TOXE.Dp": {
      "input_cell": "TOXE",
      "input_port": "Dp",
      "output_cell": "TOXE",
      "output_port": "qn"
    },
    "TOXE.qn -> TULY.CLKp": {
      "input_cell": "TULY",
      "input_port": "CLKp",
      "output_cell": "TOXE",
      "output_port": "qn"
    },
    "TOXE.qp -> TAME.b": {
      "input_cell": "TAME",
      "input_port": "b",
      "output_cell": "TOXE",
      "output_port": "qp"
    },
    "TOXE.qp -> TYFO.Dp": {
      "input_cell": "TYFO",
      "input_port": "Dp",
      "output_cell": "TOXE",
      "output_port": "qp"
    },
    "TOXE.qp -> TYNO.a": {
      "input_cell": "TYNO",
      "input_port": "a",
      "output_cell": "TOXE",
      "output_port": "qp"
    },
    "TOXE.qp -> TYTU.a": {
      "input_cell": "TYTU",
      "input_port": "a",
      "output_cell": "TOXE",
      "output_port": "qp"
    },
    "TOZA.qp -> TYHO.a0": {
      "input_cell": "TYHO",
      "input_port": "a0",
      "output_cell": "TOZA",
      "output_port": "qp"
    },
    "TOZO.qn -> TATE.CLKp": {
      "input_cell": "TATE",
      "input_port": "CLKp",
      "output_cell": "TOZO",
      "output_port": "qn"
    },
    "TOZO.qn -> TOZO.Dp": {
      "input_cell": "TOZO",
      "input_port": "Dp",
      "output_cell": "TOZO",
      "output_port": "qn"
    },
    "TOZO.qp -> VACE.Dn": {
      "input_cell": "VACE",
      "input_port": "Dn",
      "output_cell": "TOZO",
      "output_port": "qp"
    },
    "TOZU.qp -> TEGY.b": {
      "input_cell": "TEGY",
      "input_port": "b",
      "output_cell": "TOZU",
      "output_port": "qp"
    },
    "TUBE.qp -> BASY.Dn": {
      "input_cell": "BASY",
      "input_port": "Dn",
      "output_cell": "TUBE",
      "output_port": "qp"
    },
    "TUBE.qp -> BYNY.Dn": {
      "input_cell": "BYNY",
      "input_port": "Dn",
      "output_cell": "TUBE",
      "output_port": "qp"
    },
    "TUBO.qp -> UNUT.a": {
      "input_cell": "UNUT",
      "input_port": "a",
      "output_cell": "TUBO",
      "output_port": "qp"
    },
    "TUBY.qp -> NOLA.OEp": {
      "input_cell": "NOLA",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> PYRE.OEp": {
      "input_cell": "PYRE",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> REVA.OEp": {
      "input_cell": "REVA",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> SALU.OEp": {
      "input_cell": "SALU",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> SAPU.OEp": {
      "input_cell": "SAPU",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> SETE.OEp": {
      "input_cell": "SETE",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> SOTU.OEp": {
      "input_cell": "SOTU",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUBY.qp -> SUPO.OEp": {
      "input_cell": "SUPO",
      "input_port": "OEp",
      "output_cell": "TUBY",
      "output_port": "qp"
    },
    "TUCA.qp -> TOLE.a": {
      "input_cell": "TOLE",
      "input_port": "a",
      "output_cell": "TUCA",
      "output_port": "qp"
    },
    "TUCY.qp -> SOVU.c": {
      "input_cell": "SOVU",
      "input_port": "c",
      "output_cell": "TUCY",
      "output_port": "qp"
    },
    "TUDA.qp -> TECE.c": {
      "input_cell": "TECE",
      "input_port": "c",
      "output_cell": "TUDA",
      "output_port": "qp"
    },
    "TUDA.qp -> TOZU.c": {
      "input_cell": "TOZU",
      "input_port": "c",
      "output_cell": "TUDA",
      "output_port": "qp"
    },
    "TUDA.qp -> VOKU.c": {
      "input_cell": "VOKU",
      "input_port": "c",
      "output_cell": "TUDA",
      "output_port": "qp"
    },
    "TUFA.qp -> TEXE.d": {
      "input_cell": "TEXE",
      "input_port": "d",
      "output_cell": "TUFA",
      "output_port": "qp"
    },
    "TUFA.qp -> TUGE.d": {
      "input_cell": "TUGE",
      "input_port": "d",
      "output_cell": "TUFA",
      "output_port": "qp"
    },
    "TUFO.qp -> VOSA.RSTn": {
      "input_cell": "VOSA",
      "input_port": "RSTn",
      "output_cell": "TUFO",
      "output_port": "qp"
    },
    "TUFU.qn -> TAXA.CLKp": {
      "input_cell": "TAXA",
      "input_port": "CLKp",
      "output_cell": "TUFU",
      "output_port": "qn"
    },
    "TUFU.qn -> TUFU.Dp": {
      "input_cell": "TUFU",
      "input_port": "Dp",
      "output_cell": "TUFU",
      "output_port": "qn"
    },
    "TUFU.qp -> VYTO.Dn": {
      "input_cell": "VYTO",
      "input_port": "Dn",
      "output_cell": "TUFU",
      "output_port": "qp"
    },
    "TUGE.qp -> TEPU.CLKp": {
      "input_cell": "TEPU",
      "input_port": "CLKp",
      "output_cell": "TUGE",
      "output_port": "qp"
    },
    "TUGO.qn -> TOFE.CLKp": {
      "input_cell": "TOFE",
      "input_port": "CLKp",
      "output_cell": "TUGO",
      "output_port": "qn"
    },
    "TUGO.qn -> TUGO.Dp": {
      "input_cell": "TUGO",
      "input_port": "Dp",
      "output_cell": "TUGO",
      "output_port": "qn"
    },
    "TUGO.qp -> UTOK.a": {
      "input_cell": "UTOK",
      "input_port": "a",
      "output_cell": "TUGO",
      "output_port": "qp"
    },
    "TUHU.qn -> TUHU.Dp": {
      "input_cell": "TUHU",
      "input_port": "Dp",
      "output_cell": "TUHU",
      "output_port": "qn"
    },
    "TUHU.qp -> ABOD.a": {
      "input_cell": "ABOD",
      "input_port": "a",
      "output_cell": "TUHU",
      "output_port": "qp"
    },
    "TUHU.qp -> APUX.a": {
      "input_cell": "APUX",
      "input_port": "a",
      "output_cell": "TUHU",
      "output_port": "qp"
    },
    "TUHU.qp -> NEZO.a": {
      "input_cell": "NEZO",
      "input_port": "a",
      "output_cell": "TUHU",
      "output_port": "qp"
    },
    "TUHU.qp -> SAKE.a": {
      "input_cell": "SAKE",
      "input_port": "a",
      "output_cell": "TUHU",
      "output_port": "qp"
    },
    "TUHU.qp -> TYBA.a": {
      "input_cell": "TYBA",
      "input_port": "a",
      "output_cell": "TUHU",
      "output_port": "qp"
    },
    "TUJA.qp -> TYJY.a0": {
      "input_cell": "TYJY",
      "input_port": "a0",
      "output_cell": "TUJA",
      "output_port": "qp"
    },
    "TUJU.qp -> TECE.a": {
      "input_cell": "TECE",
      "input_port": "a",
      "output_cell": "TUJU",
      "output_port": "qp"
    },
    "TUJU.qp -> TOZU.a": {
      "input_cell": "TOZU",
      "input_port": "a",
      "output_cell": "TUJU",
      "output_port": "qp"
    },
    "TUJU.qp -> VOKU.a": {
      "input_cell": "VOKU",
      "input_port": "a",
      "output_cell": "TUJU",
      "output_port": "qp"
    },
    "TUJY.qp -> PIN_48.DP": {
      "input_cell": "PIN_48",
      "input_port": "DP",
      "output_cell": "TUJY",
      "output_port": "qp"
    },
    "TUKU.qp -> TEKY.b": {
      "input_cell": "TEKY",
      "input_port": "b",
      "output_cell": "TUKU",
      "output_port": "qp"
    },
    "TUKY.qp -> ABEF.a": {
      "input_cell": "ABEF",
      "input_port": "a",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TUKY.qp -> BEWY.a": {
      "input_cell": "BEWY",
      "input_port": "a",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TUKY.qp -> NORY.a": {
      "input_cell": "NORY",
      "input_port": "a",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TUKY.qp -> SAKE.b": {
      "input_cell": "SAKE",
      "input_port": "b",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TUKY.qp -> TYBA.b": {
      "input_cell": "TYBA",
      "input_port": "b",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TUKY.qp -> XUGU.d": {
      "input_cell": "XUGU",
      "input_port": "d",
      "output_cell": "TUKY",
      "output_port": "qp"
    },
    "TULA.qp -> VUPY.RSTn": {
      "input_cell": "VUPY",
      "input_port": "RSTn",
      "output_cell": "TULA",
      "output_port": "qp"
    },
    "TULO.qp -> TUTU.b": {
      "input_cell": "TUTU",
      "input_port": "b",
      "output_cell": "TULO",
      "output_port": "qp"
    },
    "TULU.qn -> TUGO.CLKp": {
      "input_cell": "TUGO",
      "input_port": "CLKp",
      "output_cell": "TULU",
      "output_port": "qn"
    },
    "TULU.qn -> TULU.Dp": {
      "input_cell": "TULU",
      "input_port": "Dp",
      "output_cell": "TULU",
      "output_port": "qn"
    },
    "TULU.qp -> UREK.a": {
      "input_cell": "UREK",
      "input_port": "a",
      "output_cell": "TULU",
      "output_port": "qp"
    },
    "TULY.qn -> TESE.CLKp": {
      "input_cell": "TESE",
      "input_port": "CLKp",
      "output_cell": "TULY",
      "output_port": "qn"
    },
    "TULY.qn -> TULY.Dp": {
      "input_cell": "TULY",
      "input_port": "Dp",
      "output_cell": "TULY",
      "output_port": "qn"
    },
    "TULY.qp -> SAKY.a": {
      "input_cell": "SAKY",
      "input_port": "a",
      "output_cell": "TULY",
      "output_port": "qp"
    },
    "TULY.qp -> TOBU.Dp": {
      "input_cell": "TOBU",
      "input_port": "Dp",
      "output_cell": "TULY",
      "output_port": "qp"
    },
    "TULY.qp -> TOPU.a": {
      "input_cell": "TOPU",
      "input_port": "a",
      "output_cell": "TULY",
      "output_port": "qp"
    },
    "TULY.qp -> TUVO.b": {
      "input_cell": "TUVO",
      "input_port": "b",
      "output_cell": "TULY",
      "output_port": "qp"
    },
    "TUMA.qp -> TYNU.c": {
      "input_cell": "TYNU",
      "input_port": "c",
      "output_cell": "TUMA",
      "output_port": "qp"
    },
    "TUNA.qp -> RYCU.a": {
      "input_cell": "RYCU",
      "input_port": "a",
      "output_cell": "TUNA",
      "output_port": "qp"
    },
    "TUNA.qp -> SYKE.a": {
      "input_cell": "SYKE",
      "input_port": "a",
      "output_cell": "TUNA",
      "output_port": "qp"
    },
    "TUNA.qp -> SYRO.a": {
      "input_cell": "SYRO",
      "input_port": "a",
      "output_cell": "TUNA",
      "output_port": "qp"
    },
    "TUNA.qp -> TOZA.c": {
      "input_cell": "TOZA",
      "input_port": "c",
      "output_cell": "TUNA",
      "output_port": "qp"
    },
    "TUNE.qp -> BOMO.Dn": {
      "input_cell": "BOMO",
      "input_port": "Dn",
      "output_cell": "TUNE",
      "output_port": "qp"
    },
    "TUNE.qp -> BUBO.Dn": {
      "input_cell": "BUBO",
      "input_port": "Dn",
      "output_cell": "TUNE",
      "output_port": "qp"
    },
    "TUNY.qp -> UBUL.RSTn": {
      "input_cell": "UBUL",
      "input_port": "RSTn",
      "output_cell": "TUNY",
      "output_port": "qp"
    },
    "TUPE.qp -> VAFO.RSTn": {
      "input_cell": "VAFO",
      "input_port": "RSTn",
      "output_cell": "TUPE",
      "output_port": "qp"
    },
    "TUSE.qp -> BUS_CPU_D03p.arg18": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg18",
      "output_cell": "TUSE",
      "output_port": "qp"
    },
    "TUTO.qp -> RACO.a": {
      "input_cell": "RACO",
      "input_port": "a",
      "output_cell": "TUTO",
      "output_port": "qp"
    },
    "TUTO.qp -> RUTE.b": {
      "input_cell": "RUTE",
      "input_port": "b",
      "output_cell": "TUTO",
      "output_port": "qp"
    },
    "TUTO.qp -> SEWO.b": {
      "input_cell": "SEWO",
      "input_port": "b",
      "output_cell": "TUTO",
      "output_port": "qp"
    },
    "TUTO.qp -> SOFY.b": {
      "input_cell": "SOFY",
      "input_port": "b",
      "output_cell": "TUTO",
      "output_port": "qp"
    },
    "TUTO.qp -> TYJY.mux": {
      "input_cell": "TYJY",
      "input_port": "mux",
      "output_cell": "TUTO",
      "output_port": "qp"
    },
    "TUTU.qp -> SIG_CPU_BOOTp.Dp": {
      "input_cell": "SIG_CPU_BOOTp",
      "input_port": "Dp",
      "output_cell": "TUTU",
      "output_port": "qp"
    },
    "TUTU.qp -> SOBY.b": {
      "input_cell": "SOBY",
      "input_port": "b",
      "output_cell": "TUTU",
      "output_port": "qp"
    },
    "TUTU.qp -> YULA.c": {
      "input_cell": "YULA",
      "input_port": "c",
      "output_cell": "TUTU",
      "output_port": "qp"
    },
    "TUVA.qp -> VOTY.a": {
      "input_cell": "VOTY",
      "input_port": "a",
      "output_cell": "TUVA",
      "output_port": "qp"
    },
    "TUVO.qp -> VAPE.a": {
      "input_cell": "VAPE",
      "input_port": "a",
      "output_cell": "TUVO",
      "output_port": "qp"
    },
    "TUVO.qp -> WEFY.a": {
      "input_cell": "WEFY",
      "input_port": "a",
      "output_cell": "TUVO",
      "output_port": "qp"
    },
    "TUWU.qp -> VAVA.SETn": {
      "input_cell": "VAVA",
      "input_port": "SETn",
      "output_cell": "TUWU",
      "output_port": "qp"
    },
    "TUXA.qp -> VAFO.SETn": {
      "input_cell": "VAFO",
      "input_port": "SETn",
      "output_cell": "TUXA",
      "output_port": "qp"
    },
    "TUXE.qp -> TOMY.SETn": {
      "input_cell": "TOMY",
      "input_port": "SETn",
      "output_cell": "TUXE",
      "output_port": "qp"
    },
    "TUXY.qp -> SUZU.a": {
      "input_cell": "SUZU",
      "input_port": "a",
      "output_cell": "TUXY",
      "output_port": "qp"
    },
    "TYBA.qp -> SURY.b": {
      "input_cell": "SURY",
      "input_port": "b",
      "output_cell": "TYBA",
      "output_port": "qp"
    },
    "TYBA.qp -> TYGE.b": {
      "input_cell": "TYGE",
      "input_port": "b",
      "output_cell": "TYBA",
      "output_port": "qp"
    },
    "TYCE.qp -> SURE.b": {
      "input_cell": "SURE",
      "input_port": "b",
      "output_cell": "TYCE",
      "output_port": "qp"
    },
    "TYCO.qp -> MENE.a": {
      "input_cell": "MENE",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> PAZO.a": {
      "input_cell": "PAZO",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> VABY.a": {
      "input_cell": "VABY",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> VUME.a": {
      "input_cell": "VUME",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> WUJA.a": {
      "input_cell": "WUJA",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> XELY.a": {
      "input_cell": "XELY",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> XEXU.a": {
      "input_cell": "XEXU",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYCO.qp -> XOLE.a": {
      "input_cell": "XOLE",
      "input_port": "a",
      "output_cell": "TYCO",
      "output_port": "qp"
    },
    "TYDE.qp -> SUBO.c": {
      "input_cell": "SUBO",
      "input_port": "c",
      "output_cell": "TYDE",
      "output_port": "qp"
    },
    "TYFA.qp -> SEGU.a": {
      "input_cell": "SEGU",
      "input_port": "a",
      "output_cell": "TYFA",
      "output_port": "qp"
    },
    "TYFO.qn -> VUSA.a": {
      "input_cell": "VUSA",
      "input_port": "a",
      "output_cell": "TYFO",
      "output_port": "qn"
    },
    "TYFO.qp -> SYCU.c": {
      "input_cell": "SYCU",
      "input_port": "c",
      "output_cell": "TYFO",
      "output_port": "qp"
    },
    "TYFO.qp -> TACU.a": {
      "input_cell": "TACU",
      "input_port": "a",
      "output_cell": "TYFO",
      "output_port": "qp"
    },
    "TYFO.qp -> WEFY.b": {
      "input_cell": "WEFY",
      "input_port": "b",
      "output_cell": "TYFO",
      "output_port": "qp"
    },
    "TYGA.qp -> VARE.SETn": {
      "input_cell": "VARE",
      "input_port": "SETn",
      "output_cell": "TYGA",
      "output_port": "qp"
    },
    "TYGE.qp -> TAKO.Dp": {
      "input_cell": "TAKO",
      "input_port": "Dp",
      "output_cell": "TYGE",
      "output_port": "qp"
    },
    "TYGO.qp -> BUS_VRAM_D02p.arg00": {
      "input_cell": "BUS_VRAM_D02p",
      "input_port": "arg00",
      "output_cell": "TYGO",
      "output_port": "qp"
    },
    "TYHO.qp -> PIN_80.DP": {
      "input_cell": "PIN_80",
      "input_port": "DP",
      "output_cell": "TYHO",
      "output_port": "qp"
    },
    "TYJA.qp -> BUS_CPU_D04p.arg21": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg21",
      "output_cell": "TYJA",
      "output_port": "qp"
    },
    "TYJU.qp -> MURU.CLKp": {
      "input_cell": "MURU",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> NYKE.CLKp": {
      "input_cell": "NYKE",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> PETO.CLKp": {
      "input_cell": "PETO",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> SABU.CLKp": {
      "input_cell": "SABU",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> SETA.CLKp": {
      "input_cell": "SETA",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> SUFY.CLKp": {
      "input_cell": "SUFY",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> TYRU.CLKp": {
      "input_cell": "TYRU",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJU.qp -> TYVA.CLKp": {
      "input_cell": "TYVA",
      "input_port": "CLKp",
      "output_cell": "TYJU",
      "output_port": "qp"
    },
    "TYJY.qp -> SOHY.a": {
      "input_cell": "SOHY",
      "input_port": "a",
      "output_cell": "TYJY",
      "output_port": "qp"
    },
    "TYKO.qp -> VUMO.SETn": {
      "input_cell": "VUMO",
      "input_port": "SETn",
      "output_cell": "TYKO",
      "output_port": "qp"
    },
    "TYKU.qp -> SOVU.d": {
      "input_cell": "SOVU",
      "input_port": "d",
      "output_cell": "TYKU",
      "output_port": "qp"
    },
    "TYME.qp -> ULAK.RSTn": {
      "input_cell": "ULAK",
      "input_port": "RSTn",
      "output_cell": "TYME",
      "output_port": "qp"
    },
    "TYMU.qp -> UGAC.a": {
      "input_cell": "UGAC",
      "input_port": "a",
      "output_cell": "TYMU",
      "output_port": "qp"
    },
    "TYMU.qp -> URUN.a": {
      "input_cell": "URUN",
      "input_port": "a",
      "output_cell": "TYMU",
      "output_port": "qp"
    },
    "TYNO.qp -> VUSA.b": {
      "input_cell": "VUSA",
      "input_port": "b",
      "output_cell": "TYNO",
      "output_port": "qp"
    },
    "TYNU.qp -> TOZA.b": {
      "input_cell": "TOZA",
      "input_port": "b",
      "output_cell": "TYNU",
      "output_port": "qp"
    },
    "TYPO.qn -> TYPO.Dp": {
      "input_cell": "TYPO",
      "input_port": "Dp",
      "output_cell": "TYPO",
      "output_port": "qn"
    },
    "TYPO.qn -> VYZO.CLKp": {
      "input_cell": "VYZO",
      "input_port": "CLKp",
      "output_cell": "TYPO",
      "output_port": "qn"
    },
    "TYPO.qp -> TEBO.f": {
      "input_cell": "TEBO",
      "input_port": "f",
      "output_cell": "TYPO",
      "output_port": "qp"
    },
    "TYPO.qp -> TOZU.f": {
      "input_cell": "TOZU",
      "input_port": "f",
      "output_cell": "TYPO",
      "output_port": "qp"
    },
    "TYPO.qp -> VEPE.a": {
      "input_cell": "VEPE",
      "input_port": "a",
      "output_cell": "TYPO",
      "output_port": "qp"
    },
    "TYRA.qp -> VOSA.SETn": {
      "input_cell": "VOSA",
      "input_port": "SETn",
      "output_cell": "TYRA",
      "output_port": "qp"
    },
    "TYRO.qp -> TEXE.c": {
      "input_cell": "TEXE",
      "input_port": "c",
      "output_cell": "TYRO",
      "output_port": "qp"
    },
    "TYRO.qp -> TUGE.c": {
      "input_cell": "TUGE",
      "input_port": "c",
      "output_cell": "TYRO",
      "output_port": "qp"
    },
    "TYRU.qn -> SUPO.Dn": {
      "input_cell": "SUPO",
      "input_port": "Dn",
      "output_cell": "TYRU",
      "output_port": "qn"
    },
    "TYRU.qp -> SALA.a1": {
      "input_cell": "SALA",
      "input_port": "a1",
      "output_cell": "TYRU",
      "output_port": "qp"
    },
    "TYRY.qn -> TYRY.Dp": {
      "input_cell": "TYRY",
      "input_port": "Dp",
      "output_cell": "TYRY",
      "output_port": "qn"
    },
    "TYRY.qp -> SANU.a": {
      "input_cell": "SANU",
      "input_port": "a",
      "output_cell": "TYRY",
      "output_port": "qp"
    },
    "TYRY.qp -> TEBO.a": {
      "input_cell": "TEBO",
      "input_port": "a",
      "output_cell": "TYRY",
      "output_port": "qp"
    },
    "TYRY.qp -> TUJU.a": {
      "input_cell": "TUJU",
      "input_port": "a",
      "output_cell": "TYRY",
      "output_port": "qp"
    },
    "TYSO.qp -> TEXY.a": {
      "input_cell": "TEXY",
      "input_port": "a",
      "output_cell": "TYSO",
      "output_port": "qp"
    },
    "TYTA.qp -> RORA.a": {
      "input_cell": "RORA",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> RUDU.a": {
      "input_cell": "RUDU",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> TYGA.a": {
      "input_cell": "TYGA",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> VEXU.a": {
      "input_cell": "VEXU",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> WAXO.a": {
      "input_cell": "WAXO",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> WEDY.a": {
      "input_cell": "WEDY",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> XATO.a": {
      "input_cell": "XATO",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTA.qp -> XUKU.a": {
      "input_cell": "XUKU",
      "input_port": "a",
      "output_cell": "TYTA",
      "output_port": "qp"
    },
    "TYTU.qp -> SYCU.a": {
      "input_cell": "SYCU",
      "input_port": "a",
      "output_cell": "TYTU",
      "output_port": "qp"
    },
    "TYTU.qp -> TACU.b": {
      "input_cell": "TACU",
      "input_port": "b",
      "output_cell": "TYTU",
      "output_port": "qp"
    },
    "TYVA.qn -> SALU.Dn": {
      "input_cell": "SALU",
      "input_port": "Dn",
      "output_cell": "TYVA",
      "output_port": "qn"
    },
    "TYVA.qp -> SOCE.a1": {
      "input_cell": "SOCE",
      "input_port": "a1",
      "output_cell": "TYVA",
      "output_port": "qp"
    },
    "TYVY.qp -> SEBY.a": {
      "input_cell": "SEBY",
      "input_port": "a",
      "output_cell": "TYVY",
      "output_port": "qp"
    },
    "UBAL.qp -> TAPU.a": {
      "input_cell": "TAPU",
      "input_port": "a",
      "output_cell": "UBAL",
      "output_port": "qp"
    },
    "UBET.qp -> UNOR.b": {
      "input_cell": "UNOR",
      "input_port": "b",
      "output_cell": "UBET",
      "output_port": "qp"
    },
    "UBET.qp -> UPOJ.a": {
      "input_cell": "UPOJ",
      "input_port": "a",
      "output_cell": "UBET",
      "output_port": "qp"
    },
    "UBOT.qp -> TEKO.a1": {
      "input_cell": "TEKO",
      "input_port": "a1",
      "output_cell": "UBOT",
      "output_port": "qp"
    },
    "UBUL.qp -> NEJY.Dp": {
      "input_cell": "NEJY",
      "input_port": "Dp",
      "output_cell": "UBUL",
      "output_port": "qp"
    },
    "UBUL.qp -> SIG_CPU_INT_SERIAL.Dp": {
      "input_cell": "SIG_CPU_INT_SERIAL",
      "input_port": "Dp",
      "output_cell": "UBUL",
      "output_port": "qp"
    },
    "UCOB.qp -> UFOL.a": {
      "input_cell": "UFOL",
      "input_port": "a",
      "output_cell": "UCOB",
      "output_port": "qp"
    },
    "UCOB.qp -> UPYF.b": {
      "input_cell": "UPYF",
      "input_port": "b",
      "output_cell": "UCOB",
      "output_port": "qp"
    },
    "UCOM.qp -> CORE.OEp": {
      "input_cell": "CORE",
      "input_port": "OEp",
      "output_cell": "UCOM",
      "output_port": "qp"
    },
    "UCOM.qp -> ELUV.OEp": {
      "input_cell": "ELUV",
      "input_port": "OEp",
      "output_cell": "UCOM",
      "output_port": "qp"
    },
    "UDOR.qp -> TATU.Dn": {
      "input_cell": "TATU",
      "input_port": "Dn",
      "output_cell": "UDOR",
      "output_port": "qp"
    },
    "UFEG.qp -> CUGY.OEp": {
      "input_cell": "CUGY",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> DAME.OEp": {
      "input_cell": "DAME",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> DASO.OEp": {
      "input_cell": "DASO",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> DETU.OEp": {
      "input_cell": "DETU",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> DUDE.OEp": {
      "input_cell": "DUDE",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> EFAB.OEp": {
      "input_cell": "EFAB",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> ETAK.OEp": {
      "input_cell": "ETAK",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFEG.qp -> EVOK.OEp": {
      "input_cell": "EVOK",
      "input_port": "OEp",
      "output_cell": "UFEG",
      "output_port": "qp"
    },
    "UFOL.qp -> SOLA.RSTn": {
      "input_cell": "SOLA",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> SUBU.RSTn": {
      "input_cell": "SUBU",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TAMA.RSTn": {
      "input_cell": "TAMA",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TEKA.RSTn": {
      "input_cell": "TEKA",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TERO.RSTn": {
      "input_cell": "TERO",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TERU.RSTn": {
      "input_cell": "TERU",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TOFE.RSTn": {
      "input_cell": "TOFE",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TUGO.RSTn": {
      "input_cell": "TUGO",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> TULU.RSTn": {
      "input_cell": "TULU",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UFOR.RSTn": {
      "input_cell": "UFOR",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UGOT.RSTn": {
      "input_cell": "UGOT",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UKET.RSTn": {
      "input_cell": "UKET",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UKUP.RSTn": {
      "input_cell": "UKUP",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UNER.RSTn": {
      "input_cell": "UNER",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UNYK.RSTn": {
      "input_cell": "UNYK",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOL.qp -> UPOF.RSTn": {
      "input_cell": "UPOF",
      "input_port": "RSTn",
      "output_cell": "UFOL",
      "output_port": "qp"
    },
    "UFOR.qn -> UFOR.Dp": {
      "input_cell": "UFOR",
      "input_port": "Dp",
      "output_cell": "UFOR",
      "output_port": "qn"
    },
    "UFOR.qn -> UNER.CLKp": {
      "input_cell": "UNER",
      "input_port": "CLKp",
      "output_cell": "UFOR",
      "output_port": "qn"
    },
    "UFOR.qp -> UBOT.a": {
      "input_cell": "UBOT",
      "input_port": "a",
      "output_cell": "UFOR",
      "output_port": "qp"
    },
    "UGAC.qp -> PIN_79.HI": {
      "input_cell": "PIN_79",
      "input_port": "HI",
      "output_cell": "UGAC",
      "output_port": "qp"
    },
    "UGOT.qn -> TULU.CLKp": {
      "input_cell": "TULU",
      "input_port": "CLKp",
      "output_cell": "UGOT",
      "output_port": "qn"
    },
    "UGOT.qn -> UGOT.Dp": {
      "input_cell": "UGOT",
      "input_port": "Dp",
      "output_cell": "UGOT",
      "output_port": "qn"
    },
    "UGOT.qp -> UMEK.a": {
      "input_cell": "UMEK",
      "input_port": "a",
      "output_cell": "UGOT",
      "output_port": "qp"
    },
    "UJYV.qp -> TEDO.a": {
      "input_cell": "TEDO",
      "input_port": "a",
      "output_cell": "UJYV",
      "output_port": "qp"
    },
    "UKAP.qp -> TECY.a1": {
      "input_cell": "TECY",
      "input_port": "a1",
      "output_cell": "UKAP",
      "output_port": "qp"
    },
    "UKET.qn -> UKET.Dp": {
      "input_cell": "UKET",
      "input_port": "Dp",
      "output_cell": "UKET",
      "output_port": "qn"
    },
    "UKET.qn -> UPOF.CLKp": {
      "input_cell": "UPOF",
      "input_port": "CLKp",
      "output_cell": "UKET",
      "output_port": "qn"
    },
    "UKUP.qn -> UFOR.CLKp": {
      "input_cell": "UFOR",
      "input_port": "CLKp",
      "output_cell": "UKUP",
      "output_port": "qn"
    },
    "UKUP.qn -> UKUP.Dp": {
      "input_cell": "UKUP",
      "input_port": "Dp",
      "output_cell": "UKUP",
      "output_port": "qn"
    },
    "ULAK.qp -> NUTY.Dp": {
      "input_cell": "NUTY",
      "input_port": "Dp",
      "output_cell": "ULAK",
      "output_port": "qp"
    },
    "ULAK.qp -> SIG_CPU_INT_JOYPAD.Dp": {
      "input_cell": "SIG_CPU_INT_JOYPAD",
      "input_port": "Dp",
      "output_cell": "ULAK",
      "output_port": "qp"
    },
    "UMEK.qp -> TAWU.Dn": {
      "input_cell": "TAWU",
      "input_port": "Dn",
      "output_cell": "UMEK",
      "output_port": "qp"
    },
    "UMEK.qp -> UMOB.a": {
      "input_cell": "UMOB",
      "input_port": "a",
      "output_cell": "UMEK",
      "output_port": "qp"
    },
    "UMER.qp -> UPUG.Dn": {
      "input_cell": "UPUG",
      "input_port": "Dn",
      "output_cell": "UMER",
      "output_port": "qp"
    },
    "UMOB.qp -> KAHE.b1": {
      "input_cell": "KAHE",
      "input_port": "b1",
      "output_cell": "UMOB",
      "output_port": "qp"
    },
    "UMUT.qp -> LOXO.c": {
      "input_cell": "LOXO",
      "input_port": "c",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UMUT.qp -> MOCA.b": {
      "input_cell": "MOCA",
      "input_port": "b",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UMUT.qp -> MULE.a": {
      "input_cell": "MULE",
      "input_port": "a",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UMUT.qp -> SIG_CPU_UMUT_DBG.Dp": {
      "input_cell": "SIG_CPU_UMUT_DBG",
      "input_port": "Dp",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UMUT.qp -> TABA.b": {
      "input_cell": "TABA",
      "input_port": "b",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UMUT.qp -> YAZA.a": {
      "input_cell": "YAZA",
      "input_port": "a",
      "output_cell": "UMUT",
      "output_port": "qp"
    },
    "UNER.qn -> TERO.CLKp": {
      "input_cell": "TERO",
      "input_port": "CLKp",
      "output_cell": "UNER",
      "output_port": "qn"
    },
    "UNER.qn -> UNER.Dp": {
      "input_cell": "UNER",
      "input_port": "Dp",
      "output_cell": "UNER",
      "output_port": "qn"
    },
    "UNOR.qp -> AJAV.b": {
      "input_cell": "AJAV",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> AWOD.a": {
      "input_cell": "AWOD",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> BAJO.b": {
      "input_cell": "BAJO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> BEVO.b": {
      "input_cell": "BEVO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> BOLA.b": {
      "input_cell": "BOLA",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> COLO.b": {
      "input_cell": "COLO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> COTU.b": {
      "input_cell": "COTU",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> CYKA.b": {
      "input_cell": "CYKA",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> KOTY.b": {
      "input_cell": "KOTY",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> LEVA.b": {
      "input_cell": "LEVA",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> LOSO.b": {
      "input_cell": "LOSO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> LYNY.b": {
      "input_cell": "LYNY",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> MEGO.b": {
      "input_cell": "MEGO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> MENY.b": {
      "input_cell": "MENY",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> PAHY.b": {
      "input_cell": "PAHY",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> RORE.b": {
      "input_cell": "RORE",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> RORU.mux": {
      "input_cell": "RORU",
      "input_port": "mux",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> RULO.b": {
      "input_cell": "RULO",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> RYCA.a": {
      "input_cell": "RYCA",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> SIG_CPU_UNOR_DBG.Dp": {
      "input_cell": "SIG_CPU_UNOR_DBG",
      "input_port": "Dp",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> SYCY.a": {
      "input_cell": "SYCY",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> TABA.a": {
      "input_cell": "TABA",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> TOVA.a": {
      "input_cell": "TOVA",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> TUTO.a": {
      "input_cell": "TUTO",
      "input_port": "a",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> URUN.b": {
      "input_cell": "URUN",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNOR.qp -> USUF.b": {
      "input_cell": "USUF",
      "input_port": "b",
      "output_cell": "UNOR",
      "output_port": "qp"
    },
    "UNUT.qp -> TABA.c": {
      "input_cell": "TABA",
      "input_port": "c",
      "output_cell": "UNUT",
      "output_port": "qp"
    },
    "UNYK.qn -> TAMA.CLKp": {
      "input_cell": "TAMA",
      "input_port": "CLKp",
      "output_cell": "UNYK",
      "output_port": "qn"
    },
    "UNYK.qn -> UNYK.Dp": {
      "input_cell": "UNYK",
      "input_port": "Dp",
      "output_cell": "UNYK",
      "output_port": "qn"
    },
    "UPOF.qn -> UPOF.Dp": {
      "input_cell": "UPOF",
      "input_port": "Dp",
      "output_cell": "UPOF",
      "output_port": "qn"
    },
    "UPOF.qp -> UNUT.b": {
      "input_cell": "UNUT",
      "input_port": "b",
      "output_cell": "UPOF",
      "output_port": "qp"
    },
    "UPOJ.qp -> ADYK.SETn": {
      "input_cell": "ADYK",
      "input_port": "SETn",
      "output_cell": "UPOJ",
      "output_port": "qp"
    },
    "UPOJ.qp -> AFER.RSTn": {
      "input_cell": "AFER",
      "input_port": "RSTn",
      "output_cell": "UPOJ",
      "output_port": "qp"
    },
    "UPOJ.qp -> AFUR.SETn": {
      "input_cell": "AFUR",
      "input_port": "SETn",
      "output_cell": "UPOJ",
      "output_port": "qp"
    },
    "UPOJ.qp -> ALEF.SETn": {
      "input_cell": "ALEF",
      "input_port": "SETn",
      "output_cell": "UPOJ",
      "output_port": "qp"
    },
    "UPOJ.qp -> APUK.SETn": {
      "input_cell": "APUK",
      "input_port": "SETn",
      "output_cell": "UPOJ",
      "output_port": "qp"
    },
    "UPUG.qp -> BUS_CPU_D04p.arg18": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg18",
      "output_cell": "UPUG",
      "output_port": "qp"
    },
    "UPYF.qp -> TUBO.SETp": {
      "input_cell": "TUBO",
      "input_port": "SETp",
      "output_cell": "UPYF",
      "output_port": "qp"
    },
    "UREK.qp -> TAKU.Dn": {
      "input_cell": "TAKU",
      "input_port": "Dn",
      "output_cell": "UREK",
      "output_port": "qp"
    },
    "UREK.qp -> TEKO.a0": {
      "input_cell": "TEKO",
      "input_port": "a0",
      "output_cell": "UREK",
      "output_port": "qp"
    },
    "UREK.qp -> USEC.a": {
      "input_cell": "USEC",
      "input_port": "a",
      "output_cell": "UREK",
      "output_port": "qp"
    },
    "URUN.qp -> PIN_79.LO": {
      "input_cell": "PIN_79",
      "input_port": "LO",
      "output_cell": "URUN",
      "output_port": "qp"
    },
    "URYS.qp -> COHY.a": {
      "input_cell": "COHY",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> DAJU.a": {
      "input_cell": "DAJU",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> DAKU.a": {
      "input_cell": "DAKU",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> DUMO.a": {
      "input_cell": "DUMO",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> DYBO.a": {
      "input_cell": "DYBO",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> DYLY.a": {
      "input_cell": "DYLY",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> EFAK.a": {
      "input_cell": "EFAK",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> EGUV.a": {
      "input_cell": "EGUV",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "URYS.qp -> EHUJ.a": {
      "input_cell": "EHUJ",
      "input_port": "a",
      "output_cell": "URYS",
      "output_port": "qp"
    },
    "USEC.qp -> KUPA.b1": {
      "input_cell": "KUPA",
      "input_port": "b1",
      "output_cell": "USEC",
      "output_port": "qp"
    },
    "USUF.qp -> PIN_78.LO": {
      "input_cell": "PIN_78",
      "input_port": "LO",
      "output_cell": "USUF",
      "output_port": "qp"
    },
    "UTOK.qp -> TEMU.Dn": {
      "input_cell": "TEMU",
      "input_port": "Dn",
      "output_cell": "UTOK",
      "output_port": "qp"
    },
    "UVAR.qp -> UMUT.b": {
      "input_cell": "UMUT",
      "input_port": "b",
      "output_cell": "UVAR",
      "output_port": "qp"
    },
    "UVAR.qp -> UPOJ.b": {
      "input_cell": "UPOJ",
      "input_port": "b",
      "output_cell": "UVAR",
      "output_port": "qp"
    },
    "UVER.qp -> PIN_78.HI": {
      "input_cell": "PIN_78",
      "input_port": "HI",
      "output_cell": "UVER",
      "output_port": "qp"
    },
    "UVYN.qp -> COTY.CLKp": {
      "input_cell": "COTY",
      "input_port": "CLKp",
      "output_cell": "UVYN",
      "output_port": "qp"
    },
    "UVYN.qp -> UKAP.a1": {
      "input_cell": "UKAP",
      "input_port": "a1",
      "output_cell": "UVYN",
      "output_port": "qp"
    },
    "UVYR.qp -> UKAP.a0": {
      "input_cell": "UKAP",
      "input_port": "a0",
      "output_cell": "UVYR",
      "output_port": "qp"
    },
    "UVYT.qp -> LUVY.CLKp": {
      "input_cell": "LUVY",
      "input_port": "CLKp",
      "output_cell": "UVYT",
      "output_port": "qp"
    },
    "UVYT.qp -> MATU.CLKp": {
      "input_cell": "MATU",
      "input_port": "CLKp",
      "output_cell": "UVYT",
      "output_port": "qp"
    },
    "UVYT.qp -> META.a": {
      "input_cell": "META",
      "input_port": "a",
      "output_cell": "UVYT",
      "output_port": "qp"
    },
    "UVYT.qp -> MOPA.a": {
      "input_cell": "MOPA",
      "input_port": "a",
      "output_cell": "UVYT",
      "output_port": "qp"
    },
    "UVYT.qp -> NAXY.a": {
      "input_cell": "NAXY",
      "input_port": "a",
      "output_cell": "UVYT",
      "output_port": "qp"
    },
    "UWAM.qp -> CARO.a": {
      "input_cell": "CARO",
      "input_port": "a",
      "output_cell": "UWAM",
      "output_port": "qp"
    },
    "UWAM.qp -> COTY.RSTn": {
      "input_cell": "COTY",
      "input_port": "RSTn",
      "output_cell": "UWAM",
      "output_port": "qp"
    },
    "UWAM.qp -> CULY.CLKp": {
      "input_cell": "CULY",
      "input_port": "CLKp",
      "output_cell": "UWAM",
      "output_port": "qp"
    },
    "UWAM.qp -> ETAF.CLKp": {
      "input_cell": "ETAF",
      "input_port": "CLKp",
      "output_cell": "UWAM",
      "output_port": "qp"
    },
    "VABY.qp -> WORA.SETn": {
      "input_cell": "WORA",
      "input_port": "SETn",
      "output_cell": "VABY",
      "output_port": "qp"
    },
    "VACE.qp -> BUS_VRAM_A07n.arg03": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg03",
      "output_cell": "VACE",
      "output_port": "qp"
    },
    "VAFA.qn -> TUCY.b": {
      "input_cell": "TUCY",
      "input_port": "b",
      "output_cell": "VAFA",
      "output_port": "qn"
    },
    "VAFA.qp -> VAZU.Dn": {
      "input_cell": "VAZU",
      "input_port": "Dn",
      "output_cell": "VAFA",
      "output_port": "qp"
    },
    "VAFE.qp -> BUS_CPU_D06p.arg09": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg09",
      "output_cell": "VAFE",
      "output_port": "qp"
    },
    "VAFO.qp -> TORY.c": {
      "input_cell": "TORY",
      "input_port": "c",
      "output_cell": "VAFO",
      "output_port": "qp"
    },
    "VAFO.qp -> WUFY.Dp": {
      "input_cell": "WUFY",
      "input_port": "Dp",
      "output_cell": "VAFO",
      "output_port": "qp"
    },
    "VAHA.qp -> BUS_CPU_D06p.arg04": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg04",
      "output_cell": "VAHA",
      "output_port": "qp"
    },
    "VAMA.qp -> TEGO.a": {
      "input_cell": "TEGO",
      "input_port": "a",
      "output_cell": "VAMA",
      "output_port": "qp"
    },
    "VANU.qp -> TORY.b": {
      "input_cell": "TORY",
      "input_port": "b",
      "output_cell": "VANU",
      "output_port": "qp"
    },
    "VANU.qp -> VUPY.Dp": {
      "input_cell": "VUPY",
      "input_port": "Dp",
      "output_cell": "VANU",
      "output_port": "qp"
    },
    "VAPE.qp -> XUJY.a": {
      "input_cell": "XUJY",
      "input_port": "a",
      "output_cell": "VAPE",
      "output_port": "qp"
    },
    "VAPY.qp -> BUS_VRAM_A04n.arg04": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg04",
      "output_cell": "VAPY",
      "output_port": "qp"
    },
    "VARE.qp -> VOTO.b": {
      "input_cell": "VOTO",
      "input_port": "b",
      "output_cell": "VARE",
      "output_port": "qp"
    },
    "VARE.qp -> WEBA.Dp": {
      "input_cell": "WEBA",
      "input_port": "Dp",
      "output_cell": "VARE",
      "output_port": "qp"
    },
    "VARO.qp -> LYCO.OEn": {
      "input_cell": "LYCO",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> VEGA.OEn": {
      "input_cell": "VEGA",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> VYNE.OEn": {
      "input_cell": "VYNE",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> WAMA.OEn": {
      "input_cell": "WAMA",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> WAVO.OEn": {
      "input_cell": "WAVO",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> WEZE.OEn": {
      "input_cell": "WEZE",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> WOJY.OEn": {
      "input_cell": "WOJY",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARO.qp -> WUVA.OEn": {
      "input_cell": "WUVA",
      "input_port": "OEn",
      "output_cell": "VARO",
      "output_port": "qp"
    },
    "VARY.qp -> SEPA.b": {
      "input_cell": "SEPA",
      "input_port": "b",
      "output_cell": "VARY",
      "output_port": "qp"
    },
    "VARY.qp -> TOBE.b": {
      "input_cell": "TOBE",
      "input_port": "b",
      "output_cell": "VARY",
      "output_port": "qp"
    },
    "VATA.qp -> WALY.b1": {
      "input_cell": "WALY",
      "input_port": "b1",
      "output_cell": "VATA",
      "output_port": "qp"
    },
    "VATA.qp -> WUFU.b1": {
      "input_cell": "WUFU",
      "input_port": "b1",
      "output_cell": "VATA",
      "output_port": "qp"
    },
    "VATE.qp -> TEBO.d": {
      "input_cell": "TEBO",
      "input_port": "d",
      "output_cell": "VATE",
      "output_port": "qp"
    },
    "VATE.qp -> TOZU.d": {
      "input_cell": "TOZU",
      "input_port": "d",
      "output_cell": "VATE",
      "output_port": "qp"
    },
    "VATE.qp -> VOKU.d": {
      "input_cell": "VOKU",
      "input_port": "d",
      "output_cell": "VATE",
      "output_port": "qp"
    },
    "VATO.qp -> BUS_CPU_D05p.arg05": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg05",
      "output_cell": "VATO",
      "output_port": "qp"
    },
    "VAVA.qp -> RUTA.b": {
      "input_cell": "RUTA",
      "input_port": "b",
      "output_cell": "VAVA",
      "output_port": "qp"
    },
    "VAVA.qp -> RYFU.b": {
      "input_cell": "RYFU",
      "input_port": "b",
      "output_cell": "VAVA",
      "output_port": "qp"
    },
    "VAVE.qp -> POFO.OEn": {
      "input_cell": "POFO",
      "input_port": "OEn",
      "output_cell": "VAVE",
      "output_port": "qp"
    },
    "VAVE.qp -> POTE.OEn": {
      "input_cell": "POTE",
      "input_port": "OEn",
      "output_cell": "VAVE",
      "output_port": "qp"
    },
    "VAVE.qp -> PUZO.OEn": {
      "input_cell": "PUZO",
      "input_port": "OEn",
      "output_cell": "VAVE",
      "output_port": "qp"
    },
    "VAVE.qp -> SASY.OEn": {
      "input_cell": "SASY",
      "input_port": "OEn",
      "output_cell": "VAVE",
      "output_port": "qp"
    },
    "VAZU.qp -> BUS_CPU_D05p.arg10": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg10",
      "output_cell": "VAZU",
      "output_port": "qp"
    },
    "VEFU.qp -> MELA.CLKp": {
      "input_cell": "MELA",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NAFU.CLKp": {
      "input_cell": "NAFU",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NAGA.CLKp": {
      "input_cell": "NAGA",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NENE.CLKp": {
      "input_cell": "NENE",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NESO.CLKp": {
      "input_cell": "NESO",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NUKA.CLKp": {
      "input_cell": "NUKA",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NULO.CLKp": {
      "input_cell": "NULO",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEFU.qp -> NYRO.CLKp": {
      "input_cell": "NYRO",
      "input_port": "CLKp",
      "output_cell": "VEFU",
      "output_port": "qp"
    },
    "VEGA.qp -> BUS_CPU_D00p.arg11": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg11",
      "output_cell": "VEGA",
      "output_port": "qp"
    },
    "VEHA.qp -> BUS_VRAM_A06n.arg03": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg03",
      "output_cell": "VEHA",
      "output_port": "qp"
    },
    "VEJY.qp -> BUS_VRAM_A06n.arg04": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg04",
      "output_cell": "VEJY",
      "output_port": "qp"
    },
    "VEKU.qp -> TAKA.RSTn": {
      "input_cell": "TAKA",
      "input_port": "RSTn",
      "output_cell": "VEKU",
      "output_port": "qp"
    },
    "VELY.qp -> TEPO.a": {
      "input_cell": "TEPO",
      "input_port": "a",
      "output_cell": "VELY",
      "output_port": "qp"
    },
    "VENA.qn -> TALU.a": {
      "input_cell": "TALU",
      "input_port": "a",
      "output_cell": "VENA",
      "output_port": "qn"
    },
    "VENA.qn -> VENA.Dp": {
      "input_cell": "VENA",
      "input_port": "Dp",
      "output_cell": "VENA",
      "output_port": "qn"
    },
    "VEPE.qp -> TECE.f": {
      "input_cell": "TECE",
      "input_port": "f",
      "output_cell": "VEPE",
      "output_port": "qp"
    },
    "VEPE.qp -> VOKU.f": {
      "input_cell": "VOKU",
      "input_port": "f",
      "output_cell": "VEPE",
      "output_port": "qp"
    },
    "VETU.qp -> WYKA.CLKp": {
      "input_cell": "WYKA",
      "input_port": "CLKp",
      "output_cell": "VETU",
      "output_port": "qp"
    },
    "VEVO.qn -> TERY.b": {
      "input_cell": "TERY",
      "input_port": "b",
      "output_cell": "VEVO",
      "output_port": "qn"
    },
    "VEVO.qp -> VAFE.Dn": {
      "input_cell": "VAFE",
      "input_port": "Dn",
      "output_cell": "VEVO",
      "output_port": "qp"
    },
    "VEVY.qp -> BUS_VRAM_A10n.arg03": {
      "input_cell": "BUS_VRAM_A10n",
      "input_port": "arg03",
      "output_cell": "VEVY",
      "output_port": "qp"
    },
    "VEXU.qp -> WYHO.SETn": {
      "input_cell": "WYHO",
      "input_port": "SETn",
      "output_cell": "VEXU",
      "output_port": "qp"
    },
    "VEZA.qp -> BUS_VRAM_A11n.arg03": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg03",
      "output_cell": "VEZA",
      "output_port": "qp"
    },
    "VEZO.qp -> WURU.Dp": {
      "input_cell": "WURU",
      "input_port": "Dp",
      "output_cell": "VEZO",
      "output_port": "qp"
    },
    "VOBY.qp -> WAXO.b": {
      "input_cell": "WAXO",
      "input_port": "b",
      "output_cell": "VOBY",
      "output_port": "qp"
    },
    "VOCA.qp -> VYRE.b": {
      "input_cell": "VYRE",
      "input_port": "b",
      "output_cell": "VOCA",
      "output_port": "qp"
    },
    "VOCA.qp -> WARU.b": {
      "input_cell": "WARU",
      "input_port": "b",
      "output_cell": "VOCA",
      "output_port": "qp"
    },
    "VODE.qp -> TAGO.a": {
      "input_cell": "TAGO",
      "input_port": "a",
      "output_cell": "VODE",
      "output_port": "qp"
    },
    "VOGA.qp -> WEGO.b": {
      "input_cell": "WEGO",
      "input_port": "b",
      "output_cell": "VOGA",
      "output_port": "qp"
    },
    "VOGU.qp -> BUS_VRAM_A12n.arg03": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg03",
      "output_cell": "VOGU",
      "output_port": "qp"
    },
    "VOJO.qp -> BUS_CPU_D01p.arg11": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg11",
      "output_cell": "VOJO",
      "output_port": "qp"
    },
    "VOKE.qp -> BUS_CPU_D04p.arg06": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg06",
      "output_cell": "VOKE",
      "output_port": "qp"
    },
    "VOKU.qp -> TEGY.a": {
      "input_cell": "TEGY",
      "input_port": "a",
      "output_cell": "VOKU",
      "output_port": "qp"
    },
    "VOLO.qp -> WALY.b2": {
      "input_cell": "WALY",
      "input_port": "b2",
      "output_cell": "VOLO",
      "output_port": "qp"
    },
    "VOLO.qp -> WUFU.b2": {
      "input_cell": "WUFU",
      "input_port": "b2",
      "output_cell": "VOLO",
      "output_port": "qp"
    },
    "VOMY.qp -> LOKA.OEn": {
      "input_cell": "LOKA",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> MEGA.OEn": {
      "input_cell": "MEGA",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> MERA.OEn": {
      "input_cell": "MERA",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> PELA.OEn": {
      "input_cell": "PELA",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> PODA.OEn": {
      "input_cell": "PODA",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> POLO.OEn": {
      "input_cell": "POLO",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> PUNU.OEn": {
      "input_cell": "PUNU",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VOMY.qp -> PYGU.OEn": {
      "input_cell": "PYGU",
      "input_port": "OEn",
      "output_cell": "VOMY",
      "output_port": "qp"
    },
    "VONU.qn -> XUQU.a": {
      "input_cell": "XUQU",
      "input_port": "a",
      "output_cell": "VONU",
      "output_port": "qn"
    },
    "VONU.qp -> RACA.a": {
      "input_cell": "RACA",
      "input_port": "a",
      "output_cell": "VONU",
      "output_port": "qp"
    },
    "VONU.qp -> SAKY.b": {
      "input_cell": "SAKY",
      "input_port": "b",
      "output_cell": "VONU",
      "output_port": "qp"
    },
    "VONU.qp -> SEBA.Dp": {
      "input_cell": "SEBA",
      "input_port": "Dp",
      "output_cell": "VONU",
      "output_port": "qp"
    },
    "VONU.qp -> TYNO.c": {
      "input_cell": "TYNO",
      "input_port": "c",
      "output_cell": "VONU",
      "output_port": "qp"
    },
    "VOSA.qp -> WYFU.Dp": {
      "input_cell": "WYFU",
      "input_port": "Dp",
      "output_cell": "VOSA",
      "output_port": "qp"
    },
    "VOTO.qp -> TYTA.a": {
      "input_cell": "TYTA",
      "input_port": "a",
      "output_cell": "VOTO",
      "output_port": "qp"
    },
    "VOTY.qp -> LALU.CLKp": {
      "input_cell": "LALU",
      "input_port": "CLKp",
      "output_cell": "VOTY",
      "output_port": "qp"
    },
    "VOVA.qp -> TUJY.a": {
      "input_cell": "TUJY",
      "input_port": "a",
      "output_cell": "VOVA",
      "output_port": "qp"
    },
    "VOVO.qp -> BUS_VRAM_A08n.arg03": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg03",
      "output_cell": "VOVO",
      "output_port": "qp"
    },
    "VOXU.qp -> MEBY.CLKp": {
      "input_cell": "MEBY",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> MUVO.CLKp": {
      "input_cell": "MUVO",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> MYCE.CLKp": {
      "input_cell": "MYCE",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> MYPA.CLKp": {
      "input_cell": "MYPA",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> MYPU.CLKp": {
      "input_cell": "MYPU",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> NOFE.CLKp": {
      "input_cell": "NOFE",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> NOKE.CLKp": {
      "input_cell": "NOKE",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VOXU.qp -> NUKU.CLKp": {
      "input_cell": "NUKU",
      "input_port": "CLKp",
      "output_cell": "VOXU",
      "output_port": "qp"
    },
    "VUCE.qn -> TYDE.b": {
      "input_cell": "TYDE",
      "input_port": "b",
      "output_cell": "VUCE",
      "output_port": "qn"
    },
    "VUCE.qp -> VOJO.Dn": {
      "input_cell": "VOJO",
      "input_port": "Dn",
      "output_cell": "VUCE",
      "output_port": "qp"
    },
    "VUGO.qp -> WALY.b3": {
      "input_cell": "WALY",
      "input_port": "b3",
      "output_cell": "VUGO",
      "output_port": "qp"
    },
    "VUGO.qp -> WUFU.b3": {
      "input_cell": "WUFU",
      "input_port": "b3",
      "output_cell": "VUGO",
      "output_port": "qp"
    },
    "VUJO.qn -> VUJO.Dp": {
      "input_cell": "VUJO",
      "input_port": "Dp",
      "output_cell": "VUJO",
      "output_port": "qn"
    },
    "VUJO.qn -> VYMU.CLKp": {
      "input_cell": "VYMU",
      "input_port": "CLKp",
      "output_cell": "VUJO",
      "output_port": "qn"
    },
    "VUJO.qp -> WAWE.Dn": {
      "input_cell": "WAWE",
      "input_port": "Dn",
      "output_cell": "VUJO",
      "output_port": "qp"
    },
    "VULO.qp -> BUS_VRAM_A09n.arg03": {
      "input_cell": "BUS_VRAM_A09n",
      "input_port": "arg03",
      "output_cell": "VULO",
      "output_port": "qp"
    },
    "VUME.qp -> WEBA.SETn": {
      "input_cell": "WEBA",
      "input_port": "SETn",
      "output_cell": "VUME",
      "output_port": "qp"
    },
    "VUMO.qp -> VAVA.Dp": {
      "input_cell": "VAVA",
      "input_port": "Dp",
      "output_cell": "VUMO",
      "output_port": "qp"
    },
    "VUMU.qp -> VOLO.a": {
      "input_cell": "VOLO",
      "input_port": "a",
      "output_cell": "VUMU",
      "output_port": "qp"
    },
    "VUMU.qp -> VUGO.a": {
      "input_cell": "VUGO",
      "input_port": "a",
      "output_cell": "VUMU",
      "output_port": "qp"
    },
    "VUMU.qp -> WYRU.a": {
      "input_cell": "WYRU",
      "input_port": "a",
      "output_cell": "VUMU",
      "output_port": "qp"
    },
    "VUMY.qp -> WUZA.b": {
      "input_cell": "WUZA",
      "input_port": "b",
      "output_cell": "VUMY",
      "output_port": "qp"
    },
    "VUMY.qp -> WYZE.b": {
      "input_cell": "WYZE",
      "input_port": "b",
      "output_cell": "VUMY",
      "output_port": "qp"
    },
    "VUNE.qp -> WUFY.SETn": {
      "input_cell": "WUFY",
      "input_port": "SETn",
      "output_cell": "VUNE",
      "output_port": "qp"
    },
    "VUPY.qp -> WOPE.b": {
      "input_cell": "WOPE",
      "input_port": "b",
      "output_cell": "VUPY",
      "output_port": "qp"
    },
    "VUPY.qp -> WOXA.b": {
      "input_cell": "WOXA",
      "input_port": "b",
      "output_cell": "VUPY",
      "output_port": "qp"
    },
    "VURY.qp -> BUS_VRAM_A12n.arg04": {
      "input_cell": "BUS_VRAM_A12n",
      "input_port": "arg04",
      "output_cell": "VURY",
      "output_port": "qp"
    },
    "VUSA.qp -> WUTY.a": {
      "input_cell": "WUTY",
      "input_port": "a",
      "output_cell": "VUSA",
      "output_port": "qp"
    },
    "VUSO.qp -> TEPY.a": {
      "input_cell": "TEPY",
      "input_port": "a",
      "output_cell": "VUSO",
      "output_port": "qp"
    },
    "VUTY.qp -> TEBO.e": {
      "input_cell": "TEBO",
      "input_port": "e",
      "output_cell": "VUTY",
      "output_port": "qp"
    },
    "VUTY.qp -> VOKU.e": {
      "input_cell": "VOKU",
      "input_port": "e",
      "output_cell": "VUTY",
      "output_port": "qp"
    },
    "VUZA.qp -> VURY.Dn": {
      "input_cell": "VURY",
      "input_port": "Dn",
      "output_cell": "VUZA",
      "output_port": "qp"
    },
    "VYBO.qp -> TYFA.c": {
      "input_cell": "TYFA",
      "input_port": "c",
      "output_cell": "VYBO",
      "output_port": "qp"
    },
    "VYCO.qp -> NALE.a": {
      "input_cell": "NALE",
      "input_port": "a",
      "output_cell": "VYCO",
      "output_port": "qp"
    },
    "VYCO.qp -> NUXO.a": {
      "input_cell": "NUXO",
      "input_port": "a",
      "output_cell": "VYCO",
      "output_port": "qp"
    },
    "VYCO.qp -> POBU.a": {
      "input_cell": "POBU",
      "input_port": "a",
      "output_cell": "VYCO",
      "output_port": "qp"
    },
    "VYCU.qp -> LOLE.OEn": {
      "input_cell": "LOLE",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> LOVA.OEn": {
      "input_cell": "LOVA",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MARA.OEn": {
      "input_cell": "MARA",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MELE.OEn": {
      "input_cell": "MELE",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MOKO.OEn": {
      "input_cell": "MOKO",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MUFE.OEn": {
      "input_cell": "MUFE",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MUKA.OEn": {
      "input_cell": "MUKA",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYCU.qp -> MULY.OEn": {
      "input_cell": "MULY",
      "input_port": "OEn",
      "output_cell": "VYCU",
      "output_port": "qp"
    },
    "VYGA.qp -> WAXU.b": {
      "input_cell": "WAXU",
      "input_port": "b",
      "output_cell": "VYGA",
      "output_port": "qp"
    },
    "VYGA.qp -> WEKO.b": {
      "input_cell": "WEKO",
      "input_port": "b",
      "output_cell": "VYGA",
      "output_port": "qp"
    },
    "VYMU.qn -> TUFU.CLKp": {
      "input_cell": "TUFU",
      "input_port": "CLKp",
      "output_cell": "VYMU",
      "output_port": "qn"
    },
    "VYMU.qn -> VYMU.Dp": {
      "input_cell": "VYMU",
      "input_port": "Dp",
      "output_cell": "VYMU",
      "output_port": "qn"
    },
    "VYMU.qp -> WOLU.Dn": {
      "input_cell": "WOLU",
      "input_port": "Dn",
      "output_cell": "VYMU",
      "output_port": "qp"
    },
    "VYNE.qp -> BUS_CPU_D04p.arg10": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg10",
      "output_cell": "VYNE",
      "output_port": "qp"
    },
    "VYNO.qn -> VUJO.CLKp": {
      "input_cell": "VUJO",
      "input_port": "CLKp",
      "output_cell": "VYNO",
      "output_port": "qn"
    },
    "VYNO.qn -> VYNO.Dp": {
      "input_cell": "VYNO",
      "input_port": "Dp",
      "output_cell": "VYNO",
      "output_port": "qn"
    },
    "VYNO.qp -> WUDO.Dn": {
      "input_cell": "WUDO",
      "input_port": "Dn",
      "output_cell": "VYNO",
      "output_port": "qp"
    },
    "VYPU.qp -> LOPE.CLKp": {
      "input_cell": "LOPE",
      "input_port": "CLKp",
      "output_cell": "VYPU",
      "output_port": "qp"
    },
    "VYRE.qp -> WYCE.a": {
      "input_cell": "WYCE",
      "input_port": "a",
      "output_cell": "VYRE",
      "output_port": "qp"
    },
    "VYRO.qp -> WALY.b0": {
      "input_cell": "WALY",
      "input_port": "b0",
      "output_cell": "VYRO",
      "output_port": "qp"
    },
    "VYRO.qp -> WUFU.b0": {
      "input_cell": "WUFU",
      "input_port": "b0",
      "output_cell": "VYRO",
      "output_port": "qp"
    },
    "VYSA.qp -> TYCO.a": {
      "input_cell": "TYCO",
      "input_port": "a",
      "output_cell": "VYSA",
      "output_port": "qp"
    },
    "VYTO.qp -> BUS_VRAM_A05n.arg03": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg03",
      "output_cell": "VYTO",
      "output_port": "qp"
    },
    "VYWA.qp -> WENY.a": {
      "input_cell": "WENY",
      "input_port": "a",
      "output_cell": "VYWA",
      "output_port": "qp"
    },
    "VYXE.qn -> RAJY.b": {
      "input_cell": "RAJY",
      "input_port": "b",
      "output_cell": "VYXE",
      "output_port": "qn"
    },
    "VYXE.qn -> TADE.b": {
      "input_cell": "TADE",
      "input_port": "b",
      "output_cell": "VYXE",
      "output_port": "qn"
    },
    "VYXE.qp -> WYPO.Dn": {
      "input_cell": "WYPO",
      "input_port": "Dn",
      "output_cell": "VYXE",
      "output_port": "qp"
    },
    "VYZO.qn -> TELU.CLKp": {
      "input_cell": "TELU",
      "input_port": "CLKp",
      "output_cell": "VYZO",
      "output_port": "qn"
    },
    "VYZO.qn -> VYZO.Dp": {
      "input_cell": "VYZO",
      "input_port": "Dp",
      "output_cell": "VYZO",
      "output_port": "qn"
    },
    "VYZO.qp -> TECE.e": {
      "input_cell": "TECE",
      "input_port": "e",
      "output_cell": "VYZO",
      "output_port": "qp"
    },
    "VYZO.qp -> TOZU.e": {
      "input_cell": "TOZU",
      "input_port": "e",
      "output_cell": "VYZO",
      "output_port": "qp"
    },
    "VYZO.qp -> VUTY.a": {
      "input_cell": "VUTY",
      "input_port": "a",
      "output_cell": "VYZO",
      "output_port": "qp"
    },
    "WABA.qp -> BUS_SPR_I4.arg07": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg07",
      "output_cell": "WABA",
      "output_port": "qp"
    },
    "WABE.qp -> XAKU.CLKn": {
      "input_cell": "XAKU",
      "input_port": "CLKn",
      "output_cell": "WABE",
      "output_port": "qp"
    },
    "WABE.qp -> XYGO.CLKn": {
      "input_cell": "XYGO",
      "input_port": "CLKn",
      "output_cell": "WABE",
      "output_port": "qp"
    },
    "WABE.qp -> XYNA.CLKn": {
      "input_cell": "XYNA",
      "input_port": "CLKn",
      "output_cell": "WABE",
      "output_port": "qp"
    },
    "WABE.qp -> YGUM.CLKn": {
      "input_cell": "YGUM",
      "input_port": "CLKn",
      "output_cell": "WABE",
      "output_port": "qp"
    },
    "WABO.qp -> BUS_SPR_I3.arg06": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg06",
      "output_cell": "WABO",
      "output_port": "qp"
    },
    "WABU.qp -> BUS_SPR_L2.arg07": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg07",
      "output_cell": "WABU",
      "output_port": "qp"
    },
    "WACU.qp -> BUS_OAM_A01n.arg03": {
      "input_cell": "BUS_OAM_A01n",
      "input_port": "arg03",
      "output_cell": "WACU",
      "output_port": "qp"
    },
    "WACY.qp -> XAHO.a": {
      "input_cell": "XAHO",
      "input_port": "a",
      "output_cell": "WACY",
      "output_port": "qp"
    },
    "WADO.qp -> VAMA.b": {
      "input_cell": "VAMA",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WADO.qp -> WAGE.b": {
      "input_cell": "WAGE",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WADO.qp -> WAVU.b": {
      "input_cell": "WAVU",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WADO.qp -> WETY.b": {
      "input_cell": "WETY",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WADO.qp -> WOFA.b": {
      "input_cell": "WOFA",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WADO.qp -> WYBO.b": {
      "input_cell": "WYBO",
      "input_port": "b",
      "output_cell": "WADO",
      "output_port": "qp"
    },
    "WAFO.qp -> GUKO.c": {
      "input_cell": "GUKO",
      "input_port": "c",
      "output_cell": "WAFO",
      "output_port": "qp"
    },
    "WAFO.qp -> YNYC.b": {
      "input_cell": "YNYC",
      "input_port": "b",
      "output_cell": "WAFO",
      "output_port": "qp"
    },
    "WAFU.qp -> VARO.a": {
      "input_cell": "VARO",
      "input_port": "a",
      "output_cell": "WAFU",
      "output_port": "qp"
    },
    "WAFY.qp -> FEVE.b": {
      "input_cell": "FEVE",
      "input_port": "b",
      "output_cell": "WAFY",
      "output_port": "qp"
    },
    "WAGA.qp -> BUS_SPR_I2.arg05": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg05",
      "output_cell": "WAGA",
      "output_port": "qp"
    },
    "WAGE.qp -> VUMY.a": {
      "input_cell": "VUMY",
      "input_port": "a",
      "output_cell": "WAGE",
      "output_port": "qp"
    },
    "WAGO.qp -> GEJY.b1": {
      "input_cell": "GEJY",
      "input_port": "b1",
      "output_cell": "WAGO",
      "output_port": "qp"
    },
    "WAJA.qp -> BUS_SPR_I5.arg04": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg04",
      "output_cell": "WAJA",
      "output_port": "qp"
    },
    "WAKO.qp -> BUS_SPR_I0.arg07": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg07",
      "output_cell": "WAKO",
      "output_port": "qp"
    },
    "WALO.qp -> WATE.d": {
      "input_cell": "WATE",
      "input_port": "d",
      "output_cell": "WALO",
      "output_port": "qp"
    },
    "WALO.qp -> WETY.d": {
      "input_cell": "WETY",
      "input_port": "d",
      "output_cell": "WALO",
      "output_port": "qp"
    },
    "WALO.qp -> WYBO.d": {
      "input_cell": "WYBO",
      "input_port": "d",
      "output_cell": "WALO",
      "output_port": "qp"
    },
    "WALO.qp -> WYLE.d": {
      "input_cell": "WYLE",
      "input_port": "d",
      "output_cell": "WALO",
      "output_port": "qp"
    },
    "WALU.qp -> MEBY.SETn": {
      "input_cell": "MEBY",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> MELA.SETn": {
      "input_cell": "MELA",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> MUVO.SETn": {
      "input_cell": "MUVO",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> MYCE.SETn": {
      "input_cell": "MYCE",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> MYPA.SETn": {
      "input_cell": "MYPA",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> MYPU.SETn": {
      "input_cell": "MYPU",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NAFU.SETn": {
      "input_cell": "NAFU",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NAGA.SETn": {
      "input_cell": "NAGA",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NENE.SETn": {
      "input_cell": "NENE",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NESO.SETn": {
      "input_cell": "NESO",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NOFE.SETn": {
      "input_cell": "NOFE",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NOKE.SETn": {
      "input_cell": "NOKE",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NUKA.SETn": {
      "input_cell": "NUKA",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NUKU.SETn": {
      "input_cell": "NUKU",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NULO.SETn": {
      "input_cell": "NULO",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALU.qp -> NYRO.SETn": {
      "input_cell": "NYRO",
      "input_port": "SETn",
      "output_cell": "WALU",
      "output_port": "qp"
    },
    "WALY.qp -> PERO.b": {
      "input_cell": "PERO",
      "input_port": "b",
      "output_cell": "WALY",
      "output_port": "qp"
    },
    "WAMA.qp -> BUS_CPU_D05p.arg09": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg09",
      "output_cell": "WAMA",
      "output_port": "qp"
    },
    "WAMY.qp -> XYVE.b": {
      "input_cell": "XYVE",
      "input_port": "b",
      "output_cell": "WAMY",
      "output_port": "qp"
    },
    "WANA.qp -> BUS_SPR_L3.arg07": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg07",
      "output_cell": "WANA",
      "output_port": "qp"
    },
    "WANE.qp -> RAHA.CLKp": {
      "input_cell": "RAHA",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> SALO.CLKp": {
      "input_cell": "SALO",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> SEDY.CLKp": {
      "input_cell": "SEDY",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> SOTA.CLKp": {
      "input_cell": "SOTA",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> SYRY.CLKp": {
      "input_cell": "SYRY",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> VAFA.CLKp": {
      "input_cell": "VAFA",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> VEVO.CLKp": {
      "input_cell": "VEVO",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANE.qp -> VUCE.CLKp": {
      "input_cell": "VUCE",
      "input_port": "CLKp",
      "output_cell": "WANE",
      "output_port": "qp"
    },
    "WANU.qp -> WERU.Dn": {
      "input_cell": "WERU",
      "input_port": "Dn",
      "output_cell": "WANU",
      "output_port": "qp"
    },
    "WAPE.qp -> BUS_OAM_A03n.arg03": {
      "input_cell": "BUS_OAM_A03n",
      "input_port": "arg03",
      "output_cell": "WAPE",
      "output_port": "qp"
    },
    "WAPO.qp -> GUKY.b": {
      "input_cell": "GUKY",
      "input_port": "b",
      "output_cell": "WAPO",
      "output_port": "qp"
    },
    "WARE.qp -> BUS_CPU_D00p.arg09": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg09",
      "output_cell": "WARE",
      "output_port": "qp"
    },
    "WARU.qp -> XUBO.a": {
      "input_cell": "XUBO",
      "input_port": "a",
      "output_cell": "WARU",
      "output_port": "qp"
    },
    "WASA.qp -> BUS_OAM_DA00n.arg00": {
      "input_cell": "BUS_OAM_DA00n",
      "input_port": "arg00",
      "output_cell": "WASA",
      "output_port": "qp"
    },
    "WASE.qp -> WYLA.a": {
      "input_cell": "WYLA",
      "input_port": "a",
      "output_cell": "WASE",
      "output_port": "qp"
    },
    "WATA.qp -> VYNE.Dn": {
      "input_cell": "VYNE",
      "input_port": "Dn",
      "output_cell": "WATA",
      "output_port": "qp"
    },
    "WATE.qp -> XEDA.a": {
      "input_cell": "XEDA",
      "input_port": "a",
      "output_cell": "WATE",
      "output_port": "qp"
    },
    "WATO.qp -> BUS_SPR_I0.arg06": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg06",
      "output_cell": "WATO",
      "output_port": "qp"
    },
    "WAVO.qp -> BUS_CPU_D06p.arg08": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg08",
      "output_cell": "WAVO",
      "output_port": "qp"
    },
    "WAVU.qp -> XAVY.a": {
      "input_cell": "XAVY",
      "input_port": "a",
      "output_cell": "WAVU",
      "output_port": "qp"
    },
    "WAWE.qp -> BUS_VRAM_A02n.arg05": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg05",
      "output_cell": "WAWE",
      "output_port": "qp"
    },
    "WAXA.qp -> BUS_OAM_A06n.arg03": {
      "input_cell": "BUS_OAM_A06n",
      "input_port": "arg03",
      "output_cell": "WAXA",
      "output_port": "qp"
    },
    "WAXE.qp -> BUS_SPR_L0.arg07": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg07",
      "output_cell": "WAXE",
      "output_port": "qp"
    },
    "WAXO.qp -> VARE.RSTn": {
      "input_cell": "VARE",
      "input_port": "RSTn",
      "output_cell": "WAXO",
      "output_port": "qp"
    },
    "WAXU.qp -> VOMY.a": {
      "input_cell": "VOMY",
      "input_port": "a",
      "output_cell": "WAXU",
      "output_port": "qp"
    },
    "WAZY.qp -> VYNO.CLKp": {
      "input_cell": "VYNO",
      "input_port": "CLKp",
      "output_cell": "WAZY",
      "output_port": "qp"
    },
    "WEBA.qp -> VANU.Dp": {
      "input_cell": "VANU",
      "input_port": "Dp",
      "output_cell": "WEBA",
      "output_port": "qp"
    },
    "WEBA.qp -> VYSA.b": {
      "input_cell": "VYSA",
      "input_port": "b",
      "output_cell": "WEBA",
      "output_port": "qp"
    },
    "WEBO.qp -> WUTO.a": {
      "input_cell": "WUTO",
      "input_port": "a",
      "output_cell": "WEBO",
      "output_port": "qp"
    },
    "WEBU.qp -> XARO.a": {
      "input_cell": "XARO",
      "input_port": "a",
      "output_cell": "WEBU",
      "output_port": "qp"
    },
    "WECO.qn -> XEVA.a": {
      "input_cell": "XEVA",
      "input_port": "a",
      "output_cell": "WECO",
      "output_port": "qn"
    },
    "WEDE.qp -> WURU.RSTn": {
      "input_cell": "WURU",
      "input_port": "RSTn",
      "output_cell": "WEDE",
      "output_port": "qp"
    },
    "WEDU.qn -> XEJU.a": {
      "input_cell": "XEJU",
      "input_port": "a",
      "output_cell": "WEDU",
      "output_port": "qn"
    },
    "WEDY.qp -> XETE.RSTn": {
      "input_cell": "XETE",
      "input_port": "RSTn",
      "output_cell": "WEDY",
      "output_port": "qp"
    },
    "WEFU.qp -> GEZE.a": {
      "input_cell": "GEZE",
      "input_port": "a",
      "output_cell": "WEFU",
      "output_port": "qp"
    },
    "WEFY.qp -> XUJA.a": {
      "input_cell": "XUJA",
      "input_port": "a",
      "output_cell": "WEFY",
      "output_port": "qp"
    },
    "WEGO.qp -> WUSA.RSTp": {
      "input_cell": "WUSA",
      "input_port": "RSTp",
      "output_cell": "WEGO",
      "output_port": "qp"
    },
    "WEGO.qp -> XYMU.SETp": {
      "input_cell": "XYMU",
      "input_port": "SETp",
      "output_cell": "WEGO",
      "output_port": "qp"
    },
    "WEHE.qp -> BUS_SPR_L0.arg00": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg00",
      "output_cell": "WEHE",
      "output_port": "qp"
    },
    "WEJA.qp -> WYLA.b": {
      "input_cell": "WYLA",
      "input_port": "b",
      "output_cell": "WEJA",
      "output_port": "qp"
    },
    "WEJA.qp -> XOJA.b": {
      "input_cell": "XOJA",
      "input_port": "b",
      "output_cell": "WEJA",
      "output_port": "qp"
    },
    "WEJO.qp -> BUS_OAM_DB00n.arg00": {
      "input_cell": "BUS_OAM_DB00n",
      "input_port": "arg00",
      "output_cell": "WEJO",
      "output_port": "qp"
    },
    "WEKA.qp -> WUSE.a": {
      "input_cell": "WUSE",
      "input_port": "a",
      "output_cell": "WEKA",
      "output_port": "qp"
    },
    "WEKA.qp -> ZAPE.a": {
      "input_cell": "ZAPE",
      "input_port": "a",
      "output_cell": "WEKA",
      "output_port": "qp"
    },
    "WEKA.qp -> ZURU.a": {
      "input_cell": "ZURU",
      "input_port": "a",
      "output_cell": "WEKA",
      "output_port": "qp"
    },
    "WEKO.qp -> VEFU.a": {
      "input_cell": "VEFU",
      "input_port": "a",
      "output_cell": "WEKO",
      "output_port": "qp"
    },
    "WEKU.qp -> PUFY.OEn": {
      "input_cell": "PUFY",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> RACE.OEn": {
      "input_cell": "RACE",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> RAZU.OEn": {
      "input_cell": "RAZU",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> REDY.OEn": {
      "input_cell": "REDY",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> RETU.OEn": {
      "input_cell": "RETU",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> VAFE.OEn": {
      "input_cell": "VAFE",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> VAZU.OEn": {
      "input_cell": "VAZU",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WEKU.qp -> VOJO.OEn": {
      "input_cell": "VOJO",
      "input_port": "OEn",
      "output_cell": "WEKU",
      "output_port": "qp"
    },
    "WELE.qp -> VATA.b": {
      "input_cell": "VATA",
      "input_port": "b",
      "output_cell": "WELE",
      "output_port": "qp"
    },
    "WELE.qp -> VUGO.b": {
      "input_cell": "VUGO",
      "input_port": "b",
      "output_cell": "WELE",
      "output_port": "qp"
    },
    "WELE.qp -> WOLO.a": {
      "input_cell": "WOLO",
      "input_port": "a",
      "output_cell": "WELE",
      "output_port": "qp"
    },
    "WELO.qn -> WOJU.a": {
      "input_cell": "WOJU",
      "input_port": "a",
      "output_cell": "WELO",
      "output_port": "qn"
    },
    "WEME.qp -> XERE.CLKp": {
      "input_cell": "XERE",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> XEXA.CLKp": {
      "input_cell": "XEXA",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> XUVY.CLKp": {
      "input_cell": "XUVY",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> XUZO.CLKp": {
      "input_cell": "XUZO",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> YNEP.CLKp": {
      "input_cell": "YNEP",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> YPOD.CLKp": {
      "input_cell": "YPOD",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> YROP.CLKp": {
      "input_cell": "YROP",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WEME.qp -> YZOF.CLKp": {
      "input_cell": "YZOF",
      "input_port": "CLKp",
      "output_cell": "WEME",
      "output_port": "qp"
    },
    "WENU.qp -> BUS_SPR_L3.arg10": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg10",
      "output_cell": "WENU",
      "output_port": "qp"
    },
    "WENY.qp -> XADO.a": {
      "input_cell": "XADO",
      "input_port": "a",
      "output_cell": "WENY",
      "output_port": "qp"
    },
    "WEPO.qp -> VAMA.e": {
      "input_cell": "VAMA",
      "input_port": "e",
      "output_cell": "WEPO",
      "output_port": "qp"
    },
    "WEPO.qp -> WAGE.e": {
      "input_cell": "WAGE",
      "input_port": "e",
      "output_cell": "WEPO",
      "output_port": "qp"
    },
    "WEPO.qp -> WETA.e": {
      "input_cell": "WETA",
      "input_port": "e",
      "output_cell": "WEPO",
      "output_port": "qp"
    },
    "WEPO.qp -> WYVO.e": {
      "input_cell": "WYVO",
      "input_port": "e",
      "output_cell": "WEPO",
      "output_port": "qp"
    },
    "WEPY.qp -> BUS_SPR_I1.arg04": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg04",
      "output_cell": "WEPY",
      "output_port": "qp"
    },
    "WERA.qp -> VELY.b": {
      "input_cell": "VELY",
      "input_port": "b",
      "output_cell": "WERA",
      "output_port": "qp"
    },
    "WERA.qp -> VUSO.b": {
      "input_cell": "VUSO",
      "input_port": "b",
      "output_cell": "WERA",
      "output_port": "qp"
    },
    "WERE.qp -> BUS_SPR_L1.arg02": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg02",
      "output_cell": "WERE",
      "output_port": "qp"
    },
    "WERO.qp -> VAMA.a": {
      "input_cell": "VAMA",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WAGE.a": {
      "input_cell": "WAGE",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WATE.a": {
      "input_cell": "WATE",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WAVU.a": {
      "input_cell": "WAVU",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WEBU.a": {
      "input_cell": "WEBU",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WETA.a": {
      "input_cell": "WETA",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WETY.a": {
      "input_cell": "WETY",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WOFA.a": {
      "input_cell": "WOFA",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WORU.a": {
      "input_cell": "WORU",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WYBO.a": {
      "input_cell": "WYBO",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WYLE.a": {
      "input_cell": "WYLE",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERO.qp -> WYVO.a": {
      "input_cell": "WYVO",
      "input_port": "a",
      "output_cell": "WERO",
      "output_port": "qp"
    },
    "WERU.qp -> BUS_SPR_I2.arg04": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg04",
      "output_cell": "WERU",
      "output_port": "qp"
    },
    "WERY.qp -> XATO.b": {
      "input_cell": "XATO",
      "input_port": "b",
      "output_cell": "WERY",
      "output_port": "qp"
    },
    "WESA.qp -> WAGE.c": {
      "input_cell": "WAGE",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESA.qp -> WATE.c": {
      "input_cell": "WATE",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESA.qp -> WAVU.c": {
      "input_cell": "WAVU",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESA.qp -> WEBU.c": {
      "input_cell": "WEBU",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESA.qp -> WYBO.c": {
      "input_cell": "WYBO",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESA.qp -> WYVO.c": {
      "input_cell": "WYVO",
      "input_port": "c",
      "output_cell": "WESA",
      "output_port": "qp"
    },
    "WESY.qp -> PAGO.a": {
      "input_cell": "PAGO",
      "input_port": "a",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> RAHA.SETn": {
      "input_cell": "RAHA",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> REFE.SETn": {
      "input_cell": "REFE",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> ROPO.RSTn": {
      "input_cell": "ROPO",
      "input_port": "RSTn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> ROXE.SETn": {
      "input_cell": "ROXE",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> RUFO.SETn": {
      "input_cell": "RUFO",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> RUGU.SETn": {
      "input_cell": "RUGU",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> SALO.SETn": {
      "input_cell": "SALO",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> SEDY.SETn": {
      "input_cell": "SEDY",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> SOTA.SETn": {
      "input_cell": "SOTA",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> SYRY.SETn": {
      "input_cell": "SYRY",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> VAFA.SETn": {
      "input_cell": "VAFA",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> VEVO.SETn": {
      "input_cell": "VEVO",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WESY.qp -> VUCE.SETn": {
      "input_cell": "VUCE",
      "input_port": "SETn",
      "output_cell": "WESY",
      "output_port": "qp"
    },
    "WETA.qp -> XAYO.a": {
      "input_cell": "XAYO",
      "input_port": "a",
      "output_cell": "WETA",
      "output_port": "qp"
    },
    "WETY.qp -> XAYU.a": {
      "input_cell": "XAYU",
      "input_port": "a",
      "output_cell": "WETY",
      "output_port": "qp"
    },
    "WEVO.qp -> WYFU.RSTn": {
      "input_cell": "WYFU",
      "input_port": "RSTn",
      "output_cell": "WEVO",
      "output_port": "qp"
    },
    "WEWU.qp -> DEVE.OEn": {
      "input_cell": "DEVE",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> FYRA.OEn": {
      "input_cell": "FYRA",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> XACA.OEn": {
      "input_cell": "XACA",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> XAGU.OEn": {
      "input_cell": "XAGU",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> XEPU.OEn": {
      "input_cell": "XEPU",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> XUNA.OEn": {
      "input_cell": "XUNA",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> XYGU.OEn": {
      "input_cell": "XYGU",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWU.qp -> ZEHA.OEn": {
      "input_cell": "ZEHA",
      "input_port": "OEn",
      "output_cell": "WEWU",
      "output_port": "qp"
    },
    "WEWY.qn -> GOSO.CLKp": {
      "input_cell": "GOSO",
      "input_port": "CLKp",
      "output_cell": "WEWY",
      "output_port": "qn"
    },
    "WEWY.qn -> WEWY.Dp": {
      "input_cell": "WEWY",
      "input_port": "Dp",
      "output_cell": "WEWY",
      "output_port": "qn"
    },
    "WEWY.qp -> FETO.b": {
      "input_cell": "FETO",
      "input_port": "b",
      "output_cell": "WEWY",
      "output_port": "qp"
    },
    "WEWY.qp -> GEMA.Dn": {
      "input_cell": "GEMA",
      "input_port": "Dn",
      "output_cell": "WEWY",
      "output_port": "qp"
    },
    "WEXU.qn -> VUZA.b": {
      "input_cell": "VUZA",
      "input_port": "b",
      "output_cell": "WEXU",
      "output_port": "qn"
    },
    "WEXU.qp -> VOKE.Dn": {
      "input_cell": "VOKE",
      "input_port": "Dn",
      "output_cell": "WEXU",
      "output_port": "qp"
    },
    "WEXY.qp -> TOWA.b": {
      "input_cell": "TOWA",
      "input_port": "b",
      "output_cell": "WEXY",
      "output_port": "qp"
    },
    "WEZA.qp -> BUS_SPR_I5.arg10": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg10",
      "output_cell": "WEZA",
      "output_port": "qp"
    },
    "WEZE.qp -> BUS_CPU_D07p.arg07": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg07",
      "output_cell": "WEZE",
      "output_port": "qp"
    },
    "WOBO.qn -> WOBO.Dp": {
      "input_cell": "WOBO",
      "input_port": "Dp",
      "output_cell": "WOBO",
      "output_port": "qn"
    },
    "WOBO.qn -> WYKO.CLKp": {
      "input_cell": "WYKO",
      "input_port": "CLKp",
      "output_cell": "WOBO",
      "output_port": "qn"
    },
    "WOBO.qp -> XAHE.Dn": {
      "input_cell": "XAHE",
      "input_port": "Dn",
      "output_cell": "WOBO",
      "output_port": "qp"
    },
    "WOCY.qp -> BUS_SPR_I5.arg06": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg06",
      "output_cell": "WOCY",
      "output_port": "qp"
    },
    "WODA.qp -> VUMO.Dp": {
      "input_cell": "VUMO",
      "input_port": "Dp",
      "output_cell": "WODA",
      "output_port": "qp"
    },
    "WODU.qp -> TARU.a": {
      "input_cell": "TARU",
      "input_port": "a",
      "output_cell": "WODU",
      "output_port": "qp"
    },
    "WODU.qp -> VOGA.Dp": {
      "input_cell": "VOGA",
      "input_port": "Dp",
      "output_cell": "WODU",
      "output_port": "qp"
    },
    "WODU.qp -> VYBO.b": {
      "input_cell": "VYBO",
      "input_port": "b",
      "output_cell": "WODU",
      "output_port": "qp"
    },
    "WODY.qn -> WOBO.CLKp": {
      "input_cell": "WOBO",
      "input_port": "CLKp",
      "output_cell": "WODY",
      "output_port": "qn"
    },
    "WODY.qn -> WODY.Dp": {
      "input_cell": "WODY",
      "input_port": "Dp",
      "output_cell": "WODY",
      "output_port": "qn"
    },
    "WODY.qp -> XAMO.Dn": {
      "input_cell": "XAMO",
      "input_port": "Dn",
      "output_cell": "WODY",
      "output_port": "qp"
    },
    "WOFA.qp -> VARY.a": {
      "input_cell": "VARY",
      "input_port": "a",
      "output_cell": "WOFA",
      "output_port": "qp"
    },
    "WOFO.qp -> WEDU.CLKp": {
      "input_cell": "WEDU",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> WYDE.CLKp": {
      "input_cell": "WYDE",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> XEPA.CLKp": {
      "input_cell": "XEPA",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> XURY.CLKp": {
      "input_cell": "XURY",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> YBED.CLKp": {
      "input_cell": "YBED",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> YGAJ.CLKp": {
      "input_cell": "YGAJ",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> ZALA.CLKp": {
      "input_cell": "ZALA",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOFO.qp -> ZYJO.CLKp": {
      "input_cell": "ZYJO",
      "input_port": "CLKp",
      "output_cell": "WOFO",
      "output_port": "qp"
    },
    "WOHU.qp -> WUNU.a": {
      "input_cell": "WUNU",
      "input_port": "a",
      "output_cell": "WOHU",
      "output_port": "qp"
    },
    "WOJO.qp -> XYSO.a": {
      "input_cell": "XYSO",
      "input_port": "a",
      "output_cell": "WOJO",
      "output_port": "qp"
    },
    "WOJU.qp -> XEBA.a": {
      "input_cell": "XEBA",
      "input_port": "a",
      "output_cell": "WOJU",
      "output_port": "qp"
    },
    "WOJY.qp -> BUS_CPU_D03p.arg10": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg10",
      "output_cell": "WOJY",
      "output_port": "qp"
    },
    "WOKA.qp -> VEZO.RSTn": {
      "input_cell": "VEZO",
      "input_port": "RSTn",
      "output_cell": "WOKA",
      "output_port": "qp"
    },
    "WOKO.qp -> BUS_SPR_I3.arg00": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg00",
      "output_cell": "WOKO",
      "output_port": "qp"
    },
    "WOKY.qn -> VEVY.Dn": {
      "input_cell": "VEVY",
      "input_port": "Dn",
      "output_cell": "WOKY",
      "output_port": "qn"
    },
    "WOKY.qp -> VAHA.Dn": {
      "input_cell": "VAHA",
      "input_port": "Dn",
      "output_cell": "WOKY",
      "output_port": "qp"
    },
    "WOLO.qp -> VOLO.b": {
      "input_cell": "VOLO",
      "input_port": "b",
      "output_cell": "WOLO",
      "output_port": "qp"
    },
    "WOLO.qp -> VYRO.b": {
      "input_cell": "VYRO",
      "input_port": "b",
      "output_cell": "WOLO",
      "output_port": "qp"
    },
    "WOLU.qp -> BUS_VRAM_A03n.arg05": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg05",
      "output_cell": "WOLU",
      "output_port": "qp"
    },
    "WOMU.qp -> XUJO.b": {
      "input_cell": "XUJO",
      "input_port": "b",
      "output_cell": "WOMU",
      "output_port": "qp"
    },
    "WOMY.qp -> WACY.b": {
      "input_cell": "WACY",
      "input_port": "b",
      "output_cell": "WOMY",
      "output_port": "qp"
    },
    "WONE.qn -> XUVO.Dp": {
      "input_cell": "XUVO",
      "input_port": "Dp",
      "output_cell": "WONE",
      "output_port": "qn"
    },
    "WONE.qp -> XYJU.Dn": {
      "input_cell": "XYJU",
      "input_port": "Dn",
      "output_cell": "WONE",
      "output_port": "qp"
    },
    "WONY.qp -> BUS_CPU_D03p.arg09": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg09",
      "output_cell": "WONY",
      "output_port": "qp"
    },
    "WOPE.qp -> XOVU.a": {
      "input_cell": "XOVU",
      "input_port": "a",
      "output_cell": "WOPE",
      "output_port": "qp"
    },
    "WORA.qp -> VAFO.Dp": {
      "input_cell": "VAFO",
      "input_port": "Dp",
      "output_cell": "WORA",
      "output_port": "qp"
    },
    "WORA.qp -> VYSA.c": {
      "input_cell": "VYSA",
      "input_port": "c",
      "output_cell": "WORA",
      "output_port": "qp"
    },
    "WORU.qp -> VOCA.a": {
      "input_cell": "VOCA",
      "input_port": "a",
      "output_cell": "WORU",
      "output_port": "qp"
    },
    "WOSU.qn -> WOJO.a": {
      "input_cell": "WOJO",
      "input_port": "a",
      "output_cell": "WOSU",
      "output_port": "qn"
    },
    "WOSU.qp -> XOCE.a": {
      "input_cell": "XOCE",
      "input_port": "a",
      "output_cell": "WOSU",
      "output_port": "qp"
    },
    "WOTA.qp -> GESE.a": {
      "input_cell": "GESE",
      "input_port": "a",
      "output_cell": "WOTA",
      "output_port": "qp"
    },
    "WOTE.qn -> WYZA.a": {
      "input_cell": "WYZA",
      "input_port": "a",
      "output_cell": "WOTE",
      "output_port": "qn"
    },
    "WOWA.qp -> BUS_OAM_DB00n.arg01": {
      "input_cell": "BUS_OAM_DB00n",
      "input_port": "arg01",
      "output_cell": "WOWA",
      "output_port": "qp"
    },
    "WOXA.qp -> MEXA.a": {
      "input_cell": "MEXA",
      "input_port": "a",
      "output_cell": "WOXA",
      "output_port": "qp"
    },
    "WOXA.qp -> NULY.a": {
      "input_cell": "NULY",
      "input_port": "a",
      "output_cell": "WOXA",
      "output_port": "qp"
    },
    "WOXA.qp -> VUMU.a": {
      "input_cell": "VUMU",
      "input_port": "a",
      "output_cell": "WOXA",
      "output_port": "qp"
    },
    "WOXY.qp -> BUS_SPR_I4.arg04": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg04",
      "output_cell": "WOXY",
      "output_port": "qp"
    },
    "WUBU.qp -> VAVA.RSTn": {
      "input_cell": "VAVA",
      "input_port": "RSTn",
      "output_cell": "WUBU",
      "output_port": "qp"
    },
    "WUCO.qp -> BUS_SPR_I4.arg10": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg10",
      "output_cell": "WUCO",
      "output_port": "qp"
    },
    "WUDA.qp -> XADU.CLKp": {
      "input_cell": "XADU",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDA.qp -> XECU.CLKp": {
      "input_cell": "XECU",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDA.qp -> XEDY.CLKp": {
      "input_cell": "XEDY",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDA.qp -> XOBE.CLKp": {
      "input_cell": "XOBE",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDA.qp -> YDUF.CLKp": {
      "input_cell": "YDUF",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDA.qp -> ZUZE.CLKp": {
      "input_cell": "ZUZE",
      "input_port": "CLKp",
      "output_cell": "WUDA",
      "output_port": "qp"
    },
    "WUDO.qp -> BUS_VRAM_A01n.arg05": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg05",
      "output_cell": "WUDO",
      "output_port": "qp"
    },
    "WUFA.qp -> XOTU.CLKn": {
      "input_cell": "XOTU",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFA.qp -> XUFO.CLKn": {
      "input_cell": "XUFO",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFA.qp -> XUTE.CLKn": {
      "input_cell": "XUTE",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFA.qp -> XYFE.CLKn": {
      "input_cell": "XYFE",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFA.qp -> YBER.CLKn": {
      "input_cell": "YBER",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFA.qp -> YZOR.CLKn": {
      "input_cell": "YZOR",
      "input_port": "CLKn",
      "output_cell": "WUFA",
      "output_port": "qp"
    },
    "WUFU.qp -> PATY.b": {
      "input_cell": "PATY",
      "input_port": "b",
      "output_cell": "WUFU",
      "output_port": "qp"
    },
    "WUFY.qp -> WOPE.c": {
      "input_cell": "WOPE",
      "input_port": "c",
      "output_cell": "WUFY",
      "output_port": "qp"
    },
    "WUFY.qp -> XULA.b": {
      "input_cell": "XULA",
      "input_port": "b",
      "output_cell": "WUFY",
      "output_port": "qp"
    },
    "WUGA.qp -> BUS_CPU_D01p.arg07": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg07",
      "output_cell": "WUGA",
      "output_port": "qp"
    },
    "WUHA.qn -> XENY.a": {
      "input_cell": "XENY",
      "input_port": "a",
      "output_cell": "WUHA",
      "output_port": "qn"
    },
    "WUHU.carry -> WOTA.e": {
      "input_cell": "WOTA",
      "input_port": "e",
      "output_cell": "WUHU",
      "output_port": "carry"
    },
    "WUHU.sum -> GEWY.a": {
      "input_cell": "GEWY",
      "input_port": "a",
      "output_cell": "WUHU",
      "output_port": "sum"
    },
    "WUJA.qp -> WODA.RSTn": {
      "input_cell": "WODA",
      "input_port": "RSTn",
      "output_cell": "WUJA",
      "output_port": "qp"
    },
    "WUJE.qp -> XUPA.a": {
      "input_cell": "XUPA",
      "input_port": "a",
      "output_cell": "WUJE",
      "output_port": "qp"
    },
    "WUJU.qp -> BUS_VRAM_A04n.arg03": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg03",
      "output_cell": "WUJU",
      "output_port": "qp"
    },
    "WUKA.qp -> BUS_CPU_D03p.arg06": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg06",
      "output_cell": "WUKA",
      "output_port": "qp"
    },
    "WUKO.qp -> VACE.OEn": {
      "input_cell": "VACE",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VEHA.OEn": {
      "input_cell": "VEHA",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VEVY.OEn": {
      "input_cell": "VEVY",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VEZA.OEn": {
      "input_cell": "VEZA",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VOGU.OEn": {
      "input_cell": "VOGU",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VOVO.OEn": {
      "input_cell": "VOVO",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VULO.OEn": {
      "input_cell": "VULO",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> VYTO.OEn": {
      "input_cell": "VYTO",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> WUJU.OEn": {
      "input_cell": "WUJU",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> XAHE.OEn": {
      "input_cell": "XAHE",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> XAMO.OEn": {
      "input_cell": "XAMO",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> XEJA.OEn": {
      "input_cell": "XEJA",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKO.qp -> XULO.OEn": {
      "input_cell": "XULO",
      "input_port": "OEn",
      "output_cell": "WUKO",
      "output_port": "qp"
    },
    "WUKU.qp -> WEWU.a": {
      "input_cell": "WEWU",
      "input_port": "a",
      "output_cell": "WUKU",
      "output_port": "qp"
    },
    "WUKY.qp -> BORE.a": {
      "input_cell": "BORE",
      "input_port": "a",
      "output_cell": "WUKY",
      "output_port": "qp"
    },
    "WUKY.qp -> BUVY.a": {
      "input_cell": "BUVY",
      "input_port": "a",
      "output_cell": "WUKY",
      "output_port": "qp"
    },
    "WUKY.qp -> CYVU.a": {
      "input_cell": "CYVU",
      "input_port": "a",
      "output_cell": "WUKY",
      "output_port": "qp"
    },
    "WUKY.qp -> WAGO.a": {
      "input_cell": "WAGO",
      "input_port": "a",
      "output_cell": "WUKY",
      "output_port": "qp"
    },
    "WULE.qp -> BUS_OAM_DA02n.arg02": {
      "input_cell": "BUS_OAM_DA02n",
      "input_port": "arg02",
      "output_cell": "WULE",
      "output_port": "qp"
    },
    "WUME.qp -> XABU.OEn": {
      "input_cell": "XABU",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> XELE.OEn": {
      "input_cell": "XELE",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> XUVO.OEn": {
      "input_cell": "XUVO",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> YFAP.OEn": {
      "input_cell": "YFAP",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> YPON.OEn": {
      "input_cell": "YPON",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> YTUX.OEn": {
      "input_cell": "YTUX",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> YWEG.OEn": {
      "input_cell": "YWEG",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUME.qp -> ZYSA.OEn": {
      "input_cell": "ZYSA",
      "input_port": "OEn",
      "output_cell": "WUME",
      "output_port": "qp"
    },
    "WUNA.qp -> XYLA.a": {
      "input_cell": "XYLA",
      "input_port": "a",
      "output_cell": "WUNA",
      "output_port": "qp"
    },
    "WUNE.qp -> BUS_VRAM_A08n.arg05": {
      "input_cell": "BUS_VRAM_A08n",
      "input_port": "arg05",
      "output_cell": "WUNE",
      "output_port": "qp"
    },
    "WUNU.qp -> WEDU.SETn": {
      "input_cell": "WEDU",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> WYDE.SETn": {
      "input_cell": "WYDE",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> XEPA.SETn": {
      "input_cell": "XEPA",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> XURY.SETn": {
      "input_cell": "XURY",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> YBED.SETn": {
      "input_cell": "YBED",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> YGAJ.SETn": {
      "input_cell": "YGAJ",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> ZALA.SETn": {
      "input_cell": "ZALA",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUNU.qp -> ZYJO.SETn": {
      "input_cell": "ZYJO",
      "input_port": "SETn",
      "output_cell": "WUNU",
      "output_port": "qp"
    },
    "WUPA.qp -> WECO.SETn": {
      "input_cell": "WECO",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> WUHA.SETn": {
      "input_cell": "WUHA",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> WYNA.SETn": {
      "input_cell": "WYNA",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> XABE.SETn": {
      "input_cell": "XABE",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> XEKA.SETn": {
      "input_cell": "XEKA",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> XOLY.SETn": {
      "input_cell": "XOLY",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> XOMY.SETn": {
      "input_cell": "XOMY",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WUPA.qp -> XYBA.SETn": {
      "input_cell": "XYBA",
      "input_port": "SETn",
      "output_cell": "WUPA",
      "output_port": "qp"
    },
    "WURA.qp -> XEXU.b": {
      "input_cell": "XEXU",
      "input_port": "b",
      "output_cell": "WURA",
      "output_port": "qp"
    },
    "WURU.qp -> VOSA.Dp": {
      "input_cell": "VOSA",
      "input_port": "Dp",
      "output_cell": "WURU",
      "output_port": "qp"
    },
    "WURY.qp -> VEGA.Dn": {
      "input_cell": "VEGA",
      "input_port": "Dn",
      "output_cell": "WURY",
      "output_port": "qp"
    },
    "WUSA.qp -> TOBA.a": {
      "input_cell": "TOBA",
      "input_port": "a",
      "output_cell": "WUSA",
      "output_port": "qp"
    },
    "WUSE.qp -> FOGO.CLKn": {
      "input_cell": "FOGO",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUSE.qp -> FOXY.CLKn": {
      "input_cell": "FOXY",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUSE.qp -> GABO.CLKn": {
      "input_cell": "GABO",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUSE.qp -> GACY.CLKn": {
      "input_cell": "GACY",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUSE.qp -> GECU.CLKn": {
      "input_cell": "GECU",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUSE.qp -> GOHU.CLKn": {
      "input_cell": "GOHU",
      "input_port": "CLKn",
      "output_cell": "WUSE",
      "output_port": "qp"
    },
    "WUTO.qp -> GONO.b": {
      "input_cell": "GONO",
      "input_port": "b",
      "output_cell": "WUTO",
      "output_port": "qp"
    },
    "WUTO.qp -> XYLA.b": {
      "input_cell": "XYLA",
      "input_port": "b",
      "output_cell": "WUTO",
      "output_port": "qp"
    },
    "WUTU.qp -> WERO.a": {
      "input_cell": "WERO",
      "input_port": "a",
      "output_cell": "WUTU",
      "output_port": "qp"
    },
    "WUTY.qp -> CEDY.CLKp": {
      "input_cell": "CEDY",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> EBOJ.CLKp": {
      "input_cell": "EBOJ",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> EGAV.CLKp": {
      "input_cell": "EGAV",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> EXUQ.CLKp": {
      "input_cell": "EXUQ",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> FONO.CLKp": {
      "input_cell": "FONO",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> GOTA.CLKp": {
      "input_cell": "GOTA",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> VEKU.a": {
      "input_cell": "VEKU",
      "input_port": "a",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> WAFY.CLKp": {
      "input_cell": "WAFY",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> WAPO.CLKp": {
      "input_cell": "WAPO",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> WOMY.CLKp": {
      "input_cell": "WOMY",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> XEFY.a": {
      "input_cell": "XEFY",
      "input_port": "a",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUTY.qp -> XUDY.CLKp": {
      "input_cell": "XUDY",
      "input_port": "CLKp",
      "output_cell": "WUTY",
      "output_port": "qp"
    },
    "WUVA.qp -> BUS_CPU_D01p.arg10": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg10",
      "output_cell": "WUVA",
      "output_port": "qp"
    },
    "WUVU.qn -> VENA.CLKp": {
      "input_cell": "VENA",
      "input_port": "CLKp",
      "output_cell": "WUVU",
      "output_port": "qn"
    },
    "WUVU.qn -> WOJO.b": {
      "input_cell": "WOJO",
      "input_port": "b",
      "output_cell": "WUVU",
      "output_port": "qn"
    },
    "WUVU.qn -> WOSU.Dp": {
      "input_cell": "WOSU",
      "input_port": "Dp",
      "output_cell": "WUVU",
      "output_port": "qn"
    },
    "WUVU.qn -> WUVU.Dp": {
      "input_cell": "WUVU",
      "input_port": "Dp",
      "output_cell": "WUVU",
      "output_port": "qn"
    },
    "WUVU.qn -> XUPY.a": {
      "input_cell": "XUPY",
      "input_port": "a",
      "output_cell": "WUVU",
      "output_port": "qn"
    },
    "WUWE.qp -> BUS_OAM_A01n.arg02": {
      "input_cell": "BUS_OAM_A01n",
      "input_port": "arg02",
      "output_cell": "WUWE",
      "output_port": "qp"
    },
    "WUXE.qp -> BUS_SPR_L2.arg02": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg02",
      "output_cell": "WUXE",
      "output_port": "qp"
    },
    "WUXU.qp -> BUS_SPR_I0.arg04": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg04",
      "output_cell": "WUXU",
      "output_port": "qp"
    },
    "WUZA.qp -> VOXU.a": {
      "input_cell": "VOXU",
      "input_port": "a",
      "output_cell": "WUZA",
      "output_port": "qp"
    },
    "WUZO.qp -> EBOW.SETn": {
      "input_cell": "EBOW",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> ENAD.SETn": {
      "input_cell": "ENAD",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> EZUF.SETn": {
      "input_cell": "EZUF",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> FYCA.SETn": {
      "input_cell": "FYCA",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> GADY.SETn": {
      "input_cell": "GADY",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> GAVY.SETn": {
      "input_cell": "GAVY",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> GAZA.SETn": {
      "input_cell": "GAZA",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZO.qp -> GYPU.SETn": {
      "input_cell": "GYPU",
      "input_port": "SETn",
      "output_cell": "WUZO",
      "output_port": "qp"
    },
    "WUZU.qp -> BUS_OAM_DA00n.arg01": {
      "input_cell": "BUS_OAM_DA00n",
      "input_port": "arg01",
      "output_cell": "WUZU",
      "output_port": "qp"
    },
    "WUZY.qp -> BUS_SPR_I0.arg10": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg10",
      "output_cell": "WUZY",
      "output_port": "qp"
    },
    "WYBO.qp -> WERA.a": {
      "input_cell": "WERA",
      "input_port": "a",
      "output_cell": "WYBO",
      "output_port": "qp"
    },
    "WYCE.qp -> VAHA.OEn": {
      "input_cell": "VAHA",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> VATO.OEn": {
      "input_cell": "VATO",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> VOKE.OEn": {
      "input_cell": "VOKE",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> WUKA.OEn": {
      "input_cell": "WUKA",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> WYJU.OEn": {
      "input_cell": "WYJU",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> WYPO.OEn": {
      "input_cell": "WYPO",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> XEBU.OEn": {
      "input_cell": "XEBU",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCE.qp -> XERO.OEn": {
      "input_cell": "XERO",
      "input_port": "OEn",
      "output_cell": "WYCE",
      "output_port": "qp"
    },
    "WYCO.qp -> XOLE.b": {
      "input_cell": "XOLE",
      "input_port": "b",
      "output_cell": "WYCO",
      "output_port": "qp"
    },
    "WYDA.qp -> BUS_SPR_I3.arg10": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg10",
      "output_cell": "WYDA",
      "output_port": "qp"
    },
    "WYDE.qn -> XAHA.a": {
      "input_cell": "XAHA",
      "input_port": "a",
      "output_cell": "WYDE",
      "output_port": "qn"
    },
    "WYDU.qp -> BUS_OAM_A01n.arg01": {
      "input_cell": "BUS_OAM_A01n",
      "input_port": "arg01",
      "output_cell": "WYDU",
      "output_port": "qp"
    },
    "WYFU.qp -> XETE.Dp": {
      "input_cell": "XETE",
      "input_port": "Dp",
      "output_cell": "WYFU",
      "output_port": "qp"
    },
    "WYGA.qp -> BUS_VRAM_A07n.arg05": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg05",
      "output_cell": "WYGA",
      "output_port": "qp"
    },
    "WYGO.qp -> BUS_SPR_I1.arg07": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg07",
      "output_cell": "WYGO",
      "output_port": "qp"
    },
    "WYHO.qp -> VOTO.c": {
      "input_cell": "VOTO",
      "input_port": "c",
      "output_cell": "WYHO",
      "output_port": "qp"
    },
    "WYHO.qp -> WORA.Dp": {
      "input_cell": "WORA",
      "input_port": "Dp",
      "output_cell": "WYHO",
      "output_port": "qp"
    },
    "WYJA.qp -> YLYC.a": {
      "input_cell": "YLYC",
      "input_port": "a",
      "output_cell": "WYJA",
      "output_port": "qp"
    },
    "WYJA.qp -> YNYC.a": {
      "input_cell": "YNYC",
      "input_port": "a",
      "output_cell": "WYJA",
      "output_port": "qp"
    },
    "WYJU.qp -> BUS_CPU_D02p.arg06": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg06",
      "output_cell": "WYJU",
      "output_port": "qp"
    },
    "WYKA.qn -> WODY.CLKp": {
      "input_cell": "WODY",
      "input_port": "CLKp",
      "output_cell": "WYKA",
      "output_port": "qn"
    },
    "WYKA.qn -> WYKA.Dp": {
      "input_cell": "WYKA",
      "input_port": "Dp",
      "output_cell": "WYKA",
      "output_port": "qn"
    },
    "WYKA.qp -> XEJA.Dn": {
      "input_cell": "XEJA",
      "input_port": "Dn",
      "output_cell": "WYKA",
      "output_port": "qp"
    },
    "WYKO.qn -> WYKO.Dp": {
      "input_cell": "WYKO",
      "input_port": "Dp",
      "output_cell": "WYKO",
      "output_port": "qn"
    },
    "WYKO.qn -> XOLO.CLKp": {
      "input_cell": "XOLO",
      "input_port": "CLKp",
      "output_cell": "WYKO",
      "output_port": "qn"
    },
    "WYKO.qp -> XULO.Dn": {
      "input_cell": "XULO",
      "input_port": "Dn",
      "output_cell": "WYKO",
      "output_port": "qp"
    },
    "WYKY.qp -> BUS_OAM_DB02n.arg02": {
      "input_cell": "BUS_OAM_DB02n",
      "input_port": "arg02",
      "output_cell": "WYKY",
      "output_port": "qp"
    },
    "WYLA.qp -> FAVO.b": {
      "input_cell": "FAVO",
      "input_port": "b",
      "output_cell": "WYLA",
      "output_port": "qp"
    },
    "WYLA.qp -> GUTU.b": {
      "input_cell": "GUTU",
      "input_port": "b",
      "output_cell": "WYLA",
      "output_port": "qp"
    },
    "WYLE.qp -> XOGY.a": {
      "input_cell": "XOGY",
      "input_port": "a",
      "output_cell": "WYLE",
      "output_port": "qp"
    },
    "WYLU.qp -> WANU.CLKn": {
      "input_cell": "WANU",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYLU.qp -> XABO.CLKn": {
      "input_cell": "XABO",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYLU.qp -> XAVE.CLKn": {
      "input_cell": "XAVE",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYLU.qp -> XEFE.CLKn": {
      "input_cell": "XEFE",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYLU.qp -> XEGE.CLKn": {
      "input_cell": "XEGE",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYLU.qp -> XYNU.CLKn": {
      "input_cell": "XYNU",
      "input_port": "CLKn",
      "output_cell": "WYLU",
      "output_port": "qp"
    },
    "WYMO.qn -> PALO.a": {
      "input_cell": "PALO",
      "input_port": "a",
      "output_cell": "WYMO",
      "output_port": "qn"
    },
    "WYMO.qn -> XOFO.a": {
      "input_cell": "XOFO",
      "input_port": "a",
      "output_cell": "WYMO",
      "output_port": "qn"
    },
    "WYMO.qp -> VATO.Dn": {
      "input_cell": "VATO",
      "input_port": "Dn",
      "output_cell": "WYMO",
      "output_port": "qp"
    },
    "WYNA.qn -> XAVU.a": {
      "input_cell": "XAVU",
      "input_port": "a",
      "output_cell": "WYNA",
      "output_port": "qn"
    },
    "WYNO.qn -> XUNA.Dp": {
      "input_cell": "XUNA",
      "input_port": "Dp",
      "output_cell": "WYNO",
      "output_port": "qn"
    },
    "WYNO.qp -> GOMO.Dn": {
      "input_cell": "GOMO",
      "input_port": "Dn",
      "output_cell": "WYNO",
      "output_port": "qp"
    },
    "WYPO.qp -> BUS_CPU_D00p.arg07": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg07",
      "output_cell": "WYPO",
      "output_port": "qp"
    },
    "WYRU.qp -> VATA.a": {
      "input_cell": "VATA",
      "input_port": "a",
      "output_cell": "WYRU",
      "output_port": "qp"
    },
    "WYRU.qp -> VYRO.a": {
      "input_cell": "VYRO",
      "input_port": "a",
      "output_cell": "WYRU",
      "output_port": "qp"
    },
    "WYSE.qp -> BUS_SPR_I1.arg10": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg10",
      "output_cell": "WYSE",
      "output_port": "qp"
    },
    "WYSO.qp -> FUWA.b": {
      "input_cell": "FUWA",
      "input_port": "b",
      "output_cell": "WYSO",
      "output_port": "qp"
    },
    "WYSO.qp -> GOTU.Dn": {
      "input_cell": "GOTU",
      "input_port": "Dn",
      "output_cell": "WYSO",
      "output_port": "qp"
    },
    "WYTE.qp -> WOKO.Dn": {
      "input_cell": "WOKO",
      "input_port": "Dn",
      "output_cell": "WYTE",
      "output_port": "qp"
    },
    "WYVO.qp -> VYGA.a": {
      "input_cell": "VYGA",
      "input_port": "a",
      "output_cell": "WYVO",
      "output_port": "qp"
    },
    "WYWY.qp -> BUS_SPR_I1.arg06": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg06",
      "output_cell": "WYWY",
      "output_port": "qp"
    },
    "WYXO.qp -> GYFO.a": {
      "input_cell": "GYFO",
      "input_port": "a",
      "output_cell": "WYXO",
      "output_port": "qp"
    },
    "WYZA.qp -> XEBA.c": {
      "input_cell": "XEBA",
      "input_port": "c",
      "output_cell": "WYZA",
      "output_port": "qp"
    },
    "WYZE.qp -> VYCU.a": {
      "input_cell": "VYCU",
      "input_port": "a",
      "output_cell": "WYZE",
      "output_port": "qp"
    },
    "XABA.qp -> WUJA.b": {
      "input_cell": "WUJA",
      "input_port": "b",
      "output_cell": "XABA",
      "output_port": "qp"
    },
    "XABE.qn -> YDAJ.a": {
      "input_cell": "YDAJ",
      "input_port": "a",
      "output_cell": "XABE",
      "output_port": "qn"
    },
    "XABO.qp -> XYRE.Dn": {
      "input_cell": "XYRE",
      "input_port": "Dn",
      "output_cell": "XABO",
      "output_port": "qp"
    },
    "XABU.qp -> BUS_CPU_D06p.arg02": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg02",
      "output_cell": "XABU",
      "output_port": "qp"
    },
    "XACA.qp -> BUS_CPU_D00p.arg06": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg06",
      "output_cell": "XACA",
      "output_port": "qp"
    },
    "XACO.qp -> WOBO.RSTn": {
      "input_cell": "WOBO",
      "input_port": "RSTn",
      "output_cell": "XACO",
      "output_port": "qp"
    },
    "XACO.qp -> WODY.RSTn": {
      "input_cell": "WODY",
      "input_port": "RSTn",
      "output_cell": "XACO",
      "output_port": "qp"
    },
    "XACO.qp -> WYKA.RSTn": {
      "input_cell": "WYKA",
      "input_port": "RSTn",
      "output_cell": "XACO",
      "output_port": "qp"
    },
    "XACO.qp -> WYKO.RSTn": {
      "input_cell": "WYKO",
      "input_port": "RSTn",
      "output_cell": "XACO",
      "output_port": "qp"
    },
    "XACO.qp -> XOLO.RSTn": {
      "input_cell": "XOLO",
      "input_port": "RSTn",
      "output_cell": "XACO",
      "output_port": "qp"
    },
    "XADO.qp -> MOFO.CLKn": {
      "input_cell": "MOFO",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> PEBA.CLKn": {
      "input_cell": "PEBA",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> PUDU.CLKn": {
      "input_cell": "PUDU",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> REWO.CLKn": {
      "input_cell": "REWO",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> SAJA.CLKn": {
      "input_cell": "SAJA",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> SEGA.CLKn": {
      "input_cell": "SEGA",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> SEMO.CLKn": {
      "input_cell": "SEMO",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADO.qp -> SUNY.CLKn": {
      "input_cell": "SUNY",
      "input_port": "CLKn",
      "output_cell": "XADO",
      "output_port": "qp"
    },
    "XADU.qn -> WUZY.Dn": {
      "input_cell": "WUZY",
      "input_port": "Dn",
      "output_cell": "XADU",
      "output_port": "qn"
    },
    "XAFO.qn -> AMUV.Dn": {
      "input_cell": "AMUV",
      "input_port": "Dn",
      "output_cell": "XAFO",
      "output_port": "qn"
    },
    "XAFO.qp -> WUKA.Dn": {
      "input_cell": "WUKA",
      "input_port": "Dn",
      "output_cell": "XAFO",
      "output_port": "qp"
    },
    "XAFU.qn -> YWEG.Dp": {
      "input_cell": "YWEG",
      "input_port": "Dp",
      "output_cell": "XAFU",
      "output_port": "qn"
    },
    "XAFU.qp -> WYSO.Dn": {
      "input_cell": "WYSO",
      "input_port": "Dn",
      "output_cell": "XAFU",
      "output_port": "qp"
    },
    "XAGA.qp -> WAMA.Dn": {
      "input_cell": "WAMA",
      "input_port": "Dn",
      "output_cell": "XAGA",
      "output_port": "qp"
    },
    "XAGE.qp -> FEFY.a": {
      "input_cell": "FEFY",
      "input_port": "a",
      "output_cell": "XAGE",
      "output_port": "qp"
    },
    "XAGE.qp -> GONO.a": {
      "input_cell": "GONO",
      "input_port": "a",
      "output_cell": "XAGE",
      "output_port": "qp"
    },
    "XAGE.qp -> WUNA.a": {
      "input_cell": "WUNA",
      "input_port": "a",
      "output_cell": "XAGE",
      "output_port": "qp"
    },
    "XAGU.qp -> BUS_CPU_D01p.arg05": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg05",
      "output_cell": "XAGU",
      "output_port": "qp"
    },
    "XAHA.qp -> YNAZ.c": {
      "input_cell": "YNAZ",
      "input_port": "c",
      "output_cell": "XAHA",
      "output_port": "qp"
    },
    "XAHE.qp -> BUS_VRAM_A02n.arg03": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg03",
      "output_cell": "XAHE",
      "output_port": "qp"
    },
    "XAHO.qp -> YCOL.SETn": {
      "input_cell": "YCOL",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> YMEM.SETn": {
      "input_cell": "YMEM",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> YRAC.SETn": {
      "input_cell": "YRAC",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> YVAG.SETn": {
      "input_cell": "YVAG",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> ZECU.SETn": {
      "input_cell": "ZECU",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> ZESA.SETn": {
      "input_cell": "ZESA",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> ZOGO.SETn": {
      "input_cell": "ZOGO",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHO.qp -> ZOLY.SETn": {
      "input_cell": "ZOLY",
      "input_port": "SETn",
      "output_cell": "XAHO",
      "output_port": "qp"
    },
    "XAHY.qp -> XOFO.b": {
      "input_cell": "XOFO",
      "input_port": "b",
      "output_cell": "XAHY",
      "output_port": "qp"
    },
    "XAJO.qp -> WUSA.SETp": {
      "input_cell": "WUSA",
      "input_port": "SETp",
      "output_cell": "XAJO",
      "output_port": "qp"
    },
    "XAJU.qp -> BUS_CPU_D04p.arg13": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg13",
      "output_cell": "XAJU",
      "output_port": "qp"
    },
    "XAKO.qn -> YPUK.a": {
      "input_cell": "YPUK",
      "input_port": "a",
      "output_cell": "XAKO",
      "output_port": "qn"
    },
    "XAKU.qp -> WABU.Dn": {
      "input_cell": "WABU",
      "input_port": "Dn",
      "output_cell": "XAKU",
      "output_port": "qp"
    },
    "XAKY.qp -> BUS_VRAM_A00n.arg00": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg00",
      "output_cell": "XAKY",
      "output_port": "qp"
    },
    "XALA.qp -> WURU.SETn": {
      "input_cell": "WURU",
      "input_port": "SETn",
      "output_cell": "XALA",
      "output_port": "qp"
    },
    "XALO.qp -> WUFU.a2": {
      "input_cell": "WUFU",
      "input_port": "a2",
      "output_cell": "XALO",
      "output_port": "qp"
    },
    "XALO.qp -> XUBY.Dn": {
      "input_cell": "XUBY",
      "input_port": "Dn",
      "output_cell": "XALO",
      "output_port": "qp"
    },
    "XALY.qp -> WUTU.c": {
      "input_cell": "WUTU",
      "input_port": "c",
      "output_cell": "XALY",
      "output_port": "qp"
    },
    "XAMO.qp -> BUS_VRAM_A01n.arg03": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg03",
      "output_cell": "XAMO",
      "output_port": "qp"
    },
    "XANA.qp -> WUFU.a0": {
      "input_cell": "WUFU",
      "input_port": "a0",
      "output_cell": "XANA",
      "output_port": "qp"
    },
    "XANA.qp -> XAWO.Dn": {
      "input_cell": "XAWO",
      "input_port": "Dn",
      "output_cell": "XANA",
      "output_port": "qp"
    },
    "XANE.qp -> RYLU.b": {
      "input_cell": "RYLU",
      "input_port": "b",
      "output_cell": "XANE",
      "output_port": "qp"
    },
    "XANE.qp -> XEDU.a": {
      "input_cell": "XEDU",
      "input_port": "a",
      "output_cell": "XANE",
      "output_port": "qp"
    },
    "XANO.qp -> WODU.b": {
      "input_cell": "WODU",
      "input_port": "b",
      "output_cell": "XANO",
      "output_port": "qp"
    },
    "XAPO.qp -> AMYG.a": {
      "input_cell": "AMYG",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> ATAR.a": {
      "input_cell": "ATAR",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> DEZY.RSTn": {
      "input_cell": "DEZY",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> LYHA.a": {
      "input_cell": "LYHA",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> NOPA.RSTn": {
      "input_cell": "NOPA",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> NUNU.RSTn": {
      "input_cell": "NUNU",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> PYCO.RSTn": {
      "input_cell": "PYCO",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> PYRY.a": {
      "input_cell": "PYRY",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> ROSY.a": {
      "input_cell": "ROSY",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> SARY.RSTn": {
      "input_cell": "SARY",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> SOVY.RSTn": {
      "input_cell": "SOVY",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> TOFU.a": {
      "input_cell": "TOFU",
      "input_port": "a",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> VENA.RSTn": {
      "input_cell": "VENA",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> WOSU.RSTn": {
      "input_cell": "WOSU",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> WUVU.RSTn": {
      "input_cell": "WUVU",
      "input_port": "RSTn",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XAPO.qp -> XOFO.c": {
      "input_cell": "XOFO",
      "input_port": "c",
      "output_cell": "XAPO",
      "output_port": "qp"
    },
    "XARE.qp -> VYXE.SETn": {
      "input_cell": "VYXE",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> WEXU.SETn": {
      "input_cell": "WEXU",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> WOKY.SETn": {
      "input_cell": "WOKY",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> WYMO.SETn": {
      "input_cell": "WYMO",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> XAFO.SETn": {
      "input_cell": "XAFO",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> XONA.SETn": {
      "input_cell": "XONA",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> XYLO.SETn": {
      "input_cell": "XYLO",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARE.qp -> XYMO.SETn": {
      "input_cell": "XYMO",
      "input_port": "SETn",
      "output_cell": "XARE",
      "output_port": "qp"
    },
    "XARO.qp -> ANYP.b": {
      "input_cell": "ANYP",
      "input_port": "b",
      "output_cell": "XARO",
      "output_port": "qp"
    },
    "XARO.qp -> BEDY.b": {
      "input_cell": "BEDY",
      "input_port": "b",
      "output_cell": "XARO",
      "output_port": "qp"
    },
    "XARY.qp -> BUS_CPU_D00p.arg14": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg14",
      "output_cell": "XARY",
      "output_port": "qp"
    },
    "XATO.qp -> WYHO.RSTn": {
      "input_cell": "WYHO",
      "input_port": "RSTn",
      "output_cell": "XATO",
      "output_port": "qp"
    },
    "XATU.qp -> DURY.Dp": {
      "input_cell": "DURY",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> DYFU.Dp": {
      "input_cell": "DYFU",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> ENOR.Dp": {
      "input_cell": "ENOR",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> EXUK.Dp": {
      "input_cell": "EXUK",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> GADY.Dp": {
      "input_cell": "GADY",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> WOTE.Dp": {
      "input_cell": "WOTE",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> WYDE.Dp": {
      "input_cell": "WYDE",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> WYNA.Dp": {
      "input_cell": "WYNA",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> YNEP.Dp": {
      "input_cell": "YNEP",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATU.qp -> ZECU.Dp": {
      "input_cell": "ZECU",
      "input_port": "Dp",
      "output_cell": "XATU",
      "output_port": "qp"
    },
    "XATY.qp -> WUGA.Dn": {
      "input_cell": "WUGA",
      "input_port": "Dn",
      "output_cell": "XATY",
      "output_port": "qp"
    },
    "XAVE.qp -> WUXU.Dn": {
      "input_cell": "WUXU",
      "input_port": "Dn",
      "output_cell": "XAVE",
      "output_port": "qp"
    },
    "XAVU.qp -> YWOS.c": {
      "input_cell": "YWOS",
      "input_port": "c",
      "output_cell": "XAVU",
      "output_port": "qp"
    },
    "XAVY.qp -> ARUR.b": {
      "input_cell": "ARUR",
      "input_port": "b",
      "output_cell": "XAVY",
      "output_port": "qp"
    },
    "XAVY.qp -> AVOG.b": {
      "input_cell": "AVOG",
      "input_port": "b",
      "output_cell": "XAVY",
      "output_port": "qp"
    },
    "XAWO.qp -> BUS_CPU_D07p.arg10": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg10",
      "output_cell": "XAWO",
      "output_port": "qp"
    },
    "XAXA.qp -> BUS_CPU_D06p.arg11": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg11",
      "output_cell": "XAXA",
      "output_port": "qp"
    },
    "XAYO.qp -> XOMA.b": {
      "input_cell": "XOMA",
      "input_port": "b",
      "output_cell": "XAYO",
      "output_port": "qp"
    },
    "XAYO.qp -> XUFY.b": {
      "input_cell": "XUFY",
      "input_port": "b",
      "output_cell": "XAYO",
      "output_port": "qp"
    },
    "XAYU.qp -> XUFA.b": {
      "input_cell": "XUFA",
      "input_port": "b",
      "output_cell": "XAYU",
      "output_port": "qp"
    },
    "XAYU.qp -> XYLY.b": {
      "input_cell": "XYLY",
      "input_port": "b",
      "output_cell": "XAYU",
      "output_port": "qp"
    },
    "XAZY.qp -> WUXE.Dn": {
      "input_cell": "WUXE",
      "input_port": "Dn",
      "output_cell": "XAZY",
      "output_port": "qp"
    },
    "XEBA.qp -> YDUG.c": {
      "input_cell": "YDUG",
      "input_port": "c",
      "output_cell": "XEBA",
      "output_port": "qp"
    },
    "XEBE.qp -> XODO.a": {
      "input_cell": "XODO",
      "input_port": "a",
      "output_cell": "XEBE",
      "output_port": "qp"
    },
    "XEBU.qp -> BUS_CPU_D07p.arg04": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg04",
      "output_cell": "XEBU",
      "output_port": "qp"
    },
    "XECA.qp -> BUS_VRAM_A04n.arg00": {
      "input_cell": "BUS_VRAM_A04n",
      "input_port": "arg00",
      "output_cell": "XECA",
      "output_port": "qp"
    },
    "XECU.qn -> WEZA.Dn": {
      "input_cell": "WEZA",
      "input_port": "Dn",
      "output_cell": "XECU",
      "output_port": "qn"
    },
    "XEDA.qp -> LAVY.b": {
      "input_cell": "LAVY",
      "input_port": "b",
      "output_cell": "XEDA",
      "output_port": "qp"
    },
    "XEDA.qp -> MOLU.b": {
      "input_cell": "MOLU",
      "input_port": "b",
      "output_cell": "XEDA",
      "output_port": "qp"
    },
    "XEDU.qp -> RESE.OEn": {
      "input_cell": "RESE",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> RUMO.OEn": {
      "input_cell": "RUMO",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> RUSE.OEn": {
      "input_cell": "RUSE",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> RYNA.OEn": {
      "input_cell": "RYNA",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> RYSU.OEn": {
      "input_cell": "RYSU",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XAKY.OEn": {
      "input_cell": "XAKY",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XECA.OEn": {
      "input_cell": "XECA",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XOBA.OEn": {
      "input_cell": "XOBA",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XODY.OEn": {
      "input_cell": "XODY",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XOPO.OEn": {
      "input_cell": "XOPO",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XUXU.OEn": {
      "input_cell": "XUXU",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XYBO.OEn": {
      "input_cell": "XYBO",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDU.qp -> XYNE.OEn": {
      "input_cell": "XYNE",
      "input_port": "OEn",
      "output_cell": "XEDU",
      "output_port": "qp"
    },
    "XEDY.qn -> WYSE.Dn": {
      "input_cell": "WYSE",
      "input_port": "Dn",
      "output_cell": "XEDY",
      "output_port": "qn"
    },
    "XEFE.qp -> WEPY.Dn": {
      "input_cell": "WEPY",
      "input_port": "Dn",
      "output_cell": "XEFE",
      "output_port": "qp"
    },
    "XEFY.qp -> MEFU.a": {
      "input_cell": "MEFU",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> MEVE.a": {
      "input_cell": "MEVE",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> MYZO.a": {
      "input_cell": "MYZO",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> RUDA.a": {
      "input_cell": "RUDA",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> TORY.a": {
      "input_cell": "TORY",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> VOTO.a": {
      "input_cell": "VOTO",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> VYSA.a": {
      "input_cell": "VYSA",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEFY.qp -> WOPE.a": {
      "input_cell": "WOPE",
      "input_port": "a",
      "output_cell": "XEFY",
      "output_port": "qp"
    },
    "XEGA.qp -> BAXO.CLKn": {
      "input_cell": "BAXO",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> DEPO.CLKn": {
      "input_cell": "DEPO",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> GOMO.CLKn": {
      "input_cell": "GOMO",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> YLOR.CLKn": {
      "input_cell": "YLOR",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> YZOS.CLKn": {
      "input_cell": "YZOS",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> ZEZY.CLKn": {
      "input_cell": "ZEZY",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> ZYTY.CLKn": {
      "input_cell": "ZYTY",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGA.qp -> ZYVE.CLKn": {
      "input_cell": "ZYVE",
      "input_port": "CLKn",
      "output_cell": "XEGA",
      "output_port": "qp"
    },
    "XEGE.qp -> WOXY.Dn": {
      "input_cell": "WOXY",
      "input_port": "Dn",
      "output_cell": "XEGE",
      "output_port": "qp"
    },
    "XEGU.qp -> ENEF.b": {
      "input_cell": "ENEF",
      "input_port": "b",
      "output_cell": "XEGU",
      "output_port": "qp"
    },
    "XEGU.qp -> FUGY.Dn": {
      "input_cell": "FUGY",
      "input_port": "Dn",
      "output_cell": "XEGU",
      "output_port": "qp"
    },
    "XEGY.qp -> XODU.Dp": {
      "input_cell": "XODU",
      "input_port": "Dp",
      "output_cell": "XEGY",
      "output_port": "qp"
    },
    "XEHE.qp -> BUS_VRAM_A11n.arg05": {
      "input_cell": "BUS_VRAM_A11n",
      "input_port": "arg05",
      "output_cell": "XEHE",
      "output_port": "qp"
    },
    "XEHO.qn -> XEHO.Dp": {
      "input_cell": "XEHO",
      "input_port": "Dp",
      "output_cell": "XEHO",
      "output_port": "qn"
    },
    "XEHO.qp -> ACAM.a": {
      "input_cell": "ACAM",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> ATAD.a": {
      "input_cell": "ATAD",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> MYLO.a": {
      "input_cell": "MYLO",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> RYBO.a": {
      "input_cell": "RYBO",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> XAJO.a": {
      "input_cell": "XAJO",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> XUGU.a": {
      "input_cell": "XUGU",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEHO.qp -> XUKE.a": {
      "input_cell": "XUKE",
      "input_port": "a",
      "output_cell": "XEHO",
      "output_port": "qp"
    },
    "XEJA.qp -> BUS_VRAM_A00n.arg03": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg03",
      "output_cell": "XEJA",
      "output_port": "qp"
    },
    "XEJU.qp -> YKOK.a": {
      "input_cell": "YKOK",
      "input_port": "a",
      "output_cell": "XEJU",
      "output_port": "qp"
    },
    "XEKA.qn -> YVUZ.a": {
      "input_cell": "YVUZ",
      "input_port": "a",
      "output_cell": "XEKA",
      "output_port": "qn"
    },
    "XELE.qp -> BUS_CPU_D01p.arg04": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg04",
      "output_cell": "XELE",
      "output_port": "qp"
    },
    "XELO.qp -> XALO.CLKp": {
      "input_cell": "XALO",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XANA.CLKp": {
      "input_cell": "XANA",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XERU.CLKp": {
      "input_cell": "XERU",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XOVA.CLKp": {
      "input_cell": "XOVA",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XUFU.CLKp": {
      "input_cell": "XUFU",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XUKY.CLKp": {
      "input_cell": "XUKY",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XUPO.CLKp": {
      "input_cell": "XUPO",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELO.qp -> XYZE.CLKp": {
      "input_cell": "XYZE",
      "input_port": "CLKp",
      "output_cell": "XELO",
      "output_port": "qp"
    },
    "XELY.qp -> WODA.SETn": {
      "input_cell": "WODA",
      "input_port": "SETn",
      "output_cell": "XELY",
      "output_port": "qp"
    },
    "XEMU.qp -> YDUF.Dp": {
      "input_cell": "YDUF",
      "input_port": "Dp",
      "output_cell": "XEMU",
      "output_port": "qp"
    },
    "XENA.qp -> WODU.a": {
      "input_cell": "WODU",
      "input_port": "a",
      "output_cell": "XENA",
      "output_port": "qp"
    },
    "XENO.qp -> VAMA.c": {
      "input_cell": "VAMA",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WESA.a": {
      "input_cell": "WESA",
      "input_port": "a",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WETA.c": {
      "input_cell": "WETA",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WETY.c": {
      "input_cell": "WETY",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WOFA.c": {
      "input_cell": "WOFA",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WORU.c": {
      "input_cell": "WORU",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENO.qp -> WYLE.c": {
      "input_cell": "WYLE",
      "input_port": "c",
      "output_cell": "XENO",
      "output_port": "qp"
    },
    "XENU.qp -> WEVO.b": {
      "input_cell": "WEVO",
      "input_port": "b",
      "output_cell": "XENU",
      "output_port": "qp"
    },
    "XENY.qp -> YWOS.b": {
      "input_cell": "YWOS",
      "input_port": "b",
      "output_cell": "XENY",
      "output_port": "qp"
    },
    "XEPA.qn -> ZEFE.a": {
      "input_cell": "ZEFE",
      "input_port": "a",
      "output_cell": "XEPA",
      "output_port": "qn"
    },
    "XEPE.qn -> ZOGY.a": {
      "input_cell": "ZOGY",
      "input_port": "a",
      "output_cell": "XEPE",
      "output_port": "qn"
    },
    "XEPO.qp -> WUVA.Dn": {
      "input_cell": "WUVA",
      "input_port": "Dn",
      "output_cell": "XEPO",
      "output_port": "qp"
    },
    "XEPU.qp -> BUS_CPU_D02p.arg05": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg05",
      "output_cell": "XEPU",
      "output_port": "qp"
    },
    "XERA.qp -> WATE.e": {
      "input_cell": "WATE",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WAVU.e": {
      "input_cell": "WAVU",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WEBU.e": {
      "input_cell": "WEBU",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WEPO.a": {
      "input_cell": "WEPO",
      "input_port": "a",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WETY.e": {
      "input_cell": "WETY",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WOFA.e": {
      "input_cell": "WOFA",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WORU.e": {
      "input_cell": "WORU",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WYBO.e": {
      "input_cell": "WYBO",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERA.qp -> WYLE.e": {
      "input_cell": "WYLE",
      "input_port": "e",
      "output_cell": "XERA",
      "output_port": "qp"
    },
    "XERE.qn -> YTYP.a": {
      "input_cell": "YTYP",
      "input_port": "a",
      "output_cell": "XERE",
      "output_port": "qn"
    },
    "XERO.qp -> BUS_CPU_D01p.arg06": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg06",
      "output_cell": "XERO",
      "output_port": "qp"
    },
    "XERU.qp -> WALY.a1": {
      "input_cell": "WALY",
      "input_port": "a1",
      "output_cell": "XERU",
      "output_port": "qp"
    },
    "XERU.qp -> XAJU.Dn": {
      "input_cell": "XAJU",
      "input_port": "Dn",
      "output_cell": "XERU",
      "output_port": "qp"
    },
    "XETE.qp -> WODA.Dp": {
      "input_cell": "WODA",
      "input_port": "Dp",
      "output_cell": "XETE",
      "output_port": "qp"
    },
    "XEVA.qp -> YWOS.d": {
      "input_cell": "YWOS",
      "input_port": "d",
      "output_cell": "XEVA",
      "output_port": "qp"
    },
    "XEXA.qn -> YVAC.a": {
      "input_cell": "YVAC",
      "input_port": "a",
      "output_cell": "XEXA",
      "output_port": "qn"
    },
    "XEXU.qp -> WORA.RSTn": {
      "input_cell": "WORA",
      "input_port": "RSTn",
      "output_cell": "XEXU",
      "output_port": "qp"
    },
    "XEZE.qp -> WUKO.a": {
      "input_cell": "WUKO",
      "input_port": "a",
      "output_cell": "XEZE",
      "output_port": "qp"
    },
    "XOBA.qp -> BUS_VRAM_A05n.arg00": {
      "input_cell": "BUS_VRAM_A05n",
      "input_port": "arg00",
      "output_cell": "XOBA",
      "output_port": "qp"
    },
    "XOBE.qn -> WYDA.Dn": {
      "input_cell": "WYDA",
      "input_port": "Dn",
      "output_cell": "XOBE",
      "output_port": "qn"
    },
    "XOBO.qp -> BUS_CPU_D05p.arg12": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg12",
      "output_cell": "XOBO",
      "output_port": "qp"
    },
    "XOCE.qp -> AJEP.b": {
      "input_cell": "AJEP",
      "input_port": "b",
      "output_cell": "XOCE",
      "output_port": "qp"
    },
    "XOCE.qp -> CARE.a": {
      "input_cell": "CARE",
      "input_port": "a",
      "output_cell": "XOCE",
      "output_port": "qp"
    },
    "XODO.qp -> XAPO.a": {
      "input_cell": "XAPO",
      "input_port": "a",
      "output_cell": "XODO",
      "output_port": "qp"
    },
    "XODU.qp -> AMEL.a": {
      "input_cell": "AMEL",
      "input_port": "a",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODU.qp -> APYH.a": {
      "input_cell": "APYH",
      "input_port": "a",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODU.qp -> PUHO.a": {
      "input_cell": "PUHO",
      "input_port": "a",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODU.qp -> XEGY.a": {
      "input_cell": "XEGY",
      "input_port": "a",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODU.qp -> XUGU.c": {
      "input_cell": "XUGU",
      "input_port": "c",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODU.qp -> XYLE.a": {
      "input_cell": "XYLE",
      "input_port": "a",
      "output_cell": "XODU",
      "output_port": "qp"
    },
    "XODY.qp -> BUS_VRAM_A03n.arg00": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg00",
      "output_cell": "XODY",
      "output_port": "qp"
    },
    "XOFO.qp -> PYNU.RSTp": {
      "input_cell": "PYNU",
      "input_port": "RSTp",
      "output_cell": "XOFO",
      "output_port": "qp"
    },
    "XOFO.qp -> XACO.a": {
      "input_cell": "XACO",
      "input_port": "a",
      "output_cell": "XOFO",
      "output_port": "qp"
    },
    "XOGA.qp -> WOKA.b": {
      "input_cell": "WOKA",
      "input_port": "b",
      "output_cell": "XOGA",
      "output_port": "qp"
    },
    "XOGY.qp -> WAFU.b": {
      "input_cell": "WAFU",
      "input_port": "b",
      "output_cell": "XOGY",
      "output_port": "qp"
    },
    "XOJA.qp -> WOMY.Dp": {
      "input_cell": "WOMY",
      "input_port": "Dp",
      "output_cell": "XOJA",
      "output_port": "qp"
    },
    "XOJA.qp -> XYME.a": {
      "input_cell": "XYME",
      "input_port": "a",
      "output_cell": "XOJA",
      "output_port": "qp"
    },
    "XOKE.qp -> BUS_CPU_D01p.arg13": {
      "input_cell": "BUS_CPU_D01p",
      "input_port": "arg13",
      "output_cell": "XOKE",
      "output_port": "qp"
    },
    "XOLA.qp -> WADO.a": {
      "input_cell": "WADO",
      "input_port": "a",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WATE.b": {
      "input_cell": "WATE",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WEBU.b": {
      "input_cell": "WEBU",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WETA.b": {
      "input_cell": "WETA",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WORU.b": {
      "input_cell": "WORU",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WYLE.b": {
      "input_cell": "WYLE",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLA.qp -> WYVO.b": {
      "input_cell": "WYVO",
      "input_port": "b",
      "output_cell": "XOLA",
      "output_port": "qp"
    },
    "XOLE.qp -> WEBA.RSTn": {
      "input_cell": "WEBA",
      "input_port": "RSTn",
      "output_cell": "XOLE",
      "output_port": "qp"
    },
    "XOLO.qn -> XOLO.Dp": {
      "input_cell": "XOLO",
      "input_port": "Dp",
      "output_cell": "XOLO",
      "output_port": "qn"
    },
    "XOLO.qp -> WUJU.Dn": {
      "input_cell": "WUJU",
      "input_port": "Dn",
      "output_cell": "XOLO",
      "output_port": "qp"
    },
    "XOLY.qn -> YHOK.a": {
      "input_cell": "YHOK",
      "input_port": "a",
      "output_cell": "XOLY",
      "output_port": "qn"
    },
    "XOMA.qp -> XELO.a": {
      "input_cell": "XELO",
      "input_port": "a",
      "output_cell": "XOMA",
      "output_port": "qp"
    },
    "XOMY.qn -> YVAP.a": {
      "input_cell": "YVAP",
      "input_port": "a",
      "output_cell": "XOMY",
      "output_port": "qn"
    },
    "XONA.qn -> KAHE.a0": {
      "input_cell": "KAHE",
      "input_port": "a0",
      "output_cell": "XONA",
      "output_port": "qn"
    },
    "XONA.qn -> KEDY.a": {
      "input_cell": "KEDY",
      "input_port": "a",
      "output_cell": "XONA",
      "output_port": "qn"
    },
    "XONA.qn -> KUPA.a0": {
      "input_cell": "KUPA",
      "input_port": "a0",
      "output_cell": "XONA",
      "output_port": "qn"
    },
    "XONA.qn -> XODO.b": {
      "input_cell": "XODO",
      "input_port": "b",
      "output_cell": "XONA",
      "output_port": "qn"
    },
    "XONA.qp -> XEBU.Dn": {
      "input_cell": "XEBU",
      "input_port": "Dn",
      "output_cell": "XONA",
      "output_port": "qp"
    },
    "XONO.qp -> PACY.mux": {
      "input_cell": "PACY",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PAWE.mux": {
      "input_cell": "PAWE",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PELO.mux": {
      "input_cell": "PELO",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> POBE.mux": {
      "input_cell": "POBE",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PONO.mux": {
      "input_cell": "PONO",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PUGU.mux": {
      "input_cell": "PUGU",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PULY.mux": {
      "input_cell": "PULY",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONO.qp -> PUTE.mux": {
      "input_cell": "PUTE",
      "input_port": "mux",
      "output_cell": "XONO",
      "output_port": "qp"
    },
    "XONU.qp -> BUS_VRAM_A00n.arg05": {
      "input_cell": "BUS_VRAM_A00n",
      "input_port": "arg05",
      "output_cell": "XONU",
      "output_port": "qp"
    },
    "XOPO.qp -> BUS_VRAM_A06n.arg00": {
      "input_cell": "BUS_VRAM_A06n",
      "input_port": "arg00",
      "output_cell": "XOPO",
      "output_port": "qp"
    },
    "XORA.qp -> XYDO.Dp": {
      "input_cell": "XYDO",
      "input_port": "Dp",
      "output_cell": "XORA",
      "output_port": "qp"
    },
    "XORE.qp -> WALU.a": {
      "input_cell": "WALU",
      "input_port": "a",
      "output_cell": "XORE",
      "output_port": "qp"
    },
    "XORE.qp -> WESY.a": {
      "input_cell": "WESY",
      "input_port": "a",
      "output_cell": "XORE",
      "output_port": "qp"
    },
    "XORE.qp -> XARE.a": {
      "input_cell": "XARE",
      "input_port": "a",
      "output_cell": "XORE",
      "output_port": "qp"
    },
    "XORE.qp -> XEBE.a": {
      "input_cell": "XEBE",
      "input_port": "a",
      "output_cell": "XORE",
      "output_port": "qp"
    },
    "XOSU.qp -> YDOT.a": {
      "input_cell": "YDOT",
      "input_port": "a",
      "output_cell": "XOSU",
      "output_port": "qp"
    },
    "XOSY.qp -> WERE.Dn": {
      "input_cell": "WERE",
      "input_port": "Dn",
      "output_cell": "XOSY",
      "output_port": "qp"
    },
    "XOTA.qp -> WUVU.CLKp": {
      "input_cell": "WUVU",
      "input_port": "CLKp",
      "output_cell": "XOTA",
      "output_port": "qp"
    },
    "XOTA.qp -> XYFY.a": {
      "input_cell": "XYFY",
      "input_port": "a",
      "output_cell": "XOTA",
      "output_port": "qp"
    },
    "XOTE.qp -> GEGU.Dn": {
      "input_cell": "GEGU",
      "input_port": "Dn",
      "output_cell": "XOTE",
      "output_port": "qp"
    },
    "XOTE.qp -> GOJU.b": {
      "input_cell": "GOJU",
      "input_port": "b",
      "output_cell": "XOTE",
      "output_port": "qp"
    },
    "XOTU.qp -> XYRA.Dn": {
      "input_cell": "XYRA",
      "input_port": "Dn",
      "output_cell": "XOTU",
      "output_port": "qp"
    },
    "XOVA.qp -> WALY.a2": {
      "input_cell": "WALY",
      "input_port": "a2",
      "output_cell": "XOVA",
      "output_port": "qp"
    },
    "XOVA.qp -> XUNO.Dn": {
      "input_cell": "XUNO",
      "input_port": "Dn",
      "output_cell": "XOVA",
      "output_port": "qp"
    },
    "XOVU.qp -> LAMY.a": {
      "input_cell": "LAMY",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> LUNU.a": {
      "input_cell": "LUNU",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> TESO.a": {
      "input_cell": "TESO",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> TULA.a": {
      "input_cell": "TULA",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> TUWU.a": {
      "input_cell": "TUWU",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> VUNE.a": {
      "input_cell": "VUNE",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> WUBU.a": {
      "input_cell": "WUBU",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOVU.qp -> XYVE.a": {
      "input_cell": "XYVE",
      "input_port": "a",
      "output_cell": "XOVU",
      "output_port": "qp"
    },
    "XOWO.qp -> WEZE.Dn": {
      "input_cell": "WEZE",
      "input_port": "Dn",
      "output_cell": "XOWO",
      "output_port": "qp"
    },
    "XOZY.qp -> XAJU.OEn": {
      "input_cell": "XAJU",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XARY.OEn": {
      "input_cell": "XARY",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XAWO.OEn": {
      "input_cell": "XAWO",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XAXA.OEn": {
      "input_cell": "XAXA",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XOBO.OEn": {
      "input_cell": "XOBO",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XOKE.OEn": {
      "input_cell": "XOKE",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XUBY.OEn": {
      "input_cell": "XUBY",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XOZY.qp -> XUNO.OEn": {
      "input_cell": "XUNO",
      "input_port": "OEn",
      "output_cell": "XOZY",
      "output_port": "qp"
    },
    "XUBO.qp -> VYXE.CLKp": {
      "input_cell": "VYXE",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> WEXU.CLKp": {
      "input_cell": "WEXU",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> WOKY.CLKp": {
      "input_cell": "WOKY",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> WYMO.CLKp": {
      "input_cell": "WYMO",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> XAFO.CLKp": {
      "input_cell": "XAFO",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> XONA.CLKp": {
      "input_cell": "XONA",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> XYLO.CLKp": {
      "input_cell": "XYLO",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBO.qp -> XYMO.CLKp": {
      "input_cell": "XYMO",
      "input_port": "CLKp",
      "output_cell": "XUBO",
      "output_port": "qp"
    },
    "XUBY.qp -> BUS_CPU_D03p.arg13": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg13",
      "output_cell": "XUBY",
      "output_port": "qp"
    },
    "XUCE.qp -> WAVO.Dn": {
      "input_cell": "WAVO",
      "input_port": "Dn",
      "output_cell": "XUCE",
      "output_port": "qp"
    },
    "XUCO.qp -> YDOT.c": {
      "input_cell": "YDOT",
      "input_port": "c",
      "output_cell": "XUCO",
      "output_port": "qp"
    },
    "XUCY.qp -> WAWE.OEn": {
      "input_cell": "WAWE",
      "input_port": "OEn",
      "output_cell": "XUCY",
      "output_port": "qp"
    },
    "XUCY.qp -> WOLU.OEn": {
      "input_cell": "WOLU",
      "input_port": "OEn",
      "output_cell": "XUCY",
      "output_port": "qp"
    },
    "XUCY.qp -> WUDO.OEn": {
      "input_cell": "WUDO",
      "input_port": "OEn",
      "output_cell": "XUCY",
      "output_port": "qp"
    },
    "XUCY.qp -> XONU.OEn": {
      "input_cell": "XONU",
      "input_port": "OEn",
      "output_cell": "XUCY",
      "output_port": "qp"
    },
    "XUDY.qp -> WOHU.b": {
      "input_cell": "WOHU",
      "input_port": "b",
      "output_cell": "XUDY",
      "output_port": "qp"
    },
    "XUFA.qp -> WANE.a": {
      "input_cell": "WANE",
      "input_port": "a",
      "output_cell": "XUFA",
      "output_port": "qp"
    },
    "XUFO.qp -> YHAL.Dn": {
      "input_cell": "YHAL",
      "input_port": "Dn",
      "output_cell": "XUFO",
      "output_port": "qp"
    },
    "XUFU.qp -> WALY.a3": {
      "input_cell": "WALY",
      "input_port": "a3",
      "output_cell": "XUFU",
      "output_port": "qp"
    },
    "XUFU.qp -> XARY.Dn": {
      "input_cell": "XARY",
      "input_port": "Dn",
      "output_cell": "XUFU",
      "output_port": "qp"
    },
    "XUFY.qp -> XOZY.a": {
      "input_cell": "XOZY",
      "input_port": "a",
      "output_cell": "XUFY",
      "output_port": "qp"
    },
    "XUGU.qp -> XANO.a": {
      "input_cell": "XANO",
      "input_port": "a",
      "output_cell": "XUGU",
      "output_port": "qp"
    },
    "XUHA.qp -> ASUM.Dn": {
      "input_cell": "ASUM",
      "input_port": "Dn",
      "output_cell": "XUHA",
      "output_port": "qp"
    },
    "XUHA.qp -> XONU.Dn": {
      "input_cell": "XONU",
      "input_port": "Dn",
      "output_cell": "XUHA",
      "output_port": "qp"
    },
    "XUHO.qp -> WUBU.b": {
      "input_cell": "WUBU",
      "input_port": "b",
      "output_cell": "XUHO",
      "output_port": "qp"
    },
    "XUHY.qp -> WOJY.Dn": {
      "input_cell": "WOJY",
      "input_port": "Dn",
      "output_cell": "XUHY",
      "output_port": "qp"
    },
    "XUJA.qp -> ASYT.b": {
      "input_cell": "ASYT",
      "input_port": "b",
      "output_cell": "XUJA",
      "output_port": "qp"
    },
    "XUJO.qp -> WEKA.a": {
      "input_cell": "WEKA",
      "input_port": "a",
      "output_cell": "XUJO",
      "output_port": "qp"
    },
    "XUJY.qp -> BYCU.b": {
      "input_cell": "BYCU",
      "input_port": "b",
      "output_cell": "XUJY",
      "output_port": "qp"
    },
    "XUKE.qp -> XEGY.b": {
      "input_cell": "XEGY",
      "input_port": "b",
      "output_cell": "XUKE",
      "output_port": "qp"
    },
    "XUKE.qp -> XYLE.b": {
      "input_cell": "XYLE",
      "input_port": "b",
      "output_cell": "XUKE",
      "output_port": "qp"
    },
    "XUKU.qp -> XETE.SETn": {
      "input_cell": "XETE",
      "input_port": "SETn",
      "output_cell": "XUKU",
      "output_port": "qp"
    },
    "XUKY.qp -> WUFU.a3": {
      "input_cell": "WUFU",
      "input_port": "a3",
      "output_cell": "XUKY",
      "output_port": "qp"
    },
    "XUKY.qp -> XOKE.Dn": {
      "input_cell": "XOKE",
      "input_port": "Dn",
      "output_cell": "XUKY",
      "output_port": "qp"
    },
    "XULA.qp -> MABY.a": {
      "input_cell": "MABY",
      "input_port": "a",
      "output_cell": "XULA",
      "output_port": "qp"
    },
    "XULA.qp -> NULY.b": {
      "input_cell": "NULY",
      "input_port": "b",
      "output_cell": "XULA",
      "output_port": "qp"
    },
    "XULA.qp -> WELE.a": {
      "input_cell": "WELE",
      "input_port": "a",
      "output_cell": "XULA",
      "output_port": "qp"
    },
    "XULO.qp -> BUS_VRAM_A03n.arg03": {
      "input_cell": "BUS_VRAM_A03n",
      "input_port": "arg03",
      "output_cell": "XULO",
      "output_port": "qp"
    },
    "XUNA.qp -> BUS_CPU_D04p.arg05": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg05",
      "output_cell": "XUNA",
      "output_port": "qp"
    },
    "XUNO.qp -> BUS_CPU_D02p.arg13": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg13",
      "output_cell": "XUNO",
      "output_port": "qp"
    },
    "XUNY.qn -> YFUN.a": {
      "input_cell": "YFUN",
      "input_port": "a",
      "output_cell": "XUNY",
      "output_port": "qn"
    },
    "XUPA.qp -> APAG.a0": {
      "input_cell": "APAG",
      "input_port": "a0",
      "output_cell": "XUPA",
      "output_port": "qp"
    },
    "XUPO.qp -> WALY.a0": {
      "input_cell": "WALY",
      "input_port": "a0",
      "output_cell": "XUPO",
      "output_port": "qp"
    },
    "XUPO.qp -> XAXA.Dn": {
      "input_cell": "XAXA",
      "input_port": "Dn",
      "output_cell": "XUPO",
      "output_port": "qp"
    },
    "XUPY.qp -> AWOH.a": {
      "input_cell": "AWOH",
      "input_port": "a",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUPY.qp -> BYBA.CLKp": {
      "input_cell": "BYBA",
      "input_port": "CLKp",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUPY.qp -> CATU.CLKp": {
      "input_cell": "CATU",
      "input_port": "CLKp",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUPY.qp -> CENO.CLKp": {
      "input_cell": "CENO",
      "input_port": "CLKp",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUPY.qp -> CYKE.a": {
      "input_cell": "CYKE",
      "input_port": "a",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUPY.qp -> GAVA.b": {
      "input_cell": "GAVA",
      "input_port": "b",
      "output_cell": "XUPY",
      "output_port": "qp"
    },
    "XUQU.qp -> ABEM.Dn": {
      "input_cell": "ABEM",
      "input_port": "Dn",
      "output_cell": "XUQU",
      "output_port": "qp"
    },
    "XURA.qp -> WEDE.b": {
      "input_cell": "WEDE",
      "input_port": "b",
      "output_cell": "XURA",
      "output_port": "qp"
    },
    "XURY.qn -> YBOX.a": {
      "input_cell": "YBOX",
      "input_port": "a",
      "output_cell": "XURY",
      "output_port": "qn"
    },
    "XUSO.qp -> ERUC.b": {
      "input_cell": "ERUC",
      "input_port": "b",
      "output_cell": "XUSO",
      "output_port": "qp"
    },
    "XUSO.qp -> GEJY.a0": {
      "input_cell": "GEJY",
      "input_port": "a0",
      "output_cell": "XUSO",
      "output_port": "qp"
    },
    "XUSY.qp -> VAMA.d": {
      "input_cell": "VAMA",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WAGE.d": {
      "input_cell": "WAGE",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WALO.a": {
      "input_cell": "WALO",
      "input_port": "a",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WAVU.d": {
      "input_cell": "WAVU",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WEBU.d": {
      "input_cell": "WEBU",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WETA.d": {
      "input_cell": "WETA",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WOFA.d": {
      "input_cell": "WOFA",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WORU.d": {
      "input_cell": "WORU",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUSY.qp -> WYVO.d": {
      "input_cell": "WYVO",
      "input_port": "d",
      "output_cell": "XUSY",
      "output_port": "qp"
    },
    "XUTE.qp -> YRAD.Dn": {
      "input_cell": "YRAD",
      "input_port": "Dn",
      "output_cell": "XUTE",
      "output_port": "qp"
    },
    "XUTO.qp -> WUJE.RSTp": {
      "input_cell": "WUJE",
      "input_port": "RSTp",
      "output_cell": "XUTO",
      "output_port": "qp"
    },
    "XUVO.qp -> BUS_CPU_D03p.arg04": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg04",
      "output_cell": "XUVO",
      "output_port": "qp"
    },
    "XUVY.qn -> YMAM.a": {
      "input_cell": "YMAM",
      "input_port": "a",
      "output_cell": "XUVY",
      "output_port": "qn"
    },
    "XUXU.qp -> BUS_VRAM_A01n.arg00": {
      "input_cell": "BUS_VRAM_A01n",
      "input_port": "arg00",
      "output_cell": "XUXU",
      "output_port": "qp"
    },
    "XUZO.qn -> YFOP.a": {
      "input_cell": "YFOP",
      "input_port": "a",
      "output_cell": "XUZO",
      "output_port": "qn"
    },
    "XYBA.qn -> YCAH.a": {
      "input_cell": "YCAH",
      "input_port": "a",
      "output_cell": "XYBA",
      "output_port": "qn"
    },
    "XYBO.qp -> BUS_VRAM_A07n.arg00": {
      "input_cell": "BUS_VRAM_A07n",
      "input_port": "arg00",
      "output_cell": "XYBO",
      "output_port": "qp"
    },
    "XYDO.qp -> AHAL.a": {
      "input_cell": "AHAL",
      "input_port": "a",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> BABE.a": {
      "input_cell": "BABE",
      "input_port": "a",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> NYTU.a": {
      "input_cell": "NYTU",
      "input_port": "a",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> PAHO.Dp": {
      "input_cell": "PAHO",
      "input_port": "Dp",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> TOCA.a": {
      "input_cell": "TOCA",
      "input_port": "a",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> XAJO.b": {
      "input_cell": "XAJO",
      "input_port": "b",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYDO.qp -> XORA.a": {
      "input_cell": "XORA",
      "input_port": "a",
      "output_cell": "XYDO",
      "output_port": "qp"
    },
    "XYFE.qp -> YNEV.Dn": {
      "input_cell": "YNEV",
      "input_port": "Dn",
      "output_cell": "XYFE",
      "output_port": "qp"
    },
    "XYFY.qp -> WOSU.CLKp": {
      "input_cell": "WOSU",
      "input_port": "CLKp",
      "output_cell": "XYFY",
      "output_port": "qp"
    },
    "XYGO.qp -> WANA.Dn": {
      "input_cell": "WANA",
      "input_port": "Dn",
      "output_cell": "XYGO",
      "output_port": "qp"
    },
    "XYGU.qp -> BUS_CPU_D03p.arg05": {
      "input_cell": "BUS_CPU_D03p",
      "input_port": "arg05",
      "output_cell": "XYGU",
      "output_port": "qp"
    },
    "XYHA.qp -> ZENE.CLKn": {
      "input_cell": "ZENE",
      "input_port": "CLKn",
      "output_cell": "XYHA",
      "output_port": "qp"
    },
    "XYHA.qp -> ZURO.CLKn": {
      "input_cell": "ZURO",
      "input_port": "CLKn",
      "output_cell": "XYHA",
      "output_port": "qp"
    },
    "XYHA.qp -> ZURY.CLKn": {
      "input_cell": "ZURY",
      "input_port": "CLKn",
      "output_cell": "XYHA",
      "output_port": "qp"
    },
    "XYHA.qp -> ZYLU.CLKn": {
      "input_cell": "ZYLU",
      "input_port": "CLKn",
      "output_cell": "XYHA",
      "output_port": "qp"
    },
    "XYJU.qp -> GYKY.b": {
      "input_cell": "GYKY",
      "input_port": "b",
      "output_cell": "XYJU",
      "output_port": "qp"
    },
    "XYJU.qp -> WYGA.Dn": {
      "input_cell": "WYGA",
      "input_port": "Dn",
      "output_cell": "XYJU",
      "output_port": "qp"
    },
    "XYKE.qp -> WEDY.b": {
      "input_cell": "WEDY",
      "input_port": "b",
      "output_cell": "XYKE",
      "output_port": "qp"
    },
    "XYKY.qn -> XACA.Dp": {
      "input_cell": "XACA",
      "input_port": "Dp",
      "output_cell": "XYKY",
      "output_port": "qn"
    },
    "XYKY.qp -> YLOR.Dn": {
      "input_cell": "YLOR",
      "input_port": "Dn",
      "output_cell": "XYKY",
      "output_port": "qp"
    },
    "XYLA.qp -> GEGA.b": {
      "input_cell": "GEGA",
      "input_port": "b",
      "output_cell": "XYLA",
      "output_port": "qp"
    },
    "XYLA.qp -> WEJA.b": {
      "input_cell": "WEJA",
      "input_port": "b",
      "output_cell": "XYLA",
      "output_port": "qp"
    },
    "XYLE.qp -> XORA.b": {
      "input_cell": "XORA",
      "input_port": "b",
      "output_cell": "XYLE",
      "output_port": "qp"
    },
    "XYLO.qn -> AROR.b": {
      "input_cell": "AROR",
      "input_port": "b",
      "output_cell": "XYLO",
      "output_port": "qn"
    },
    "XYLO.qn -> WOXA.a": {
      "input_cell": "WOXA",
      "input_port": "a",
      "output_cell": "XYLO",
      "output_port": "qn"
    },
    "XYLO.qn -> XULA.a": {
      "input_cell": "XULA",
      "input_port": "a",
      "output_cell": "XYLO",
      "output_port": "qn"
    },
    "XYLO.qp -> XERO.Dn": {
      "input_cell": "XERO",
      "input_port": "Dn",
      "output_cell": "XYLO",
      "output_port": "qp"
    },
    "XYLY.qp -> WEKU.a": {
      "input_cell": "WEKU",
      "input_port": "a",
      "output_cell": "XYLY",
      "output_port": "qp"
    },
    "XYME.qp -> ELYC.OEn": {
      "input_cell": "ELYC",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> EZOC.OEn": {
      "input_cell": "EZOC",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> WABO.OEn": {
      "input_cell": "WABO",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> WATO.OEn": {
      "input_cell": "WATO",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> WOCY.OEn": {
      "input_cell": "WOCY",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> WYWY.OEn": {
      "input_cell": "WYWY",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> YBUK.OEn": {
      "input_cell": "YBUK",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> YKOZ.OEn": {
      "input_cell": "YKOZ",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> ZUDO.OEn": {
      "input_cell": "ZUDO",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYME.qp -> ZYTO.OEn": {
      "input_cell": "ZYTO",
      "input_port": "OEn",
      "output_cell": "XYME",
      "output_port": "qp"
    },
    "XYMO.qn -> FUFO.a": {
      "input_cell": "FUFO",
      "input_port": "a",
      "output_cell": "XYMO",
      "output_port": "qn"
    },
    "XYMO.qn -> GEJY.a1": {
      "input_cell": "GEJY",
      "input_port": "a1",
      "output_cell": "XYMO",
      "output_port": "qn"
    },
    "XYMO.qn -> GOVU.a": {
      "input_cell": "GOVU",
      "input_port": "a",
      "output_cell": "XYMO",
      "output_port": "qn"
    },
    "XYMO.qp -> WYJU.Dn": {
      "input_cell": "WYJU",
      "input_port": "Dn",
      "output_cell": "XYMO",
      "output_port": "qp"
    },
    "XYMU.qn -> AJON.b": {
      "input_cell": "AJON",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> ASAM.b": {
      "input_cell": "ASAM",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> AZEM.a": {
      "input_cell": "AZEM",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> BUZA.b": {
      "input_cell": "BUZA",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> LOBY.a": {
      "input_cell": "LOBY",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> LURY.b": {
      "input_cell": "LURY",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> LYZU.RSTn": {
      "input_cell": "LYZU",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> NYZE.RSTn": {
      "input_cell": "NYZE",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> PAHA.a": {
      "input_cell": "PAHA",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> PAHO.RSTn": {
      "input_cell": "PAHO",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> PUXA.RSTn": {
      "input_cell": "PUXA",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> PYGO.RSTn": {
      "input_cell": "PYGO",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> RENE.RSTn": {
      "input_cell": "RENE",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> ROPY.a": {
      "input_cell": "ROPY",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> RYFA.RSTn": {
      "input_cell": "RYFA",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> SADU.a": {
      "input_cell": "SADU",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> SEBA.RSTn": {
      "input_cell": "SEBA",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> SUVU.a": {
      "input_cell": "SUVU",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> TEPA.a": {
      "input_cell": "TEPA",
      "input_port": "a",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> TOBU.RSTn": {
      "input_cell": "TOBU",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> VONU.RSTn": {
      "input_cell": "VONU",
      "input_port": "RSTn",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> XANE.b": {
      "input_cell": "XANE",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYMU.qn -> XATY.b": {
      "input_cell": "XATY",
      "input_port": "b",
      "output_cell": "XYMU",
      "output_port": "qn"
    },
    "XYNA.qp -> WAXE.Dn": {
      "input_cell": "WAXE",
      "input_port": "Dn",
      "output_cell": "XYNA",
      "output_port": "qp"
    },
    "XYNE.qp -> BUS_VRAM_A02n.arg00": {
      "input_cell": "BUS_VRAM_A02n",
      "input_port": "arg00",
      "output_cell": "XYNE",
      "output_port": "qp"
    },
    "XYNU.qp -> WAJA.Dn": {
      "input_cell": "WAJA",
      "input_port": "Dn",
      "output_cell": "XYNU",
      "output_port": "qp"
    },
    "XYNY.qp -> WUJE.SETp": {
      "input_cell": "WUJE",
      "input_port": "SETp",
      "output_cell": "XYNY",
      "output_port": "qp"
    },
    "XYRA.qp -> BUS_SPR_I3.arg09": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg09",
      "output_cell": "XYRA",
      "output_port": "qp"
    },
    "XYRE.qp -> BUS_SPR_I3.arg04": {
      "input_cell": "BUS_SPR_I3",
      "input_port": "arg04",
      "output_cell": "XYRE",
      "output_port": "qp"
    },
    "XYRU.qp -> WYFU.SETn": {
      "input_cell": "WYFU",
      "input_port": "SETn",
      "output_cell": "XYRU",
      "output_port": "qp"
    },
    "XYSO.qp -> AVER.b": {
      "input_cell": "AVER",
      "input_port": "b",
      "output_cell": "XYSO",
      "output_port": "qp"
    },
    "XYTO.qp -> BUS_OAM_DB06n.arg02": {
      "input_cell": "BUS_OAM_DB06n",
      "input_port": "arg02",
      "output_cell": "XYTO",
      "output_port": "qp"
    },
    "XYVA.qp -> XOTA.a": {
      "input_cell": "XOTA",
      "input_port": "a",
      "output_cell": "XYVA",
      "output_port": "qp"
    },
    "XYVE.qp -> WUFY.RSTn": {
      "input_cell": "WUFY",
      "input_port": "RSTn",
      "output_cell": "XYVE",
      "output_port": "qp"
    },
    "XYVO.qp -> ALES.a": {
      "input_cell": "ALES",
      "input_port": "a",
      "output_cell": "XYVO",
      "output_port": "qp"
    },
    "XYVO.qp -> POPU.Dp": {
      "input_cell": "POPU",
      "input_port": "Dp",
      "output_cell": "XYVO",
      "output_port": "qp"
    },
    "XYZE.qp -> WUFU.a1": {
      "input_cell": "WUFU",
      "input_port": "a1",
      "output_cell": "XYZE",
      "output_port": "qp"
    },
    "XYZE.qp -> XOBO.Dn": {
      "input_cell": "XOBO",
      "input_port": "Dn",
      "output_cell": "XYZE",
      "output_port": "qp"
    },
    "YAZA.qp -> YULA.b": {
      "input_cell": "YULA",
      "input_port": "b",
      "output_cell": "YAZA",
      "output_port": "qp"
    },
    "YBED.qn -> ZYKU.a": {
      "input_cell": "ZYKU",
      "input_port": "a",
      "output_cell": "YBED",
      "output_port": "qn"
    },
    "YBER.qp -> ZARO.Dn": {
      "input_cell": "ZARO",
      "input_port": "Dn",
      "output_cell": "YBER",
      "output_port": "qp"
    },
    "YBEZ.qp -> FOVE.d": {
      "input_cell": "FOVE",
      "input_port": "d",
      "output_cell": "YBEZ",
      "output_port": "qp"
    },
    "YBEZ.qp -> WASE.a": {
      "input_cell": "WASE",
      "input_port": "a",
      "output_cell": "YBEZ",
      "output_port": "qp"
    },
    "YBEZ.qp -> XOJA.a": {
      "input_cell": "XOJA",
      "input_port": "a",
      "output_cell": "YBEZ",
      "output_port": "qp"
    },
    "YBOG.qp -> GOPU.b": {
      "input_cell": "GOPU",
      "input_port": "b",
      "output_cell": "YBOG",
      "output_port": "qp"
    },
    "YBOG.qp -> WUNE.Dn": {
      "input_cell": "WUNE",
      "input_port": "Dn",
      "output_cell": "YBOG",
      "output_port": "qp"
    },
    "YBOX.qp -> YKOK.d": {
      "input_cell": "YKOK",
      "input_port": "d",
      "output_cell": "YBOX",
      "output_port": "qp"
    },
    "YBUK.qp -> BUS_SPR_L0.arg06": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg06",
      "output_cell": "YBUK",
      "output_port": "qp"
    },
    "YCAH.qp -> ZURE.b": {
      "input_cell": "ZURE",
      "input_port": "b",
      "output_cell": "YCAH",
      "output_port": "qp"
    },
    "YCEB.qn -> XELE.Dp": {
      "input_cell": "XELE",
      "input_port": "Dp",
      "output_cell": "YCEB",
      "output_port": "qn"
    },
    "YCEB.qp -> XEGU.Dn": {
      "input_cell": "XEGU",
      "input_port": "Dn",
      "output_cell": "YCEB",
      "output_port": "qp"
    },
    "YCOL.qn -> XOSU.a": {
      "input_cell": "XOSU",
      "input_port": "a",
      "output_cell": "YCOL",
      "output_port": "qn"
    },
    "YDAJ.qp -> ZURE.c": {
      "input_cell": "ZURE",
      "input_port": "c",
      "output_cell": "YDAJ",
      "output_port": "qp"
    },
    "YDOT.qp -> YBEZ.c": {
      "input_cell": "YBEZ",
      "input_port": "c",
      "output_cell": "YDOT",
      "output_port": "qp"
    },
    "YDUF.qn -> WUCO.Dn": {
      "input_cell": "WUCO",
      "input_port": "Dn",
      "output_cell": "YDUF",
      "output_port": "qn"
    },
    "YDUG.qp -> FEFY.e": {
      "input_cell": "FEFY",
      "input_port": "e",
      "output_cell": "YDUG",
      "output_port": "qp"
    },
    "YDUG.qp -> GUVA.a": {
      "input_cell": "GUVA",
      "input_port": "a",
      "output_cell": "YDUG",
      "output_port": "qp"
    },
    "YDUG.qp -> WEFU.a": {
      "input_cell": "WEFU",
      "input_port": "a",
      "output_cell": "YDUG",
      "output_port": "qp"
    },
    "YDYV.qn -> YFAP.Dp": {
      "input_cell": "YFAP",
      "input_port": "Dp",
      "output_cell": "YDYV",
      "output_port": "qn"
    },
    "YDYV.qp -> XUSO.Dn": {
      "input_cell": "XUSO",
      "input_port": "Dn",
      "output_cell": "YDYV",
      "output_port": "qp"
    },
    "YFAG.qp -> WECO.CLKp": {
      "input_cell": "WECO",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> WUHA.CLKp": {
      "input_cell": "WUHA",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> WYNA.CLKp": {
      "input_cell": "WYNA",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> XABE.CLKp": {
      "input_cell": "XABE",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> XEKA.CLKp": {
      "input_cell": "XEKA",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> XOLY.CLKp": {
      "input_cell": "XOLY",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> XOMY.CLKp": {
      "input_cell": "XOMY",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAG.qp -> XYBA.CLKp": {
      "input_cell": "XYBA",
      "input_port": "CLKp",
      "output_cell": "YFAG",
      "output_port": "qp"
    },
    "YFAP.qp -> BUS_CPU_D00p.arg05": {
      "input_cell": "BUS_CPU_D00p",
      "input_port": "arg05",
      "output_cell": "YFAP",
      "output_port": "qp"
    },
    "YFEL.qn -> WEWY.CLKp": {
      "input_cell": "WEWY",
      "input_port": "CLKp",
      "output_cell": "YFEL",
      "output_port": "qn"
    },
    "YFEL.qn -> YFEL.Dp": {
      "input_cell": "YFEL",
      "input_port": "Dp",
      "output_cell": "YFEL",
      "output_port": "qn"
    },
    "YFEL.qp -> FETO.a": {
      "input_cell": "FETO",
      "input_port": "a",
      "output_cell": "YFEL",
      "output_port": "qp"
    },
    "YFEL.qp -> GUSE.Dn": {
      "input_cell": "GUSE",
      "input_port": "Dn",
      "output_cell": "YFEL",
      "output_port": "qp"
    },
    "YFOC.qp -> XEDY.Dp": {
      "input_cell": "XEDY",
      "input_port": "Dp",
      "output_cell": "YFOC",
      "output_port": "qp"
    },
    "YFOP.qp -> YLEV.c": {
      "input_cell": "YLEV",
      "input_port": "c",
      "output_cell": "YFOP",
      "output_port": "qp"
    },
    "YFOT.qp -> XADU.Dp": {
      "input_cell": "XADU",
      "input_port": "Dp",
      "output_cell": "YFOT",
      "output_port": "qp"
    },
    "YFUN.qp -> XEBA.b": {
      "input_cell": "XEBA",
      "input_port": "b",
      "output_cell": "YFUN",
      "output_port": "qp"
    },
    "YGAJ.qn -> ZATE.a": {
      "input_cell": "ZATE",
      "input_port": "a",
      "output_cell": "YGAJ",
      "output_port": "qn"
    },
    "YGEM.qp -> FOVE.a": {
      "input_cell": "FOVE",
      "input_port": "a",
      "output_cell": "YGEM",
      "output_port": "qp"
    },
    "YGEM.qp -> GUZE.a": {
      "input_cell": "GUZE",
      "input_port": "a",
      "output_cell": "YGEM",
      "output_port": "qp"
    },
    "YGUM.qp -> YPOZ.Dn": {
      "input_cell": "YPOZ",
      "input_port": "Dn",
      "output_cell": "YGUM",
      "output_port": "qp"
    },
    "YGUS.qp -> ZETU.Dn": {
      "input_cell": "ZETU",
      "input_port": "Dn",
      "output_cell": "YGUS",
      "output_port": "qp"
    },
    "YHAL.qp -> BUS_SPR_I5.arg09": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg09",
      "output_cell": "YHAL",
      "output_port": "qp"
    },
    "YHOK.qp -> ZURE.a": {
      "input_cell": "ZURE",
      "input_port": "a",
      "output_cell": "YHOK",
      "output_port": "qp"
    },
    "YJEM.qp -> BUS_SPR_L2.arg03": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg03",
      "output_cell": "YJEM",
      "output_port": "qp"
    },
    "YJEX.qp -> FECO.b": {
      "input_cell": "FECO",
      "input_port": "b",
      "output_cell": "YJEX",
      "output_port": "qp"
    },
    "YJEX.qp -> GAVO.Dn": {
      "input_cell": "GAVO",
      "input_port": "Dn",
      "output_cell": "YJEX",
      "output_port": "qp"
    },
    "YKOK.qp -> XAGE.b": {
      "input_cell": "XAGE",
      "input_port": "b",
      "output_cell": "YKOK",
      "output_port": "qp"
    },
    "YKOZ.qp -> BUS_SPR_L1.arg06": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg06",
      "output_cell": "YKOZ",
      "output_port": "qp"
    },
    "YKUK.qp -> ZABY.Dn": {
      "input_cell": "ZABY",
      "input_port": "Dn",
      "output_cell": "YKUK",
      "output_port": "qp"
    },
    "YLAH.qn -> ZEBA.a": {
      "input_cell": "ZEBA",
      "input_port": "a",
      "output_cell": "YLAH",
      "output_port": "qn"
    },
    "YLEV.qp -> YGEM.b": {
      "input_cell": "YGEM",
      "input_port": "b",
      "output_cell": "YLEV",
      "output_port": "qp"
    },
    "YLOR.qp -> ZAGO.a": {
      "input_cell": "ZAGO",
      "input_port": "a",
      "output_cell": "YLOR",
      "output_port": "qp"
    },
    "YLOV.qp -> ZUKE.Dn": {
      "input_cell": "ZUKE",
      "input_port": "Dn",
      "output_cell": "YLOV",
      "output_port": "qp"
    },
    "YLOZ.qp -> FEFY.b": {
      "input_cell": "FEFY",
      "input_port": "b",
      "output_cell": "YLOZ",
      "output_port": "qp"
    },
    "YLOZ.qp -> GYFY.a": {
      "input_cell": "GYFY",
      "input_port": "a",
      "output_cell": "YLOZ",
      "output_port": "qp"
    },
    "YLOZ.qp -> WEBO.a": {
      "input_cell": "WEBO",
      "input_port": "a",
      "output_cell": "YLOZ",
      "output_port": "qp"
    },
    "YLYC.qp -> ZONE.a": {
      "input_cell": "ZONE",
      "input_port": "a",
      "output_cell": "YLYC",
      "output_port": "qp"
    },
    "YMAM.qp -> YLEV.a": {
      "input_cell": "YLEV",
      "input_port": "a",
      "output_cell": "YMAM",
      "output_port": "qp"
    },
    "YMEM.qn -> XUCO.a": {
      "input_cell": "XUCO",
      "input_port": "a",
      "output_cell": "YMEM",
      "output_port": "qn"
    },
    "YMEV.qp -> XOBE.Dp": {
      "input_cell": "XOBE",
      "input_port": "Dp",
      "output_cell": "YMEV",
      "output_port": "qp"
    },
    "YNAZ.qp -> XAGE.c": {
      "input_cell": "XAGE",
      "input_port": "c",
      "output_cell": "YNAZ",
      "output_port": "qp"
    },
    "YNEP.qn -> ZEJO.a": {
      "input_cell": "ZEJO",
      "input_port": "a",
      "output_cell": "YNEP",
      "output_port": "qn"
    },
    "YNEV.qp -> BUS_SPR_I2.arg09": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg09",
      "output_cell": "YNEV",
      "output_port": "qp"
    },
    "YNYC.qp -> ZOFE.a": {
      "input_cell": "ZOFE",
      "input_port": "a",
      "output_cell": "YNYC",
      "output_port": "qp"
    },
    "YPOD.qn -> ZYWU.a": {
      "input_cell": "ZYWU",
      "input_port": "a",
      "output_cell": "YPOD",
      "output_port": "qn"
    },
    "YPON.qp -> BUS_CPU_D02p.arg04": {
      "input_cell": "BUS_CPU_D02p",
      "input_port": "arg04",
      "output_cell": "YPON",
      "output_port": "qp"
    },
    "YPOZ.qp -> BUS_SPR_L1.arg07": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg07",
      "output_cell": "YPOZ",
      "output_port": "qp"
    },
    "YPUK.qp -> XEBA.d": {
      "input_cell": "XEBA",
      "input_port": "d",
      "output_cell": "YPUK",
      "output_port": "qp"
    },
    "YPUR.qp -> DESU.Dp": {
      "input_cell": "DESU",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> EBOW.Dp": {
      "input_cell": "EBOW",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> EROL.Dp": {
      "input_cell": "EROL",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> FOZY.Dp": {
      "input_cell": "FOZY",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> FUBY.Dp": {
      "input_cell": "FUBY",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> XABE.Dp": {
      "input_cell": "XABE",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> XUZO.Dp": {
      "input_cell": "XUZO",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> YMEM.Dp": {
      "input_cell": "YMEM",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> ZOLA.Dp": {
      "input_cell": "ZOLA",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YPUR.qp -> ZYJO.Dp": {
      "input_cell": "ZYJO",
      "input_port": "Dp",
      "output_cell": "YPUR",
      "output_port": "qp"
    },
    "YRAC.qn -> ZUVU.a": {
      "input_cell": "ZUVU",
      "input_port": "a",
      "output_cell": "YRAC",
      "output_port": "qn"
    },
    "YRAD.qp -> BUS_SPR_I4.arg09": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg09",
      "output_cell": "YRAD",
      "output_port": "qp"
    },
    "YROP.qn -> ZUZA.a": {
      "input_cell": "ZUZA",
      "input_port": "a",
      "output_cell": "YROP",
      "output_port": "qn"
    },
    "YRUM.qn -> XAGU.Dp": {
      "input_cell": "XAGU",
      "input_port": "Dp",
      "output_cell": "YRUM",
      "output_port": "qn"
    },
    "YRUM.qp -> ZYTY.Dn": {
      "input_cell": "ZYTY",
      "input_port": "Dn",
      "output_cell": "YRUM",
      "output_port": "qp"
    },
    "YRYV.qp -> ZODO.a": {
      "input_cell": "ZODO",
      "input_port": "a",
      "output_cell": "YRYV",
      "output_port": "qp"
    },
    "YSES.qn -> XABU.Dp": {
      "input_cell": "XABU",
      "input_port": "Dp",
      "output_cell": "YSES",
      "output_port": "qn"
    },
    "YSES.qp -> XOTE.Dn": {
      "input_cell": "XOTE",
      "input_port": "Dn",
      "output_cell": "YSES",
      "output_port": "qp"
    },
    "YSEX.qn -> XEPU.Dp": {
      "input_cell": "XEPU",
      "input_port": "Dp",
      "output_cell": "YSEX",
      "output_port": "qn"
    },
    "YSEX.qp -> ZYVE.Dn": {
      "input_cell": "ZYVE",
      "input_port": "Dn",
      "output_cell": "YSEX",
      "output_port": "qp"
    },
    "YSOK.qp -> ZECE.Dn": {
      "input_cell": "ZECE",
      "input_port": "Dn",
      "output_cell": "YSOK",
      "output_port": "qp"
    },
    "YTUB.qp -> YGEM.c": {
      "input_cell": "YGEM",
      "input_port": "c",
      "output_cell": "YTUB",
      "output_port": "qp"
    },
    "YTUX.qp -> BUS_CPU_D07p.arg02": {
      "input_cell": "BUS_CPU_D07p",
      "input_port": "arg02",
      "output_cell": "YTUX",
      "output_port": "qp"
    },
    "YTYP.qp -> YLEV.b": {
      "input_cell": "YLEV",
      "input_port": "b",
      "output_cell": "YTYP",
      "output_port": "qp"
    },
    "YULA.qp -> ZADO.a": {
      "input_cell": "ZADO",
      "input_port": "a",
      "output_cell": "YULA",
      "output_port": "qp"
    },
    "YVAC.qp -> YLEV.d": {
      "input_cell": "YLEV",
      "input_port": "d",
      "output_cell": "YVAC",
      "output_port": "qp"
    },
    "YVAG.qn -> ZULO.a": {
      "input_cell": "ZULO",
      "input_port": "a",
      "output_cell": "YVAG",
      "output_port": "qn"
    },
    "YVAL.qp -> YRYV.a": {
      "input_cell": "YRYV",
      "input_port": "a",
      "output_cell": "YVAL",
      "output_port": "qp"
    },
    "YVAP.qp -> YWOS.a": {
      "input_cell": "YWOS",
      "input_port": "a",
      "output_cell": "YVAP",
      "output_port": "qp"
    },
    "YVEL.qn -> XYGU.Dp": {
      "input_cell": "XYGU",
      "input_port": "Dp",
      "output_cell": "YVEL",
      "output_port": "qn"
    },
    "YVEL.qp -> ZEZY.Dn": {
      "input_cell": "ZEZY",
      "input_port": "Dn",
      "output_cell": "YVEL",
      "output_port": "qp"
    },
    "YVOK.qp -> DAZO.Dp": {
      "input_cell": "DAZO",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> EHYN.Dp": {
      "input_cell": "EHYN",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> FESY.Dp": {
      "input_cell": "FESY",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> FYCA.Dp": {
      "input_cell": "FYCA",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> GOXU.Dp": {
      "input_cell": "GOXU",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> XEKA.Dp": {
      "input_cell": "XEKA",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> XEXA.Dp": {
      "input_cell": "XEXA",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> XURY.Dp": {
      "input_cell": "XURY",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> YVAG.Dp": {
      "input_cell": "YVAG",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOK.qp -> ZULU.Dp": {
      "input_cell": "ZULU",
      "input_port": "Dp",
      "output_cell": "YVOK",
      "output_port": "qp"
    },
    "YVOM.qp -> ZUZE.Dp": {
      "input_cell": "ZUZE",
      "input_port": "Dp",
      "output_cell": "YVOM",
      "output_port": "qp"
    },
    "YVUC.qp -> BUS_OAM_DA06n.arg02": {
      "input_cell": "BUS_OAM_DA06n",
      "input_port": "arg02",
      "output_cell": "YVUC",
      "output_port": "qp"
    },
    "YVUZ.qp -> ZURE.d": {
      "input_cell": "ZURE",
      "input_port": "d",
      "output_cell": "YVUZ",
      "output_port": "qp"
    },
    "YWAK.qp -> ZEDY.Dn": {
      "input_cell": "ZEDY",
      "input_port": "Dn",
      "output_cell": "YWAK",
      "output_port": "qp"
    },
    "YWAP.qp -> YBEZ.b": {
      "input_cell": "YBEZ",
      "input_port": "b",
      "output_cell": "YWAP",
      "output_port": "qp"
    },
    "YWAV.qp -> BUS_SPR_L1.arg03": {
      "input_cell": "BUS_SPR_L1",
      "input_port": "arg03",
      "output_cell": "YWAV",
      "output_port": "qp"
    },
    "YWEG.qp -> BUS_CPU_D05p.arg03": {
      "input_cell": "BUS_CPU_D05p",
      "input_port": "arg03",
      "output_cell": "YWEG",
      "output_port": "qp"
    },
    "YWOK.qp -> WYSO.CLKn": {
      "input_cell": "WYSO",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> XEGU.CLKn": {
      "input_cell": "XEGU",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> XOTE.CLKn": {
      "input_cell": "XOTE",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> XUSO.CLKn": {
      "input_cell": "XUSO",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> XYJU.CLKn": {
      "input_cell": "XYJU",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> YBOG.CLKn": {
      "input_cell": "YBOG",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> YJEX.CLKn": {
      "input_cell": "YJEX",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOK.qp -> YZAB.CLKn": {
      "input_cell": "YZAB",
      "input_port": "CLKn",
      "output_cell": "YWOK",
      "output_port": "qp"
    },
    "YWOS.qp -> YLOZ.c": {
      "input_cell": "YLOZ",
      "input_port": "c",
      "output_cell": "YWOS",
      "output_port": "qp"
    },
    "YZAB.qp -> WUHU.b": {
      "input_cell": "WUHU",
      "input_port": "b",
      "output_cell": "YZAB",
      "output_port": "qp"
    },
    "YZAB.qp -> XEHE.Dn": {
      "input_cell": "XEHE",
      "input_port": "Dn",
      "output_cell": "YZAB",
      "output_port": "qp"
    },
    "YZEP.qp -> ZAVE.Dn": {
      "input_cell": "ZAVE",
      "input_port": "Dn",
      "output_cell": "YZEP",
      "output_port": "qp"
    },
    "YZET.qp -> XECU.Dp": {
      "input_cell": "XECU",
      "input_port": "Dp",
      "output_cell": "YZET",
      "output_port": "qp"
    },
    "YZOF.qn -> ZEDA.a": {
      "input_cell": "ZEDA",
      "input_port": "a",
      "output_cell": "YZOF",
      "output_port": "qn"
    },
    "YZOR.qp -> ZOJY.Dn": {
      "input_cell": "ZOJY",
      "input_port": "Dn",
      "output_cell": "YZOR",
      "output_port": "qp"
    },
    "YZOS.qp -> WUKY.a": {
      "input_cell": "WUKY",
      "input_port": "a",
      "output_cell": "YZOS",
      "output_port": "qp"
    },
    "YZOS.qp -> XATU.a": {
      "input_cell": "XATU",
      "input_port": "a",
      "output_cell": "YZOS",
      "output_port": "qp"
    },
    "ZABY.qp -> BUS_SPR_L3.arg02": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg02",
      "output_cell": "ZABY",
      "output_port": "qp"
    },
    "ZADO.qp -> ZERY.a": {
      "input_cell": "ZERY",
      "input_port": "a",
      "output_cell": "ZADO",
      "output_port": "qp"
    },
    "ZADU.qp -> ZUFA.b": {
      "input_cell": "ZUFA",
      "input_port": "b",
      "output_cell": "ZADU",
      "output_port": "qp"
    },
    "ZAFU.qp -> YKOZ.Dn": {
      "input_cell": "YKOZ",
      "input_port": "Dn",
      "output_cell": "ZAFU",
      "output_port": "qp"
    },
    "ZAGO.qp -> DANY.Dp": {
      "input_cell": "DANY",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> ERAZ.Dp": {
      "input_cell": "ERAZ",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> EZUF.Dp": {
      "input_cell": "EZUF",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> FOKA.Dp": {
      "input_cell": "FOKA",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> FUSA.Dp": {
      "input_cell": "FUSA",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> WEDU.Dp": {
      "input_cell": "WEDU",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> XEPE.Dp": {
      "input_cell": "XEPE",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> XOLY.Dp": {
      "input_cell": "XOLY",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> XUVY.Dp": {
      "input_cell": "XUVY",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAGO.qp -> YCOL.Dp": {
      "input_cell": "YCOL",
      "input_port": "Dp",
      "output_cell": "ZAGO",
      "output_port": "qp"
    },
    "ZAHA.qp -> ZAKO.c": {
      "input_cell": "ZAKO",
      "input_port": "c",
      "output_cell": "ZAHA",
      "output_port": "qp"
    },
    "ZAJA.qp -> BUS_OAM_DB03n.arg02": {
      "input_cell": "BUS_OAM_DB03n",
      "input_port": "arg02",
      "output_cell": "ZAJA",
      "output_port": "qp"
    },
    "ZAKO.qp -> YDUG.b": {
      "input_cell": "YDUG",
      "input_port": "b",
      "output_cell": "ZAKO",
      "output_port": "qp"
    },
    "ZAKU.qp -> YKOK.c": {
      "input_cell": "YKOK",
      "input_port": "c",
      "output_cell": "ZAKU",
      "output_port": "qp"
    },
    "ZAKY.qp -> BUS_OAM_DA01n.arg02": {
      "input_cell": "BUS_OAM_DA01n",
      "input_port": "arg02",
      "output_cell": "ZAKY",
      "output_port": "qp"
    },
    "ZALA.qn -> ZYPU.a": {
      "input_cell": "ZYPU",
      "input_port": "a",
      "output_cell": "ZALA",
      "output_port": "qn"
    },
    "ZAMY.qp -> BUS_OAM_DB00n.arg02": {
      "input_cell": "BUS_OAM_DB00n",
      "input_port": "arg02",
      "output_cell": "ZAMY",
      "output_port": "qp"
    },
    "ZAPE.qp -> YCOL.CLKp": {
      "input_cell": "YCOL",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> YMEM.CLKp": {
      "input_cell": "YMEM",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> YRAC.CLKp": {
      "input_cell": "YRAC",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> YVAG.CLKp": {
      "input_cell": "YVAG",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> ZECU.CLKp": {
      "input_cell": "ZECU",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> ZESA.CLKp": {
      "input_cell": "ZESA",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> ZOGO.CLKp": {
      "input_cell": "ZOGO",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZAPE.qp -> ZOLY.CLKp": {
      "input_cell": "ZOLY",
      "input_port": "CLKp",
      "output_cell": "ZAPE",
      "output_port": "qp"
    },
    "ZARE.qp -> YWAP.a": {
      "input_cell": "YWAP",
      "input_port": "a",
      "output_cell": "ZARE",
      "output_port": "qp"
    },
    "ZARO.qp -> BUS_SPR_I0.arg09": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg09",
      "output_cell": "ZARO",
      "output_port": "qp"
    },
    "ZATE.qp -> YKOK.b": {
      "input_cell": "YKOK",
      "input_port": "b",
      "output_cell": "ZATE",
      "output_port": "qp"
    },
    "ZATO.qp -> BUS_OAM_DA05n.arg02": {
      "input_cell": "BUS_OAM_DA05n",
      "input_port": "arg02",
      "output_cell": "ZATO",
      "output_port": "qp"
    },
    "ZAVE.qp -> BUS_SPR_I2.arg00": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg00",
      "output_cell": "ZAVE",
      "output_port": "qp"
    },
    "ZAXA.qp -> BUS_OAM_DA00n.arg02": {
      "input_cell": "BUS_OAM_DA00n",
      "input_port": "arg02",
      "output_cell": "ZAXA",
      "output_port": "qp"
    },
    "ZAXE.qn -> ZYSA.Dp": {
      "input_cell": "ZYSA",
      "input_port": "Dp",
      "output_cell": "ZAXE",
      "output_port": "qn"
    },
    "ZAXE.qp -> YBOG.Dn": {
      "input_cell": "YBOG",
      "input_port": "Dn",
      "output_cell": "ZAXE",
      "output_port": "qp"
    },
    "ZAXY.qp -> ZEME.a": {
      "input_cell": "ZEME",
      "input_port": "a",
      "output_cell": "ZAXY",
      "output_port": "qp"
    },
    "ZEBA.qp -> ZAKO.b": {
      "input_cell": "ZAKO",
      "input_port": "b",
      "output_cell": "ZEBA",
      "output_port": "qp"
    },
    "ZECA.qn -> YTUX.Dp": {
      "input_cell": "YTUX",
      "input_port": "Dp",
      "output_cell": "ZECA",
      "output_port": "qn"
    },
    "ZECA.qp -> YZAB.Dn": {
      "input_cell": "YZAB",
      "input_port": "Dn",
      "output_cell": "ZECA",
      "output_port": "qp"
    },
    "ZECE.qp -> BUS_SPR_I1.arg00": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg00",
      "output_cell": "ZECE",
      "output_port": "qp"
    },
    "ZECU.qn -> ZYGO.a": {
      "input_cell": "ZYGO",
      "input_port": "a",
      "output_cell": "ZECU",
      "output_port": "qn"
    },
    "ZEDA.qp -> YTUB.d": {
      "input_cell": "YTUB",
      "input_port": "d",
      "output_cell": "ZEDA",
      "output_port": "qp"
    },
    "ZEDY.qp -> BUS_SPR_I5.arg00": {
      "input_cell": "BUS_SPR_I5",
      "input_port": "arg00",
      "output_cell": "ZEDY",
      "output_port": "qp"
    },
    "ZEFE.qp -> YNAZ.d": {
      "input_cell": "YNAZ",
      "input_port": "d",
      "output_cell": "ZEFE",
      "output_port": "qp"
    },
    "ZEHA.qp -> BUS_CPU_D06p.arg03": {
      "input_cell": "BUS_CPU_D06p",
      "input_port": "arg03",
      "output_cell": "ZEHA",
      "output_port": "qp"
    },
    "ZEJO.qp -> YTUB.c": {
      "input_cell": "YTUB",
      "input_port": "c",
      "output_cell": "ZEJO",
      "output_port": "qp"
    },
    "ZEME.qp -> ALET.a": {
      "input_cell": "ALET",
      "input_port": "a",
      "output_cell": "ZEME",
      "output_port": "qp"
    },
    "ZEME.qp -> DEZY.CLKp": {
      "input_cell": "DEZY",
      "input_port": "CLKp",
      "output_cell": "ZEME",
      "output_port": "qp"
    },
    "ZEME.qp -> MAKA.CLKp": {
      "input_cell": "MAKA",
      "input_port": "CLKp",
      "output_cell": "ZEME",
      "output_port": "qp"
    },
    "ZEME.qp -> XYVA.a": {
      "input_cell": "XYVA",
      "input_port": "a",
      "output_cell": "ZEME",
      "output_port": "qp"
    },
    "ZEMU.qp -> YWAP.b": {
      "input_cell": "YWAP",
      "input_port": "b",
      "output_cell": "ZEMU",
      "output_port": "qp"
    },
    "ZENE.qp -> YJEM.Dn": {
      "input_cell": "YJEM",
      "input_port": "Dn",
      "output_cell": "ZENE",
      "output_port": "qp"
    },
    "ZERY.qp -> SIG_BOOT_CSp.Dp": {
      "input_cell": "SIG_BOOT_CSp",
      "input_port": "Dp",
      "output_cell": "ZERY",
      "output_port": "qp"
    },
    "ZESA.qn -> ZUZY.a": {
      "input_cell": "ZUZY",
      "input_port": "a",
      "output_cell": "ZESA",
      "output_port": "qn"
    },
    "ZETU.qp -> BUS_SPR_I0.arg00": {
      "input_cell": "BUS_SPR_I0",
      "input_port": "arg00",
      "output_cell": "ZETU",
      "output_port": "qp"
    },
    "ZEXE.qp -> BUS_SPR_L0.arg03": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg03",
      "output_cell": "ZEXE",
      "output_port": "qp"
    },
    "ZEXO.qp -> ZYTO.Dn": {
      "input_cell": "ZYTO",
      "input_port": "Dn",
      "output_cell": "ZEXO",
      "output_port": "qp"
    },
    "ZEZY.qp -> YVOK.a": {
      "input_cell": "YVOK",
      "input_port": "a",
      "output_cell": "ZEZY",
      "output_port": "qp"
    },
    "ZOCY.qp -> DUKO.Dp": {
      "input_cell": "DUKO",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> ENAD.Dp": {
      "input_cell": "ENAD",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> EPUM.Dp": {
      "input_cell": "EPUM",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> FAXA.Dp": {
      "input_cell": "FAXA",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> FYTY.Dp": {
      "input_cell": "FYTY",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> XERE.Dp": {
      "input_cell": "XERE",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> XYBA.Dp": {
      "input_cell": "XYBA",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> YGAJ.Dp": {
      "input_cell": "YGAJ",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> YLAH.Dp": {
      "input_cell": "YLAH",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZOCY.qp -> YRAC.Dp": {
      "input_cell": "YRAC",
      "input_port": "Dp",
      "output_cell": "ZOCY",
      "output_port": "qp"
    },
    "ZODO.qp -> SIG_OAM_OEn.Dp": {
      "input_cell": "SIG_OAM_OEn",
      "input_port": "Dp",
      "output_cell": "ZODO",
      "output_port": "qp"
    },
    "ZOFE.qp -> SIG_OAM_WRn_A.Dp": {
      "input_cell": "SIG_OAM_WRn_A",
      "input_port": "Dp",
      "output_cell": "ZOFE",
      "output_port": "qp"
    },
    "ZOGO.qn -> ZEMU.a": {
      "input_cell": "ZEMU",
      "input_port": "a",
      "output_cell": "ZOGO",
      "output_port": "qn"
    },
    "ZOGY.qp -> ZAKO.a": {
      "input_cell": "ZAKO",
      "input_port": "a",
      "output_cell": "ZOGY",
      "output_port": "qp"
    },
    "ZOJY.qp -> BUS_SPR_I1.arg09": {
      "input_cell": "BUS_SPR_I1",
      "input_port": "arg09",
      "output_cell": "ZOJY",
      "output_port": "qp"
    },
    "ZOKY.qp -> ZAKO.d": {
      "input_cell": "ZAKO",
      "input_port": "d",
      "output_cell": "ZOKY",
      "output_port": "qp"
    },
    "ZOLA.qn -> ZAHA.a": {
      "input_cell": "ZAHA",
      "input_port": "a",
      "output_cell": "ZOLA",
      "output_port": "qn"
    },
    "ZOLY.qn -> ZARE.a": {
      "input_cell": "ZARE",
      "input_port": "a",
      "output_cell": "ZOLY",
      "output_port": "qn"
    },
    "ZONE.qp -> SIG_OAM_WRn_B.Dp": {
      "input_cell": "SIG_OAM_WRn_B",
      "input_port": "Dp",
      "output_cell": "ZONE",
      "output_port": "qp"
    },
    "ZONY.qp -> ZUMU.Dn": {
      "input_cell": "ZUMU",
      "input_port": "Dn",
      "output_cell": "ZONY",
      "output_port": "qp"
    },
    "ZOPU.qp -> BUS_OAM_DB01n.arg02": {
      "input_cell": "BUS_OAM_DB01n",
      "input_port": "arg02",
      "output_cell": "ZOPU",
      "output_port": "qp"
    },
    "ZORO.qp -> ZUFA.a": {
      "input_cell": "ZUFA",
      "input_port": "a",
      "output_cell": "ZORO",
      "output_port": "qp"
    },
    "ZOZO.qp -> BUS_OAM_DA03n.arg02": {
      "input_cell": "BUS_OAM_DA03n",
      "input_port": "arg02",
      "output_cell": "ZOZO",
      "output_port": "qp"
    },
    "ZUBE.qp -> ZUDO.Dn": {
      "input_cell": "ZUDO",
      "input_port": "Dn",
      "output_cell": "ZUBE",
      "output_port": "qp"
    },
    "ZUCA.qn -> YPON.Dp": {
      "input_cell": "YPON",
      "input_port": "Dp",
      "output_cell": "ZUCA",
      "output_port": "qn"
    },
    "ZUCA.qp -> YJEX.Dn": {
      "input_cell": "YJEX",
      "input_port": "Dn",
      "output_cell": "ZUCA",
      "output_port": "qp"
    },
    "ZUDO.qp -> BUS_SPR_L3.arg06": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg06",
      "output_cell": "ZUDO",
      "output_port": "qp"
    },
    "ZUFA.qp -> ZADO.b": {
      "input_cell": "ZADO",
      "input_port": "b",
      "output_cell": "ZUFA",
      "output_port": "qp"
    },
    "ZUFE.qp -> BUS_OAM_DA07n.arg02": {
      "input_cell": "BUS_OAM_DA07n",
      "input_port": "arg02",
      "output_cell": "ZUFE",
      "output_port": "qp"
    },
    "ZUFO.qp -> BUS_OAM_DA04n.arg02": {
      "input_cell": "BUS_OAM_DA04n",
      "input_port": "arg02",
      "output_cell": "ZUFO",
      "output_port": "qp"
    },
    "ZUGA.qp -> BUS_OAM_DB04n.arg02": {
      "input_cell": "BUS_OAM_DB04n",
      "input_port": "arg02",
      "output_cell": "ZUGA",
      "output_port": "qp"
    },
    "ZUKE.qp -> BUS_SPR_L0.arg02": {
      "input_cell": "BUS_SPR_L0",
      "input_port": "arg02",
      "output_cell": "ZUKE",
      "output_port": "qp"
    },
    "ZULO.qp -> YDOT.d": {
      "input_cell": "YDOT",
      "input_port": "d",
      "output_cell": "ZULO",
      "output_port": "qp"
    },
    "ZULU.qn -> ZOKY.a": {
      "input_cell": "ZOKY",
      "input_port": "a",
      "output_cell": "ZULU",
      "output_port": "qn"
    },
    "ZUMO.qp -> BUS_OAM_DB05n.arg02": {
      "input_cell": "BUS_OAM_DB05n",
      "input_port": "arg02",
      "output_cell": "ZUMO",
      "output_port": "qp"
    },
    "ZUMU.qp -> BUS_SPR_I4.arg00": {
      "input_cell": "BUS_SPR_I4",
      "input_port": "arg00",
      "output_cell": "ZUMU",
      "output_port": "qp"
    },
    "ZUMY.qp -> YBUK.Dn": {
      "input_cell": "YBUK",
      "input_port": "Dn",
      "output_cell": "ZUMY",
      "output_port": "qp"
    },
    "ZURE.qp -> YLOZ.b": {
      "input_cell": "YLOZ",
      "input_port": "b",
      "output_cell": "ZURE",
      "output_port": "qp"
    },
    "ZURO.qp -> ZEXE.Dn": {
      "input_cell": "ZEXE",
      "input_port": "Dn",
      "output_cell": "ZURO",
      "output_port": "qp"
    },
    "ZURU.qp -> ZAFU.CLKn": {
      "input_cell": "ZAFU",
      "input_port": "CLKn",
      "output_cell": "ZURU",
      "output_port": "qp"
    },
    "ZURU.qp -> ZEXO.CLKn": {
      "input_cell": "ZEXO",
      "input_port": "CLKn",
      "output_cell": "ZURU",
      "output_port": "qp"
    },
    "ZURU.qp -> ZUBE.CLKn": {
      "input_cell": "ZUBE",
      "input_port": "CLKn",
      "output_cell": "ZURU",
      "output_port": "qp"
    },
    "ZURU.qp -> ZUMY.CLKn": {
      "input_cell": "ZUMY",
      "input_port": "CLKn",
      "output_cell": "ZURU",
      "output_port": "qp"
    },
    "ZURY.qp -> ZYPO.Dn": {
      "input_cell": "ZYPO",
      "input_port": "Dn",
      "output_cell": "ZURY",
      "output_port": "qp"
    },
    "ZUVE.qn -> ZEHA.Dp": {
      "input_cell": "ZEHA",
      "input_port": "Dp",
      "output_cell": "ZUVE",
      "output_port": "qn"
    },
    "ZUVE.qp -> YZOS.Dn": {
      "input_cell": "YZOS",
      "input_port": "Dn",
      "output_cell": "ZUVE",
      "output_port": "qp"
    },
    "ZUVU.qp -> YDOT.b": {
      "input_cell": "YDOT",
      "input_port": "b",
      "output_cell": "ZUVU",
      "output_port": "qp"
    },
    "ZUZA.qp -> YTUB.b": {
      "input_cell": "YTUB",
      "input_port": "b",
      "output_cell": "ZUZA",
      "output_port": "qp"
    },
    "ZUZE.qn -> ZYSU.Dn": {
      "input_cell": "ZYSU",
      "input_port": "Dn",
      "output_cell": "ZUZE",
      "output_port": "qn"
    },
    "ZUZY.qp -> YWAP.d": {
      "input_cell": "YWAP",
      "input_port": "d",
      "output_cell": "ZUZY",
      "output_port": "qp"
    },
    "ZYFA.qp -> BUS_OAM_DB07n.arg02": {
      "input_cell": "BUS_OAM_DB07n",
      "input_port": "arg02",
      "output_cell": "ZYFA",
      "output_port": "qp"
    },
    "ZYGO.qp -> YWAP.c": {
      "input_cell": "YWAP",
      "input_port": "c",
      "output_cell": "ZYGO",
      "output_port": "qp"
    },
    "ZYJO.qn -> ZAKU.a": {
      "input_cell": "ZAKU",
      "input_port": "a",
      "output_cell": "ZYJO",
      "output_port": "qn"
    },
    "ZYKU.qp -> YNAZ.a": {
      "input_cell": "YNAZ",
      "input_port": "a",
      "output_cell": "ZYKU",
      "output_port": "qp"
    },
    "ZYLU.qp -> YWAV.Dn": {
      "input_cell": "YWAV",
      "input_port": "Dn",
      "output_cell": "ZYLU",
      "output_port": "qp"
    },
    "ZYPO.qp -> BUS_SPR_L3.arg03": {
      "input_cell": "BUS_SPR_L3",
      "input_port": "arg03",
      "output_cell": "ZYPO",
      "output_port": "qp"
    },
    "ZYPU.qp -> YNAZ.b": {
      "input_cell": "YNAZ",
      "input_port": "b",
      "output_cell": "ZYPU",
      "output_port": "qp"
    },
    "ZYSA.qp -> BUS_CPU_D04p.arg04": {
      "input_cell": "BUS_CPU_D04p",
      "input_port": "arg04",
      "output_cell": "ZYSA",
      "output_port": "qp"
    },
    "ZYSU.qp -> BUS_SPR_I2.arg10": {
      "input_cell": "BUS_SPR_I2",
      "input_port": "arg10",
      "output_cell": "ZYSU",
      "output_port": "qp"
    },
    "ZYTO.qp -> BUS_SPR_L2.arg06": {
      "input_cell": "BUS_SPR_L2",
      "input_port": "arg06",
      "output_cell": "ZYTO",
      "output_port": "qp"
    },
    "ZYTY.qp -> ZOCY.a": {
      "input_cell": "ZOCY",
      "input_port": "a",
      "output_cell": "ZYTY",
      "output_port": "qp"
    },
    "ZYVE.qp -> YPUR.a": {
      "input_cell": "YPUR",
      "input_port": "a",
      "output_cell": "ZYVE",
      "output_port": "qp"
    },
    "ZYWU.qp -> YTUB.a": {
      "input_cell": "YTUB",
      "input_port": "a",
      "output_cell": "ZYWU",
      "output_port": "qp"
    }
  }
}