-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_3a92_hsc_0_hscale_core_polyphase is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_upsampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_upsampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_upsampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_upsampled_empty_n : IN STD_LOGIC;
    stream_upsampled_read : OUT STD_LOGIC;
    Height : IN STD_LOGIC_VECTOR (15 downto 0);
    WidthIn : IN STD_LOGIC_VECTOR (15 downto 0);
    WidthOut : IN STD_LOGIC_VECTOR (15 downto 0);
    hfltCoeff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hfltCoeff_ce0 : OUT STD_LOGIC;
    hfltCoeff_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    phasesH_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    phasesH_ce0 : OUT STD_LOGIC;
    phasesH_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    stream_scaled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_scaled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_scaled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_scaled_full_n : IN STD_LOGIC;
    stream_scaled_write : OUT STD_LOGIC );
end;


architecture behav of bd_3a92_hsc_0_hscale_core_polyphase is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_265_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal FiltCoeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_ce0 : STD_LOGIC;
    signal FiltCoeff_we0 : STD_LOGIC;
    signal FiltCoeff_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal FiltCoeff_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_1_ce0 : STD_LOGIC;
    signal FiltCoeff_1_we0 : STD_LOGIC;
    signal FiltCoeff_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal FiltCoeff_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_2_ce0 : STD_LOGIC;
    signal FiltCoeff_2_we0 : STD_LOGIC;
    signal FiltCoeff_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal FiltCoeff_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_3_ce0 : STD_LOGIC;
    signal FiltCoeff_3_we0 : STD_LOGIC;
    signal FiltCoeff_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal FiltCoeff_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_4_ce0 : STD_LOGIC;
    signal FiltCoeff_4_we0 : STD_LOGIC;
    signal FiltCoeff_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal FiltCoeff_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal FiltCoeff_5_ce0 : STD_LOGIC;
    signal FiltCoeff_5_we0 : STD_LOGIC;
    signal FiltCoeff_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_idle : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_idle : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0 : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld : STD_LOGIC;
    signal grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call51 : BOOLEAN;
    signal grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal PixArray_val_V_23_055_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_22_054_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_21_053_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_20_052_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_19_051_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_18_050_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_17_049_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_16_048_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_15_047_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_14_0_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_13_0_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_12_0_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_11_0_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_10_0_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_9_0_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_8_0_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_7_0_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_6_0_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_5_0_fu_84 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_4_0_fu_80 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixArray_val_V_3_0_fu_76 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_72 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_6_fu_325_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln637_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln224_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln224_1_fu_273_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln224_fu_269_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal TotalPixels_fu_283_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_46_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_v1_fu_303_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        FiltCoeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_ce0 : OUT STD_LOGIC;
        FiltCoeff_we0 : OUT STD_LOGIC;
        FiltCoeff_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        hfltCoeff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        hfltCoeff_ce0 : OUT STD_LOGIC;
        hfltCoeff_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_1_ce0 : OUT STD_LOGIC;
        FiltCoeff_1_we0 : OUT STD_LOGIC;
        FiltCoeff_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_2_ce0 : OUT STD_LOGIC;
        FiltCoeff_2_we0 : OUT STD_LOGIC;
        FiltCoeff_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_3_ce0 : OUT STD_LOGIC;
        FiltCoeff_3_we0 : OUT STD_LOGIC;
        FiltCoeff_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_4_ce0 : OUT STD_LOGIC;
        FiltCoeff_4_we0 : OUT STD_LOGIC;
        FiltCoeff_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_5_ce0 : OUT STD_LOGIC;
        FiltCoeff_5_we0 : OUT STD_LOGIC;
        FiltCoeff_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_upsampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_upsampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_upsampled_empty_n : IN STD_LOGIC;
        stream_upsampled_read : OUT STD_LOGIC;
        stream_scaled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_scaled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_scaled_full_n : IN STD_LOGIC;
        stream_scaled_write : OUT STD_LOGIC;
        add_ln637 : IN STD_LOGIC_VECTOR (10 downto 0);
        zext_ln224 : IN STD_LOGIC_VECTOR (15 downto 0);
        phasesH_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        phasesH_ce0 : OUT STD_LOGIC;
        phasesH_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        FiltCoeff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_ce0 : OUT STD_LOGIC;
        FiltCoeff_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_1_ce0 : OUT STD_LOGIC;
        FiltCoeff_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_2_ce0 : OUT STD_LOGIC;
        FiltCoeff_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_3_ce0 : OUT STD_LOGIC;
        FiltCoeff_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_4_ce0 : OUT STD_LOGIC;
        FiltCoeff_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        FiltCoeff_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        FiltCoeff_5_ce0 : OUT STD_LOGIC;
        FiltCoeff_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LoopSize : IN STD_LOGIC_VECTOR (10 downto 0);
        PixArray_val_V_5_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_5_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_5_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_4_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_4_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_4_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_3_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_3_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_3_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_20_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_20_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_20_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_19_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_19_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_19_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_18_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_18_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_18_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_17_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_17_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_17_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_16_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_16_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_16_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_15_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_15_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_15_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_14_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_14_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_14_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_13_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_13_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_13_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_12_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_12_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_12_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_11_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_11_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_11_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_10_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_10_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_10_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_9_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_9_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_9_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_8_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_8_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_8_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_7_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_7_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_7_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_6_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_6_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_6_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_5_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_5_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_5_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_4_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_4_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_4_1_out_o_ap_vld : OUT STD_LOGIC;
        PixArray_val_V_3_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_3_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        PixArray_val_V_3_1_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    FiltCoeff_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_address0,
        ce0 => FiltCoeff_ce0,
        we0 => FiltCoeff_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0,
        q0 => FiltCoeff_q0);

    FiltCoeff_1_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_1_address0,
        ce0 => FiltCoeff_1_ce0,
        we0 => FiltCoeff_1_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0,
        q0 => FiltCoeff_1_q0);

    FiltCoeff_2_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_2_address0,
        ce0 => FiltCoeff_2_ce0,
        we0 => FiltCoeff_2_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0,
        q0 => FiltCoeff_2_q0);

    FiltCoeff_3_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_3_address0,
        ce0 => FiltCoeff_3_ce0,
        we0 => FiltCoeff_3_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0,
        q0 => FiltCoeff_3_q0);

    FiltCoeff_4_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_4_address0,
        ce0 => FiltCoeff_4_ce0,
        we0 => FiltCoeff_4_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0,
        q0 => FiltCoeff_4_q0);

    FiltCoeff_5_U : component bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => FiltCoeff_5_address0,
        ce0 => FiltCoeff_5_ce0,
        we0 => FiltCoeff_5_we0,
        d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0,
        q0 => FiltCoeff_5_q0);

    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202 : component bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start,
        ap_done => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done,
        ap_idle => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_idle,
        ap_ready => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready,
        FiltCoeff_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0,
        FiltCoeff_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0,
        FiltCoeff_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0,
        FiltCoeff_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_d0,
        hfltCoeff_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0,
        hfltCoeff_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0,
        hfltCoeff_q0 => hfltCoeff_q0,
        FiltCoeff_1_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0,
        FiltCoeff_1_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0,
        FiltCoeff_1_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0,
        FiltCoeff_1_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_d0,
        FiltCoeff_2_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0,
        FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0,
        FiltCoeff_2_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0,
        FiltCoeff_2_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_d0,
        FiltCoeff_3_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0,
        FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0,
        FiltCoeff_3_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0,
        FiltCoeff_3_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_d0,
        FiltCoeff_4_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0,
        FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0,
        FiltCoeff_4_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0,
        FiltCoeff_4_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_d0,
        FiltCoeff_5_address0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0,
        FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0,
        FiltCoeff_5_we0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0,
        FiltCoeff_5_d0 => grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_d0);

    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220 : component bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start,
        ap_done => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done,
        ap_idle => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_idle,
        ap_ready => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready,
        stream_upsampled_dout => stream_upsampled_dout,
        stream_upsampled_num_data_valid => ap_const_lv5_0,
        stream_upsampled_fifo_cap => ap_const_lv5_0,
        stream_upsampled_empty_n => stream_upsampled_empty_n,
        stream_upsampled_read => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read,
        stream_scaled_din => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din,
        stream_scaled_num_data_valid => ap_const_lv5_0,
        stream_scaled_fifo_cap => ap_const_lv5_0,
        stream_scaled_full_n => stream_scaled_full_n,
        stream_scaled_write => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write,
        add_ln637 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637,
        zext_ln224 => WidthIn,
        phasesH_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0,
        phasesH_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0,
        phasesH_q0 => phasesH_q0,
        FiltCoeff_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0,
        FiltCoeff_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0,
        FiltCoeff_q0 => FiltCoeff_q0,
        FiltCoeff_1_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0,
        FiltCoeff_1_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0,
        FiltCoeff_1_q0 => FiltCoeff_1_q0,
        FiltCoeff_2_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0,
        FiltCoeff_2_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0,
        FiltCoeff_2_q0 => FiltCoeff_2_q0,
        FiltCoeff_3_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0,
        FiltCoeff_3_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0,
        FiltCoeff_3_q0 => FiltCoeff_3_q0,
        FiltCoeff_4_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0,
        FiltCoeff_4_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0,
        FiltCoeff_4_q0 => FiltCoeff_4_q0,
        FiltCoeff_5_address0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0,
        FiltCoeff_5_ce0 => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0,
        FiltCoeff_5_q0 => FiltCoeff_5_q0,
        LoopSize => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize,
        PixArray_val_V_5_out_i => PixArray_val_V_23_055_fu_156,
        PixArray_val_V_5_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o,
        PixArray_val_V_5_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld,
        PixArray_val_V_4_out_i => PixArray_val_V_22_054_fu_152,
        PixArray_val_V_4_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o,
        PixArray_val_V_4_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld,
        PixArray_val_V_3_out_i => PixArray_val_V_21_053_fu_148,
        PixArray_val_V_3_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o,
        PixArray_val_V_3_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld,
        PixArray_val_V_20_1_out_i => PixArray_val_V_20_052_fu_144,
        PixArray_val_V_20_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o,
        PixArray_val_V_20_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld,
        PixArray_val_V_19_1_out_i => PixArray_val_V_19_051_fu_140,
        PixArray_val_V_19_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o,
        PixArray_val_V_19_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld,
        PixArray_val_V_18_1_out_i => PixArray_val_V_18_050_fu_136,
        PixArray_val_V_18_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o,
        PixArray_val_V_18_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld,
        PixArray_val_V_17_1_out_i => PixArray_val_V_17_049_fu_132,
        PixArray_val_V_17_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o,
        PixArray_val_V_17_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld,
        PixArray_val_V_16_1_out_i => PixArray_val_V_16_048_fu_128,
        PixArray_val_V_16_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o,
        PixArray_val_V_16_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld,
        PixArray_val_V_15_1_out_i => PixArray_val_V_15_047_fu_124,
        PixArray_val_V_15_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o,
        PixArray_val_V_15_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld,
        PixArray_val_V_14_1_out_i => PixArray_val_V_14_0_fu_120,
        PixArray_val_V_14_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o,
        PixArray_val_V_14_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld,
        PixArray_val_V_13_1_out_i => PixArray_val_V_13_0_fu_116,
        PixArray_val_V_13_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o,
        PixArray_val_V_13_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld,
        PixArray_val_V_12_1_out_i => PixArray_val_V_12_0_fu_112,
        PixArray_val_V_12_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o,
        PixArray_val_V_12_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld,
        PixArray_val_V_11_1_out_i => PixArray_val_V_11_0_fu_108,
        PixArray_val_V_11_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o,
        PixArray_val_V_11_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld,
        PixArray_val_V_10_1_out_i => PixArray_val_V_10_0_fu_104,
        PixArray_val_V_10_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o,
        PixArray_val_V_10_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld,
        PixArray_val_V_9_1_out_i => PixArray_val_V_9_0_fu_100,
        PixArray_val_V_9_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o,
        PixArray_val_V_9_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld,
        PixArray_val_V_8_1_out_i => PixArray_val_V_8_0_fu_96,
        PixArray_val_V_8_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o,
        PixArray_val_V_8_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld,
        PixArray_val_V_7_1_out_i => PixArray_val_V_7_0_fu_92,
        PixArray_val_V_7_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o,
        PixArray_val_V_7_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld,
        PixArray_val_V_6_1_out_i => PixArray_val_V_6_0_fu_88,
        PixArray_val_V_6_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o,
        PixArray_val_V_6_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld,
        PixArray_val_V_5_1_out_i => PixArray_val_V_5_0_fu_84,
        PixArray_val_V_5_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o,
        PixArray_val_V_5_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld,
        PixArray_val_V_4_1_out_i => PixArray_val_V_4_0_fu_80,
        PixArray_val_V_4_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o,
        PixArray_val_V_4_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld,
        PixArray_val_V_3_1_out_i => PixArray_val_V_3_0_fu_76,
        PixArray_val_V_3_1_out_o => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o,
        PixArray_val_V_3_1_out_o_ap_vld => grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln637_fu_320_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_ready = ap_const_logic_1)) then 
                    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_72 <= ap_const_lv11_0;
            elsif (((icmp_ln637_fu_320_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_72 <= y_6_fu_325_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_10_0_fu_104 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_10_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_11_0_fu_108 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_11_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_12_0_fu_112 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_12_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_13_0_fu_116 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_13_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_14_0_fu_120 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_14_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_15_047_fu_124 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_15_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_16_048_fu_128 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_16_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_17_049_fu_132 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_17_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_18_050_fu_136 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_18_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_19_051_fu_140 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_19_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o_ap_vld = ap_const_logic_1))) then
                PixArray_val_V_20_052_fu_144 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_20_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o_ap_vld = ap_const_logic_1))) then
                PixArray_val_V_21_053_fu_148 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o_ap_vld = ap_const_logic_1))) then
                PixArray_val_V_22_054_fu_152 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o_ap_vld = ap_const_logic_1))) then
                PixArray_val_V_23_055_fu_156 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_3_0_fu_76 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_3_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_4_0_fu_80 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_4_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_5_0_fu_84 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_5_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_6_0_fu_88 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_6_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_7_0_fu_92 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_7_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_8_0_fu_96 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_8_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                PixArray_val_V_9_0_fu_100 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_PixArray_val_V_9_1_out_o;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state3, icmp_ln637_fu_320_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln637_fu_320_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    FiltCoeff_1_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_1_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_1_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_address0;
        else 
            FiltCoeff_1_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_1_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_1_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_ce0;
        else 
            FiltCoeff_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_1_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_1_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_1_we0;
        else 
            FiltCoeff_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_2_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_2_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_2_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_address0;
        else 
            FiltCoeff_2_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_2_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_2_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_ce0;
        else 
            FiltCoeff_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_2_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_2_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_2_we0;
        else 
            FiltCoeff_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_3_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_3_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_3_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_address0;
        else 
            FiltCoeff_3_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_3_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_3_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_3_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_ce0;
        else 
            FiltCoeff_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_3_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_3_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_3_we0;
        else 
            FiltCoeff_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_4_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_4_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_4_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_address0;
        else 
            FiltCoeff_4_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_4_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_4_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_4_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_ce0;
        else 
            FiltCoeff_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_4_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_4_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_4_we0;
        else 
            FiltCoeff_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_5_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_5_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_5_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_address0;
        else 
            FiltCoeff_5_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_5_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_5_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_5_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_ce0;
        else 
            FiltCoeff_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_5_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_5_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_5_we0;
        else 
            FiltCoeff_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_address0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_address0;
        else 
            FiltCoeff_address0 <= "XXXXXX";
        end if; 
    end process;


    FiltCoeff_ce0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0, grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            FiltCoeff_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_FiltCoeff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_ce0;
        else 
            FiltCoeff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FiltCoeff_we0_assign_proc : process(ap_CS_fsm_state2, grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            FiltCoeff_we0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_FiltCoeff_we0;
        else 
            FiltCoeff_we0 <= ap_const_logic_0;
        end if; 
    end process;

    TotalPixels_fu_283_p3 <= 
        trunc_ln224_1_fu_273_p1 when (icmp_ln224_fu_277_p2(0) = '1') else 
        trunc_ln224_fu_269_p1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done)
    begin
        if ((grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done)
    begin
        if ((grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call51_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call51 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln637_fu_320_p2)
    begin
        if (((icmp_ln637_fu_320_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln637_fu_320_p2)
    begin
        if (((icmp_ln637_fu_320_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_46_fu_297_p2 <= "1" when (unsigned(WidthOut) > unsigned(WidthIn)) else "0";
    empty_fu_265_p1 <= Height(11 - 1 downto 0);
    grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_ap_start_reg;
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_LoopSize <= std_logic_vector(unsigned(TotalPixels_fu_283_p3) + unsigned(ap_const_lv11_4));
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_add_ln637 <= std_logic_vector(unsigned(p_v1_fu_303_p3) + unsigned(ap_const_lv11_5));
    grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_ap_start_reg;
    hfltCoeff_address0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_address0;
    hfltCoeff_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202_hfltCoeff_ce0;
    icmp_ln224_fu_277_p2 <= "1" when (unsigned(WidthOut) < unsigned(WidthIn)) else "0";
    icmp_ln637_fu_320_p2 <= "1" when (y_fu_72 = empty_fu_265_p1) else "0";
    p_v1_fu_303_p3 <= 
        trunc_ln224_fu_269_p1 when (empty_46_fu_297_p2(0) = '1') else 
        trunc_ln224_1_fu_273_p1;
    phasesH_address0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_address0;
    phasesH_ce0 <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_phasesH_ce0;
    stream_scaled_din <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_din;

    stream_scaled_write_assign_proc : process(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stream_scaled_write <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_scaled_write;
        else 
            stream_scaled_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_upsampled_read_assign_proc : process(grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            stream_upsampled_read <= grp_hscale_core_polyphase_Pipeline_loop_width_fu_220_stream_upsampled_read;
        else 
            stream_upsampled_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln224_1_fu_273_p1 <= WidthIn(11 - 1 downto 0);
    trunc_ln224_fu_269_p1 <= WidthOut(11 - 1 downto 0);
    y_6_fu_325_p2 <= std_logic_vector(unsigned(y_fu_72) + unsigned(ap_const_lv11_1));
end behav;
