{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF0F8C9B7FEAE53A",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "ConvSNN_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "conv1_lif_top_0": "",
      "fc1_top_0": "",
      "fc2_top_0": "",
      "clk_wiz_0": "",
      "rst_clk_wiz_0_100M": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "axis_dwidth_converter_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ConvSNN_design_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "conv1_lif_top_0": {
        "vlnv": "xilinx.com:hls:conv1_lif_top:2.0",
        "xci_name": "ConvSNN_design_conv1_lif_top_0_0"
      },
      "fc1_top_0": {
        "vlnv": "xilinx.com:hls:fc1_top:2.0",
        "xci_name": "ConvSNN_design_fc1_top_0_0"
      },
      "fc2_top_0": {
        "vlnv": "xilinx.com:hls:fc2_top:2.0",
        "xci_name": "ConvSNN_design_fc2_top_0_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ConvSNN_design_clk_wiz_0_0"
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ConvSNN_design_rst_clk_wiz_0_100M_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ConvSNN_design_xlconstant_0_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ConvSNN_design_xlconstant_1_0",
        "parameters": {
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "ConvSNN_design_axis_dwidth_converter_0_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "40"
          }
        }
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "conv1_lif_top_0/ap_clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "fc1_top_0/ap_clk",
          "fc2_top_0/ap_clk",
          "axis_dwidth_converter_0/aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "conv1_lif_top_0/ap_start",
          "fc1_top_0/ap_start",
          "fc2_top_0/ap_start"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "conv1_lif_top_0/numReps",
          "fc1_top_0/numReps",
          "fc2_top_0/numReps"
        ]
      },
      "conv1_lif_top_0_out_V_V_din": {
        "ports": [
          "conv1_lif_top_0/out_V_V_din",
          "axis_dwidth_converter_0/s_axis_tdata"
        ]
      },
      "axis_dwidth_converter_0_m_axis_tdata": {
        "ports": [
          "axis_dwidth_converter_0/m_axis_tdata",
          "fc1_top_0/in_V_V_dout"
        ]
      },
      "conv1_lif_top_0_out_V_V_write": {
        "ports": [
          "conv1_lif_top_0/out_V_V_write",
          "axis_dwidth_converter_0/s_axis_tvalid"
        ]
      },
      "axis_dwidth_converter_0_s_axis_tready": {
        "ports": [
          "axis_dwidth_converter_0/s_axis_tready",
          "conv1_lif_top_0/out_V_V_full_n"
        ]
      },
      "axis_dwidth_converter_0_m_axis_tvalid": {
        "ports": [
          "axis_dwidth_converter_0/m_axis_tvalid",
          "fc1_top_0/in_V_V_empty_n"
        ]
      },
      "fc1_top_0_out_V_V_write": {
        "ports": [
          "fc1_top_0/out_V_V_write",
          "fc2_top_0/in_V_V_empty_n"
        ]
      },
      "fc2_top_0_in_V_V_read": {
        "ports": [
          "fc2_top_0/in_V_V_read",
          "fc1_top_0/out_V_V_full_n"
        ]
      },
      "fc1_top_0_out_V_V_din": {
        "ports": [
          "fc1_top_0/out_V_V_din",
          "fc2_top_0/in_V_V_dout"
        ]
      },
      "fc1_top_0_in_V_V_read": {
        "ports": [
          "fc1_top_0/in_V_V_read",
          "axis_dwidth_converter_0/m_axis_tready"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_reset",
          "fc2_top_0/ap_rst",
          "fc1_top_0/ap_rst",
          "conv1_lif_top_0/ap_rst"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "axis_dwidth_converter_0/aresetn"
        ]
      }
    }
  }
}