// Seed: 162265042
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  supply1 id_3;
  tri1 id_4;
  wire id_5;
  if (id_1) begin
    assign id_3 = 1;
  end else begin
    assign id_3 = 1'b0;
  end
  wire id_6;
  assign id_4 = 1;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    output uwire id_7,
    output supply1 id_8,
    input wire id_9,
    output tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    output wor id_18,
    input tri1 id_19,
    input wand id_20,
    input uwire id_21,
    output tri1 id_22,
    input supply1 id_23,
    input wand id_24,
    output wor id_25,
    input supply0 id_26,
    input wand id_27,
    input wor id_28
    , id_31,
    input tri id_29
);
  assign id_6 = id_23;
  xor (
      id_14,
      id_12,
      id_5,
      id_16,
      id_15,
      id_20,
      id_21,
      id_9,
      id_27,
      id_13,
      id_2,
      id_23,
      id_28,
      id_31,
      id_29,
      id_3,
      id_4,
      id_11,
      id_19
  );
  module_0(
      id_19, id_1
  );
  wire id_32;
endmodule
