+============================+============================+====================================================================================================================================================================================================================================================================+
| Launch Clock               | Capture Clock              | Pin                                                                                                                                                                                                                                                                |
+============================+============================+====================================================================================================================================================================================================================================================================+
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu1_reg[1]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu1_reg[0]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu2_reg[0]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rvc_reg/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_cause_reg[1]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags_reg[3]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[1]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][3]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[1]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_sel_alu2_reg[1]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[49]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_fn_reg[0]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_fn_reg[3]/R                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_fn_reg[3]_rep/R                                                                                                                                       |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_fn_reg[1]/R                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_fn_reg[2]/R                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][3]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[48]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[5]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_lsb_0_reg[1]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_lsb_1_reg[1]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[3]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_ctrl_alu_dw_reg/D                                                                                                                                              |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[54]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[11]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_xcpt_reg/D                                                                                                                                                 |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[3]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[5]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[11]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[43]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[0]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][7]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[8]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[33]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[39]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[14]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[16]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[58]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[15]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[43]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[43]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[17]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[1]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[46]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[61]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[5]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[63]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[39]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[4]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_lsb_0_reg[0]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[3]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[2]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[44]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[16]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[9]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags_reg[1]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[24]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[15]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[52]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[55]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[51]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[9]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_cause_reg[0]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_reg_valid_reg/D                                                                                                                                               |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[24]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[19]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[0]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[20]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[18]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[60]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[59]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_reg_xcpt_reg/D                                                                                                                                                |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[28]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[13]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[50]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[17]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/mem_reg_replay_reg/D                                                                                                                                              |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[25]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[61]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[6]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[1]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[47]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[26]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][7]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[21]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[55]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][5]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[4]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[28]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[4]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][5]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[5]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[3]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][27]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[7]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags_reg[0]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[25]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[7]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[10]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[16]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[26]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[34]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[17]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[7]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[31]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[12]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[14]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[33]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[30]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[37]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[6]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[1]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[5]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[18]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[26]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[28]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[37]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[6]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[27]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[30]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[28]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[17]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[14]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[20]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[29]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[40]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[21]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[15]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[20]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[7]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[4]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[16]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[18]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[12]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[18]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[21]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[0]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[10]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[9]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[3]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[23]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[26]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[35]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[25]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[19]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[21]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[32]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[22]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[29]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[23]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[53]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[2]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[11]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[22]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[17]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[13]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[8]/CE                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[36]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[24]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[7]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[26]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[19]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][17]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[12]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[50]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[52]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[56]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[54]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[31]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[42]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[58]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[41]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[60]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[39]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[34]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[48]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[51]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[46]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[49]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[59]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[57]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[40]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[44]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_bypass_0_reg/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][23]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[62]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[12]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[2]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[47]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[20]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[20]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[45]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/blocked_reg/D                                                                                                                                                     |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[47]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[30]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[8]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[17]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[10]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[25]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[2]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][17]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[4]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[38]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[27]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[61]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[33]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[9]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[43]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[38]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[37]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[10]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[55]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[53]/CE                                                                                                                                        |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[9]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[15]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][23]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[53]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_cause_reg[2]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[27]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[57]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[23]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_cause_reg[3]/D                                                                                                                                             |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[0]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[37]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][6]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][6]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[14]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[19]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[22]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[24]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[11]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[28]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[29]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[18]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[38]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[29]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][0]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][19]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][10]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][11]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[27]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[49]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[15]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][11]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[13]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][19]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[22]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[31]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[35]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[21]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[51]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[19]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[2]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[32]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[45]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][41]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[13]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][45]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[36]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][41]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][18]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[41]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[53]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[0][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[57]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][51]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[39]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[41]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][0]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[55]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[46]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[52]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][61]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][41]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][25]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[25][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][4]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][4]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[26][10]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/wb_reg_wdata_reg[42]/D                                                                                                                                            |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][49]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags_reg[4]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[40]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[8]/D                                                                                                                                          |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][18]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[54]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[24][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/id_stall_fpu__r_reg[23]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][1]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[34]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][14]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][10]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[59]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][10]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][10]/D                                                                                                                                                  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][49]/D                                                                                                                                                  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][14]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][51]/D                                                                                                                                                  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][61]/D                                                                                                                                                  |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[21][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][9]/D                                                                                                                                                    |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[17][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][18]/D                                                                                                                                                  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[12]/D                                                                                                                                         |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_5              | oserdes_clkdiv_5           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[3][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][10]/D                                                                                                                                                  |
| oserdes_clk_5              | oserdes_clkdiv_5           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/csr/reg_fflags_reg[2]/D                                                                                                                                           |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][10]/D                                                                                                                                                  |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][22]/D                                                                                                                                                   |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][26]/D                                                                                                                                                  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST                |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][22]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[22][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][45]/D                                                                                                                                                  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[49]/D                                                                                                                                         |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][22]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[18]/D                                                                                                                                         |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[38]/D                                                                                                                                         |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_4              | oserdes_clkdiv_4           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][22]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][25]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][59]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][18]/D                                                                                                                                                  |
| oserdes_clk_6              | oserdes_clkdiv_6           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_2              | oserdes_clkdiv_2           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][13]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][18]/D                                                                                                                                                  |
| oserdes_clk_5              | oserdes_clkdiv_5           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_1              | oserdes_clkdiv_1           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_4              | oserdes_clkdiv_4           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk                | oserdes_clkdiv             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[8][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][18]/D                                                                                                                                                   |
| oserdes_clk_7              | oserdes_clkdiv_7           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST  |
| oserdes_clk_3              | oserdes_clkdiv_3           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_0_reg[44]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[19][59]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[1][1]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[9][18]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[29][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][18]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][49]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[14][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[15][18]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[7][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[4][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[6][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[23][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[20][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[13][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[30][13]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][13]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[5][9]/D                                                                                                                                                    |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/ex_reg_rs_msb_1_reg[10]/D                                                                                                                                         |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[27][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[12][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[28][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[2][27]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[11][51]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[18][9]/D                                                                                                                                                   |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[16][10]/D                                                                                                                                                  |
| clk_out1_riscv_clk_wiz_0_0 | clk_out1_riscv_clk_wiz_0_0 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/original_core/rf_reg[10][51]/D                                                                                                                                                  |
+----------------------------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
