Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: SafeBox.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SafeBox.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SafeBox"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SafeBox
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SafeBox.v" in library work
Module <SafeBox> compiled
Module <Registro> compiled
Module <PTD> compiled
Module <Decodificador> compiled
Module <Divisor> compiled
Module <Display> compiled
Module <Update_And_Check> compiled
No errors in compilation
Analysis of file <"SafeBox.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SafeBox> in library <work>.

Analyzing hierarchy for module <Divisor> in library <work>.

Analyzing hierarchy for module <PTD> in library <work>.

Analyzing hierarchy for module <Decodificador> in library <work>.

Analyzing hierarchy for module <Registro> in library <work>.

Analyzing hierarchy for module <Display> in library <work>.

Analyzing hierarchy for module <Update_And_Check> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SafeBox>.
Module <SafeBox> is correct for synthesis.
 
Analyzing module <Divisor> in library <work>.
Module <Divisor> is correct for synthesis.
 
Analyzing module <PTD> in library <work>.
Module <PTD> is correct for synthesis.
 
Analyzing module <Decodificador> in library <work>.
Module <Decodificador> is correct for synthesis.
 
Analyzing module <Registro> in library <work>.
Module <Registro> is correct for synthesis.
 
Analyzing module <Display> in library <work>.
Module <Display> is correct for synthesis.
 
Analyzing module <Update_And_Check> in library <work>.
Module <Update_And_Check> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Divisor>.
    Related source file is "SafeBox.v".
    Found 32-bit up counter for signal <cont>.
    Found 1-bit register for signal <en>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Divisor> synthesized.


Synthesizing Unit <PTD>.
    Related source file is "SafeBox.v".
    Found 1-bit register for signal <salida>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PTD> synthesized.


Synthesizing Unit <Decodificador>.
    Related source file is "SafeBox.v".
    Found 4x4-bit ROM for signal <dec$rom0000>.
    Found 2-bit up counter for signal <dec>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <Decodificador> synthesized.


Synthesizing Unit <Registro>.
    Related source file is "SafeBox.v".
    Found 4-bit up counter for signal <clave>.
    Found 4-bit subtractor for signal <clave$addsub0000> created at line 43.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <Registro> synthesized.


Synthesizing Unit <Display>.
    Related source file is "SafeBox.v".
    Found 16x7-bit ROM for signal <sevensegs>.
    Found 4-bit register for signal <anodos>.
    Found 4-bit register for signal <choose>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Display> synthesized.


Synthesizing Unit <Update_And_Check>.
    Related source file is "SafeBox.v".
    Found 8-bit register for signal <leds>.
    Found 16-bit register for signal <clave_save>.
    Found 16-bit comparator equal for signal <leds$cmp_eq0000> created at line 160.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Update_And_Check> synthesized.


Synthesizing Unit <SafeBox>.
    Related source file is "SafeBox.v".
Unit <SafeBox> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 4-bit subtractor                                      : 4
# Counters                                             : 6
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 9
 1-bit register                                        : 5
 16-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <leds_0> in Unit <ActualizarVerificar> is equivalent to the following 7 FFs/Latches, which will be removed : <leds_1> <leds_2> <leds_3> <leds_4> <leds_5> <leds_6> <leds_7> 

Synthesizing (advanced) Unit <Display>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sevensegs> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 4-bit subtractor                                      : 4
# Counters                                             : 6
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 1
 16-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <leds_0> in Unit <Update_And_Check> is equivalent to the following 7 FFs/Latches, which will be removed : <leds_1> <leds_2> <leds_3> <leds_4> <leds_5> <leds_6> <leds_7> 

Optimizing unit <SafeBox> ...

Optimizing unit <Registro> ...

Optimizing unit <Display> ...

Optimizing unit <Update_And_Check> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SafeBox, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SafeBox.ngr
Top Level Output File Name         : SafeBox
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 315
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 62
#      LUT2                        : 14
#      LUT3                        : 8
#      LUT4                        : 67
#      MUXCY                       : 78
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 80
#      FD                          : 8
#      FDE                         : 17
#      FDR                         : 34
#      FDRE                        : 17
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       94  out of    960     9%  
 Number of Slice Flip Flops:             80  out of   1920     4%  
 Number of 4 input LUTs:                159  out of   1920     8%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     83    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk                                | BUFGP                              | 53    |
pulse2(push_button2/pulse_out1:O)  | NONE(*)(Dec_Anodos/dec_0)          | 2     |
divisor_display/en                 | NONE(Segmentos/anodos_3)           | 8     |
pulse3(push_button3/pulse_out1:O)  | NONE(*)(ActualizarVerificar/leds_0)| 17    |
-----------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.934ns (Maximum Frequency: 111.938MHz)
   Minimum input arrival time before clock: 5.837ns
   Maximum output required time after clock: 5.919ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.934ns (frequency: 111.938MHz)
  Total number of paths / destination ports: 18171 / 114
-------------------------------------------------------------------------
Delay:               8.934ns (Levels of Logic = 34)
  Source:            divisor_display/cont_1 (FF)
  Destination:       divisor_display/cont_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divisor_display/cont_1 to divisor_display/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  divisor_display/cont_1 (divisor_display/cont_1)
     LUT1:I0->O            1   0.704   0.000  divisor_display/Madd__old_cont_1_cy<1>_rt (divisor_display/Madd__old_cont_1_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  divisor_display/Madd__old_cont_1_cy<1> (divisor_display/Madd__old_cont_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<2> (divisor_display/Madd__old_cont_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<3> (divisor_display/Madd__old_cont_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<4> (divisor_display/Madd__old_cont_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<5> (divisor_display/Madd__old_cont_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<6> (divisor_display/Madd__old_cont_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<7> (divisor_display/Madd__old_cont_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<8> (divisor_display/Madd__old_cont_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<9> (divisor_display/Madd__old_cont_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<10> (divisor_display/Madd__old_cont_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<11> (divisor_display/Madd__old_cont_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<12> (divisor_display/Madd__old_cont_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<13> (divisor_display/Madd__old_cont_1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<14> (divisor_display/Madd__old_cont_1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<15> (divisor_display/Madd__old_cont_1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<16> (divisor_display/Madd__old_cont_1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<17> (divisor_display/Madd__old_cont_1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<18> (divisor_display/Madd__old_cont_1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<19> (divisor_display/Madd__old_cont_1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<20> (divisor_display/Madd__old_cont_1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<21> (divisor_display/Madd__old_cont_1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<22> (divisor_display/Madd__old_cont_1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<23> (divisor_display/Madd__old_cont_1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<24> (divisor_display/Madd__old_cont_1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<25> (divisor_display/Madd__old_cont_1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<26> (divisor_display/Madd__old_cont_1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<27> (divisor_display/Madd__old_cont_1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<28> (divisor_display/Madd__old_cont_1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  divisor_display/Madd__old_cont_1_cy<29> (divisor_display/Madd__old_cont_1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  divisor_display/Madd__old_cont_1_cy<30> (divisor_display/Madd__old_cont_1_cy<30>)
     XORCY:CI->O           1   0.804   0.424  divisor_display/Madd__old_cont_1_xor<31> (divisor_display/_old_cont_1<31>)
     LUT4:I3->O            1   0.704   0.000  divisor_display/cont_cmp_eq0000_wg_lut<7> (divisor_display/cont_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.736   1.263  divisor_display/cont_cmp_eq0000_wg_cy<7> (divisor_display/cont_cmp_eq0000)
     FDR:R                     0.911          divisor_display/cont_0
    ----------------------------------------
    Total                      8.934ns (6.625ns logic, 2.309ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pulse2'
  Clock period: 3.896ns (frequency: 256.673MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               3.896ns (Levels of Logic = 1)
  Source:            Dec_Anodos/dec_0 (FF)
  Destination:       Dec_Anodos/dec_0 (FF)
  Source Clock:      pulse2 rising
  Destination Clock: pulse2 rising

  Data Path: Dec_Anodos/dec_0 to Dec_Anodos/dec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   1.057  Dec_Anodos/dec_0 (Dec_Anodos/dec_0)
     LUT2:I0->O            5   0.704   0.633  Dec_Anodos/Mrom_dec_rom00001 (Dec_Anodos/Mrom_dec_rom0000)
     FDR:R                     0.911          Dec_Anodos/dec_0
    ----------------------------------------
    Total                      3.896ns (2.206ns logic, 1.690ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divisor_display/en'
  Clock period: 5.061ns (frequency: 197.589MHz)
  Total number of paths / destination ports: 100 / 12
-------------------------------------------------------------------------
Delay:               5.061ns (Levels of Logic = 3)
  Source:            Segmentos/anodos_3 (FF)
  Destination:       Segmentos/choose_3 (FF)
  Source Clock:      divisor_display/en rising
  Destination Clock: divisor_display/en rising

  Data Path: Segmentos/anodos_3 to Segmentos/choose_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  Segmentos/anodos_3 (Segmentos/anodos_3)
     LUT4:I0->O            5   0.704   0.712  Segmentos/anodos_mux0000<1>1 (Segmentos/anodos_mux0000<1>)
     LUT4:I1->O            1   0.704   0.455  Segmentos/choose_mux0000<3>24 (Segmentos/choose_mux0000<3>24)
     LUT3:I2->O            1   0.704   0.000  Segmentos/choose_mux0000<3>261 (Segmentos/choose_mux0000<3>26)
     FDS:D                     0.308          Segmentos/choose_3
    ----------------------------------------
    Total                      5.061ns (3.011ns logic, 2.050ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pulse3'
  Clock period: 3.918ns (frequency: 255.232MHz)
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Delay:               3.918ns (Levels of Logic = 9)
  Source:            ActualizarVerificar/clave_save_0 (FF)
  Destination:       ActualizarVerificar/leds_0 (FF)
  Source Clock:      pulse3 rising
  Destination Clock: pulse3 rising

  Data Path: ActualizarVerificar/clave_save_0 to ActualizarVerificar/leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  ActualizarVerificar/clave_save_0 (ActualizarVerificar/clave_save_0)
     LUT4:I1->O            1   0.704   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_lut<0> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<0> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<1> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<2> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<3> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<4> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<5> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<6> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.331   0.420  ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<7> (ActualizarVerificar/Mcompar_leds_cmp_eq0000_cy<7>)
     FDRE:CE                   0.555          ActualizarVerificar/leds_0
    ----------------------------------------
    Total                      3.918ns (2.999ns logic, 0.919ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76 / 48
-------------------------------------------------------------------------
Offset:              5.837ns (Levels of Logic = 4)
  Source:            btn1 (PAD)
  Destination:       R_Clave2/clave_1 (FF)
  Destination Clock: clk rising

  Data Path: btn1 to R_Clave2/clave_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  btn1_IBUF (btn1_IBUF)
     LUT4:I0->O            3   0.704   0.610  _and00051 (_and0005)
     LUT2:I1->O            3   0.704   0.706  R_Clave2/Mcount_clave_xor<3>111 (R_Clave2/N01)
     LUT4:I0->O            1   0.704   0.000  R_Clave2/Mcount_clave_xor<1>1 (R_Clave2/Mcount_clave1)
     FDRE:D                    0.308          R_Clave2/clave_1
    ----------------------------------------
    Total                      5.837ns (3.638ns logic, 2.199ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pulse3'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.180ns (Levels of Logic = 1)
  Source:            switch (PAD)
  Destination:       ActualizarVerificar/leds_0 (FF)
  Destination Clock: pulse3 rising

  Data Path: switch to ActualizarVerificar/leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.051  switch_IBUF (switch_IBUF)
     FDRE:R                    0.911          ActualizarVerificar/leds_0
    ----------------------------------------
    Total                      3.180ns (2.129ns logic, 1.051ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pulse3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            ActualizarVerificar/leds_0 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      pulse3 rising

  Data Path: ActualizarVerificar/leds_0 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.591   0.757  ActualizarVerificar/leds_0 (ActualizarVerificar/leds_0)
     OBUF:I->O                 3.272          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisor_display/en'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.919ns (Levels of Logic = 2)
  Source:            Segmentos/choose_0 (FF)
  Destination:       sevensegs<6> (PAD)
  Source Clock:      divisor_display/en rising

  Data Path: Segmentos/choose_0 to sevensegs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              8   0.591   0.932  Segmentos/choose_0 (Segmentos/choose_0)
     LUT4:I0->O            1   0.704   0.420  Segmentos/Mrom_sevensegs41 (sevensegs_4_OBUF)
     OBUF:I->O                 3.272          sevensegs_4_OBUF (sevensegs<4>)
    ----------------------------------------
    Total                      5.919ns (4.567ns logic, 1.352ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.37 secs
 
--> 

Total memory usage is 242788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

