-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling_buffer.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_upsampling_buffer (VHDL-1012)
INFO: analyzing architecture jpeg_upsampling_buffer_a of entity jpeg_upsampling_buffer (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/upsampling_buffer/jpeg_upsampling_buffer.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_upsampling_buffer (VHDL-1012)
INFO: analyzing architecture jpeg_upsampling_buffer_a of entity jpeg_upsampling_buffer (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_qt_sr.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_qt_sr (VHDL-1012)
INFO: analyzing architecture jpeg_qt_sr_a of entity jpeg_qt_sr (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/qt_table/jpeg_qt_sr.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_qt_sr (VHDL-1012)
INFO: analyzing architecture jpeg_qt_sr_a of entity jpeg_qt_sr (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct_core_12.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_idct_core_12 (VHDL-1012)
INFO: analyzing architecture jpeg_idct_core_12_a of entity jpeg_idct_core_12 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/idct/jpeg_idct_core_12.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_idct_core_12 (VHDL-1012)
INFO: analyzing architecture jpeg_idct_core_12_a of entity jpeg_idct_core_12 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman_input_sr.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_huffman_input_sr (VHDL-1012)
INFO: analyzing architecture jpeg_huffman_input_sr_a of entity jpeg_huffman_input_sr (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/huffman_input_sr/jpeg_huffman_input_sr.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_huffman_input_sr (VHDL-1012)
INFO: analyzing architecture jpeg_huffman_input_sr_a of entity jpeg_huffman_input_sr (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_tables.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_ht_tables (VHDL-1012)
INFO: analyzing architecture jpeg_ht_tables_a of entity jpeg_ht_tables (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_tables/jpeg_ht_tables.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_ht_tables (VHDL-1012)
INFO: analyzing architecture jpeg_ht_tables_a of entity jpeg_ht_tables (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_ht_nr_of_symbols.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_ht_nr_of_symbols (VHDL-1012)
INFO: analyzing architecture jpeg_ht_nr_of_symbols_a of entity jpeg_ht_nr_of_symbols (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/ht_nr_of_symbols/jpeg_ht_nr_of_symbols.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_ht_nr_of_symbols (VHDL-1012)
INFO: analyzing architecture jpeg_ht_nr_of_symbols_a of entity jpeg_ht_nr_of_symbols (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequant_multiplier.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_dequant_multiplier (VHDL-1012)
INFO: analyzing architecture jpeg_dequant_multiplier_a of entity jpeg_dequant_multiplier (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/dequantize_multiplier/jpeg_dequant_multiplier.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_dequant_multiplier (VHDL-1012)
INFO: analyzing architecture jpeg_dequant_multiplier_a of entity jpeg_dequant_multiplier (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd" into library work (VHDL-9003)
d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/synth/blk_mem_gen_3.vhd(57): ERROR: 'blk_mem_gen_v8_3_3' is not compiled in library blk_mem_gen_v8_3_3 (VHDL-1240)
INFO: analyzing entity blk_mem_gen_3 (VHDL-1012)
INFO: analyzing architecture blk_mem_gen_3_arch of entity blk_mem_gen_3 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd" into library work (VHDL-9003)
d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd(57): ERROR: 'blk_mem_gen_v8_3_3' is not compiled in library blk_mem_gen_v8_3_3 (VHDL-1240)
INFO: analyzing entity blk_mem_gen_2 (VHDL-1012)
INFO: analyzing architecture blk_mem_gen_2_arch of entity blk_mem_gen_2 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_YCbCr2RGB.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_YCbCr2RGB (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_ycbcr2rgb (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_upsampling.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_upsampling (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_upsampling (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_idct.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_idct (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_idct (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_huffman.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_huffman (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_huffman (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_header.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_header (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_header (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dezigzag.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_dezigzag (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_dezigzag (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_dequantize.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_dequantize (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_dequantize (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_check_FF.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_check_FF (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg_check_ff (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_input_fifo.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_input_fifo (VHDL-1012)
INFO: analyzing architecture jpeg_input_fifo_a of entity jpeg_input_fifo (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_input_fifo (VHDL-1012)
d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/input_fifo/jpeg_input_fifo.vhd(43): WARNING: overwriting existing primary unit jpeg_input_fifo (VHDL-1177)
INFO: analyzing architecture jpeg_input_fifo_a of entity jpeg_input_fifo (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg_checkff_fifo.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_checkff_fifo (VHDL-1012)
INFO: analyzing architecture jpeg_checkff_fifo_a of entity jpeg_checkff_fifo (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/coregen/check_FF_fifo/jpeg_checkff_fifo.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg_checkff_fifo (VHDL-1012)
INFO: analyzing architecture jpeg_checkff_fifo_a of entity jpeg_checkff_fifo (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/vga_driver.vhd" into library work (VHDL-9003)
INFO: analyzing entity VGAdrive (VHDL-1012)
INFO: analyzing architecture behaviour1 of entity vgadrive (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd" into library work (VHDL-9003)
d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd(57): ERROR: 'blk_mem_gen_v8_3_3' is not compiled in library blk_mem_gen_v8_3_3 (VHDL-1240)
INFO: analyzing entity blk_mem_gen_0 (VHDL-1012)
INFO: analyzing architecture blk_mem_gen_0_arch of entity blk_mem_gen_0 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/imports/mjpeg/pcores/myipif/hdl/vhdl/jpeg.vhd" into library work (VHDL-9003)
INFO: analyzing entity jpeg (VHDL-1012)
INFO: analyzing architecture IMP of entity jpeg (VHDL-9006)
INFO: Analyzing Verilog file "d:/yy/img_proc_full/jpeg.srcs/sources_1/edge_detector.v" into library work (VERI-1482)
INFO: analyzing module edge_detector (VERI-9002)
INFO: Analyzing Verilog file "d:/yy/img_proc_full/jpeg.srcs/sources_1/vga_controller.v" into library work (VERI-1482)
INFO: analyzing module vga_controller (VERI-9002)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd" into library work (VHDL-9003)
d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd(57): ERROR: 'fifo_generator_v13_1_1' is not compiled in library fifo_generator_v13_1_1 (VHDL-1240)
INFO: analyzing entity fifo_generator_0 (VHDL-1012)
INFO: analyzing architecture fifo_generator_0_arch of entity fifo_generator_0 (VHDL-9006)
INFO: Analyzing Verilog file "d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v" into library work (VERI-1482)
INFO: analyzing module image_processor (VERI-9002)
d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v(90): WARNING: identifier new_image is used before its declaration (VERI-1875)
d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v(91): WARNING: identifier new_image is used before its declaration (VERI-1875)
d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v(108): WARNING: identifier new_image is used before its declaration (VERI-1875)
d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v(127): WARNING: identifier ed_y is used before its declaration (VERI-1875)
d:/yy/img_proc_full/jpeg.srcs/sources_1/image_processor.v(127): WARNING: identifier ed_x is used before its declaration (VERI-1875)
INFO: Analyzing Verilog file "d:/yy/img_proc_full/jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0.v" into library work (VERI-1482)
INFO: analyzing module stream_jpg_yy_nv_mn_v1_0 (VERI-9002)
d:/yy/img_proc_full/jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0.v(80): WARNING: parameter declaration becomes local in stream_jpg_yy_nv_mn_v1_0 with formal parameter declaration list (VERI-1199)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_5 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_5_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_5_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_5 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_5_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_5_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_5 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_5_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_5_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_2/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_5 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_5_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_5_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_5 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_5_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_5_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_5 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_5 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd" into library fifo_generator_v13_1_3 (VHDL-9003)
INFO: analyzing package fifo_generator_v13_1_3_pkg (VHDL-1014)
INFO: analyzing package body fifo_generator_v13_1_3_pkg (VHDL-1013)
INFO: analyzing package fifo_generator_v13_1_3_defaults (VHDL-1014)
INFO: analyzing entity bram_sync_reg (VHDL-1012)
INFO: analyzing architecture xilinx of entity bram_sync_reg (VHDL-9006)
INFO: analyzing entity bram_fifo_rstlogic (VHDL-1012)
INFO: analyzing architecture xilinx of entity bram_fifo_rstlogic (VHDL-9006)
INFO: analyzing entity input_blk (VHDL-1012)
INFO: analyzing architecture xilinx of entity input_blk (VHDL-9006)
INFO: analyzing entity output_blk (VHDL-1012)
INFO: analyzing architecture xilinx of entity output_blk (VHDL-9006)
INFO: analyzing entity synchronizer_ff (VHDL-1012)
INFO: analyzing architecture xilinx of entity synchronizer_ff (VHDL-9006)
INFO: analyzing entity shft_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity shft_wrapper (VHDL-9006)
INFO: analyzing entity shft_ram (VHDL-1012)
INFO: analyzing architecture xilinx of entity shft_ram (VHDL-9006)
INFO: analyzing entity dmem (VHDL-1012)
INFO: analyzing architecture Xilinx of entity dmem (VHDL-9006)
INFO: analyzing entity memory (VHDL-1012)
INFO: analyzing architecture xilinx of entity memory (VHDL-9006)
INFO: analyzing entity compare (VHDL-1012)
INFO: analyzing architecture Xilinx of entity compare (VHDL-9006)
INFO: analyzing entity wr_bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_bin_cntr (VHDL-9006)
INFO: analyzing entity rd_bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_bin_cntr (VHDL-9006)
INFO: analyzing entity updn_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity updn_cntr (VHDL-9006)
INFO: analyzing entity rd_status_flags_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_as (VHDL-9006)
INFO: analyzing entity rd_status_flags_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_ss (VHDL-9006)
INFO: analyzing entity rd_pe_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_as (VHDL-9006)
INFO: analyzing entity rd_pe_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_ss (VHDL-9006)
INFO: analyzing entity rd_handshaking_flags (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_handshaking_flags (VHDL-9006)
INFO: analyzing entity rd_dc_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_dc_as (VHDL-9006)
INFO: analyzing entity rd_dc_fwft_ext_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_dc_fwft_ext_as (VHDL-9006)
INFO: analyzing entity dc_ss_fwft (VHDL-1012)
INFO: analyzing architecture xilinx of entity dc_ss_fwft (VHDL-9006)
INFO: analyzing entity rd_fwft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_fwft (VHDL-9006)
INFO: analyzing entity rd_fwft_both (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_fwft_both (VHDL-9006)
INFO: analyzing entity rd_logic_pkt_fifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_logic_pkt_fifo (VHDL-9006)
INFO: analyzing entity reset_blk_ramfifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity reset_blk_ramfifo (VHDL-9006)
INFO: analyzing entity clk_x_pntrs (VHDL-1012)
INFO: analyzing architecture xilinx of entity clk_x_pntrs (VHDL-9006)
INFO: analyzing entity wr_status_flags_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_as (VHDL-9006)
INFO: analyzing entity wr_status_flags_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_ss (VHDL-9006)
INFO: analyzing entity wr_pf_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_as (VHDL-9006)
INFO: analyzing entity wr_pf_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_ss (VHDL-9006)
INFO: analyzing entity wr_handshaking_flags (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_handshaking_flags (VHDL-9006)
INFO: analyzing entity wr_dc_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_dc_as (VHDL-9006)
INFO: analyzing entity wr_dc_fwft_ext_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_dc_fwft_ext_as (VHDL-9006)
INFO: analyzing entity dc_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity dc_ss (VHDL-9006)
INFO: analyzing entity wr_logic (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_logic (VHDL-9006)
INFO: analyzing entity wr_logic_pkt_fifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_logic_pkt_fifo (VHDL-9006)
INFO: analyzing entity wr_status_flags_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_sshft (VHDL-9006)
INFO: analyzing entity rd_status_flags_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_sshft (VHDL-9006)
INFO: analyzing entity wr_pf_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_sshft (VHDL-9006)
INFO: analyzing entity rd_pe_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_sshft (VHDL-9006)
INFO: analyzing entity logic_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity logic_sshft (VHDL-9006)
INFO: analyzing entity Async_FIFO (VHDL-1012)
INFO: analyzing architecture IMP of entity async_fifo (VHDL-9006)
INFO: analyzing entity rd_logic (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_logic (VHDL-9006)
INFO: analyzing entity fifo_generator_ramfifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_ramfifo (VHDL-9006)
INFO: analyzing package fifo_generator_v13_1_3_comps_builtin (VHDL-1014)
INFO: analyzing entity delay (VHDL-1012)
INFO: analyzing architecture xilinx of entity delay (VHDL-9006)
INFO: analyzing entity clk_x_pntrs_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity clk_x_pntrs_builtin (VHDL-9006)
INFO: analyzing entity bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity bin_cntr (VHDL-9006)
INFO: analyzing entity logic_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity logic_builtin (VHDL-9006)
INFO: analyzing entity reset_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity reset_builtin (VHDL-9006)
INFO: analyzing entity builtin_prim (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_prim (VHDL-9006)
INFO: analyzing entity builtin_extdepth (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth (VHDL-9006)
INFO: analyzing entity builtin_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_top (VHDL-9006)
INFO: analyzing entity builtin_prim_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_prim_v6 (VHDL-9006)
INFO: analyzing entity builtin_extdepth_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth_v6 (VHDL-9006)
INFO: analyzing entity builtin_extdepth_low_latency (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth_low_latency (VHDL-9006)
INFO: analyzing entity builtin_top_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_top_v6 (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_3_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_3_builtin (VHDL-9006)
INFO: analyzing entity fifo_generator_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_top (VHDL-9006)
INFO: analyzing entity axi_reg_slice (VHDL-1012)
INFO: analyzing architecture xilinx of entity axi_reg_slice (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_3_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_3_synth (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_3 (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_3 (VHDL-9006)
-- Analyzing VHDL file "d:/yy/img_proc_full/jpeg.srcs/sources_1/ip/blk_mem_gen_1/synth/blk_mem_gen_1.vhd" into library work (VHDL-9003)
INFO: analyzing entity blk_mem_gen_1 (VHDL-1012)
INFO: analyzing architecture blk_mem_gen_1_arch of entity blk_mem_gen_1 (VHDL-9006)
