$version Generated by VerilatedVcd $end
$date Fri Jul  8 20:49:03 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 } clock $end
  $var wire 64 !! io_dat_addr [63:0] $end
  $var wire 32 *! io_instr [31:0] $end
  $var wire 64 #! io_pc_addr [63:0] $end
  $var wire 64 +! io_pc_debug [63:0] $end
  $var wire 64 (! io_rdata [63:0] $end
  $var wire 64 &! io_wdata [63:0] $end
  $var wire  1 %! io_wen $end
  $var wire  1 ~ reset $end
  $scope module myCPU $end
   $var wire  1 } clock $end
   $var wire 64 w dest [63:0] $end
   $var wire  1 k ebreak_enable $end
   $var wire 32 r imm [31:0] $end
   $var wire 32 q imm_tmp [31:0] $end
   $var wire 32 n instr [31:0] $end
   $var wire 64 !! io_dat_addr [63:0] $end
   $var wire 32 *! io_instr [31:0] $end
   $var wire 64 #! io_pc_addr [63:0] $end
   $var wire 64 +! io_pc_debug [63:0] $end
   $var wire 64 (! io_rdata [63:0] $end
   $var wire 64 &! io_wdata [63:0] $end
   $var wire  1 %! io_wen $end
   $var wire  1 p is_4 $end
   $var wire 32 o op [31:0] $end
   $var wire 64 l pc [63:0] $end
   $var wire 64 y pc_tmp [63:0] $end
   $var wire  1 } regFile_clock $end
   $var wire  5 ' regFile_io_raddr_0 [4:0] $end
   $var wire  5 ( regFile_io_raddr_1 [4:0] $end
   $var wire 64 ) regFile_io_rdata_0 [63:0] $end
   $var wire 64 + regFile_io_rdata_1 [63:0] $end
   $var wire 64 9 regFile_io_rdata_10 [63:0] $end
   $var wire 64 ; regFile_io_rdata_11 [63:0] $end
   $var wire 64 = regFile_io_rdata_12 [63:0] $end
   $var wire 64 ? regFile_io_rdata_13 [63:0] $end
   $var wire 64 A regFile_io_rdata_14 [63:0] $end
   $var wire 64 C regFile_io_rdata_15 [63:0] $end
   $var wire 64 E regFile_io_rdata_16 [63:0] $end
   $var wire 64 G regFile_io_rdata_17 [63:0] $end
   $var wire 64 I regFile_io_rdata_18 [63:0] $end
   $var wire 64 K regFile_io_rdata_19 [63:0] $end
   $var wire 64 M regFile_io_rdata_20 [63:0] $end
   $var wire 64 O regFile_io_rdata_21 [63:0] $end
   $var wire 64 Q regFile_io_rdata_22 [63:0] $end
   $var wire 64 S regFile_io_rdata_23 [63:0] $end
   $var wire 64 U regFile_io_rdata_24 [63:0] $end
   $var wire 64 W regFile_io_rdata_25 [63:0] $end
   $var wire 64 Y regFile_io_rdata_26 [63:0] $end
   $var wire 64 [ regFile_io_rdata_27 [63:0] $end
   $var wire 64 ] regFile_io_rdata_28 [63:0] $end
   $var wire 64 _ regFile_io_rdata_29 [63:0] $end
   $var wire 64 a regFile_io_rdata_30 [63:0] $end
   $var wire 64 c regFile_io_rdata_31 [63:0] $end
   $var wire 64 e regFile_io_rdata_32 [63:0] $end
   $var wire 64 g regFile_io_rdata_33 [63:0] $end
   $var wire 64 i regFile_io_rdata_34 [63:0] $end
   $var wire 64 - regFile_io_rdata_4 [63:0] $end
   $var wire 64 / regFile_io_rdata_5 [63:0] $end
   $var wire 64 1 regFile_io_rdata_6 [63:0] $end
   $var wire 64 3 regFile_io_rdata_7 [63:0] $end
   $var wire 64 5 regFile_io_rdata_8 [63:0] $end
   $var wire 64 7 regFile_io_rdata_9 [63:0] $end
   $var wire  5 $ regFile_io_waddr [4:0] $end
   $var wire 64 % regFile_io_wdata [63:0] $end
   $var wire  1 # regFile_io_wen $end
   $var wire  1 ~ regFile_reset $end
   $var wire  1 } reg_debug_clock $end
   $var wire 64 -! reg_debug_regfile_0 [63:0] $end
   $var wire 64 - reg_debug_regfile_1 [63:0] $end
   $var wire 64 ? reg_debug_regfile_10 [63:0] $end
   $var wire 64 A reg_debug_regfile_11 [63:0] $end
   $var wire 64 C reg_debug_regfile_12 [63:0] $end
   $var wire 64 E reg_debug_regfile_13 [63:0] $end
   $var wire 64 G reg_debug_regfile_14 [63:0] $end
   $var wire 64 I reg_debug_regfile_15 [63:0] $end
   $var wire 64 K reg_debug_regfile_16 [63:0] $end
   $var wire 64 M reg_debug_regfile_17 [63:0] $end
   $var wire 64 O reg_debug_regfile_18 [63:0] $end
   $var wire 64 Q reg_debug_regfile_19 [63:0] $end
   $var wire 64 / reg_debug_regfile_2 [63:0] $end
   $var wire 64 S reg_debug_regfile_20 [63:0] $end
   $var wire 64 U reg_debug_regfile_21 [63:0] $end
   $var wire 64 W reg_debug_regfile_22 [63:0] $end
   $var wire 64 Y reg_debug_regfile_23 [63:0] $end
   $var wire 64 [ reg_debug_regfile_24 [63:0] $end
   $var wire 64 ] reg_debug_regfile_25 [63:0] $end
   $var wire 64 _ reg_debug_regfile_26 [63:0] $end
   $var wire 64 a reg_debug_regfile_27 [63:0] $end
   $var wire 64 c reg_debug_regfile_28 [63:0] $end
   $var wire 64 e reg_debug_regfile_29 [63:0] $end
   $var wire 64 1 reg_debug_regfile_3 [63:0] $end
   $var wire 64 g reg_debug_regfile_30 [63:0] $end
   $var wire 64 i reg_debug_regfile_31 [63:0] $end
   $var wire 64 3 reg_debug_regfile_4 [63:0] $end
   $var wire 64 5 reg_debug_regfile_5 [63:0] $end
   $var wire 64 7 reg_debug_regfile_6 [63:0] $end
   $var wire 64 9 reg_debug_regfile_7 [63:0] $end
   $var wire 64 ; reg_debug_regfile_8 [63:0] $end
   $var wire 64 = reg_debug_regfile_9 [63:0] $end
   $var wire  1 ~ reg_debug_reset $end
   $var wire  1 ~ reset $end
   $var wire 64 s src1 [63:0] $end
   $var wire 64 u src2 [63:0] $end
   $scope module ebreak $end
    $var wire  1 k enable $end
   $upscope $end
   $scope module regFile $end
    $var wire  1 } clock $end
    $var wire  5 ' io_raddr_0 [4:0] $end
    $var wire  5 ( io_raddr_1 [4:0] $end
    $var wire 64 ) io_rdata_0 [63:0] $end
    $var wire 64 + io_rdata_1 [63:0] $end
    $var wire 64 9 io_rdata_10 [63:0] $end
    $var wire 64 ; io_rdata_11 [63:0] $end
    $var wire 64 = io_rdata_12 [63:0] $end
    $var wire 64 ? io_rdata_13 [63:0] $end
    $var wire 64 A io_rdata_14 [63:0] $end
    $var wire 64 C io_rdata_15 [63:0] $end
    $var wire 64 E io_rdata_16 [63:0] $end
    $var wire 64 G io_rdata_17 [63:0] $end
    $var wire 64 I io_rdata_18 [63:0] $end
    $var wire 64 K io_rdata_19 [63:0] $end
    $var wire 64 M io_rdata_20 [63:0] $end
    $var wire 64 O io_rdata_21 [63:0] $end
    $var wire 64 Q io_rdata_22 [63:0] $end
    $var wire 64 S io_rdata_23 [63:0] $end
    $var wire 64 U io_rdata_24 [63:0] $end
    $var wire 64 W io_rdata_25 [63:0] $end
    $var wire 64 Y io_rdata_26 [63:0] $end
    $var wire 64 [ io_rdata_27 [63:0] $end
    $var wire 64 ] io_rdata_28 [63:0] $end
    $var wire 64 _ io_rdata_29 [63:0] $end
    $var wire 64 a io_rdata_30 [63:0] $end
    $var wire 64 c io_rdata_31 [63:0] $end
    $var wire 64 e io_rdata_32 [63:0] $end
    $var wire 64 g io_rdata_33 [63:0] $end
    $var wire 64 i io_rdata_34 [63:0] $end
    $var wire 64 - io_rdata_4 [63:0] $end
    $var wire 64 / io_rdata_5 [63:0] $end
    $var wire 64 1 io_rdata_6 [63:0] $end
    $var wire 64 3 io_rdata_7 [63:0] $end
    $var wire 64 5 io_rdata_8 [63:0] $end
    $var wire 64 7 io_rdata_9 [63:0] $end
    $var wire  5 $ io_waddr [4:0] $end
    $var wire 64 % io_wdata [63:0] $end
    $var wire  1 # io_wen $end
    $var wire 64 { reg_0 [63:0] $end
    $var wire 64 - reg_1 [63:0] $end
    $var wire 64 ? reg_10 [63:0] $end
    $var wire 64 A reg_11 [63:0] $end
    $var wire 64 C reg_12 [63:0] $end
    $var wire 64 E reg_13 [63:0] $end
    $var wire 64 G reg_14 [63:0] $end
    $var wire 64 I reg_15 [63:0] $end
    $var wire 64 K reg_16 [63:0] $end
    $var wire 64 M reg_17 [63:0] $end
    $var wire 64 O reg_18 [63:0] $end
    $var wire 64 Q reg_19 [63:0] $end
    $var wire 64 / reg_2 [63:0] $end
    $var wire 64 S reg_20 [63:0] $end
    $var wire 64 U reg_21 [63:0] $end
    $var wire 64 W reg_22 [63:0] $end
    $var wire 64 Y reg_23 [63:0] $end
    $var wire 64 [ reg_24 [63:0] $end
    $var wire 64 ] reg_25 [63:0] $end
    $var wire 64 _ reg_26 [63:0] $end
    $var wire 64 a reg_27 [63:0] $end
    $var wire 64 c reg_28 [63:0] $end
    $var wire 64 e reg_29 [63:0] $end
    $var wire 64 1 reg_3 [63:0] $end
    $var wire 64 g reg_30 [63:0] $end
    $var wire 64 i reg_31 [63:0] $end
    $var wire 64 3 reg_4 [63:0] $end
    $var wire 64 5 reg_5 [63:0] $end
    $var wire 64 7 reg_6 [63:0] $end
    $var wire 64 9 reg_7 [63:0] $end
    $var wire 64 ; reg_8 [63:0] $end
    $var wire 64 = reg_9 [63:0] $end
    $var wire  1 ~ reset $end
   $upscope $end
   $scope module reg_debug $end
    $var wire  1 } clock $end
    $var wire 64 -! regfile_0 [63:0] $end
    $var wire 64 - regfile_1 [63:0] $end
    $var wire 64 ? regfile_10 [63:0] $end
    $var wire 64 A regfile_11 [63:0] $end
    $var wire 64 C regfile_12 [63:0] $end
    $var wire 64 E regfile_13 [63:0] $end
    $var wire 64 G regfile_14 [63:0] $end
    $var wire 64 I regfile_15 [63:0] $end
    $var wire 64 K regfile_16 [63:0] $end
    $var wire 64 M regfile_17 [63:0] $end
    $var wire 64 O regfile_18 [63:0] $end
    $var wire 64 Q regfile_19 [63:0] $end
    $var wire 64 / regfile_2 [63:0] $end
    $var wire 64 S regfile_20 [63:0] $end
    $var wire 64 U regfile_21 [63:0] $end
    $var wire 64 W regfile_22 [63:0] $end
    $var wire 64 Y regfile_23 [63:0] $end
    $var wire 64 [ regfile_24 [63:0] $end
    $var wire 64 ] regfile_25 [63:0] $end
    $var wire 64 _ regfile_26 [63:0] $end
    $var wire 64 a regfile_27 [63:0] $end
    $var wire 64 c regfile_28 [63:0] $end
    $var wire 64 e regfile_29 [63:0] $end
    $var wire 64 1 regfile_3 [63:0] $end
    $var wire 64 g regfile_30 [63:0] $end
    $var wire 64 i regfile_31 [63:0] $end
    $var wire 64 3 regfile_4 [63:0] $end
    $var wire 64 5 regfile_5 [63:0] $end
    $var wire 64 7 regfile_6 [63:0] $end
    $var wire 64 9 regfile_7 [63:0] $end
    $var wire 64 ; regfile_8 [63:0] $end
    $var wire 64 = regfile_9 [63:0] $end
    $var wire  1 ~ reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
b01010 $
b0000000000000000000000000000000000000000000000000000000000000001 %
b01010 '
b00000 (
b0000000000000000000000000000000000000000000000000000000000000000 )
b0000000000000000000000000000000000000000000000000000000000000000 +
b0000000000000000000000000000000000000000000000000000000000000000 -
b0000000000000000000000000000000000000000000000000000000000000000 /
b0000000000000000000000000000000000000000000000000000000000000000 1
b0000000000000000000000000000000000000000000000000000000000000000 3
b0000000000000000000000000000000000000000000000000000000000000000 5
b0000000000000000000000000000000000000000000000000000000000000000 7
b0000000000000000000000000000000000000000000000000000000000000000 9
b0000000000000000000000000000000000000000000000000000000000000000 ;
b0000000000000000000000000000000000000000000000000000000000000000 =
b0000000000000000000000000000000000000000000000000000000000000000 ?
b0000000000000000000000000000000000000000000000000000000000000000 A
b0000000000000000000000000000000000000000000000000000000000000000 C
b0000000000000000000000000000000000000000000000000000000000000000 E
b0000000000000000000000000000000000000000000000000000000000000000 G
b0000000000000000000000000000000000000000000000000000000000000000 I
b0000000000000000000000000000000000000000000000000000000000000000 K
b0000000000000000000000000000000000000000000000000000000000000000 M
b0000000000000000000000000000000000000000000000000000000000000000 O
b0000000000000000000000000000000000000000000000000000000000000000 Q
b0000000000000000000000000000000000000000000000000000000000000000 S
b0000000000000000000000000000000000000000000000000000000000000000 U
b0000000000000000000000000000000000000000000000000000000000000000 W
b0000000000000000000000000000000000000000000000000000000000000000 Y
b0000000000000000000000000000000000000000000000000000000000000000 [
b0000000000000000000000000000000000000000000000000000000000000000 ]
b0000000000000000000000000000000000000000000000000000000000000000 _
b0000000000000000000000000000000000000000000000000000000000000000 a
b0000000000000000000000000000000000000000000000000000000000000000 c
b0000000000000000000000000000000000000000000000000000000000000000 e
b0000000000000000000000000000000000000000000000000000000000000000 g
b0000000000000000000000000000000000000000000000000000000000000000 i
0k
b0000000000000000000000000000000010000000000000000000000000000100 l
b00000000000101010000010100010011 n
b00000000000000000000000000010011 o
1p
b00000000000000000000000000000000 q
b00000000000000000000000000000001 r
b0000000000000000000000000000000000000000000000000000000000000000 s
b0000000000000000000000000000000000000000000000000000000000000001 u
b0000000000000000000000000000000000000000000000000000000000000001 w
b0000000000000000000000000000000010000000000000000000000000000000 y
b0000000000000000000000000000000000000000000000000000000000000000 {
1}
0~
b0000000000000000000000000000000000000000000000000000000000000000 !!
b0000000000000000000000000000000010000000000000000000000000000100 #!
0%!
b0000000000000000000000000000000000000000000000000000000000000000 &!
b0000000000000000000000000000000000000000000000000000000000000000 (!
b00000000000101010000010100010011 *!
b0000000000000000000000000000000010000000000000000000000000000000 +!
b0000000000000000000000000000000000000000000000000000000000000000 -!
#2
b0000000000000000000000000000000000000000000000000000000000000010 %
b0000000000000000000000000000000000000000000000000000000000000001 )
b0000000000000000000000000000000000000000000000000000000000000001 ?
b0000000000000000000000000000000010000000000000000000000000001000 l
b0000000000000000000000000000000000000000000000000000000000000001 s
b0000000000000000000000000000000000000000000000000000000000000010 w
b0000000000000000000000000000000010000000000000000000000000000100 y
b0000000000000000000000000000000010000000000000000000000000001000 #!
b0000000000000000000000000000000010000000000000000000000000000100 +!
#3
b0000000000000000000000000000000000000000000000000000000000000011 %
b0000000000000000000000000000000000000000000000000000000000000010 )
b0000000000000000000000000000000000000000000000000000000000000010 ?
b0000000000000000000000000000000010000000000000000000000000001100 l
b0000000000000000000000000000000000000000000000000000000000000010 s
b0000000000000000000000000000000000000000000000000000000000000011 w
b0000000000000000000000000000000010000000000000000000000000001000 y
b0000000000000000000000000000000010000000000000000000000000001100 #!
b0000000000000000000000000000000010000000000000000000000000001000 +!
#4
b0000000000000000000000000000000000000000000000000000000000000100 %
b0000000000000000000000000000000000000000000000000000000000000011 )
b0000000000000000000000000000000000000000000000000000000000000011 ?
b0000000000000000000000000000000010000000000000000000000000010000 l
b0000000000000000000000000000000000000000000000000000000000000011 s
b0000000000000000000000000000000000000000000000000000000000000100 w
b0000000000000000000000000000000010000000000000000000000000001100 y
b0000000000000000000000000000000010000000000000000000000000010000 #!
b0000000000000000000000000000000010000000000000000000000000001100 +!
#5
b0000000000000000000000000000000000000000000000000000000000000101 %
b0000000000000000000000000000000000000000000000000000000000000100 )
b0000000000000000000000000000000000000000000000000000000000000100 ?
b0000000000000000000000000000000010000000000000000000000000010100 l
b0000000000000000000000000000000000000000000000000000000000000100 s
b0000000000000000000000000000000000000000000000000000000000000101 w
b0000000000000000000000000000000010000000000000000000000000010000 y
b0000000000000000000000000000000010000000000000000000000000010100 #!
b0000000000000000000000000000000010000000000000000000000000010000 +!
#6
b0000000000000000000000000000000000000000000000000000000000000110 %
b0000000000000000000000000000000000000000000000000000000000000101 )
b0000000000000000000000000000000000000000000000000000000000000101 ?
b0000000000000000000000000000000010000000000000000000000000011000 l
b0000000000000000000000000000000000000000000000000000000000000101 s
b0000000000000000000000000000000000000000000000000000000000000110 w
b0000000000000000000000000000000010000000000000000000000000010100 y
b0000000000000000000000000000000010000000000000000000000000011000 #!
b0000000000000000000000000000000010000000000000000000000000010100 +!
