{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626288231440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626288231441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 11:43:48 2021 " "Processing started: Wed Jul 14 11:43:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626288231441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626288231441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bestAlgorithm -c bestAlgorithm " "Command: quartus_map --read_settings_files=on --write_settings_files=off bestAlgorithm -c bestAlgorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626288231442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1626288232576 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v(27) " "Unrecognized synthesis attribute \"ram_style\" at ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v(27)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626288232796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/bubblesort/solution1/syn/verilog/bubblesort_a.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/bubblesort/solution1/syn/verilog/bubblesort_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 bubbleSort_A_ram " "Found entity 1: bubbleSort_A_ram" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626288232810 ""} { "Info" "ISGN_ENTITY_NAME" "2 bubbleSort_A " "Found entity 2: bubbleSort_A" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626288232810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626288232810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v(10) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v(10)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626288232816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bubbleSort.v(239) " "Verilog HDL warning at bubbleSort.v(239): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626288232818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bubbleSort.v(249) " "Verilog HDL warning at bubbleSort.v(249): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626288232818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bubbleSort.v(275) " "Verilog HDL warning at bubbleSort.v(275): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626288232818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bubbleSort.v(418) " "Verilog HDL warning at bubbleSort.v(418): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1626288232819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/bubblesort/solution1/syn/verilog/bubblesort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/bubblesort/solution1/syn/verilog/bubblesort.v" { { "Info" "ISGN_ENTITY_NAME" "1 bubbleSort " "Found entity 1: bubbleSort" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626288232820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626288232820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bubbleSort " "Elaborating entity \"bubbleSort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626288232922 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "fsm_encoding none ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v(65) " "Invalid value \"none\" for synthesis attribute \"fsm_encoding\" at ../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v(65)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 65 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1626288232939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(193) " "Verilog HDL assignment warning at bubbleSort.v(193): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232947 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(194) " "Verilog HDL assignment warning at bubbleSort.v(194): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232947 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(233) " "Verilog HDL assignment warning at bubbleSort.v(233): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232950 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(235) " "Verilog HDL assignment warning at bubbleSort.v(235): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232950 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(237) " "Verilog HDL assignment warning at bubbleSort.v(237): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232951 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bubbleSort.v(239) " "Verilog HDL assignment warning at bubbleSort.v(239): truncated value with size 32 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232951 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 3 bubbleSort.v(247) " "Verilog HDL assignment warning at bubbleSort.v(247): truncated value with size 64 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232951 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bubbleSort.v(249) " "Verilog HDL assignment warning at bubbleSort.v(249): truncated value with size 32 to match size of target (3)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232951 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bubbleSort.v(275) " "Verilog HDL assignment warning at bubbleSort.v(275): truncated value with size 32 to match size of target (16)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232952 "|bubbleSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bubbleSort.v(418) " "Verilog HDL assignment warning at bubbleSort.v(418): truncated value with size 32 to match size of target (6)" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626288232954 "|bubbleSort"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bubbleSort.v(384) " "Verilog HDL Case Statement information at bubbleSort.v(384): all case item expressions in this case statement are onehot" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 384 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1626288232954 "|bubbleSort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bubbleSort_A bubbleSort_A:A_U " "Elaborating entity \"bubbleSort_A\" for hierarchy \"bubbleSort_A:A_U\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "A_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626288233045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bubbleSort_A_ram bubbleSort_A:A_U\|bubbleSort_A_ram:bubbleSort_A_ram_U " "Elaborating entity \"bubbleSort_A_ram\" for hierarchy \"bubbleSort_A:A_U\|bubbleSort_A_ram:bubbleSort_A_ram_U\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" "bubbleSort_A_ram_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626288233061 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bubbleSort_A:A_U\|bubbleSort_A_ram:bubbleSort_A_ram_U\|ram " "RAM logic \"bubbleSort_A:A_U\|bubbleSort_A_ram:bubbleSort_A_ram_U\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" "ram" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort_A.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1626288233967 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1626288233967 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 C:/Users/aaron/Desktop/git_article/RTL/db/bestAlgorithm.ram0_bubbleSort_A_ram_d0904408.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"C:/Users/aaron/Desktop/git_article/RTL/db/bestAlgorithm.ram0_bubbleSort_A_ram_d0904408.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1626288234185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1626288235797 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1626288236360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/bestAlgorithm.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/bestAlgorithm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1626288236466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626288236878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288236878 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[3\] " "No output dependent on input pin \"posOutData\[3\]\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288237362 "|bubbleSort|posOutData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[4\] " "No output dependent on input pin \"posOutData\[4\]\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288237362 "|bubbleSort|posOutData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[5\] " "No output dependent on input pin \"posOutData\[5\]\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288237362 "|bubbleSort|posOutData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[6\] " "No output dependent on input pin \"posOutData\[6\]\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288237362 "|bubbleSort|posOutData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[7\] " "No output dependent on input pin \"posOutData\[7\]\"" {  } { { "../vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/syn/verilog/bubbleSort.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626288237362 "|bubbleSort|posOutData[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1626288237362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626288237365 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626288237365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626288237365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626288237365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626288237407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 11:43:57 2021 " "Processing ended: Wed Jul 14 11:43:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626288237407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626288237407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626288237407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626288237407 ""}
