INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab3/task2/task2.srcs/sources_1/new/shiftAND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftAND
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/digital_system/Digital_System_Design/lab3/task2/task2.srcs/sim_1/new/ShAnTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShAnTestbench
