#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: GGB
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Nov  2 03:27:01 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/clint.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/clint.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/csr_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ctrl.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/div.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Analyzing module div (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/div.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Analyzing module ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Analyzing module id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/id_ex.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Analyzing module id_ex (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/id_ex.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/if_id.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Analyzing module if_id (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/if_id.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/pc_reg.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Analyzing module pc_reg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/pc_reg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/regs.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Analyzing module regs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/regs.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/rib.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/rib.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/core/tinyriscv.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Analyzing module tinyriscv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/core/tinyriscv.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/debug/uart_debug.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Analyzing module uart_debug (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/debug/uart_debug.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/gpio.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/gpio.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/ram.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/ram.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/rom.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/rom.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/spi.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Analyzing module spi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/spi.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/timer.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/timer.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/perips/uart.v
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/perips/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v
I: Found Verilog include file E:/PangoPro/tinyriscv/source/core/defines.v
W: Public-4030: File 'E:/PangoPro/tinyriscv/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/PangoPro/tinyriscv} E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v successfully.
I: Module "tinyriscv_soc_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.421s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 160)] Elaborating instance u_tinyriscv
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 20)] Elaborating module tinyriscv
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Elaborating instance u_pc_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/pc_reg.v(line number: 20)] Elaborating module pc_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Elaborating instance u_ctrl
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ctrl.v(line number: 21)] Elaborating module ctrl
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 163)] Elaborating instance u_regs
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 20)] Elaborating module regs
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 176)] Elaborating instance u_csr_reg
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 196)] Elaborating instance u_if_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/if_id.v(line number: 20)] Elaborating module if_id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 209)] Elaborating instance u_id
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id.v(line number: 21)] Elaborating module id
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 233)] Elaborating instance u_id_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/id_ex.v(line number: 20)] Elaborating module id_ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 258)] Elaborating instance u_ex
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/ex.v(line number: 21)] Elaborating module ex
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 299)] Elaborating instance u_div
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/div.v(line number: 22)] Elaborating module div
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 315)] Elaborating instance u_clint
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Elaborating module clint
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/core/clint.v(line number: 22)] Give an initial value for the no drive output pin raddr_o in graph of sdm module clint
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 138)] Net jtag_reset_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_pc_reg has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/core/tinyriscv.v(line number: 149)] Net jtag_halt_flag_i connected to input port of module instance tinyriscv_soc_top.u_tinyriscv.u_ctrl has no driver, tie it to 0
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 179)] Elaborating instance u_rom
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 191)] Elaborating instance u_ram
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 203)] Elaborating instance timer_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Elaborating module timer
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/timer.v(line number: 21)] Give an initial value for the no drive output pin ack_o in graph of sdm module timer
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 216)] Elaborating instance uart_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Elaborating module uart
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/uart.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module uart
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 255)] The index 8 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 258)] The index 9 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 261)] The index 10 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 264)] The index 11 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 267)] The index 12 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 270)] The index 13 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 273)] The index 14 of io_in is out range.
W: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 276)] The index 15 of io_in is out range.
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 279)] Elaborating instance gpio_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Elaborating module gpio
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/gpio.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module gpio
W: Verilog-2019: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 288)] Width mismatch between port io_pin_i and signal bound to it for instantiated module gpio
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 294)] Elaborating instance spi_0
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Elaborating module spi
W: Verilog-2024: [E:/PangoPro/tinyriscv/source/perips/spi.v(line number: 19)] Give an initial value for the no drive output pin ack_o in graph of sdm module spi
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Elaborating instance u_rib
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/core/rib.v(line number: 21)] Elaborating module rib
I: Module instance {tinyriscv_soc_top.u_rib} parameter value:
    slave_0 = 4'b0000
    slave_1 = 4'b0001
    slave_2 = 4'b0010
    slave_3 = 4'b0011
    slave_4 = 4'b0100
    slave_5 = 4'b0101
    grant0 = 2'b00
    grant1 = 2'b01
    grant2 = 2'b10
    grant3 = 2'b11
I: Verilog-0004: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 398)] Elaborating instance u_uart_debug
I: Verilog-0003: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 44)] Elaborating module uart_debug
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_addr_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_data_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_req_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
W: Verilog-2036: [E:/PangoPro/tinyriscv/source/soc/tinyriscv_soc_top.v(line number: 310)] Net m2_we_i connected to input port of module instance tinyriscv_soc_top.u_rib has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.071s wall, 0.062s user + 0.000s system = 0.062s CPU (88.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.061s wall, 0.047s user + 0.000s system = 0.047s CPU (76.6%)

Start rtl-infer.
Start DFF-inference.
I: Removed inst succ that is redundant to over.
Executing : DFF-inference successfully.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/rom.v(line number: 38)] Found Ram _rom, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/perips/ram.v(line number: 38)] Found Ram _ram, depth=4096, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/debug/uart_debug.v(line number: 229)] Found Ram rx_data, depth=256, width=8.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
I: Sdm-0001: [E:/PangoPro/tinyriscv/source/core/regs.v(line number: 47)] Found Ram regs, depth=32, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.576s wall, 0.391s user + 0.188s system = 0.578s CPU (100.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (100.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.054s wall, 0.047s user + 0.000s system = 0.047s CPU (86.4%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[3:0] inferred.
I: FSM state_fsm[1:0] inferred.
I: FSM csr_state_fsm[4:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.062s user + 0.000s system = 0.062s CPU (67.6%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N20 (bmsWIDEMUX).
I: Constant propagation done on N17 (bmsWIDEMUX).
I: Constant propagation done on N18 (bmsWIDEMUX).
I: Constant propagation done on N19 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N260 (bmsWIDEMUX).
I: Constant propagation done on N245_2 (bmsWIDEMUX).
I: Constant propagation done on N256 (bmsWIDEMUX).
I: Constant propagation done on N247_2 (bmsWIDEMUX).
I: Constant propagation done on N250 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.179s wall, 0.188s user + 0.016s system = 0.203s CPU (113.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Nov  2 03:27:05 2023
Action compile: Peak memory pool usage is 159 MB
