# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:34:52 on Dec 18,2022
# vlog -reportprogress 300 -vlog01compat -work presynth D:/project/program/QUARTUS/eda/HC112/hdl/HC112.v 
# -- Compiling module HC112
# 
# Top level modules:
# 	HC112
# End time: 22:34:52 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:34:53 on Dec 18,2022
# vlog -reportprogress 300 "+incdir+D:/project/program/QUARTUS/eda/HC112/stimulus" -vlog01compat -work presynth D:/project/program/QUARTUS/eda/HC112/stimulus/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:34:53 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.testbench 
# Start time: 22:34:53 on Dec 18,2022
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading presynth.testbench
# Loading presynth.HC112
# ** Note: $finish    : D:/project/program/QUARTUS/eda/HC112/stimulus/testbench.v(90)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/project/program/QUARTUS/eda/HC112/stimulus/testbench.v line 90
# End time: 22:58:42 on Dec 18,2022, Elapsed time: 0:23:49
# Errors: 0, Warnings: 0
