# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM_ADV TERM_100 [get_ports ref_clk_clk_p]
set_property DIFF_TERM_ADV TERM_100 [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_3]

set_property PACKAGE_PIN P37 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN N37 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN M32 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN L33 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN K33 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN AL32 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN AM32 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN AP35 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN AR35 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN P35 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN P36 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN N38 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN M38 [get_ports reset_port_0]
set_property PACKAGE_PIN M36 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN L36 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN T30 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN T31 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN AJ32 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN AN33 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN AP33 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN AL29 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN AM29 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN T33 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN R33 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN N34 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN N35 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN M35 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN L35 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN P31 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN U31 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN U32 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN AR37 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN AT37 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN AL30 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN AL31 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN AP36 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN AP37 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN AR38 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN AN34 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN AN35 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN R32 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN P32 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN N33 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN M33 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN M37 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN L38 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN L34 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN K34 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN Y31 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN W31 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN T34 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN T35 [get_ports reset_port_1]
set_property PACKAGE_PIN AT39 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN AT40 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN AT35 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN AT36 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN AM36 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN AN36 [get_ports reset_port_2]
set_property PACKAGE_PIN AL35 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN AL36 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN AJ30 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN AJ31 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN AG31 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN AH31 [get_ports reset_port_3]

# IDELAY values for RGMII RX interface for port 0
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells */axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl]

# IDELAY values for RGMII RX interface for port 2
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells {*/axi_ethernet_2/inst/mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd}]
set_property DELAY_VALUE 1000 [get_cells */axi_ethernet_2/inst/mac/inst/rgmii_interface/delay_rgmii_rx_ctl]

