{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@lasic.ufrn.br " "Can't contact license server \"1800@lasic.ufrn.br\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1574823007689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574823007705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574823007705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:50:05 2019 " "Processing started: Tue Nov 26 23:50:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574823007705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574823007705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574823007705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574823008330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert3disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convert3disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert3Disp-behaviour " "Found design unit 1: convert3Disp-behaviour" {  } { { "convert3Disp.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/convert3Disp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009205 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert3Disp " "Found entity 1: convert3Disp" {  } { { "convert3Disp.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/convert3Disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert2disp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convert2disp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convert2Disp7-behaviour " "Found design unit 1: convert2Disp7-behaviour" {  } { { "convert2Disp7.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/convert2Disp7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""} { "Info" "ISGN_ENTITY_NAME" "1 convert2Disp7 " "Found entity 1: convert2Disp7" {  } { { "convert2Disp7.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/convert2Disp7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_prog/men_prog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_prog/men_prog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_prog-SYN " "Found design unit 1: men_prog-SYN" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_prog " "Found entity 1: men_prog" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_dados/men_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/memories/men_dados/men_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 men_dados-SYN " "Found design unit 1: men_dados-SYN" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""} { "Info" "ISGN_ENTITY_NAME" "1 men_dados " "Found entity 1: men_dados" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/xor_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/xor_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_9-arc_xor9 " "Found design unit 1: xor_9-arc_xor9" {  } { { "../ULA/xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_9 " "Found entity 1: xor_9" {  } { { "../ULA/xor_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/xor_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arc_ula " "Found design unit 1: ula-arc_ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sub_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sub_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_9-arc_sub9 " "Found design unit 1: sub_9-arc_sub9" {  } { { "../ULA/sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_9 " "Found entity 1: sub_9" {  } { { "../ULA/sub_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sub_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/srl_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/srl_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_9-arc_srl9 " "Found design unit 1: srl_9-arc_srl9" {  } { { "../ULA/srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_9 " "Found entity 1: srl_9" {  } { { "../ULA/srl_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/srl_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sra_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sra_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_9-arc_sra9 " "Found design unit 1: sra_9-arc_sra9" {  } { { "../ULA/sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_9 " "Found entity 1: sra_9" {  } { { "../ULA/sra_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sra_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sll_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/sll_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_9-arc_sll9 " "Found design unit 1: sll_9-arc_sll9" {  } { { "../ULA/sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_9 " "Found entity 1: sll_9" {  } { { "../ULA/sll_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/sll_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/or_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/or_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_9-arc_or9 " "Found design unit 1: or_9-arc_or9" {  } { { "../ULA/or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_9 " "Found entity 1: or_9" {  } { { "../ULA/or_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/or_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/mux8x1_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/mux8x1_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_9-arc_mux8x1_9 " "Found design unit 1: mux8x1_9-arc_mux8x1_9" {  } { { "../ULA/mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_9 " "Found entity 1: mux8x1_9" {  } { { "../ULA/mux8x1_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/mux8x1_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/and_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/and_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_9-arc_and9 " "Found design unit 1: and_9-arc_and9" {  } { { "../ULA/and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_9 " "Found entity 1: and_9" {  } { { "../ULA/and_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/and_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/add_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/ula/add_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_9-arc_add9 " "Found design unit 1: add_9-arc_add9" {  } { { "../ULA/add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_9 " "Found entity 1: add_9" {  } { { "../ULA/add_9.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/add_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg16_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg16_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16_l-arc_reg16_l " "Found design unit 1: reg16_l-arc_reg16_l" {  } { { "../DataPath/reg16_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg16_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16_l " "Found entity 1: reg16_l" {  } { { "../DataPath/reg16_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg16_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10_l-arc_reg10_l " "Found design unit 1: reg10_l-arc_reg10_l" {  } { { "../DataPath/reg10_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10_l " "Found entity 1: reg10_l" {  } { { "../DataPath/reg10_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10-arc_reg10 " "Found design unit 1: reg10-arc_reg10" {  } { { "../DataPath/reg10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "../DataPath/reg10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg8_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg8_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8_l-arc_reg8_l " "Found design unit 1: reg8_l-arc_reg8_l" {  } { { "../DataPath/reg8_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg8_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8_l " "Found entity 1: reg8_l" {  } { { "../DataPath/reg8_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg8_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg1_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/reg1_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1_l-arc_reg1_l " "Found design unit 1: reg1_l-arc_reg1_l" {  } { { "../DataPath/reg1_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg1_l.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1_l " "Found entity 1: reg1_l" {  } { { "../DataPath/reg1_l.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/reg1_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_10-arc_mux4x1_10 " "Found design unit 1: mux4x1_10-arc_mux4x1_10" {  } { { "../DataPath/mux4x1_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_10 " "Found entity 1: mux4x1_10" {  } { { "../DataPath/mux4x1_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux4x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_8-arc_mux4x1_8 " "Found design unit 1: mux4x1_8-arc_mux4x1_8" {  } { { "../DataPath/mux4x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8 " "Found entity 1: mux4x1_8" {  } { { "../DataPath/mux4x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux4x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-arc_mux2x1_8 " "Found design unit 1: mux2x1_8-arc_mux2x1_8" {  } { { "../DataPath/mux2x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux2x1_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "../DataPath/mux2x1_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/mux2x1_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/inc_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/inc_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_10-arc_inc_10 " "Found design unit 1: inc_10-arc_inc_10" {  } { { "../DataPath/inc_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/inc_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_10 " "Found entity 1: inc_10" {  } { { "../DataPath/inc_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/inc_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arc_datapath " "Found design unit 1: datapath-arc_datapath" {  } { { "../DataPath/datapath.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../DataPath/datapath.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/comp_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/comp_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8-arc_comp_8 " "Found design unit 1: comp_8-arc_comp_8" {  } { { "../DataPath/comp_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/comp_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8 " "Found entity 1: comp_8" {  } { { "../DataPath/comp_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/comp_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_10-arc_add_10 " "Found design unit 1: add_10-arc_add_10" {  } { { "../DataPath/add_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009377 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_10 " "Found entity 1: add_10" {  } { { "../DataPath/add_10.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/datapath/add_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_8-arc_add_8 " "Found design unit 1: add_8-arc_add_8" {  } { { "../DataPath/add_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "../DataPath/add_8.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/add_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jeffi/google drive/01 - ufrn/2019.2/sist. digitais/projeto/vhdl/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arc_controller " "Found design unit 1: controller-arc_controller" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro-arc_micro " "Found design unit 1: micro-arc_micro" {  } { { "micro.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009408 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823009408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823009408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574823010158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl\"" {  } { { "micro.vhd" "ctrl" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(371) " "VHDL Process Statement warning at Controller.vhd(371): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(405) " "VHDL Process Statement warning at Controller.vhd(405): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(406) " "VHDL Process Statement warning at Controller.vhd(406): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(422) " "VHDL Process Statement warning at Controller.vhd(422): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(456) " "VHDL Process Statement warning at Controller.vhd(456): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(457) " "VHDL Process Statement warning at Controller.vhd(457): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(473) " "VHDL Process Statement warning at Controller.vhd(473): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(507) " "VHDL Process Statement warning at Controller.vhd(507): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(508) " "VHDL Process Statement warning at Controller.vhd(508): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(524) " "VHDL Process Statement warning at Controller.vhd(524): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(558) " "VHDL Process Statement warning at Controller.vhd(558): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(559) " "VHDL Process Statement warning at Controller.vhd(559): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(575) " "VHDL Process Statement warning at Controller.vhd(575): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(609) " "VHDL Process Statement warning at Controller.vhd(609): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(610) " "VHDL Process Statement warning at Controller.vhd(610): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(626) " "VHDL Process Statement warning at Controller.vhd(626): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(660) " "VHDL Process Statement warning at Controller.vhd(660): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(661) " "VHDL Process Statement warning at Controller.vhd(661): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(677) " "VHDL Process Statement warning at Controller.vhd(677): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(711) " "VHDL Process Statement warning at Controller.vhd(711): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(712) " "VHDL Process Statement warning at Controller.vhd(712): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(728) " "VHDL Process Statement warning at Controller.vhd(728): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(762) " "VHDL Process Statement warning at Controller.vhd(762): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 762 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(763) " "VHDL Process Statement warning at Controller.vhd(763): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(779) " "VHDL Process Statement warning at Controller.vhd(779): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 779 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(813) " "VHDL Process Statement warning at Controller.vhd(813): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(830) " "VHDL Process Statement warning at Controller.vhd(830): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(864) " "VHDL Process Statement warning at Controller.vhd(864): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(881) " "VHDL Process Statement warning at Controller.vhd(881): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(915) " "VHDL Process Statement warning at Controller.vhd(915): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 915 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(932) " "VHDL Process Statement warning at Controller.vhd(932): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(966) " "VHDL Process Statement warning at Controller.vhd(966): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 966 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(983) " "VHDL Process Statement warning at Controller.vhd(983): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1018) " "VHDL Process Statement warning at Controller.vhd(1018): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1048) " "VHDL Process Statement warning at Controller.vhd(1048): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1048 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1049) " "VHDL Process Statement warning at Controller.vhd(1049): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1049 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1111) " "VHDL Process Statement warning at Controller.vhd(1111): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1112) " "VHDL Process Statement warning at Controller.vhd(1112): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_eq Controller.vhd(1122) " "VHDL Process Statement warning at Controller.vhd(1122): signal \"ctl_comp_eq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1151) " "VHDL Process Statement warning at Controller.vhd(1151): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1152) " "VHDL Process Statement warning at Controller.vhd(1152): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1162) " "VHDL Process Statement warning at Controller.vhd(1162): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1191) " "VHDL Process Statement warning at Controller.vhd(1191): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1192) " "VHDL Process Statement warning at Controller.vhd(1192): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1202) " "VHDL Process Statement warning at Controller.vhd(1202): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1279) " "VHDL Process Statement warning at Controller.vhd(1279): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1313) " "VHDL Process Statement warning at Controller.vhd(1313): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1334) " "VHDL Process Statement warning at Controller.vhd(1334): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1361) " "VHDL Process Statement warning at Controller.vhd(1361): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_C Controller.vhd(1390) " "VHDL Process Statement warning at Controller.vhd(1390): signal \"ctl_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_O Controller.vhd(1426) " "VHDL Process Statement warning at Controller.vhd(1426): signal \"ctl_O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_S Controller.vhd(1462) " "VHDL Process Statement warning at Controller.vhd(1462): signal \"ctl_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 1462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i0 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_i0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i1 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_i1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o0 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_o0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o1 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_o1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r0 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_r0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r1 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_r1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r2 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_r2\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r3 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_r3\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_o\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_c Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_c\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_s Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_s\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_rst_pc Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_rst_pc\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010174 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_rp Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_rp\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_ri Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ld_ri\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_pc Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_addr_pc\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_i0 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_addr_i0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o0 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_addr_o0\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o1 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_addr_o1\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o2 Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_addr_o2\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_wr_md Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_wr_md\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ula_code Controller.vhd(268) " "VHDL Process Statement warning at Controller.vhd(268): inferring latch(es) for signal or variable \"ctl_ula_code\", which holds its previous value in one or more paths through the process" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[0\] Controller.vhd(268) " "Inferred latch for \"ctl_ula_code\[0\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[1\] Controller.vhd(268) " "Inferred latch for \"ctl_ula_code\[1\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[2\] Controller.vhd(268) " "Inferred latch for \"ctl_ula_code\[2\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wr_md Controller.vhd(268) " "Inferred latch for \"ctl_wr_md\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o2 Controller.vhd(268) " "Inferred latch for \"ctl_addr_o2\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[0\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_o1\[0\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[1\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_o1\[1\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[0\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_o0\[0\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[1\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_o0\[1\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[0\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_i0\[0\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[1\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_i0\[1\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_pc\[0\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_pc\[0\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_pc\[1\] Controller.vhd(268) " "Inferred latch for \"ctl_addr_pc\[1\]\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_ri Controller.vhd(268) " "Inferred latch for \"ctl_ld_ri\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_rp Controller.vhd(268) " "Inferred latch for \"ctl_ld_rp\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_rst_pc Controller.vhd(268) " "Inferred latch for \"ctl_rst_pc\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_s Controller.vhd(268) " "Inferred latch for \"ctl_ld_s\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_c Controller.vhd(268) " "Inferred latch for \"ctl_ld_c\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o Controller.vhd(268) " "Inferred latch for \"ctl_ld_o\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r3 Controller.vhd(268) " "Inferred latch for \"ctl_ld_r3\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r2 Controller.vhd(268) " "Inferred latch for \"ctl_ld_r2\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r1 Controller.vhd(268) " "Inferred latch for \"ctl_ld_r1\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r0 Controller.vhd(268) " "Inferred latch for \"ctl_ld_r0\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o1 Controller.vhd(268) " "Inferred latch for \"ctl_ld_o1\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o0 Controller.vhd(268) " "Inferred latch for \"ctl_ld_o0\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i1 Controller.vhd(268) " "Inferred latch for \"ctl_ld_i1\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i0 Controller.vhd(268) " "Inferred latch for \"ctl_ld_i0\" at Controller.vhd(268)" {  } { { "../Controller/Controller.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574823010189 "|micro|controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "micro.vhd" "dp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_dados datapath:dp\|men_dados:md " "Elaborating entity \"men_dados\" for hierarchy \"datapath:dp\|men_dados:md\"" {  } { { "../DataPath/datapath.vhd" "md" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_dados/men_dados.vhd" "altsyncram_component" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|men_dados:md\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010330 ""}  } { { "../Memories/men_dados/men_dados.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_dados/men_dados.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574823010330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0g1 " "Found entity 1: altsyncram_l0g1" {  } { { "db/altsyncram_l0g1.tdf" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/db/altsyncram_l0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823010517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823010517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0g1 datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\|altsyncram_l0g1:auto_generated " "Elaborating entity \"altsyncram_l0g1\" for hierarchy \"datapath:dp\|men_dados:md\|altsyncram:altsyncram_component\|altsyncram_l0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "men_prog datapath:dp\|men_prog:mp " "Elaborating entity \"men_prog\" for hierarchy \"datapath:dp\|men_prog:mp\"" {  } { { "../DataPath/datapath.vhd" "mp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_prog/men_prog.vhd" "altsyncram_component" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\"" {  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\jeffi\\Google Drive\\01 - UFRN\\2019.2\\Sist. Digitais\\Projeto\\VHDL\\Memories\\men_prog\\men_prog.mif " "Parameter \"init_file\" = \"C:\\Users\\jeffi\\Google Drive\\01 - UFRN\\2019.2\\Sist. Digitais\\Projeto\\VHDL\\Memories\\men_prog\\men_prog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010580 ""}  } { { "../Memories/men_prog/men_prog.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Memories/men_prog/men_prog.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574823010580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nki1 " "Found entity 1: altsyncram_nki1" {  } { { "db/altsyncram_nki1.tdf" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/db/altsyncram_nki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574823010720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574823010720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nki1 datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_nki1:auto_generated " "Elaborating entity \"altsyncram_nki1\" for hierarchy \"datapath:dp\|men_prog:mp\|altsyncram:altsyncram_component\|altsyncram_nki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula datapath:dp\|ula:ula_cmp " "Elaborating entity \"ula\" for hierarchy \"datapath:dp\|ula:ula_cmp\"" {  } { { "../DataPath/datapath.vhd" "ula_cmp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010736 "|micro|datapath:dp|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010736 "|micro|datapath:dp|ula:ula_cmp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out_9 ula.vhd(113) " "VHDL Process Statement warning at ula.vhd(113): signal \"ula_out_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574823010736 "|micro|datapath:dp|ula:ula_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9 datapath:dp\|ula:ula_cmp\|add_9:add_comp " "Elaborating entity \"add_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|add_9:add_comp\"" {  } { { "../ULA/ula.vhd" "add_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_9 datapath:dp\|ula:ula_cmp\|sub_9:sub_comp " "Elaborating entity \"sub_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sub_9:sub_comp\"" {  } { { "../ULA/ula.vhd" "sub_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_9 datapath:dp\|ula:ula_cmp\|and_9:and_comp " "Elaborating entity \"and_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|and_9:and_comp\"" {  } { { "../ULA/ula.vhd" "and_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_9 datapath:dp\|ula:ula_cmp\|or_9:or_comp " "Elaborating entity \"or_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|or_9:or_comp\"" {  } { { "../ULA/ula.vhd" "or_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_9 datapath:dp\|ula:ula_cmp\|xor_9:xor_comp " "Elaborating entity \"xor_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|xor_9:xor_comp\"" {  } { { "../ULA/ula.vhd" "xor_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_9 datapath:dp\|ula:ula_cmp\|srl_9:srl_comp " "Elaborating entity \"srl_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|srl_9:srl_comp\"" {  } { { "../ULA/ula.vhd" "srl_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_9 datapath:dp\|ula:ula_cmp\|sll_9:sll_comp " "Elaborating entity \"sll_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sll_9:sll_comp\"" {  } { { "../ULA/ula.vhd" "sll_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_9 datapath:dp\|ula:ula_cmp\|sra_9:sra_comp " "Elaborating entity \"sra_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|sra_9:sra_comp\"" {  } { { "../ULA/ula.vhd" "sra_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_9 datapath:dp\|ula:ula_cmp\|mux8x1_9:mux_comp " "Elaborating entity \"mux8x1_9\" for hierarchy \"datapath:dp\|ula:ula_cmp\|mux8x1_9:mux_comp\"" {  } { { "../ULA/ula.vhd" "mux_comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/ULA/ula.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_10 datapath:dp\|inc_10:inc_PC " "Elaborating entity \"inc_10\" for hierarchy \"datapath:dp\|inc_10:inc_PC\"" {  } { { "../DataPath/datapath.vhd" "inc_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_10 datapath:dp\|add_10:add_PC " "Elaborating entity \"add_10\" for hierarchy \"datapath:dp\|add_10:add_PC\"" {  } { { "../DataPath/datapath.vhd" "add_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 datapath:dp\|add_8:add_MD " "Elaborating entity \"add_8\" for hierarchy \"datapath:dp\|add_8:add_MD\"" {  } { { "../DataPath/datapath.vhd" "add_MD" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_8 datapath:dp\|comp_8:comp " "Elaborating entity \"comp_8\" for hierarchy \"datapath:dp\|comp_8:comp\"" {  } { { "../DataPath/datapath.vhd" "comp" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_l datapath:dp\|reg8_l:reg_i0 " "Elaborating entity \"reg8_l\" for hierarchy \"datapath:dp\|reg8_l:reg_i0\"" {  } { { "../DataPath/datapath.vhd" "reg_i0" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_l datapath:dp\|reg1_l:reg_C " "Elaborating entity \"reg1_l\" for hierarchy \"datapath:dp\|reg1_l:reg_C\"" {  } { { "../DataPath/datapath.vhd" "reg_C" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 datapath:dp\|reg10:reg_PC " "Elaborating entity \"reg10\" for hierarchy \"datapath:dp\|reg10:reg_PC\"" {  } { { "../DataPath/datapath.vhd" "reg_PC" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10_l datapath:dp\|reg10_l:reg_RP " "Elaborating entity \"reg10_l\" for hierarchy \"datapath:dp\|reg10_l:reg_RP\"" {  } { { "../DataPath/datapath.vhd" "reg_RP" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_l datapath:dp\|reg16_l:reg_RI " "Elaborating entity \"reg16_l\" for hierarchy \"datapath:dp\|reg16_l:reg_RI\"" {  } { { "../DataPath/datapath.vhd" "reg_RI" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_8 datapath:dp\|mux4x1_8:mux_i0 " "Elaborating entity \"mux4x1_8\" for hierarchy \"datapath:dp\|mux4x1_8:mux_i0\"" {  } { { "../DataPath/datapath.vhd" "mux_i0" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 datapath:dp\|mux2x1_8:mux_o2 " "Elaborating entity \"mux2x1_8\" for hierarchy \"datapath:dp\|mux2x1_8:mux_o2\"" {  } { { "../DataPath/datapath.vhd" "mux_o2" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_10 datapath:dp\|mux4x1_10:mux_pc " "Elaborating entity \"mux4x1_10\" for hierarchy \"datapath:dp\|mux4x1_10:mux_pc\"" {  } { { "../DataPath/datapath.vhd" "mux_pc" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/DataPath/datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert3Disp convert3Disp:conv_3 " "Elaborating entity \"convert3Disp\" for hierarchy \"convert3Disp:conv_3\"" {  } { { "micro.vhd" "conv_3" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574823010908 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "20 10 convert3Disp.vhd(28) " "VHDL expression error at convert3Disp.vhd(28): expression has 20 elements, but must have 10 elements" {  } { { "convert3Disp.vhd" "" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/convert3Disp.vhd" 28 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1574823010908 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "convert3Disp:conv_3 " "Can't elaborate user hierarchy \"convert3Disp:conv_3\"" {  } { { "micro.vhd" "conv_3" { Text "C:/Users/jeffi/Google Drive/01 - UFRN/2019.2/Sist. Digitais/Projeto/VHDL/Aplicação/micro.vhd" 123 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574823010908 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574823011580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 26 23:50:11 2019 " "Processing ended: Tue Nov 26 23:50:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574823011580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574823011580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574823011580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574823011580 ""}
