================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon May 13 19:57:57 CEST 2024
    * Version:         2023.1 (Build 3854077 on May  4 2023)
    * Project:         hls_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  versalaicore
    * Target device:   xcvc1902-vsva2197-2MP-e-S


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              49
FF:               43
DSP:              1
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 1.993       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                | 49  | 43 | 1   |      |      |     |        |      |         |          |        |
|   (inst)                                            |     | 15 |     |      |      |     |        |      |         |          |        |
|   BUS_A_s_axi_U                                     | 24  | 27 |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U                          | 25  | 1  |     |      |      |     |        |      |         |          |        |
|   fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1 |     |    | 1   |      |      |     |        |      |         |          |        |
+-----------------------------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| LOOKAHEAD8                                                | 25%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.05%  | OK     |
| RAMB                                                      | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.05%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16872     | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------+------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                   | ENDPOINT PIN     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                  |                  |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------+------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 8.007 | BUS_A_s_axi_U/int_ap_start_reg/C | i_fu_50_reg[0]/R |            5 |         28 |          1.570 |          0.682 |        0.888 |
| Path2 | 8.007 | BUS_A_s_axi_U/int_ap_start_reg/C | i_fu_50_reg[1]/R |            5 |         28 |          1.570 |          0.682 |        0.888 |
| Path3 | 8.007 | BUS_A_s_axi_U/int_ap_start_reg/C | i_fu_50_reg[2]/R |            5 |         28 |          1.570 |          0.682 |        0.888 |
| Path4 | 8.007 | BUS_A_s_axi_U/int_ap_start_reg/C | i_fu_50_reg[3]/R |            5 |         28 |          1.570 |          0.682 |        0.888 |
| Path5 | 8.007 | BUS_A_s_axi_U/int_ap_start_reg/C | i_fu_50_reg[4]/R |            5 |         28 |          1.570 |          0.682 |        0.888 |
+-------+-------+----------------------------------+------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------+----------------------+
    | Path1 Cells                                                     | Primitive Type       |
    +-----------------------------------------------------------------+----------------------+
    | BUS_A_s_axi_U/int_ap_start_reg                                  | REGISTER.SDR.FDRE    |
    | flow_control_loop_pipe_U/c_address1[1]_INST_0                   | CLB.LUT.LUT3         |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/i_fu_50[6]_i_1                         | CLB.LUT.LUT3         |
    | i_fu_50_reg[0]                                                  | REGISTER.SDR.FDRE    |
    +-----------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------+----------------------+
    | Path2 Cells                                                     | Primitive Type       |
    +-----------------------------------------------------------------+----------------------+
    | BUS_A_s_axi_U/int_ap_start_reg                                  | REGISTER.SDR.FDRE    |
    | flow_control_loop_pipe_U/c_address1[1]_INST_0                   | CLB.LUT.LUT3         |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/i_fu_50[6]_i_1                         | CLB.LUT.LUT3         |
    | i_fu_50_reg[1]                                                  | REGISTER.SDR.FDRE    |
    +-----------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------+----------------------+
    | Path3 Cells                                                     | Primitive Type       |
    +-----------------------------------------------------------------+----------------------+
    | BUS_A_s_axi_U/int_ap_start_reg                                  | REGISTER.SDR.FDRE    |
    | flow_control_loop_pipe_U/c_address1[1]_INST_0                   | CLB.LUT.LUT3         |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/i_fu_50[6]_i_1                         | CLB.LUT.LUT3         |
    | i_fu_50_reg[2]                                                  | REGISTER.SDR.FDRE    |
    +-----------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------+----------------------+
    | Path4 Cells                                                     | Primitive Type       |
    +-----------------------------------------------------------------+----------------------+
    | BUS_A_s_axi_U/int_ap_start_reg                                  | REGISTER.SDR.FDRE    |
    | flow_control_loop_pipe_U/c_address1[1]_INST_0                   | CLB.LUT.LUT3         |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/i_fu_50[6]_i_1                         | CLB.LUT.LUT3         |
    | i_fu_50_reg[3]                                                  | REGISTER.SDR.FDRE    |
    +-----------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------+----------------------+
    | Path5 Cells                                                     | Primitive Type       |
    +-----------------------------------------------------------------+----------------------+
    | BUS_A_s_axi_U/int_ap_start_reg                                  | REGISTER.SDR.FDRE    |
    | flow_control_loop_pipe_U/c_address1[1]_INST_0                   | CLB.LUT.LUT3         |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1              | CLB.CARRY.LOOKAHEAD8 |
    | flow_control_loop_pipe_U/i_fu_50[6]_i_1                         | CLB.LUT.LUT3         |
    | i_fu_50_reg[4]                                                  | REGISTER.SDR.FDRE    |
    +-----------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mac_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mac_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/mac_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mac_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mac_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mac_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


