
4_ADC_AWD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003efc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08004010  08004010  00014010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800448c  0800448c  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  0800448c  0800448c  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800448c  0800448c  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800448c  0800448c  0001448c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004490  08004490  00014490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08004494  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  200001d0  08004664  000201d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  08004664  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000063f5  00000000  00000000  000201f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000010fa  00000000  00000000  000265ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000238  00000000  00000000  000276e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001b0  00000000  00000000  00027920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011cc4  00000000  00000000  00027ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000436c  00000000  00000000  00039794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00059296  00000000  00000000  0003db00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00096d96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017f8  00000000  00000000  00096dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  000985e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  00098698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d0 	.word	0x200001d0
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ff4 	.word	0x08003ff4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d4 	.word	0x200001d4
 800014c:	08003ff4 	.word	0x08003ff4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	db0c      	blt.n	8000ab4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a9a:	79fb      	ldrb	r3, [r7, #7]
 8000a9c:	f003 021f 	and.w	r2, r3, #31
 8000aa0:	4907      	ldr	r1, [pc, #28]	; (8000ac0 <__NVIC_ClearPendingIRQ+0x38>)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	095b      	lsrs	r3, r3, #5
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8000aae:	3360      	adds	r3, #96	; 0x60
 8000ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ab4:	bf00      	nop
 8000ab6:	370c      	adds	r7, #12
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bc80      	pop	{r7}
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	e000e100 	.word	0xe000e100

08000ac4 <main>:
bool tcFlag = false;
bool awdFlag = false;
uint16_t adcValue[3];

int main(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  // Configure 72MHz clock
  rcc_HSE_config();
 8000ac8:	f000 fb30 	bl	800112c <rcc_HSE_config>
  rcc_SysTick_config();
 8000acc:	f000 fbb4 	bl	8001238 <rcc_SysTick_config>
  // UART configuration
  uart_UART1_GPIO_config();
 8000ad0:	f000 fc38 	bl	8001344 <uart_UART1_GPIO_config>
  uart_UART1_config();
 8000ad4:	f000 fc6c 	bl	80013b0 <uart_UART1_config>
  // LED configuration
  gpio_LED_config();
 8000ad8:	f000 fa4c 	bl	8000f74 <gpio_LED_config>
  // Button configuration
  gpio_PB_config();
 8000adc:	f000 fa74 	bl	8000fc8 <gpio_PB_config>
  // Slide switchs configuration
  gpio_SW_config();
 8000ae0:	f000 fa9a 	bl	8001018 <gpio_SW_config>
  // ADC configuration
  adc_GPIO_config();
 8000ae4:	f000 f8f2 	bl	8000ccc <adc_GPIO_config>
  adc_multiChannel_config();
 8000ae8:	f000 f908 	bl	8000cfc <adc_multiChannel_config>
  adc_multiChannel_DMA_config(adcValue);
 8000aec:	4818      	ldr	r0, [pc, #96]	; (8000b50 <main+0x8c>)
 8000aee:	f000 f98d 	bl	8000e0c <adc_multiChannel_DMA_config>
  adc_AWD_config(ADC_CHANNEL1, 100, 2000);
 8000af2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000af6:	2164      	movs	r1, #100	; 0x64
 8000af8:	2001      	movs	r0, #1
 8000afa:	f000 f9fb 	bl	8000ef4 <adc_AWD_config>
//  adc_start();
  // TIM3 configuration
  tim_TIM3_config();
 8000afe:	f000 fbe5 	bl	80012cc <tim_TIM3_config>

  printf("\nProgram is starting...");
 8000b02:	4814      	ldr	r0, [pc, #80]	; (8000b54 <main+0x90>)
 8000b04:	f001 f9a0 	bl	8001e48 <iprintf>

  while(1)
  {
    if(tcFlag)
 8000b08:	4b13      	ldr	r3, [pc, #76]	; (8000b58 <main+0x94>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d0fb      	beq.n	8000b08 <main+0x44>
    {
      tcFlag = false;
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <main+0x94>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
      printf("\nChannel1 = %u     Channel2 = %u     Channel3 = %u", adcValue[0], adcValue[1], adcValue[2]);
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <main+0x8c>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <main+0x8c>)
 8000b1e:	885b      	ldrh	r3, [r3, #2]
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <main+0x8c>)
 8000b24:	889b      	ldrh	r3, [r3, #4]
 8000b26:	480d      	ldr	r0, [pc, #52]	; (8000b5c <main+0x98>)
 8000b28:	f001 f98e 	bl	8001e48 <iprintf>
      gpio_LED_toggle();
 8000b2c:	f000 fa3e 	bl	8000fac <gpio_LED_toggle>
      if(awdFlag)
 8000b30:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <main+0x9c>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d006      	beq.n	8000b46 <main+0x82>
      {
        awdFlag = false;
 8000b38:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <main+0x9c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
        printf("\nxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx");
 8000b3e:	4809      	ldr	r0, [pc, #36]	; (8000b64 <main+0xa0>)
 8000b40:	f001 f982 	bl	8001e48 <iprintf>
 8000b44:	e7e0      	b.n	8000b08 <main+0x44>
      }
      else
      {
        printf("\n-----------------------------------");
 8000b46:	4808      	ldr	r0, [pc, #32]	; (8000b68 <main+0xa4>)
 8000b48:	f001 f97e 	bl	8001e48 <iprintf>
    if(tcFlag)
 8000b4c:	e7dc      	b.n	8000b08 <main+0x44>
 8000b4e:	bf00      	nop
 8000b50:	20000200 	.word	0x20000200
 8000b54:	08004010 	.word	0x08004010
 8000b58:	200001ec 	.word	0x200001ec
 8000b5c:	08004028 	.word	0x08004028
 8000b60:	200001ed 	.word	0x200001ed
 8000b64:	0800405c 	.word	0x0800405c
 8000b68:	08004084 	.word	0x08004084

08000b6c <DMA1_Channel1_IRQHandler>:
  }
}

// DMA transfer complete interrupt
void DMA1_Channel1_IRQHandler()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  if(DMA1->ISR & DMA_ISR_TCIF1)
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <DMA1_Channel1_IRQHandler+0x2c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f003 0302 	and.w	r3, r3, #2
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d00b      	beq.n	8000b94 <DMA1_Channel1_IRQHandler+0x28>
  {
    // Clear flags
    NVIC_ClearPendingIRQ(DMA1_Channel1_IRQn);
 8000b7c:	200b      	movs	r0, #11
 8000b7e:	f7ff ff83 	bl	8000a88 <__NVIC_ClearPendingIRQ>
    DMA1->IFCR |= DMA_IFCR_CTCIF1;
 8000b82:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <DMA1_Channel1_IRQHandler+0x2c>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <DMA1_Channel1_IRQHandler+0x2c>)
 8000b88:	f043 0302 	orr.w	r3, r3, #2
 8000b8c:	6053      	str	r3, [r2, #4]
    tcFlag = true;
 8000b8e:	4b03      	ldr	r3, [pc, #12]	; (8000b9c <DMA1_Channel1_IRQHandler+0x30>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
  }
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40020000 	.word	0x40020000
 8000b9c:	200001ec 	.word	0x200001ec

08000ba0 <ADC1_2_IRQHandler>:

// ADC AWD interrupt
void ADC1_2_IRQHandler()
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  if(ADC1->SR & ADC_SR_AWD)
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <ADC1_2_IRQHandler+0x2c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d008      	beq.n	8000bc2 <ADC1_2_IRQHandler+0x22>
  {
    ADC1->SR &= ~ADC_SR_AWD;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <ADC1_2_IRQHandler+0x2c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <ADC1_2_IRQHandler+0x2c>)
 8000bb6:	f023 0301 	bic.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
    // Signal to application
    awdFlag = true;
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <ADC1_2_IRQHandler+0x30>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	701a      	strb	r2, [r3, #0]
  }
  NVIC_ClearPendingIRQ(ADC1_2_IRQn);
 8000bc2:	2012      	movs	r0, #18
 8000bc4:	f7ff ff60 	bl	8000a88 <__NVIC_ClearPendingIRQ>
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40012400 	.word	0x40012400
 8000bd0:	200001ed 	.word	0x200001ed

08000bd4 <__io_putchar>:

int __io_putchar(int ch);
int _write(int file, char *ptr, int len);

int __io_putchar(int ch)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint8_t c[1];
  c[0] = ch & 0x00FF;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	733b      	strb	r3, [r7, #12]
  uart_UART1_transmit(&c[0], 1, 100);
 8000be2:	f107 030c 	add.w	r3, r7, #12
 8000be6:	2264      	movs	r2, #100	; 0x64
 8000be8:	2101      	movs	r1, #1
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 fc36 	bl	800145c <uart_UART1_transmit>
  return ch;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_write>:

int _write(int file, char *ptr, int len)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b086      	sub	sp, #24
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	60f8      	str	r0, [r7, #12]
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e009      	b.n	8000c20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	60ba      	str	r2, [r7, #8]
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ffdd 	bl	8000bd4 <__io_putchar>
  for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	697a      	ldr	r2, [r7, #20]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	dbf1      	blt.n	8000c0c <_write+0x12>
  }
  return len;
 8000c28:	687b      	ldr	r3, [r7, #4]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bc80      	pop	{r7}
 8000c3c:	4770      	bx	lr
	...

08000c40 <__NVIC_EnableIRQ>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	db0b      	blt.n	8000c6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 021f 	and.w	r2, r3, #31
 8000c58:	4906      	ldr	r1, [pc, #24]	; (8000c74 <__NVIC_EnableIRQ+0x34>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	095b      	lsrs	r3, r3, #5
 8000c60:	2001      	movs	r0, #1
 8000c62:	fa00 f202 	lsl.w	r2, r0, r2
 8000c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr
 8000c74:	e000e100 	.word	0xe000e100

08000c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	db0a      	blt.n	8000ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	b2da      	uxtb	r2, r3
 8000c90:	490c      	ldr	r1, [pc, #48]	; (8000cc4 <__NVIC_SetPriority+0x4c>)
 8000c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c96:	0112      	lsls	r2, r2, #4
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca0:	e00a      	b.n	8000cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	b2da      	uxtb	r2, r3
 8000ca6:	4908      	ldr	r1, [pc, #32]	; (8000cc8 <__NVIC_SetPriority+0x50>)
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	f003 030f 	and.w	r3, r3, #15
 8000cae:	3b04      	subs	r3, #4
 8000cb0:	0112      	lsls	r2, r2, #4
 8000cb2:	b2d2      	uxtb	r2, r2
 8000cb4:	440b      	add	r3, r1
 8000cb6:	761a      	strb	r2, [r3, #24]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000e100 	.word	0xe000e100
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <adc_GPIO_config>:

/**
 * @brief ADC GPIO pins: PA1-POT, PA2-X, PA3-Y
 */
void adc_GPIO_config()
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  // Enable portA clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <adc_GPIO_config+0x28>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	; (8000cf4 <adc_GPIO_config+0x28>)
 8000cd6:	f043 0304 	orr.w	r3, r3, #4
 8000cda:	6193      	str	r3, [r2, #24]
  // PA1, PA2, PA3 as analog input mode
  GPIOA->CRL &= ~(0xFFFUL << 4U);
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <adc_GPIO_config+0x2c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <adc_GPIO_config+0x2c>)
 8000ce2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cea:	6013      	str	r3, [r2, #0]
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	40010800 	.word	0x40010800

08000cfc <adc_multiChannel_config>:

/**
 * @brief ADC multi channel configuration
 */
void adc_multiChannel_config()
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  // Enable ADC1 clock
  RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000d00:	4b40      	ldr	r3, [pc, #256]	; (8000e04 <adc_multiChannel_config+0x108>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a3f      	ldr	r2, [pc, #252]	; (8000e04 <adc_multiChannel_config+0x108>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6193      	str	r3, [r2, #24]
  // Right alignment
  ADC1->CR2 &= ~(ADC_CR2_ALIGN);
 8000d0c:	4b3e      	ldr	r3, [pc, #248]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	4a3d      	ldr	r2, [pc, #244]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d16:	6093      	str	r3, [r2, #8]
  // Single conversion
  ADC1->CR2 &= ~(ADC_CR2_CONT);
 8000d18:	4b3b      	ldr	r3, [pc, #236]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	4a3a      	ldr	r2, [pc, #232]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d1e:	f023 0302 	bic.w	r3, r3, #2
 8000d22:	6093      	str	r3, [r2, #8]
//  // Software trigger
//  ADC1->CR2 |= ADC_CR2_EXTSEL;
  // TIM3_TRGO
  ADC1->CR2 |= ADC_CR2_EXTTRIG;
 8000d24:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	4a37      	ldr	r2, [pc, #220]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d2e:	6093      	str	r3, [r2, #8]
  // Select TIM3_TRGO as external trigger source
  ADC1->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d30:	4b35      	ldr	r3, [pc, #212]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	4a34      	ldr	r2, [pc, #208]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d36:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8000d3a:	6093      	str	r3, [r2, #8]
  ADC1->CR2 |= ADC_CR2_EXTSEL_2;
 8000d3c:	4b32      	ldr	r3, [pc, #200]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	4a31      	ldr	r2, [pc, #196]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d46:	6093      	str	r3, [r2, #8]
  // 28 cycles -> Sample time = (12 + 28.5)/12MHz = 3.375us
  // PA1, PA2, PA3
  ADC1->SMPR2 &= ~(ADC_SMPR2_SMP1 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP3);
 8000d48:	4b2f      	ldr	r3, [pc, #188]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	4a2e      	ldr	r2, [pc, #184]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d4e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000d52:	f023 0308 	bic.w	r3, r3, #8
 8000d56:	6113      	str	r3, [r2, #16]
  ADC1->SMPR2 |= (ADC_SMPR2_SMP1_0 | ADC_SMPR2_SMP1_1 | ADC_SMPR2_SMP2_0 | \
 8000d58:	4b2b      	ldr	r3, [pc, #172]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d5a:	691b      	ldr	r3, [r3, #16]
 8000d5c:	4a2a      	ldr	r2, [pc, #168]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d5e:	f443 63db 	orr.w	r3, r3, #1752	; 0x6d8
 8000d62:	6113      	str	r3, [r2, #16]
                  ADC_SMPR2_SMP2_1 | ADC_SMPR2_SMP3_0 | ADC_SMPR2_SMP3_1);
  // Number of conversion = 3
  ADC1->SQR1 &= ~(ADC_SQR1_L);
 8000d64:	4b28      	ldr	r3, [pc, #160]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d68:	4a27      	ldr	r2, [pc, #156]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000d6e:	62d3      	str	r3, [r2, #44]	; 0x2c
  ADC1->SQR1 |= ADC_SQR1_L_1;
 8000d70:	4b25      	ldr	r3, [pc, #148]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d74:	4a24      	ldr	r2, [pc, #144]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d7a:	62d3      	str	r3, [r2, #44]	; 0x2c
  // Sequencer
  //ADC1->SQR3 = 0;
  // Rank 1 - PA1
  ADC1->SQR3 |= (1UL << 0U);
 8000d7c:	4b22      	ldr	r3, [pc, #136]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d80:	4a21      	ldr	r2, [pc, #132]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6353      	str	r3, [r2, #52]	; 0x34
  // Rank 2 - PA2
  ADC1->SQR3 |= (2UL << 5U);
 8000d88:	4b1f      	ldr	r3, [pc, #124]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8c:	4a1e      	ldr	r2, [pc, #120]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d92:	6353      	str	r3, [r2, #52]	; 0x34
  // Rank 3 - PA3
  ADC1->SQR3 |= (3UL << 10U);
 8000d94:	4b1c      	ldr	r3, [pc, #112]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d98:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000d9a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000d9e:	6353      	str	r3, [r2, #52]	; 0x34
  // Enable scan mode
  ADC1->CR1 |= ADC_CR1_SCAN;
 8000da0:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	4a18      	ldr	r2, [pc, #96]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	6053      	str	r3, [r2, #4]
  // Enable DMA - ADC registers
  ADC1->CR2 |= ADC_CR2_DMA;
 8000dac:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	4a15      	ldr	r2, [pc, #84]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000db6:	6093      	str	r3, [r2, #8]
  // Power up ADC
  ADC1->CR2 |= ADC_CR2_ADON;
 8000db8:	4b13      	ldr	r3, [pc, #76]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	4a12      	ldr	r2, [pc, #72]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6093      	str	r3, [r2, #8]
  // Wait for ADC to stabilize by calibrate it
  ADC1->CR2 |= ADC_CR2_RSTCAL;
 8000dc4:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	4a0f      	ldr	r2, [pc, #60]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dca:	f043 0308 	orr.w	r3, r3, #8
 8000dce:	6093      	str	r3, [r2, #8]
  while(ADC1->CR2 & ADC_CR2_RSTCAL);
 8000dd0:	bf00      	nop
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f003 0308 	and.w	r3, r3, #8
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d1f9      	bne.n	8000dd2 <adc_multiChannel_config+0xd6>
  ADC1->CR2 |= ADC_CR2_CAL;
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	4a09      	ldr	r2, [pc, #36]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	6093      	str	r3, [r2, #8]
  while(ADC1->CR2 & ADC_CR2_CAL);
 8000dea:	bf00      	nop
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <adc_multiChannel_config+0x10c>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f9      	bne.n	8000dec <adc_multiChannel_config+0xf0>
}
 8000df8:	bf00      	nop
 8000dfa:	bf00      	nop
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40012400 	.word	0x40012400

08000e0c <adc_multiChannel_DMA_config>:

/**
 * @brief ADC DMA configuration
 */
void adc_multiChannel_DMA_config(uint16_t *pADCBuffer)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  // ADC1-> DMA1 - Channel1
  // Enable DMA1 clock
  RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8000e14:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <adc_multiChannel_DMA_config+0xd8>)
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	4a32      	ldr	r2, [pc, #200]	; (8000ee4 <adc_multiChannel_DMA_config+0xd8>)
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	6153      	str	r3, [r2, #20]
  // Clear DMA1 - Channel1 status flags
  DMA1->IFCR |= 0xFUL;
 8000e20:	4b31      	ldr	r3, [pc, #196]	; (8000ee8 <adc_multiChannel_DMA_config+0xdc>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	4a30      	ldr	r2, [pc, #192]	; (8000ee8 <adc_multiChannel_DMA_config+0xdc>)
 8000e26:	f043 030f 	orr.w	r3, r3, #15
 8000e2a:	6053      	str	r3, [r2, #4]
  // Peripherals address (src)
  DMA1_Channel1->CPAR = (uint32_t)(&(ADC1->DR));
 8000e2c:	4b2f      	ldr	r3, [pc, #188]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e2e:	4a30      	ldr	r2, [pc, #192]	; (8000ef0 <adc_multiChannel_DMA_config+0xe4>)
 8000e30:	609a      	str	r2, [r3, #8]
  // Memory address (dst)
  DMA1_Channel1->CMAR = (uint32_t)pADCBuffer;
 8000e32:	4a2e      	ldr	r2, [pc, #184]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	60d3      	str	r3, [r2, #12]
  // Number of transfer
  DMA1_Channel1->CNDTR =  3UL;
 8000e38:	4b2c      	ldr	r3, [pc, #176]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	605a      	str	r2, [r3, #4]
  // Disable M2M mode
  DMA1_Channel1->CCR &= ~(DMA_CCR_MEM2MEM);
 8000e3e:	4b2b      	ldr	r3, [pc, #172]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a2a      	ldr	r2, [pc, #168]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e48:	6013      	str	r3, [r2, #0]
  // Set channel priority low
  DMA1_Channel1->CCR &= ~(DMA_CCR_PL);
 8000e4a:	4b28      	ldr	r3, [pc, #160]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a27      	ldr	r2, [pc, #156]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e54:	6013      	str	r3, [r2, #0]
  // Circular/normal mode
  DMA1_Channel1->CCR |= DMA_CCR_CIRC; //??????????????????
 8000e56:	4b25      	ldr	r3, [pc, #148]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a24      	ldr	r2, [pc, #144]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e5c:	f043 0320 	orr.w	r3, r3, #32
 8000e60:	6013      	str	r3, [r2, #0]
  // Enable memory increment
  DMA1_Channel1->CCR |= DMA_CCR_MINC;
 8000e62:	4b22      	ldr	r3, [pc, #136]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a21      	ldr	r2, [pc, #132]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e6c:	6013      	str	r3, [r2, #0]
  // Disable peripheral increment
  DMA1_Channel1->CCR &= ~(DMA_CCR_PINC);
 8000e6e:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a1e      	ldr	r2, [pc, #120]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e78:	6013      	str	r3, [r2, #0]
  // Peripherals 16-bit
  DMA1_Channel1->CCR &= ~(DMA_CCR_PSIZE);
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a1b      	ldr	r2, [pc, #108]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e84:	6013      	str	r3, [r2, #0]
  DMA1_Channel1->CCR |= DMA_CCR_PSIZE_0;
 8000e86:	4b19      	ldr	r3, [pc, #100]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a18      	ldr	r2, [pc, #96]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e90:	6013      	str	r3, [r2, #0]
  // Memory 16-bit
  DMA1_Channel1->CCR &= ~(DMA_CCR_MSIZE);
 8000e92:	4b16      	ldr	r3, [pc, #88]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a15      	ldr	r2, [pc, #84]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000e98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000e9c:	6013      	str	r3, [r2, #0]
  DMA1_Channel1->CCR |= DMA_CCR_MSIZE_0;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a12      	ldr	r2, [pc, #72]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000ea4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ea8:	6013      	str	r3, [r2, #0]
  // Direction = src -> dst
  DMA1_Channel1->CCR &= ~(DMA_CCR_DIR);
 8000eaa:	4b10      	ldr	r3, [pc, #64]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a0f      	ldr	r2, [pc, #60]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000eb0:	f023 0310 	bic.w	r3, r3, #16
 8000eb4:	6013      	str	r3, [r2, #0]
  // Enable DMA
  DMA1_Channel1->CCR |= DMA_CCR_EN;
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a0c      	ldr	r2, [pc, #48]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	6013      	str	r3, [r2, #0]
  // Enable transfer complete interrupt of DMA
  DMA1_Channel1->CCR |= DMA_CCR_TCIE;
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a09      	ldr	r2, [pc, #36]	; (8000eec <adc_multiChannel_DMA_config+0xe0>)
 8000ec8:	f043 0302 	orr.w	r3, r3, #2
 8000ecc:	6013      	str	r3, [r2, #0]

  // NVIC configuration
  NVIC_SetPriority(DMA1_Channel1_IRQn, 2);
 8000ece:	2102      	movs	r1, #2
 8000ed0:	200b      	movs	r0, #11
 8000ed2:	f7ff fed1 	bl	8000c78 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ed6:	200b      	movs	r0, #11
 8000ed8:	f7ff feb2 	bl	8000c40 <__NVIC_EnableIRQ>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020008 	.word	0x40020008
 8000ef0:	4001244c 	.word	0x4001244c

08000ef4 <adc_AWD_config>:
/**
 * @brief ADC Analog watchdog configuration
 * @param lowThreshold/highThreshold 0 - 4095
 */
void adc_AWD_config(ADC_CHANNEL channel, uint16_t lowThreshold, uint16_t highThreshold)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
 8000efe:	460b      	mov	r3, r1
 8000f00:	80bb      	strh	r3, [r7, #4]
 8000f02:	4613      	mov	r3, r2
 8000f04:	807b      	strh	r3, [r7, #2]
  // Set threshold value
  ADC1->LTR = lowThreshold;
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f08:	88bb      	ldrh	r3, [r7, #4]
 8000f0a:	6293      	str	r3, [r2, #40]	; 0x28
  ADC1->HTR = highThreshold;
 8000f0c:	4a18      	ldr	r2, [pc, #96]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f0e:	887b      	ldrh	r3, [r7, #2]
 8000f10:	6253      	str	r3, [r2, #36]	; 0x24
  // Select AWD channel
  ADC1->CR1 &= ~(ADC_CR1_AWDCH);
 8000f12:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4a16      	ldr	r2, [pc, #88]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f18:	f023 031f 	bic.w	r3, r3, #31
 8000f1c:	6053      	str	r3, [r2, #4]
  ADC1->CR1 |= (uint32_t)channel << 0U;
 8000f1e:	4b14      	ldr	r3, [pc, #80]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f20:	685a      	ldr	r2, [r3, #4]
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	4912      	ldr	r1, [pc, #72]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f26:	4313      	orrs	r3, r2
 8000f28:	604b      	str	r3, [r1, #4]
  // AWD on single channel
  ADC1->CR1 |= ADC_CR1_AWDSGL;
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	4a10      	ldr	r2, [pc, #64]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f34:	6053      	str	r3, [r2, #4]
  // Disable injected channels AWD
  ADC1->CR1 &= ~(ADC_CR1_JAWDEN);
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f3c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000f40:	6053      	str	r3, [r2, #4]
  // Enable regular channels AWD
  ADC1->CR1 |= ADC_CR1_AWDEN;
 8000f42:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f4c:	6053      	str	r3, [r2, #4]
  // Enable AWD interrupt
  ADC1->CR1 |= ADC_CR1_AWDIE;
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <adc_AWD_config+0x7c>)
 8000f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f58:	6053      	str	r3, [r2, #4]
  // Enable ADC1 interrupt (NVIC)
  NVIC_SetPriority(ADC1_2_IRQn, 1);
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	2012      	movs	r0, #18
 8000f5e:	f7ff fe8b 	bl	8000c78 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f62:	2012      	movs	r0, #18
 8000f64:	f7ff fe6c 	bl	8000c40 <__NVIC_EnableIRQ>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40012400 	.word	0x40012400

08000f74 <gpio_LED_config>:

/**
 * @brief LED GPIO configuration (PC13)
 */
void gpio_LED_config()
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  // Enable clock for portC in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <gpio_LED_config+0x30>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	4a09      	ldr	r2, [pc, #36]	; (8000fa4 <gpio_LED_config+0x30>)
 8000f7e:	f043 0310 	orr.w	r3, r3, #16
 8000f82:	6193      	str	r3, [r2, #24]
  // 50MHz output mode
  GPIOC->CRH |= (GPIO_CRH_MODE13);
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <gpio_LED_config+0x34>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <gpio_LED_config+0x34>)
 8000f8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000f8e:	6053      	str	r3, [r2, #4]
  // Output push-pull
  GPIOC->CRH &= ~(GPIO_CRH_CNF13);
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <gpio_LED_config+0x34>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <gpio_LED_config+0x34>)
 8000f96:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000f9a:	6053      	str	r3, [r2, #4]
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40011000 	.word	0x40011000

08000fac <gpio_LED_toggle>:
    GPIOC->ODR &= ~(GPIO_ODR_ODR13);
  }
}

void gpio_LED_toggle()
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  GPIOC->ODR ^= GPIO_ODR_ODR13;
 8000fb0:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <gpio_LED_toggle+0x18>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	4a03      	ldr	r2, [pc, #12]	; (8000fc4 <gpio_LED_toggle+0x18>)
 8000fb6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000fba:	60d3      	str	r3, [r2, #12]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	40011000 	.word	0x40011000

08000fc8 <gpio_PB_config>:

/**
 * @brief Button configuration (PA0)
 */
void gpio_PB_config()
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <gpio_PB_config+0x48>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	; (8001010 <gpio_PB_config+0x48>)
 8000fd2:	f043 0304 	orr.w	r3, r3, #4
 8000fd6:	6193      	str	r3, [r2, #24]
  // Input mode
  GPIOA->CRL &= ~(GPIO_CRL_MODE0);
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <gpio_PB_config+0x4c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0d      	ldr	r2, [pc, #52]	; (8001014 <gpio_PB_config+0x4c>)
 8000fde:	f023 0303 	bic.w	r3, r3, #3
 8000fe2:	6013      	str	r3, [r2, #0]
  // Input with pull-up/pull-down
  GPIOA->CRL &= ~(GPIO_CRL_CNF0);
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <gpio_PB_config+0x4c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <gpio_PB_config+0x4c>)
 8000fea:	f023 030c 	bic.w	r3, r3, #12
 8000fee:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <gpio_PB_config+0x4c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <gpio_PB_config+0x4c>)
 8000ff6:	f043 0308 	orr.w	r3, r3, #8
 8000ffa:	6013      	str	r3, [r2, #0]
  // Input pull-up
  GPIOA->ODR |= GPIO_ODR_ODR0;
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <gpio_PB_config+0x4c>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	4a04      	ldr	r2, [pc, #16]	; (8001014 <gpio_PB_config+0x4c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	60d3      	str	r3, [r2, #12]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000
 8001014:	40010800 	.word	0x40010800

08001018 <gpio_SW_config>:

/**
 * @brief Slide switchs configuration (PA8, PA15)
 */
void gpio_SW_config()
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  // Enable clock for portA in APB2
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 800101c:	4b1c      	ldr	r3, [pc, #112]	; (8001090 <gpio_SW_config+0x78>)
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	4a1b      	ldr	r2, [pc, #108]	; (8001090 <gpio_SW_config+0x78>)
 8001022:	f043 0304 	orr.w	r3, r3, #4
 8001026:	6193      	str	r3, [r2, #24]
  // Remap
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8001028:	4b19      	ldr	r3, [pc, #100]	; (8001090 <gpio_SW_config+0x78>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a18      	ldr	r2, [pc, #96]	; (8001090 <gpio_SW_config+0x78>)
 800102e:	f043 0301 	orr.w	r3, r3, #1
 8001032:	6193      	str	r3, [r2, #24]
  RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <gpio_SW_config+0x78>)
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	4a15      	ldr	r2, [pc, #84]	; (8001090 <gpio_SW_config+0x78>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103e:	61d3      	str	r3, [r2, #28]
  AFIO->MAPR &= ~(AFIO_MAPR_SWJ_CFG);
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <gpio_SW_config+0x7c>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	4a13      	ldr	r2, [pc, #76]	; (8001094 <gpio_SW_config+0x7c>)
 8001046:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800104a:	6053      	str	r3, [r2, #4]
  AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_1;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <gpio_SW_config+0x7c>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	4a10      	ldr	r2, [pc, #64]	; (8001094 <gpio_SW_config+0x7c>)
 8001052:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001056:	6053      	str	r3, [r2, #4]
  // Input mode
  GPIOA->CRH &= ~(GPIO_CRH_MODE8 | GPIO_CRH_MODE15);
 8001058:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <gpio_SW_config+0x80>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <gpio_SW_config+0x80>)
 800105e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001062:	f023 0303 	bic.w	r3, r3, #3
 8001066:	6053      	str	r3, [r2, #4]
  // Input - floating mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF8 | GPIO_CRH_CNF15);
 8001068:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <gpio_SW_config+0x80>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <gpio_SW_config+0x80>)
 800106e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001072:	f023 030c 	bic.w	r3, r3, #12
 8001076:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= (GPIO_CRH_CNF8_0 | GPIO_CRH_CNF15_0);
 8001078:	4b07      	ldr	r3, [pc, #28]	; (8001098 <gpio_SW_config+0x80>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	4a06      	ldr	r2, [pc, #24]	; (8001098 <gpio_SW_config+0x80>)
 800107e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001082:	f043 0304 	orr.w	r3, r3, #4
 8001086:	6053      	str	r3, [r2, #4]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr
 8001090:	40021000 	.word	0x40021000
 8001094:	40010000 	.word	0x40010000
 8001098:	40010800 	.word	0x40010800

0800109c <__NVIC_ClearPendingIRQ>:
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db0c      	blt.n	80010c8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	f003 021f 	and.w	r2, r3, #31
 80010b4:	4907      	ldr	r1, [pc, #28]	; (80010d4 <__NVIC_ClearPendingIRQ+0x38>)
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	095b      	lsrs	r3, r3, #5
 80010bc:	2001      	movs	r0, #1
 80010be:	fa00 f202 	lsl.w	r2, r0, r2
 80010c2:	3360      	adds	r3, #96	; 0x60
 80010c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000e100 	.word	0xe000e100

080010d8 <__NVIC_SetPriority>:
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db0a      	blt.n	8001102 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	490c      	ldr	r1, [pc, #48]	; (8001124 <__NVIC_SetPriority+0x4c>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	0112      	lsls	r2, r2, #4
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	440b      	add	r3, r1
 80010fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001100:	e00a      	b.n	8001118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4908      	ldr	r1, [pc, #32]	; (8001128 <__NVIC_SetPriority+0x50>)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	3b04      	subs	r3, #4
 8001110:	0112      	lsls	r2, r2, #4
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	440b      	add	r3, r1
 8001116:	761a      	strb	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000e100 	.word	0xe000e100
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <rcc_HSE_config>:

/**
 * @brief HSE configuration
 */
void rcc_HSE_config()
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
   */

  /* PLL Configuration */
  // Clear bitfields [21:18]
  //RCC->CFGR &= ~(0xFUL << 18U);     // same effects
  RCC->CFGR &= ~(RCC_CFGR_PLLMULL);   //
 8001130:	4b3f      	ldr	r3, [pc, #252]	; (8001230 <rcc_HSE_config+0x104>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	4a3e      	ldr	r2, [pc, #248]	; (8001230 <rcc_HSE_config+0x104>)
 8001136:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800113a:	6053      	str	r3, [r2, #4]
  // PLL_M = 9
  RCC->CFGR |= (7UL << 18U);
 800113c:	4b3c      	ldr	r3, [pc, #240]	; (8001230 <rcc_HSE_config+0x104>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	4a3b      	ldr	r2, [pc, #236]	; (8001230 <rcc_HSE_config+0x104>)
 8001142:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8001146:	6053      	str	r3, [r2, #4]
  // USB Divider
  //RCC->CFGR &= ~(1UL << 22U);       // same effects
  RCC->CFGR &= ~(RCC_CFGR_USBPRE);    //
 8001148:	4b39      	ldr	r3, [pc, #228]	; (8001230 <rcc_HSE_config+0x104>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4a38      	ldr	r2, [pc, #224]	; (8001230 <rcc_HSE_config+0x104>)
 800114e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001152:	6053      	str	r3, [r2, #4]

  /* HSE Oscillator */
  // Enable HSE Oscillator
  RCC->CR |= RCC_CR_HSEON;
 8001154:	4b36      	ldr	r3, [pc, #216]	; (8001230 <rcc_HSE_config+0x104>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a35      	ldr	r2, [pc, #212]	; (8001230 <rcc_HSE_config+0x104>)
 800115a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800115e:	6013      	str	r3, [r2, #0]
  // Wait for it to stabilize
  while((RCC->CR & RCC_CR_HSERDY) == 0);
 8001160:	bf00      	nop
 8001162:	4b33      	ldr	r3, [pc, #204]	; (8001230 <rcc_HSE_config+0x104>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f9      	beq.n	8001162 <rcc_HSE_config+0x36>
  // Select HSE as PLL source
  RCC->CFGR |= RCC_CFGR_PLLSRC;
 800116e:	4b30      	ldr	r3, [pc, #192]	; (8001230 <rcc_HSE_config+0x104>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	4a2f      	ldr	r2, [pc, #188]	; (8001230 <rcc_HSE_config+0x104>)
 8001174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001178:	6053      	str	r3, [r2, #4]
  // Enable PLL
  RCC->CR |= RCC_CR_PLLON;
 800117a:	4b2d      	ldr	r3, [pc, #180]	; (8001230 <rcc_HSE_config+0x104>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a2c      	ldr	r2, [pc, #176]	; (8001230 <rcc_HSE_config+0x104>)
 8001180:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001184:	6013      	str	r3, [r2, #0]
  // Wait for PLL ready
  while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8001186:	bf00      	nop
 8001188:	4b29      	ldr	r3, [pc, #164]	; (8001230 <rcc_HSE_config+0x104>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f9      	beq.n	8001188 <rcc_HSE_config+0x5c>

  // Flash prefetch and wait state
  // Clear latency fields
  FLASH->ACR &= ~(FLASH_ACR_LATENCY);
 8001194:	4b27      	ldr	r3, [pc, #156]	; (8001234 <rcc_HSE_config+0x108>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a26      	ldr	r2, [pc, #152]	; (8001234 <rcc_HSE_config+0x108>)
 800119a:	f023 0307 	bic.w	r3, r3, #7
 800119e:	6013      	str	r3, [r2, #0]
  // 2 wait state for 72MHz
  FLASH->ACR |= FLASH_ACR_LATENCY_1;
 80011a0:	4b24      	ldr	r3, [pc, #144]	; (8001234 <rcc_HSE_config+0x108>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a23      	ldr	r2, [pc, #140]	; (8001234 <rcc_HSE_config+0x108>)
 80011a6:	f043 0302 	orr.w	r3, r3, #2
 80011aa:	6013      	str	r3, [r2, #0]
  // Enable prefetch buffer
  FLASH->ACR |= FLASH_ACR_PRFTBE;
 80011ac:	4b21      	ldr	r3, [pc, #132]	; (8001234 <rcc_HSE_config+0x108>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a20      	ldr	r2, [pc, #128]	; (8001234 <rcc_HSE_config+0x108>)
 80011b2:	f043 0310 	orr.w	r3, r3, #16
 80011b6:	6013      	str	r3, [r2, #0]

  // Select system clock
  // Clear SW bits
  RCC->CFGR &= ~(RCC_CFGR_SW);
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <rcc_HSE_config+0x104>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <rcc_HSE_config+0x104>)
 80011be:	f023 0303 	bic.w	r3, r3, #3
 80011c2:	6053      	str	r3, [r2, #4]
  // PLL selected as system clock
  RCC->CFGR |= RCC_CFGR_SW_1;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <rcc_HSE_config+0x104>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	4a19      	ldr	r2, [pc, #100]	; (8001230 <rcc_HSE_config+0x104>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	6053      	str	r3, [r2, #4]
  // Wait for PLL to be the active clock source
  while((RCC->CFGR & RCC_CFGR_SWS_1) == 0);
 80011d0:	bf00      	nop
 80011d2:	4b17      	ldr	r3, [pc, #92]	; (8001230 <rcc_HSE_config+0x104>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 0308 	and.w	r3, r3, #8
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0f9      	beq.n	80011d2 <rcc_HSE_config+0xa6>

  // Peripherals clock setup
  // AHB Prescaler
  RCC->CFGR &= ~(RCC_CFGR_HPRE);
 80011de:	4b14      	ldr	r3, [pc, #80]	; (8001230 <rcc_HSE_config+0x104>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	4a13      	ldr	r2, [pc, #76]	; (8001230 <rcc_HSE_config+0x104>)
 80011e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80011e8:	6053      	str	r3, [r2, #4]
  // APB1 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE1);
 80011ea:	4b11      	ldr	r3, [pc, #68]	; (8001230 <rcc_HSE_config+0x104>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4a10      	ldr	r2, [pc, #64]	; (8001230 <rcc_HSE_config+0x104>)
 80011f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011f4:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_PPRE1_2;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <rcc_HSE_config+0x104>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	4a0d      	ldr	r2, [pc, #52]	; (8001230 <rcc_HSE_config+0x104>)
 80011fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001200:	6053      	str	r3, [r2, #4]
  // APB2 Prescaler
  RCC->CFGR &= ~(RCC_CFGR_PPRE2);
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <rcc_HSE_config+0x104>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <rcc_HSE_config+0x104>)
 8001208:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800120c:	6053      	str	r3, [r2, #4]
  // ADC Prescaler
  RCC->CFGR &= ~(RCC_CFGR_ADCPRE);
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <rcc_HSE_config+0x104>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	4a07      	ldr	r2, [pc, #28]	; (8001230 <rcc_HSE_config+0x104>)
 8001214:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001218:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= RCC_CFGR_ADCPRE_1;
 800121a:	4b05      	ldr	r3, [pc, #20]	; (8001230 <rcc_HSE_config+0x104>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	4a04      	ldr	r2, [pc, #16]	; (8001230 <rcc_HSE_config+0x104>)
 8001220:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001224:	6053      	str	r3, [r2, #4]
}
 8001226:	bf00      	nop
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40021000 	.word	0x40021000
 8001234:	40022000 	.word	0x40022000

08001238 <rcc_SysTick_config>:

/**
 * @brief Systick configuration
 */
void rcc_SysTick_config()
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  // Reset CTRL register
  SysTick->CTRL = 0;
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <rcc_SysTick_config+0x48>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
  // Set the Reload value
  SysTick->LOAD = 71999;
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <rcc_SysTick_config+0x48>)
 8001244:	4a0f      	ldr	r2, [pc, #60]	; (8001284 <rcc_SysTick_config+0x4c>)
 8001246:	605a      	str	r2, [r3, #4]
  // It has always enabled
  // Set priority to SysTick Interrupt (NVIC)
  NVIC_SetPriority(SysTick_IRQn, 0);
 8001248:	2100      	movs	r1, #0
 800124a:	f04f 30ff 	mov.w	r0, #4294967295
 800124e:	f7ff ff43 	bl	80010d8 <__NVIC_SetPriority>
  // Reset SysTick value to 0
  SysTick->VAL = 0;
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <rcc_SysTick_config+0x48>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  // Enable SysTick from CTRL register
  SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <rcc_SysTick_config+0x48>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a08      	ldr	r2, [pc, #32]	; (8001280 <rcc_SysTick_config+0x48>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <rcc_SysTick_config+0x48>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a05      	ldr	r2, [pc, #20]	; (8001280 <rcc_SysTick_config+0x48>)
 800126a:	f043 0302 	orr.w	r3, r3, #2
 800126e:	6013      	str	r3, [r2, #0]
  SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8001270:	4b03      	ldr	r3, [pc, #12]	; (8001280 <rcc_SysTick_config+0x48>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a02      	ldr	r2, [pc, #8]	; (8001280 <rcc_SysTick_config+0x48>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6013      	str	r3, [r2, #0]
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	e000e010 	.word	0xe000e010
 8001284:	0001193f 	.word	0x0001193f

08001288 <rcc_msIncTick>:

/**
 * @brief Increment milliseconds
 */
void rcc_msIncTick()
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  msTick++;
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <rcc_msIncTick+0x18>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	4a03      	ldr	r2, [pc, #12]	; (80012a0 <rcc_msIncTick+0x18>)
 8001294:	6013      	str	r3, [r2, #0]
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	200001f0 	.word	0x200001f0

080012a4 <rcc_msGetTick>:

/**
 * @brief Get milliseconds
 */
uint32_t rcc_msGetTick()
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return msTick;
 80012a8:	4b02      	ldr	r3, [pc, #8]	; (80012b4 <rcc_msGetTick+0x10>)
 80012aa:	681b      	ldr	r3, [r3, #0]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	200001f0 	.word	0x200001f0

080012b8 <SysTick_Handler>:
  uint32_t startTick = rcc_msGetTick();
  while(rcc_msGetTick() - startTick < milliseconds);
}

void SysTick_Handler()
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  NVIC_ClearPendingIRQ(SysTick_IRQn);
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f7ff feec 	bl	800109c <__NVIC_ClearPendingIRQ>
  rcc_msIncTick();
 80012c4:	f7ff ffe0 	bl	8001288 <rcc_msIncTick>
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}

080012cc <tim_TIM3_config>:

/**
 * @brief TIM3 trigger output event configuration
 */
void tim_TIM3_config()
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  // Enable TIM3 timer
  RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80012d0:	4b1a      	ldr	r3, [pc, #104]	; (800133c <tim_TIM3_config+0x70>)
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	4a19      	ldr	r2, [pc, #100]	; (800133c <tim_TIM3_config+0x70>)
 80012d6:	f043 0302 	orr.w	r3, r3, #2
 80012da:	61d3      	str	r3, [r2, #28]
  // Count up mode
  TIM3->CR1 &= ~(TIM_CR1_DIR);
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <tim_TIM3_config+0x74>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a17      	ldr	r2, [pc, #92]	; (8001340 <tim_TIM3_config+0x74>)
 80012e2:	f023 0310 	bic.w	r3, r3, #16
 80012e6:	6013      	str	r3, [r2, #0]
  // Periodic
  TIM3->CR1 &= ~(TIM_CR1_OPM);
 80012e8:	4b15      	ldr	r3, [pc, #84]	; (8001340 <tim_TIM3_config+0x74>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a14      	ldr	r2, [pc, #80]	; (8001340 <tim_TIM3_config+0x74>)
 80012ee:	f023 0308 	bic.w	r3, r3, #8
 80012f2:	6013      	str	r3, [r2, #0]
  // Mode: TRGO
  TIM3->CR2 &= ~(TIM_CR2_MMS);
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <tim_TIM3_config+0x74>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	4a11      	ldr	r2, [pc, #68]	; (8001340 <tim_TIM3_config+0x74>)
 80012fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012fe:	6053      	str	r3, [r2, #4]
  TIM3->CR2 |= TIM_CR2_MMS_1;
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <tim_TIM3_config+0x74>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	4a0e      	ldr	r2, [pc, #56]	; (8001340 <tim_TIM3_config+0x74>)
 8001306:	f043 0320 	orr.w	r3, r3, #32
 800130a:	6053      	str	r3, [r2, #4]
  // APB1 timer clock = 72MHz
  // Prescaler (16-bit)
  TIM3->PSC = 7200 - 1; //10kHz
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <tim_TIM3_config+0x74>)
 800130e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001312:	629a      	str	r2, [r3, #40]	; 0x28
  // Period (ARR)
  TIM3->ARR = 5000 - 1; //2Hz
 8001314:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <tim_TIM3_config+0x74>)
 8001316:	f241 3287 	movw	r2, #4999	; 0x1387
 800131a:	62da      	str	r2, [r3, #44]	; 0x2c
  // Update registers on event
  TIM3->EGR |= 1;
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <tim_TIM3_config+0x74>)
 800131e:	695b      	ldr	r3, [r3, #20]
 8001320:	4a07      	ldr	r2, [pc, #28]	; (8001340 <tim_TIM3_config+0x74>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6153      	str	r3, [r2, #20]
  // Start timer
  TIM3->CR1 |= TIM_CR1_CEN;
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <tim_TIM3_config+0x74>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a04      	ldr	r2, [pc, #16]	; (8001340 <tim_TIM3_config+0x74>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6013      	str	r3, [r2, #0]
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	40021000 	.word	0x40021000
 8001340:	40000400 	.word	0x40000400

08001344 <uart_UART1_GPIO_config>:

/**
 * @brief UART1 GPIO configuration
 */
void uart_UART1_GPIO_config()
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  // PA9 - TX, PA10 - RX
  // Enable portA clock
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001348:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <uart_UART1_GPIO_config+0x60>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <uart_UART1_GPIO_config+0x60>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6193      	str	r3, [r2, #24]
  // AF mode
  GPIOA->CRH &= ~(GPIO_CRH_CNF9 | GPIO_CRH_CNF10);
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4a13      	ldr	r2, [pc, #76]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 800135a:	f423 634c 	bic.w	r3, r3, #3264	; 0xcc0
 800135e:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_CNF9_1 | GPIO_CRH_CNF10_0;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	4a10      	ldr	r2, [pc, #64]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 8001366:	f443 6390 	orr.w	r3, r3, #1152	; 0x480
 800136a:	6053      	str	r3, [r2, #4]
  // Output max 10MHz
  GPIOA->CRH &= ~(GPIO_CRH_MODE9 | GPIO_CRH_MODE10);
 800136c:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	4a0d      	ldr	r2, [pc, #52]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 8001372:	f423 734c 	bic.w	r3, r3, #816	; 0x330
 8001376:	6053      	str	r3, [r2, #4]
  GPIOA->CRH |= GPIO_CRH_MODE9_0;
 8001378:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <uart_UART1_GPIO_config+0x64>)
 800137e:	f043 0310 	orr.w	r3, r3, #16
 8001382:	6053      	str	r3, [r2, #4]
  // No remap UART1
  RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <uart_UART1_GPIO_config+0x60>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <uart_UART1_GPIO_config+0x60>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6193      	str	r3, [r2, #24]
  AFIO->MAPR &= ~(AFIO_MAPR_USART1_REMAP);
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <uart_UART1_GPIO_config+0x68>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	4a05      	ldr	r2, [pc, #20]	; (80013ac <uart_UART1_GPIO_config+0x68>)
 8001396:	f023 0304 	bic.w	r3, r3, #4
 800139a:	6053      	str	r3, [r2, #4]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010800 	.word	0x40010800
 80013ac:	40010000 	.word	0x40010000

080013b0 <uart_UART1_config>:

/**
 * @brief UART1 Peripherals configuration
 */
void uart_UART1_config()
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  // Enable UART1 clock
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80013b4:	4b27      	ldr	r3, [pc, #156]	; (8001454 <uart_UART1_config+0xa4>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a26      	ldr	r2, [pc, #152]	; (8001454 <uart_UART1_config+0xa4>)
 80013ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013be:	6193      	str	r3, [r2, #24]
  // Enable transmit
  USART1->CR1 |= USART_CR1_TE;
 80013c0:	4b25      	ldr	r3, [pc, #148]	; (8001458 <uart_UART1_config+0xa8>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a24      	ldr	r2, [pc, #144]	; (8001458 <uart_UART1_config+0xa8>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	60d3      	str	r3, [r2, #12]
  // Set parity to even
  USART1->CR1 &= ~(USART_CR1_PS);
 80013cc:	4b22      	ldr	r3, [pc, #136]	; (8001458 <uart_UART1_config+0xa8>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	4a21      	ldr	r2, [pc, #132]	; (8001458 <uart_UART1_config+0xa8>)
 80013d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013d6:	60d3      	str	r3, [r2, #12]
  // Parity control enable
  USART1->CR1 &= ~(USART_CR1_PCE);
 80013d8:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <uart_UART1_config+0xa8>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <uart_UART1_config+0xa8>)
 80013de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013e2:	60d3      	str	r3, [r2, #12]
  // Word length to 8-bit
  USART1->CR1 &= ~(USART_CR1_M);
 80013e4:	4b1c      	ldr	r3, [pc, #112]	; (8001458 <uart_UART1_config+0xa8>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	4a1b      	ldr	r2, [pc, #108]	; (8001458 <uart_UART1_config+0xa8>)
 80013ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80013ee:	60d3      	str	r3, [r2, #12]
  // Stop bit = 1
  USART1->CR2 &= ~(USART_CR2_STOP);
 80013f0:	4b19      	ldr	r3, [pc, #100]	; (8001458 <uart_UART1_config+0xa8>)
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	4a18      	ldr	r2, [pc, #96]	; (8001458 <uart_UART1_config+0xa8>)
 80013f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013fa:	6113      	str	r3, [r2, #16]
  // Disable hardware flow control CTS, RTS
  USART1->CR3 &= ~(USART_CR3_CTSE | USART_CR3_RTSE);
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <uart_UART1_config+0xa8>)
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	4a15      	ldr	r2, [pc, #84]	; (8001458 <uart_UART1_config+0xa8>)
 8001402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001406:	6153      	str	r3, [r2, #20]
  // Set baud rate to 115200
  USART1->BRR = 0;
 8001408:	4b13      	ldr	r3, [pc, #76]	; (8001458 <uart_UART1_config+0xa8>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  USART1->BRR |= 39U << 4U;
 800140e:	4b12      	ldr	r3, [pc, #72]	; (8001458 <uart_UART1_config+0xa8>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	4a11      	ldr	r2, [pc, #68]	; (8001458 <uart_UART1_config+0xa8>)
 8001414:	f443 731c 	orr.w	r3, r3, #624	; 0x270
 8001418:	6093      	str	r3, [r2, #8]
  USART1->BRR |= 1U << 0;
 800141a:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <uart_UART1_config+0xa8>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	4a0e      	ldr	r2, [pc, #56]	; (8001458 <uart_UART1_config+0xa8>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6093      	str	r3, [r2, #8]
  // Clear some flags and enable
  USART1->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8001426:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <uart_UART1_config+0xa8>)
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	4a0b      	ldr	r2, [pc, #44]	; (8001458 <uart_UART1_config+0xa8>)
 800142c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001430:	6113      	str	r3, [r2, #16]
  USART1->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <uart_UART1_config+0xa8>)
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <uart_UART1_config+0xa8>)
 8001438:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800143c:	6153      	str	r3, [r2, #20]
  // Enable UART
  USART1->CR1 |= USART_CR1_UE;
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <uart_UART1_config+0xa8>)
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	4a05      	ldr	r2, [pc, #20]	; (8001458 <uart_UART1_config+0xa8>)
 8001444:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001448:	60d3      	str	r3, [r2, #12]
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	40013800 	.word	0x40013800

0800145c <uart_UART1_transmit>:

/**
 * @brief UART transmit function
 */
bool uart_UART1_transmit(uint8_t *data, uint8_t len, uint32_t timeout)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	460b      	mov	r3, r1
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	72fb      	strb	r3, [r7, #11]
  // Wait for TXE to start transmit
  // Write to DR as TXE flag is HIGH (Tx buffer empty)
  uint8_t dataIdx = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	75fb      	strb	r3, [r7, #23]
  uint32_t startTick = rcc_msGetTick();
 800146e:	f7ff ff19 	bl	80012a4 <rcc_msGetTick>
 8001472:	6138      	str	r0, [r7, #16]
  while(dataIdx < len)
 8001474:	e019      	b.n	80014aa <uart_UART1_transmit+0x4e>
  {
    if(USART1->SR & USART_SR_TXE) //Tx buffer empty
 8001476:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <uart_UART1_transmit+0x84>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800147e:	2b00      	cmp	r3, #0
 8001480:	d009      	beq.n	8001496 <uart_UART1_transmit+0x3a>
    {
      USART1->DR = data[dataIdx];
 8001482:	7dfb      	ldrb	r3, [r7, #23]
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	4413      	add	r3, r2
 8001488:	781a      	ldrb	r2, [r3, #0]
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <uart_UART1_transmit+0x84>)
 800148c:	605a      	str	r2, [r3, #4]
      dataIdx++;
 800148e:	7dfb      	ldrb	r3, [r7, #23]
 8001490:	3301      	adds	r3, #1
 8001492:	75fb      	strb	r3, [r7, #23]
 8001494:	e009      	b.n	80014aa <uart_UART1_transmit+0x4e>
    }
    else // Manage timeout
    {
      if(rcc_msGetTick() - startTick >= timeout)
 8001496:	f7ff ff05 	bl	80012a4 <rcc_msGetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d801      	bhi.n	80014aa <uart_UART1_transmit+0x4e>
      {
        return false;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e015      	b.n	80014d6 <uart_UART1_transmit+0x7a>
  while(dataIdx < len)
 80014aa:	7dfa      	ldrb	r2, [r7, #23]
 80014ac:	7afb      	ldrb	r3, [r7, #11]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d3e1      	bcc.n	8001476 <uart_UART1_transmit+0x1a>
      }
    }
  }
  // Wait for busy flag
  while(USART1->SR & USART_SR_TC)
 80014b2:	e009      	b.n	80014c8 <uart_UART1_transmit+0x6c>
  {
    if(rcc_msGetTick() - startTick >= timeout)
 80014b4:	f7ff fef6 	bl	80012a4 <rcc_msGetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d801      	bhi.n	80014c8 <uart_UART1_transmit+0x6c>
    {
      return false;
 80014c4:	2300      	movs	r3, #0
 80014c6:	e006      	b.n	80014d6 <uart_UART1_transmit+0x7a>
  while(USART1->SR & USART_SR_TC)
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <uart_UART1_transmit+0x84>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ef      	bne.n	80014b4 <uart_UART1_transmit+0x58>
    }
  }
  return true;
 80014d4:	2301      	movs	r3, #1
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40013800 	.word	0x40013800

080014e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014e4:	480c      	ldr	r0, [pc, #48]	; (8001518 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014e6:	490d      	ldr	r1, [pc, #52]	; (800151c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014e8:	4a0d      	ldr	r2, [pc, #52]	; (8001520 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014ec:	e002      	b.n	80014f4 <LoopCopyDataInit>

080014ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014f2:	3304      	adds	r3, #4

080014f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f8:	d3f9      	bcc.n	80014ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014fa:	4a0a      	ldr	r2, [pc, #40]	; (8001524 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014fc:	4c0a      	ldr	r4, [pc, #40]	; (8001528 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001500:	e001      	b.n	8001506 <LoopFillZerobss>

08001502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001504:	3204      	adds	r2, #4

08001506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001508:	d3fb      	bcc.n	8001502 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800150a:	f7ff fb92 	bl	8000c32 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800150e:	f000 f80f 	bl	8001530 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001512:	f7ff fad7 	bl	8000ac4 <main>
  bx lr
 8001516:	4770      	bx	lr
  ldr r0, =_sdata
 8001518:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800151c:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8001520:	08004494 	.word	0x08004494
  ldr r2, =_sbss
 8001524:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001528:	20000214 	.word	0x20000214

0800152c <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800152c:	e7fe      	b.n	800152c <BusFault_Handler>
	...

08001530 <__libc_init_array>:
 8001530:	b570      	push	{r4, r5, r6, lr}
 8001532:	2600      	movs	r6, #0
 8001534:	4d0c      	ldr	r5, [pc, #48]	; (8001568 <__libc_init_array+0x38>)
 8001536:	4c0d      	ldr	r4, [pc, #52]	; (800156c <__libc_init_array+0x3c>)
 8001538:	1b64      	subs	r4, r4, r5
 800153a:	10a4      	asrs	r4, r4, #2
 800153c:	42a6      	cmp	r6, r4
 800153e:	d109      	bne.n	8001554 <__libc_init_array+0x24>
 8001540:	f002 fd58 	bl	8003ff4 <_init>
 8001544:	2600      	movs	r6, #0
 8001546:	4d0a      	ldr	r5, [pc, #40]	; (8001570 <__libc_init_array+0x40>)
 8001548:	4c0a      	ldr	r4, [pc, #40]	; (8001574 <__libc_init_array+0x44>)
 800154a:	1b64      	subs	r4, r4, r5
 800154c:	10a4      	asrs	r4, r4, #2
 800154e:	42a6      	cmp	r6, r4
 8001550:	d105      	bne.n	800155e <__libc_init_array+0x2e>
 8001552:	bd70      	pop	{r4, r5, r6, pc}
 8001554:	f855 3b04 	ldr.w	r3, [r5], #4
 8001558:	4798      	blx	r3
 800155a:	3601      	adds	r6, #1
 800155c:	e7ee      	b.n	800153c <__libc_init_array+0xc>
 800155e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001562:	4798      	blx	r3
 8001564:	3601      	adds	r6, #1
 8001566:	e7f2      	b.n	800154e <__libc_init_array+0x1e>
 8001568:	0800448c 	.word	0x0800448c
 800156c:	0800448c 	.word	0x0800448c
 8001570:	0800448c 	.word	0x0800448c
 8001574:	08004490 	.word	0x08004490

08001578 <memset>:
 8001578:	4603      	mov	r3, r0
 800157a:	4402      	add	r2, r0
 800157c:	4293      	cmp	r3, r2
 800157e:	d100      	bne.n	8001582 <memset+0xa>
 8001580:	4770      	bx	lr
 8001582:	f803 1b01 	strb.w	r1, [r3], #1
 8001586:	e7f9      	b.n	800157c <memset+0x4>

08001588 <__cvt>:
 8001588:	2b00      	cmp	r3, #0
 800158a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800158e:	461f      	mov	r7, r3
 8001590:	bfbb      	ittet	lt
 8001592:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8001596:	461f      	movlt	r7, r3
 8001598:	2300      	movge	r3, #0
 800159a:	232d      	movlt	r3, #45	; 0x2d
 800159c:	b088      	sub	sp, #32
 800159e:	4614      	mov	r4, r2
 80015a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80015a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80015a4:	7013      	strb	r3, [r2, #0]
 80015a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80015a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80015ac:	f023 0820 	bic.w	r8, r3, #32
 80015b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80015b4:	d005      	beq.n	80015c2 <__cvt+0x3a>
 80015b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80015ba:	d100      	bne.n	80015be <__cvt+0x36>
 80015bc:	3501      	adds	r5, #1
 80015be:	2302      	movs	r3, #2
 80015c0:	e000      	b.n	80015c4 <__cvt+0x3c>
 80015c2:	2303      	movs	r3, #3
 80015c4:	aa07      	add	r2, sp, #28
 80015c6:	9204      	str	r2, [sp, #16]
 80015c8:	aa06      	add	r2, sp, #24
 80015ca:	e9cd a202 	strd	sl, r2, [sp, #8]
 80015ce:	e9cd 3500 	strd	r3, r5, [sp]
 80015d2:	4622      	mov	r2, r4
 80015d4:	463b      	mov	r3, r7
 80015d6:	f000 fcdf 	bl	8001f98 <_dtoa_r>
 80015da:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80015de:	4606      	mov	r6, r0
 80015e0:	d102      	bne.n	80015e8 <__cvt+0x60>
 80015e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80015e4:	07db      	lsls	r3, r3, #31
 80015e6:	d522      	bpl.n	800162e <__cvt+0xa6>
 80015e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80015ec:	eb06 0905 	add.w	r9, r6, r5
 80015f0:	d110      	bne.n	8001614 <__cvt+0x8c>
 80015f2:	7833      	ldrb	r3, [r6, #0]
 80015f4:	2b30      	cmp	r3, #48	; 0x30
 80015f6:	d10a      	bne.n	800160e <__cvt+0x86>
 80015f8:	2200      	movs	r2, #0
 80015fa:	2300      	movs	r3, #0
 80015fc:	4620      	mov	r0, r4
 80015fe:	4639      	mov	r1, r7
 8001600:	f7ff f9d2 	bl	80009a8 <__aeabi_dcmpeq>
 8001604:	b918      	cbnz	r0, 800160e <__cvt+0x86>
 8001606:	f1c5 0501 	rsb	r5, r5, #1
 800160a:	f8ca 5000 	str.w	r5, [sl]
 800160e:	f8da 3000 	ldr.w	r3, [sl]
 8001612:	4499      	add	r9, r3
 8001614:	2200      	movs	r2, #0
 8001616:	2300      	movs	r3, #0
 8001618:	4620      	mov	r0, r4
 800161a:	4639      	mov	r1, r7
 800161c:	f7ff f9c4 	bl	80009a8 <__aeabi_dcmpeq>
 8001620:	b108      	cbz	r0, 8001626 <__cvt+0x9e>
 8001622:	f8cd 901c 	str.w	r9, [sp, #28]
 8001626:	2230      	movs	r2, #48	; 0x30
 8001628:	9b07      	ldr	r3, [sp, #28]
 800162a:	454b      	cmp	r3, r9
 800162c:	d307      	bcc.n	800163e <__cvt+0xb6>
 800162e:	4630      	mov	r0, r6
 8001630:	9b07      	ldr	r3, [sp, #28]
 8001632:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001634:	1b9b      	subs	r3, r3, r6
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	b008      	add	sp, #32
 800163a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800163e:	1c59      	adds	r1, r3, #1
 8001640:	9107      	str	r1, [sp, #28]
 8001642:	701a      	strb	r2, [r3, #0]
 8001644:	e7f0      	b.n	8001628 <__cvt+0xa0>

08001646 <__exponent>:
 8001646:	4603      	mov	r3, r0
 8001648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800164a:	2900      	cmp	r1, #0
 800164c:	f803 2b02 	strb.w	r2, [r3], #2
 8001650:	bfb6      	itet	lt
 8001652:	222d      	movlt	r2, #45	; 0x2d
 8001654:	222b      	movge	r2, #43	; 0x2b
 8001656:	4249      	neglt	r1, r1
 8001658:	2909      	cmp	r1, #9
 800165a:	7042      	strb	r2, [r0, #1]
 800165c:	dd2b      	ble.n	80016b6 <__exponent+0x70>
 800165e:	f10d 0407 	add.w	r4, sp, #7
 8001662:	46a4      	mov	ip, r4
 8001664:	270a      	movs	r7, #10
 8001666:	fb91 f6f7 	sdiv	r6, r1, r7
 800166a:	460a      	mov	r2, r1
 800166c:	46a6      	mov	lr, r4
 800166e:	fb07 1516 	mls	r5, r7, r6, r1
 8001672:	2a63      	cmp	r2, #99	; 0x63
 8001674:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8001678:	4631      	mov	r1, r6
 800167a:	f104 34ff 	add.w	r4, r4, #4294967295
 800167e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8001682:	dcf0      	bgt.n	8001666 <__exponent+0x20>
 8001684:	3130      	adds	r1, #48	; 0x30
 8001686:	f1ae 0502 	sub.w	r5, lr, #2
 800168a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800168e:	4629      	mov	r1, r5
 8001690:	1c44      	adds	r4, r0, #1
 8001692:	4561      	cmp	r1, ip
 8001694:	d30a      	bcc.n	80016ac <__exponent+0x66>
 8001696:	f10d 0209 	add.w	r2, sp, #9
 800169a:	eba2 020e 	sub.w	r2, r2, lr
 800169e:	4565      	cmp	r5, ip
 80016a0:	bf88      	it	hi
 80016a2:	2200      	movhi	r2, #0
 80016a4:	4413      	add	r3, r2
 80016a6:	1a18      	subs	r0, r3, r0
 80016a8:	b003      	add	sp, #12
 80016aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 80016b0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80016b4:	e7ed      	b.n	8001692 <__exponent+0x4c>
 80016b6:	2330      	movs	r3, #48	; 0x30
 80016b8:	3130      	adds	r1, #48	; 0x30
 80016ba:	7083      	strb	r3, [r0, #2]
 80016bc:	70c1      	strb	r1, [r0, #3]
 80016be:	1d03      	adds	r3, r0, #4
 80016c0:	e7f1      	b.n	80016a6 <__exponent+0x60>
	...

080016c4 <_printf_float>:
 80016c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016c8:	b091      	sub	sp, #68	; 0x44
 80016ca:	460c      	mov	r4, r1
 80016cc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80016d0:	4616      	mov	r6, r2
 80016d2:	461f      	mov	r7, r3
 80016d4:	4605      	mov	r5, r0
 80016d6:	f001 fb43 	bl	8002d60 <_localeconv_r>
 80016da:	6803      	ldr	r3, [r0, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	9309      	str	r3, [sp, #36]	; 0x24
 80016e0:	f7fe fd36 	bl	8000150 <strlen>
 80016e4:	2300      	movs	r3, #0
 80016e6:	930e      	str	r3, [sp, #56]	; 0x38
 80016e8:	f8d8 3000 	ldr.w	r3, [r8]
 80016ec:	900a      	str	r0, [sp, #40]	; 0x28
 80016ee:	3307      	adds	r3, #7
 80016f0:	f023 0307 	bic.w	r3, r3, #7
 80016f4:	f103 0208 	add.w	r2, r3, #8
 80016f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80016fc:	f8d4 b000 	ldr.w	fp, [r4]
 8001700:	f8c8 2000 	str.w	r2, [r8]
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800170c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8001710:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8001714:	930b      	str	r3, [sp, #44]	; 0x2c
 8001716:	f04f 32ff 	mov.w	r2, #4294967295
 800171a:	4640      	mov	r0, r8
 800171c:	4b9c      	ldr	r3, [pc, #624]	; (8001990 <_printf_float+0x2cc>)
 800171e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001720:	f7ff f974 	bl	8000a0c <__aeabi_dcmpun>
 8001724:	bb70      	cbnz	r0, 8001784 <_printf_float+0xc0>
 8001726:	f04f 32ff 	mov.w	r2, #4294967295
 800172a:	4640      	mov	r0, r8
 800172c:	4b98      	ldr	r3, [pc, #608]	; (8001990 <_printf_float+0x2cc>)
 800172e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001730:	f7ff f94e 	bl	80009d0 <__aeabi_dcmple>
 8001734:	bb30      	cbnz	r0, 8001784 <_printf_float+0xc0>
 8001736:	2200      	movs	r2, #0
 8001738:	2300      	movs	r3, #0
 800173a:	4640      	mov	r0, r8
 800173c:	4651      	mov	r1, sl
 800173e:	f7ff f93d 	bl	80009bc <__aeabi_dcmplt>
 8001742:	b110      	cbz	r0, 800174a <_printf_float+0x86>
 8001744:	232d      	movs	r3, #45	; 0x2d
 8001746:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800174a:	4b92      	ldr	r3, [pc, #584]	; (8001994 <_printf_float+0x2d0>)
 800174c:	4892      	ldr	r0, [pc, #584]	; (8001998 <_printf_float+0x2d4>)
 800174e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8001752:	bf94      	ite	ls
 8001754:	4698      	movls	r8, r3
 8001756:	4680      	movhi	r8, r0
 8001758:	2303      	movs	r3, #3
 800175a:	f04f 0a00 	mov.w	sl, #0
 800175e:	6123      	str	r3, [r4, #16]
 8001760:	f02b 0304 	bic.w	r3, fp, #4
 8001764:	6023      	str	r3, [r4, #0]
 8001766:	4633      	mov	r3, r6
 8001768:	4621      	mov	r1, r4
 800176a:	4628      	mov	r0, r5
 800176c:	9700      	str	r7, [sp, #0]
 800176e:	aa0f      	add	r2, sp, #60	; 0x3c
 8001770:	f000 f9d4 	bl	8001b1c <_printf_common>
 8001774:	3001      	adds	r0, #1
 8001776:	f040 8090 	bne.w	800189a <_printf_float+0x1d6>
 800177a:	f04f 30ff 	mov.w	r0, #4294967295
 800177e:	b011      	add	sp, #68	; 0x44
 8001780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001784:	4642      	mov	r2, r8
 8001786:	4653      	mov	r3, sl
 8001788:	4640      	mov	r0, r8
 800178a:	4651      	mov	r1, sl
 800178c:	f7ff f93e 	bl	8000a0c <__aeabi_dcmpun>
 8001790:	b148      	cbz	r0, 80017a6 <_printf_float+0xe2>
 8001792:	f1ba 0f00 	cmp.w	sl, #0
 8001796:	bfb8      	it	lt
 8001798:	232d      	movlt	r3, #45	; 0x2d
 800179a:	4880      	ldr	r0, [pc, #512]	; (800199c <_printf_float+0x2d8>)
 800179c:	bfb8      	it	lt
 800179e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80017a2:	4b7f      	ldr	r3, [pc, #508]	; (80019a0 <_printf_float+0x2dc>)
 80017a4:	e7d3      	b.n	800174e <_printf_float+0x8a>
 80017a6:	6863      	ldr	r3, [r4, #4]
 80017a8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80017ac:	1c5a      	adds	r2, r3, #1
 80017ae:	d142      	bne.n	8001836 <_printf_float+0x172>
 80017b0:	2306      	movs	r3, #6
 80017b2:	6063      	str	r3, [r4, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	9206      	str	r2, [sp, #24]
 80017b8:	aa0e      	add	r2, sp, #56	; 0x38
 80017ba:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80017be:	aa0d      	add	r2, sp, #52	; 0x34
 80017c0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80017c4:	9203      	str	r2, [sp, #12]
 80017c6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80017ca:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80017ce:	6023      	str	r3, [r4, #0]
 80017d0:	6863      	ldr	r3, [r4, #4]
 80017d2:	4642      	mov	r2, r8
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	4628      	mov	r0, r5
 80017d8:	4653      	mov	r3, sl
 80017da:	910b      	str	r1, [sp, #44]	; 0x2c
 80017dc:	f7ff fed4 	bl	8001588 <__cvt>
 80017e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80017e2:	4680      	mov	r8, r0
 80017e4:	2947      	cmp	r1, #71	; 0x47
 80017e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80017e8:	d108      	bne.n	80017fc <_printf_float+0x138>
 80017ea:	1cc8      	adds	r0, r1, #3
 80017ec:	db02      	blt.n	80017f4 <_printf_float+0x130>
 80017ee:	6863      	ldr	r3, [r4, #4]
 80017f0:	4299      	cmp	r1, r3
 80017f2:	dd40      	ble.n	8001876 <_printf_float+0x1b2>
 80017f4:	f1a9 0902 	sub.w	r9, r9, #2
 80017f8:	fa5f f989 	uxtb.w	r9, r9
 80017fc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8001800:	d81f      	bhi.n	8001842 <_printf_float+0x17e>
 8001802:	464a      	mov	r2, r9
 8001804:	3901      	subs	r1, #1
 8001806:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800180a:	910d      	str	r1, [sp, #52]	; 0x34
 800180c:	f7ff ff1b 	bl	8001646 <__exponent>
 8001810:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001812:	4682      	mov	sl, r0
 8001814:	1813      	adds	r3, r2, r0
 8001816:	2a01      	cmp	r2, #1
 8001818:	6123      	str	r3, [r4, #16]
 800181a:	dc02      	bgt.n	8001822 <_printf_float+0x15e>
 800181c:	6822      	ldr	r2, [r4, #0]
 800181e:	07d2      	lsls	r2, r2, #31
 8001820:	d501      	bpl.n	8001826 <_printf_float+0x162>
 8001822:	3301      	adds	r3, #1
 8001824:	6123      	str	r3, [r4, #16]
 8001826:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800182a:	2b00      	cmp	r3, #0
 800182c:	d09b      	beq.n	8001766 <_printf_float+0xa2>
 800182e:	232d      	movs	r3, #45	; 0x2d
 8001830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001834:	e797      	b.n	8001766 <_printf_float+0xa2>
 8001836:	2947      	cmp	r1, #71	; 0x47
 8001838:	d1bc      	bne.n	80017b4 <_printf_float+0xf0>
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1ba      	bne.n	80017b4 <_printf_float+0xf0>
 800183e:	2301      	movs	r3, #1
 8001840:	e7b7      	b.n	80017b2 <_printf_float+0xee>
 8001842:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8001846:	d118      	bne.n	800187a <_printf_float+0x1b6>
 8001848:	2900      	cmp	r1, #0
 800184a:	6863      	ldr	r3, [r4, #4]
 800184c:	dd0b      	ble.n	8001866 <_printf_float+0x1a2>
 800184e:	6121      	str	r1, [r4, #16]
 8001850:	b913      	cbnz	r3, 8001858 <_printf_float+0x194>
 8001852:	6822      	ldr	r2, [r4, #0]
 8001854:	07d0      	lsls	r0, r2, #31
 8001856:	d502      	bpl.n	800185e <_printf_float+0x19a>
 8001858:	3301      	adds	r3, #1
 800185a:	440b      	add	r3, r1
 800185c:	6123      	str	r3, [r4, #16]
 800185e:	f04f 0a00 	mov.w	sl, #0
 8001862:	65a1      	str	r1, [r4, #88]	; 0x58
 8001864:	e7df      	b.n	8001826 <_printf_float+0x162>
 8001866:	b913      	cbnz	r3, 800186e <_printf_float+0x1aa>
 8001868:	6822      	ldr	r2, [r4, #0]
 800186a:	07d2      	lsls	r2, r2, #31
 800186c:	d501      	bpl.n	8001872 <_printf_float+0x1ae>
 800186e:	3302      	adds	r3, #2
 8001870:	e7f4      	b.n	800185c <_printf_float+0x198>
 8001872:	2301      	movs	r3, #1
 8001874:	e7f2      	b.n	800185c <_printf_float+0x198>
 8001876:	f04f 0967 	mov.w	r9, #103	; 0x67
 800187a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800187c:	4299      	cmp	r1, r3
 800187e:	db05      	blt.n	800188c <_printf_float+0x1c8>
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	6121      	str	r1, [r4, #16]
 8001884:	07d8      	lsls	r0, r3, #31
 8001886:	d5ea      	bpl.n	800185e <_printf_float+0x19a>
 8001888:	1c4b      	adds	r3, r1, #1
 800188a:	e7e7      	b.n	800185c <_printf_float+0x198>
 800188c:	2900      	cmp	r1, #0
 800188e:	bfcc      	ite	gt
 8001890:	2201      	movgt	r2, #1
 8001892:	f1c1 0202 	rsble	r2, r1, #2
 8001896:	4413      	add	r3, r2
 8001898:	e7e0      	b.n	800185c <_printf_float+0x198>
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	055a      	lsls	r2, r3, #21
 800189e:	d407      	bmi.n	80018b0 <_printf_float+0x1ec>
 80018a0:	6923      	ldr	r3, [r4, #16]
 80018a2:	4642      	mov	r2, r8
 80018a4:	4631      	mov	r1, r6
 80018a6:	4628      	mov	r0, r5
 80018a8:	47b8      	blx	r7
 80018aa:	3001      	adds	r0, #1
 80018ac:	d12b      	bne.n	8001906 <_printf_float+0x242>
 80018ae:	e764      	b.n	800177a <_printf_float+0xb6>
 80018b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80018b4:	f240 80dd 	bls.w	8001a72 <_printf_float+0x3ae>
 80018b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80018bc:	2200      	movs	r2, #0
 80018be:	2300      	movs	r3, #0
 80018c0:	f7ff f872 	bl	80009a8 <__aeabi_dcmpeq>
 80018c4:	2800      	cmp	r0, #0
 80018c6:	d033      	beq.n	8001930 <_printf_float+0x26c>
 80018c8:	2301      	movs	r3, #1
 80018ca:	4631      	mov	r1, r6
 80018cc:	4628      	mov	r0, r5
 80018ce:	4a35      	ldr	r2, [pc, #212]	; (80019a4 <_printf_float+0x2e0>)
 80018d0:	47b8      	blx	r7
 80018d2:	3001      	adds	r0, #1
 80018d4:	f43f af51 	beq.w	800177a <_printf_float+0xb6>
 80018d8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80018dc:	429a      	cmp	r2, r3
 80018de:	db02      	blt.n	80018e6 <_printf_float+0x222>
 80018e0:	6823      	ldr	r3, [r4, #0]
 80018e2:	07d8      	lsls	r0, r3, #31
 80018e4:	d50f      	bpl.n	8001906 <_printf_float+0x242>
 80018e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80018ea:	4631      	mov	r1, r6
 80018ec:	4628      	mov	r0, r5
 80018ee:	47b8      	blx	r7
 80018f0:	3001      	adds	r0, #1
 80018f2:	f43f af42 	beq.w	800177a <_printf_float+0xb6>
 80018f6:	f04f 0800 	mov.w	r8, #0
 80018fa:	f104 091a 	add.w	r9, r4, #26
 80018fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001900:	3b01      	subs	r3, #1
 8001902:	4543      	cmp	r3, r8
 8001904:	dc09      	bgt.n	800191a <_printf_float+0x256>
 8001906:	6823      	ldr	r3, [r4, #0]
 8001908:	079b      	lsls	r3, r3, #30
 800190a:	f100 8102 	bmi.w	8001b12 <_printf_float+0x44e>
 800190e:	68e0      	ldr	r0, [r4, #12]
 8001910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001912:	4298      	cmp	r0, r3
 8001914:	bfb8      	it	lt
 8001916:	4618      	movlt	r0, r3
 8001918:	e731      	b.n	800177e <_printf_float+0xba>
 800191a:	2301      	movs	r3, #1
 800191c:	464a      	mov	r2, r9
 800191e:	4631      	mov	r1, r6
 8001920:	4628      	mov	r0, r5
 8001922:	47b8      	blx	r7
 8001924:	3001      	adds	r0, #1
 8001926:	f43f af28 	beq.w	800177a <_printf_float+0xb6>
 800192a:	f108 0801 	add.w	r8, r8, #1
 800192e:	e7e6      	b.n	80018fe <_printf_float+0x23a>
 8001930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001932:	2b00      	cmp	r3, #0
 8001934:	dc38      	bgt.n	80019a8 <_printf_float+0x2e4>
 8001936:	2301      	movs	r3, #1
 8001938:	4631      	mov	r1, r6
 800193a:	4628      	mov	r0, r5
 800193c:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <_printf_float+0x2e0>)
 800193e:	47b8      	blx	r7
 8001940:	3001      	adds	r0, #1
 8001942:	f43f af1a 	beq.w	800177a <_printf_float+0xb6>
 8001946:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800194a:	4313      	orrs	r3, r2
 800194c:	d102      	bne.n	8001954 <_printf_float+0x290>
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	07d9      	lsls	r1, r3, #31
 8001952:	d5d8      	bpl.n	8001906 <_printf_float+0x242>
 8001954:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001958:	4631      	mov	r1, r6
 800195a:	4628      	mov	r0, r5
 800195c:	47b8      	blx	r7
 800195e:	3001      	adds	r0, #1
 8001960:	f43f af0b 	beq.w	800177a <_printf_float+0xb6>
 8001964:	f04f 0900 	mov.w	r9, #0
 8001968:	f104 0a1a 	add.w	sl, r4, #26
 800196c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800196e:	425b      	negs	r3, r3
 8001970:	454b      	cmp	r3, r9
 8001972:	dc01      	bgt.n	8001978 <_printf_float+0x2b4>
 8001974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001976:	e794      	b.n	80018a2 <_printf_float+0x1de>
 8001978:	2301      	movs	r3, #1
 800197a:	4652      	mov	r2, sl
 800197c:	4631      	mov	r1, r6
 800197e:	4628      	mov	r0, r5
 8001980:	47b8      	blx	r7
 8001982:	3001      	adds	r0, #1
 8001984:	f43f aef9 	beq.w	800177a <_printf_float+0xb6>
 8001988:	f109 0901 	add.w	r9, r9, #1
 800198c:	e7ee      	b.n	800196c <_printf_float+0x2a8>
 800198e:	bf00      	nop
 8001990:	7fefffff 	.word	0x7fefffff
 8001994:	080040b0 	.word	0x080040b0
 8001998:	080040b4 	.word	0x080040b4
 800199c:	080040bc 	.word	0x080040bc
 80019a0:	080040b8 	.word	0x080040b8
 80019a4:	080040c0 	.word	0x080040c0
 80019a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80019aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80019ac:	429a      	cmp	r2, r3
 80019ae:	bfa8      	it	ge
 80019b0:	461a      	movge	r2, r3
 80019b2:	2a00      	cmp	r2, #0
 80019b4:	4691      	mov	r9, r2
 80019b6:	dc37      	bgt.n	8001a28 <_printf_float+0x364>
 80019b8:	f04f 0b00 	mov.w	fp, #0
 80019bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80019c0:	f104 021a 	add.w	r2, r4, #26
 80019c4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80019c8:	ebaa 0309 	sub.w	r3, sl, r9
 80019cc:	455b      	cmp	r3, fp
 80019ce:	dc33      	bgt.n	8001a38 <_printf_float+0x374>
 80019d0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80019d4:	429a      	cmp	r2, r3
 80019d6:	db3b      	blt.n	8001a50 <_printf_float+0x38c>
 80019d8:	6823      	ldr	r3, [r4, #0]
 80019da:	07da      	lsls	r2, r3, #31
 80019dc:	d438      	bmi.n	8001a50 <_printf_float+0x38c>
 80019de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80019e0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80019e2:	eba2 030a 	sub.w	r3, r2, sl
 80019e6:	eba2 0901 	sub.w	r9, r2, r1
 80019ea:	4599      	cmp	r9, r3
 80019ec:	bfa8      	it	ge
 80019ee:	4699      	movge	r9, r3
 80019f0:	f1b9 0f00 	cmp.w	r9, #0
 80019f4:	dc34      	bgt.n	8001a60 <_printf_float+0x39c>
 80019f6:	f04f 0800 	mov.w	r8, #0
 80019fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80019fe:	f104 0a1a 	add.w	sl, r4, #26
 8001a02:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8001a06:	1a9b      	subs	r3, r3, r2
 8001a08:	eba3 0309 	sub.w	r3, r3, r9
 8001a0c:	4543      	cmp	r3, r8
 8001a0e:	f77f af7a 	ble.w	8001906 <_printf_float+0x242>
 8001a12:	2301      	movs	r3, #1
 8001a14:	4652      	mov	r2, sl
 8001a16:	4631      	mov	r1, r6
 8001a18:	4628      	mov	r0, r5
 8001a1a:	47b8      	blx	r7
 8001a1c:	3001      	adds	r0, #1
 8001a1e:	f43f aeac 	beq.w	800177a <_printf_float+0xb6>
 8001a22:	f108 0801 	add.w	r8, r8, #1
 8001a26:	e7ec      	b.n	8001a02 <_printf_float+0x33e>
 8001a28:	4613      	mov	r3, r2
 8001a2a:	4631      	mov	r1, r6
 8001a2c:	4642      	mov	r2, r8
 8001a2e:	4628      	mov	r0, r5
 8001a30:	47b8      	blx	r7
 8001a32:	3001      	adds	r0, #1
 8001a34:	d1c0      	bne.n	80019b8 <_printf_float+0x2f4>
 8001a36:	e6a0      	b.n	800177a <_printf_float+0xb6>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	4631      	mov	r1, r6
 8001a3c:	4628      	mov	r0, r5
 8001a3e:	920b      	str	r2, [sp, #44]	; 0x2c
 8001a40:	47b8      	blx	r7
 8001a42:	3001      	adds	r0, #1
 8001a44:	f43f ae99 	beq.w	800177a <_printf_float+0xb6>
 8001a48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001a4a:	f10b 0b01 	add.w	fp, fp, #1
 8001a4e:	e7b9      	b.n	80019c4 <_printf_float+0x300>
 8001a50:	4631      	mov	r1, r6
 8001a52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001a56:	4628      	mov	r0, r5
 8001a58:	47b8      	blx	r7
 8001a5a:	3001      	adds	r0, #1
 8001a5c:	d1bf      	bne.n	80019de <_printf_float+0x31a>
 8001a5e:	e68c      	b.n	800177a <_printf_float+0xb6>
 8001a60:	464b      	mov	r3, r9
 8001a62:	4631      	mov	r1, r6
 8001a64:	4628      	mov	r0, r5
 8001a66:	eb08 020a 	add.w	r2, r8, sl
 8001a6a:	47b8      	blx	r7
 8001a6c:	3001      	adds	r0, #1
 8001a6e:	d1c2      	bne.n	80019f6 <_printf_float+0x332>
 8001a70:	e683      	b.n	800177a <_printf_float+0xb6>
 8001a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001a74:	2a01      	cmp	r2, #1
 8001a76:	dc01      	bgt.n	8001a7c <_printf_float+0x3b8>
 8001a78:	07db      	lsls	r3, r3, #31
 8001a7a:	d537      	bpl.n	8001aec <_printf_float+0x428>
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	4642      	mov	r2, r8
 8001a80:	4631      	mov	r1, r6
 8001a82:	4628      	mov	r0, r5
 8001a84:	47b8      	blx	r7
 8001a86:	3001      	adds	r0, #1
 8001a88:	f43f ae77 	beq.w	800177a <_printf_float+0xb6>
 8001a8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8001a90:	4631      	mov	r1, r6
 8001a92:	4628      	mov	r0, r5
 8001a94:	47b8      	blx	r7
 8001a96:	3001      	adds	r0, #1
 8001a98:	f43f ae6f 	beq.w	800177a <_printf_float+0xb6>
 8001a9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f7fe ff80 	bl	80009a8 <__aeabi_dcmpeq>
 8001aa8:	b9d8      	cbnz	r0, 8001ae2 <_printf_float+0x41e>
 8001aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001aac:	f108 0201 	add.w	r2, r8, #1
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	4631      	mov	r1, r6
 8001ab4:	4628      	mov	r0, r5
 8001ab6:	47b8      	blx	r7
 8001ab8:	3001      	adds	r0, #1
 8001aba:	d10e      	bne.n	8001ada <_printf_float+0x416>
 8001abc:	e65d      	b.n	800177a <_printf_float+0xb6>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	464a      	mov	r2, r9
 8001ac2:	4631      	mov	r1, r6
 8001ac4:	4628      	mov	r0, r5
 8001ac6:	47b8      	blx	r7
 8001ac8:	3001      	adds	r0, #1
 8001aca:	f43f ae56 	beq.w	800177a <_printf_float+0xb6>
 8001ace:	f108 0801 	add.w	r8, r8, #1
 8001ad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	4543      	cmp	r3, r8
 8001ad8:	dcf1      	bgt.n	8001abe <_printf_float+0x3fa>
 8001ada:	4653      	mov	r3, sl
 8001adc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8001ae0:	e6e0      	b.n	80018a4 <_printf_float+0x1e0>
 8001ae2:	f04f 0800 	mov.w	r8, #0
 8001ae6:	f104 091a 	add.w	r9, r4, #26
 8001aea:	e7f2      	b.n	8001ad2 <_printf_float+0x40e>
 8001aec:	2301      	movs	r3, #1
 8001aee:	4642      	mov	r2, r8
 8001af0:	e7df      	b.n	8001ab2 <_printf_float+0x3ee>
 8001af2:	2301      	movs	r3, #1
 8001af4:	464a      	mov	r2, r9
 8001af6:	4631      	mov	r1, r6
 8001af8:	4628      	mov	r0, r5
 8001afa:	47b8      	blx	r7
 8001afc:	3001      	adds	r0, #1
 8001afe:	f43f ae3c 	beq.w	800177a <_printf_float+0xb6>
 8001b02:	f108 0801 	add.w	r8, r8, #1
 8001b06:	68e3      	ldr	r3, [r4, #12]
 8001b08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8001b0a:	1a5b      	subs	r3, r3, r1
 8001b0c:	4543      	cmp	r3, r8
 8001b0e:	dcf0      	bgt.n	8001af2 <_printf_float+0x42e>
 8001b10:	e6fd      	b.n	800190e <_printf_float+0x24a>
 8001b12:	f04f 0800 	mov.w	r8, #0
 8001b16:	f104 0919 	add.w	r9, r4, #25
 8001b1a:	e7f4      	b.n	8001b06 <_printf_float+0x442>

08001b1c <_printf_common>:
 8001b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b20:	4616      	mov	r6, r2
 8001b22:	4699      	mov	r9, r3
 8001b24:	688a      	ldr	r2, [r1, #8]
 8001b26:	690b      	ldr	r3, [r1, #16]
 8001b28:	4607      	mov	r7, r0
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	bfb8      	it	lt
 8001b2e:	4613      	movlt	r3, r2
 8001b30:	6033      	str	r3, [r6, #0]
 8001b32:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001b36:	460c      	mov	r4, r1
 8001b38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001b3c:	b10a      	cbz	r2, 8001b42 <_printf_common+0x26>
 8001b3e:	3301      	adds	r3, #1
 8001b40:	6033      	str	r3, [r6, #0]
 8001b42:	6823      	ldr	r3, [r4, #0]
 8001b44:	0699      	lsls	r1, r3, #26
 8001b46:	bf42      	ittt	mi
 8001b48:	6833      	ldrmi	r3, [r6, #0]
 8001b4a:	3302      	addmi	r3, #2
 8001b4c:	6033      	strmi	r3, [r6, #0]
 8001b4e:	6825      	ldr	r5, [r4, #0]
 8001b50:	f015 0506 	ands.w	r5, r5, #6
 8001b54:	d106      	bne.n	8001b64 <_printf_common+0x48>
 8001b56:	f104 0a19 	add.w	sl, r4, #25
 8001b5a:	68e3      	ldr	r3, [r4, #12]
 8001b5c:	6832      	ldr	r2, [r6, #0]
 8001b5e:	1a9b      	subs	r3, r3, r2
 8001b60:	42ab      	cmp	r3, r5
 8001b62:	dc28      	bgt.n	8001bb6 <_printf_common+0x9a>
 8001b64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001b68:	1e13      	subs	r3, r2, #0
 8001b6a:	6822      	ldr	r2, [r4, #0]
 8001b6c:	bf18      	it	ne
 8001b6e:	2301      	movne	r3, #1
 8001b70:	0692      	lsls	r2, r2, #26
 8001b72:	d42d      	bmi.n	8001bd0 <_printf_common+0xb4>
 8001b74:	4649      	mov	r1, r9
 8001b76:	4638      	mov	r0, r7
 8001b78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b7c:	47c0      	blx	r8
 8001b7e:	3001      	adds	r0, #1
 8001b80:	d020      	beq.n	8001bc4 <_printf_common+0xa8>
 8001b82:	6823      	ldr	r3, [r4, #0]
 8001b84:	68e5      	ldr	r5, [r4, #12]
 8001b86:	f003 0306 	and.w	r3, r3, #6
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	bf18      	it	ne
 8001b8e:	2500      	movne	r5, #0
 8001b90:	6832      	ldr	r2, [r6, #0]
 8001b92:	f04f 0600 	mov.w	r6, #0
 8001b96:	68a3      	ldr	r3, [r4, #8]
 8001b98:	bf08      	it	eq
 8001b9a:	1aad      	subeq	r5, r5, r2
 8001b9c:	6922      	ldr	r2, [r4, #16]
 8001b9e:	bf08      	it	eq
 8001ba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	bfc4      	itt	gt
 8001ba8:	1a9b      	subgt	r3, r3, r2
 8001baa:	18ed      	addgt	r5, r5, r3
 8001bac:	341a      	adds	r4, #26
 8001bae:	42b5      	cmp	r5, r6
 8001bb0:	d11a      	bne.n	8001be8 <_printf_common+0xcc>
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	e008      	b.n	8001bc8 <_printf_common+0xac>
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	4652      	mov	r2, sl
 8001bba:	4649      	mov	r1, r9
 8001bbc:	4638      	mov	r0, r7
 8001bbe:	47c0      	blx	r8
 8001bc0:	3001      	adds	r0, #1
 8001bc2:	d103      	bne.n	8001bcc <_printf_common+0xb0>
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bcc:	3501      	adds	r5, #1
 8001bce:	e7c4      	b.n	8001b5a <_printf_common+0x3e>
 8001bd0:	2030      	movs	r0, #48	; 0x30
 8001bd2:	18e1      	adds	r1, r4, r3
 8001bd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001bde:	4422      	add	r2, r4
 8001be0:	3302      	adds	r3, #2
 8001be2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001be6:	e7c5      	b.n	8001b74 <_printf_common+0x58>
 8001be8:	2301      	movs	r3, #1
 8001bea:	4622      	mov	r2, r4
 8001bec:	4649      	mov	r1, r9
 8001bee:	4638      	mov	r0, r7
 8001bf0:	47c0      	blx	r8
 8001bf2:	3001      	adds	r0, #1
 8001bf4:	d0e6      	beq.n	8001bc4 <_printf_common+0xa8>
 8001bf6:	3601      	adds	r6, #1
 8001bf8:	e7d9      	b.n	8001bae <_printf_common+0x92>
	...

08001bfc <_printf_i>:
 8001bfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001c00:	460c      	mov	r4, r1
 8001c02:	7e27      	ldrb	r7, [r4, #24]
 8001c04:	4691      	mov	r9, r2
 8001c06:	2f78      	cmp	r7, #120	; 0x78
 8001c08:	4680      	mov	r8, r0
 8001c0a:	469a      	mov	sl, r3
 8001c0c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001c0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001c12:	d807      	bhi.n	8001c24 <_printf_i+0x28>
 8001c14:	2f62      	cmp	r7, #98	; 0x62
 8001c16:	d80a      	bhi.n	8001c2e <_printf_i+0x32>
 8001c18:	2f00      	cmp	r7, #0
 8001c1a:	f000 80d9 	beq.w	8001dd0 <_printf_i+0x1d4>
 8001c1e:	2f58      	cmp	r7, #88	; 0x58
 8001c20:	f000 80a4 	beq.w	8001d6c <_printf_i+0x170>
 8001c24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001c28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001c2c:	e03a      	b.n	8001ca4 <_printf_i+0xa8>
 8001c2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001c32:	2b15      	cmp	r3, #21
 8001c34:	d8f6      	bhi.n	8001c24 <_printf_i+0x28>
 8001c36:	a001      	add	r0, pc, #4	; (adr r0, 8001c3c <_printf_i+0x40>)
 8001c38:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001c3c:	08001c95 	.word	0x08001c95
 8001c40:	08001ca9 	.word	0x08001ca9
 8001c44:	08001c25 	.word	0x08001c25
 8001c48:	08001c25 	.word	0x08001c25
 8001c4c:	08001c25 	.word	0x08001c25
 8001c50:	08001c25 	.word	0x08001c25
 8001c54:	08001ca9 	.word	0x08001ca9
 8001c58:	08001c25 	.word	0x08001c25
 8001c5c:	08001c25 	.word	0x08001c25
 8001c60:	08001c25 	.word	0x08001c25
 8001c64:	08001c25 	.word	0x08001c25
 8001c68:	08001db7 	.word	0x08001db7
 8001c6c:	08001cd9 	.word	0x08001cd9
 8001c70:	08001d99 	.word	0x08001d99
 8001c74:	08001c25 	.word	0x08001c25
 8001c78:	08001c25 	.word	0x08001c25
 8001c7c:	08001dd9 	.word	0x08001dd9
 8001c80:	08001c25 	.word	0x08001c25
 8001c84:	08001cd9 	.word	0x08001cd9
 8001c88:	08001c25 	.word	0x08001c25
 8001c8c:	08001c25 	.word	0x08001c25
 8001c90:	08001da1 	.word	0x08001da1
 8001c94:	680b      	ldr	r3, [r1, #0]
 8001c96:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001c9a:	1d1a      	adds	r2, r3, #4
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	600a      	str	r2, [r1, #0]
 8001ca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e0a4      	b.n	8001df2 <_printf_i+0x1f6>
 8001ca8:	6825      	ldr	r5, [r4, #0]
 8001caa:	6808      	ldr	r0, [r1, #0]
 8001cac:	062e      	lsls	r6, r5, #24
 8001cae:	f100 0304 	add.w	r3, r0, #4
 8001cb2:	d50a      	bpl.n	8001cca <_printf_i+0xce>
 8001cb4:	6805      	ldr	r5, [r0, #0]
 8001cb6:	600b      	str	r3, [r1, #0]
 8001cb8:	2d00      	cmp	r5, #0
 8001cba:	da03      	bge.n	8001cc4 <_printf_i+0xc8>
 8001cbc:	232d      	movs	r3, #45	; 0x2d
 8001cbe:	426d      	negs	r5, r5
 8001cc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001cc4:	230a      	movs	r3, #10
 8001cc6:	485e      	ldr	r0, [pc, #376]	; (8001e40 <_printf_i+0x244>)
 8001cc8:	e019      	b.n	8001cfe <_printf_i+0x102>
 8001cca:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001cce:	6805      	ldr	r5, [r0, #0]
 8001cd0:	600b      	str	r3, [r1, #0]
 8001cd2:	bf18      	it	ne
 8001cd4:	b22d      	sxthne	r5, r5
 8001cd6:	e7ef      	b.n	8001cb8 <_printf_i+0xbc>
 8001cd8:	680b      	ldr	r3, [r1, #0]
 8001cda:	6825      	ldr	r5, [r4, #0]
 8001cdc:	1d18      	adds	r0, r3, #4
 8001cde:	6008      	str	r0, [r1, #0]
 8001ce0:	0628      	lsls	r0, r5, #24
 8001ce2:	d501      	bpl.n	8001ce8 <_printf_i+0xec>
 8001ce4:	681d      	ldr	r5, [r3, #0]
 8001ce6:	e002      	b.n	8001cee <_printf_i+0xf2>
 8001ce8:	0669      	lsls	r1, r5, #25
 8001cea:	d5fb      	bpl.n	8001ce4 <_printf_i+0xe8>
 8001cec:	881d      	ldrh	r5, [r3, #0]
 8001cee:	2f6f      	cmp	r7, #111	; 0x6f
 8001cf0:	bf0c      	ite	eq
 8001cf2:	2308      	moveq	r3, #8
 8001cf4:	230a      	movne	r3, #10
 8001cf6:	4852      	ldr	r0, [pc, #328]	; (8001e40 <_printf_i+0x244>)
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001cfe:	6866      	ldr	r6, [r4, #4]
 8001d00:	2e00      	cmp	r6, #0
 8001d02:	bfa8      	it	ge
 8001d04:	6821      	ldrge	r1, [r4, #0]
 8001d06:	60a6      	str	r6, [r4, #8]
 8001d08:	bfa4      	itt	ge
 8001d0a:	f021 0104 	bicge.w	r1, r1, #4
 8001d0e:	6021      	strge	r1, [r4, #0]
 8001d10:	b90d      	cbnz	r5, 8001d16 <_printf_i+0x11a>
 8001d12:	2e00      	cmp	r6, #0
 8001d14:	d04d      	beq.n	8001db2 <_printf_i+0x1b6>
 8001d16:	4616      	mov	r6, r2
 8001d18:	fbb5 f1f3 	udiv	r1, r5, r3
 8001d1c:	fb03 5711 	mls	r7, r3, r1, r5
 8001d20:	5dc7      	ldrb	r7, [r0, r7]
 8001d22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001d26:	462f      	mov	r7, r5
 8001d28:	42bb      	cmp	r3, r7
 8001d2a:	460d      	mov	r5, r1
 8001d2c:	d9f4      	bls.n	8001d18 <_printf_i+0x11c>
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d10b      	bne.n	8001d4a <_printf_i+0x14e>
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	07df      	lsls	r7, r3, #31
 8001d36:	d508      	bpl.n	8001d4a <_printf_i+0x14e>
 8001d38:	6923      	ldr	r3, [r4, #16]
 8001d3a:	6861      	ldr	r1, [r4, #4]
 8001d3c:	4299      	cmp	r1, r3
 8001d3e:	bfde      	ittt	le
 8001d40:	2330      	movle	r3, #48	; 0x30
 8001d42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001d46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001d4a:	1b92      	subs	r2, r2, r6
 8001d4c:	6122      	str	r2, [r4, #16]
 8001d4e:	464b      	mov	r3, r9
 8001d50:	4621      	mov	r1, r4
 8001d52:	4640      	mov	r0, r8
 8001d54:	f8cd a000 	str.w	sl, [sp]
 8001d58:	aa03      	add	r2, sp, #12
 8001d5a:	f7ff fedf 	bl	8001b1c <_printf_common>
 8001d5e:	3001      	adds	r0, #1
 8001d60:	d14c      	bne.n	8001dfc <_printf_i+0x200>
 8001d62:	f04f 30ff 	mov.w	r0, #4294967295
 8001d66:	b004      	add	sp, #16
 8001d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d6c:	4834      	ldr	r0, [pc, #208]	; (8001e40 <_printf_i+0x244>)
 8001d6e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001d72:	680e      	ldr	r6, [r1, #0]
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	f856 5b04 	ldr.w	r5, [r6], #4
 8001d7a:	061f      	lsls	r7, r3, #24
 8001d7c:	600e      	str	r6, [r1, #0]
 8001d7e:	d514      	bpl.n	8001daa <_printf_i+0x1ae>
 8001d80:	07d9      	lsls	r1, r3, #31
 8001d82:	bf44      	itt	mi
 8001d84:	f043 0320 	orrmi.w	r3, r3, #32
 8001d88:	6023      	strmi	r3, [r4, #0]
 8001d8a:	b91d      	cbnz	r5, 8001d94 <_printf_i+0x198>
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	f023 0320 	bic.w	r3, r3, #32
 8001d92:	6023      	str	r3, [r4, #0]
 8001d94:	2310      	movs	r3, #16
 8001d96:	e7af      	b.n	8001cf8 <_printf_i+0xfc>
 8001d98:	6823      	ldr	r3, [r4, #0]
 8001d9a:	f043 0320 	orr.w	r3, r3, #32
 8001d9e:	6023      	str	r3, [r4, #0]
 8001da0:	2378      	movs	r3, #120	; 0x78
 8001da2:	4828      	ldr	r0, [pc, #160]	; (8001e44 <_printf_i+0x248>)
 8001da4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001da8:	e7e3      	b.n	8001d72 <_printf_i+0x176>
 8001daa:	065e      	lsls	r6, r3, #25
 8001dac:	bf48      	it	mi
 8001dae:	b2ad      	uxthmi	r5, r5
 8001db0:	e7e6      	b.n	8001d80 <_printf_i+0x184>
 8001db2:	4616      	mov	r6, r2
 8001db4:	e7bb      	b.n	8001d2e <_printf_i+0x132>
 8001db6:	680b      	ldr	r3, [r1, #0]
 8001db8:	6826      	ldr	r6, [r4, #0]
 8001dba:	1d1d      	adds	r5, r3, #4
 8001dbc:	6960      	ldr	r0, [r4, #20]
 8001dbe:	600d      	str	r5, [r1, #0]
 8001dc0:	0635      	lsls	r5, r6, #24
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	d501      	bpl.n	8001dca <_printf_i+0x1ce>
 8001dc6:	6018      	str	r0, [r3, #0]
 8001dc8:	e002      	b.n	8001dd0 <_printf_i+0x1d4>
 8001dca:	0671      	lsls	r1, r6, #25
 8001dcc:	d5fb      	bpl.n	8001dc6 <_printf_i+0x1ca>
 8001dce:	8018      	strh	r0, [r3, #0]
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	4616      	mov	r6, r2
 8001dd4:	6123      	str	r3, [r4, #16]
 8001dd6:	e7ba      	b.n	8001d4e <_printf_i+0x152>
 8001dd8:	680b      	ldr	r3, [r1, #0]
 8001dda:	1d1a      	adds	r2, r3, #4
 8001ddc:	600a      	str	r2, [r1, #0]
 8001dde:	681e      	ldr	r6, [r3, #0]
 8001de0:	2100      	movs	r1, #0
 8001de2:	4630      	mov	r0, r6
 8001de4:	6862      	ldr	r2, [r4, #4]
 8001de6:	f000 ffcb 	bl	8002d80 <memchr>
 8001dea:	b108      	cbz	r0, 8001df0 <_printf_i+0x1f4>
 8001dec:	1b80      	subs	r0, r0, r6
 8001dee:	6060      	str	r0, [r4, #4]
 8001df0:	6863      	ldr	r3, [r4, #4]
 8001df2:	6123      	str	r3, [r4, #16]
 8001df4:	2300      	movs	r3, #0
 8001df6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001dfa:	e7a8      	b.n	8001d4e <_printf_i+0x152>
 8001dfc:	4632      	mov	r2, r6
 8001dfe:	4649      	mov	r1, r9
 8001e00:	4640      	mov	r0, r8
 8001e02:	6923      	ldr	r3, [r4, #16]
 8001e04:	47d0      	blx	sl
 8001e06:	3001      	adds	r0, #1
 8001e08:	d0ab      	beq.n	8001d62 <_printf_i+0x166>
 8001e0a:	6823      	ldr	r3, [r4, #0]
 8001e0c:	079b      	lsls	r3, r3, #30
 8001e0e:	d413      	bmi.n	8001e38 <_printf_i+0x23c>
 8001e10:	68e0      	ldr	r0, [r4, #12]
 8001e12:	9b03      	ldr	r3, [sp, #12]
 8001e14:	4298      	cmp	r0, r3
 8001e16:	bfb8      	it	lt
 8001e18:	4618      	movlt	r0, r3
 8001e1a:	e7a4      	b.n	8001d66 <_printf_i+0x16a>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	4632      	mov	r2, r6
 8001e20:	4649      	mov	r1, r9
 8001e22:	4640      	mov	r0, r8
 8001e24:	47d0      	blx	sl
 8001e26:	3001      	adds	r0, #1
 8001e28:	d09b      	beq.n	8001d62 <_printf_i+0x166>
 8001e2a:	3501      	adds	r5, #1
 8001e2c:	68e3      	ldr	r3, [r4, #12]
 8001e2e:	9903      	ldr	r1, [sp, #12]
 8001e30:	1a5b      	subs	r3, r3, r1
 8001e32:	42ab      	cmp	r3, r5
 8001e34:	dcf2      	bgt.n	8001e1c <_printf_i+0x220>
 8001e36:	e7eb      	b.n	8001e10 <_printf_i+0x214>
 8001e38:	2500      	movs	r5, #0
 8001e3a:	f104 0619 	add.w	r6, r4, #25
 8001e3e:	e7f5      	b.n	8001e2c <_printf_i+0x230>
 8001e40:	080040c2 	.word	0x080040c2
 8001e44:	080040d3 	.word	0x080040d3

08001e48 <iprintf>:
 8001e48:	b40f      	push	{r0, r1, r2, r3}
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <iprintf+0x2c>)
 8001e4c:	b513      	push	{r0, r1, r4, lr}
 8001e4e:	681c      	ldr	r4, [r3, #0]
 8001e50:	b124      	cbz	r4, 8001e5c <iprintf+0x14>
 8001e52:	69a3      	ldr	r3, [r4, #24]
 8001e54:	b913      	cbnz	r3, 8001e5c <iprintf+0x14>
 8001e56:	4620      	mov	r0, r4
 8001e58:	f000 fee4 	bl	8002c24 <__sinit>
 8001e5c:	ab05      	add	r3, sp, #20
 8001e5e:	4620      	mov	r0, r4
 8001e60:	9a04      	ldr	r2, [sp, #16]
 8001e62:	68a1      	ldr	r1, [r4, #8]
 8001e64:	9301      	str	r3, [sp, #4]
 8001e66:	f001 fc05 	bl	8003674 <_vfiprintf_r>
 8001e6a:	b002      	add	sp, #8
 8001e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e70:	b004      	add	sp, #16
 8001e72:	4770      	bx	lr
 8001e74:	20000000 	.word	0x20000000

08001e78 <quorem>:
 8001e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e7c:	6903      	ldr	r3, [r0, #16]
 8001e7e:	690c      	ldr	r4, [r1, #16]
 8001e80:	4607      	mov	r7, r0
 8001e82:	42a3      	cmp	r3, r4
 8001e84:	f2c0 8083 	blt.w	8001f8e <quorem+0x116>
 8001e88:	3c01      	subs	r4, #1
 8001e8a:	f100 0514 	add.w	r5, r0, #20
 8001e8e:	f101 0814 	add.w	r8, r1, #20
 8001e92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8001e9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	fbb2 f6f3 	udiv	r6, r2, r3
 8001ea8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8001eac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8001eb0:	d332      	bcc.n	8001f18 <quorem+0xa0>
 8001eb2:	f04f 0e00 	mov.w	lr, #0
 8001eb6:	4640      	mov	r0, r8
 8001eb8:	46ac      	mov	ip, r5
 8001eba:	46f2      	mov	sl, lr
 8001ebc:	f850 2b04 	ldr.w	r2, [r0], #4
 8001ec0:	b293      	uxth	r3, r2
 8001ec2:	fb06 e303 	mla	r3, r6, r3, lr
 8001ec6:	0c12      	lsrs	r2, r2, #16
 8001ec8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001ecc:	fb06 e202 	mla	r2, r6, r2, lr
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	ebaa 0303 	sub.w	r3, sl, r3
 8001ed6:	f8dc a000 	ldr.w	sl, [ip]
 8001eda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001ede:	fa1f fa8a 	uxth.w	sl, sl
 8001ee2:	4453      	add	r3, sl
 8001ee4:	fa1f fa82 	uxth.w	sl, r2
 8001ee8:	f8dc 2000 	ldr.w	r2, [ip]
 8001eec:	4581      	cmp	r9, r0
 8001eee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8001ef2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001efc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8001f00:	f84c 3b04 	str.w	r3, [ip], #4
 8001f04:	d2da      	bcs.n	8001ebc <quorem+0x44>
 8001f06:	f855 300b 	ldr.w	r3, [r5, fp]
 8001f0a:	b92b      	cbnz	r3, 8001f18 <quorem+0xa0>
 8001f0c:	9b01      	ldr	r3, [sp, #4]
 8001f0e:	3b04      	subs	r3, #4
 8001f10:	429d      	cmp	r5, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	d32f      	bcc.n	8001f76 <quorem+0xfe>
 8001f16:	613c      	str	r4, [r7, #16]
 8001f18:	4638      	mov	r0, r7
 8001f1a:	f001 f9c7 	bl	80032ac <__mcmp>
 8001f1e:	2800      	cmp	r0, #0
 8001f20:	db25      	blt.n	8001f6e <quorem+0xf6>
 8001f22:	4628      	mov	r0, r5
 8001f24:	f04f 0c00 	mov.w	ip, #0
 8001f28:	3601      	adds	r6, #1
 8001f2a:	f858 1b04 	ldr.w	r1, [r8], #4
 8001f2e:	f8d0 e000 	ldr.w	lr, [r0]
 8001f32:	b28b      	uxth	r3, r1
 8001f34:	ebac 0303 	sub.w	r3, ip, r3
 8001f38:	fa1f f28e 	uxth.w	r2, lr
 8001f3c:	4413      	add	r3, r2
 8001f3e:	0c0a      	lsrs	r2, r1, #16
 8001f40:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8001f44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001f4e:	45c1      	cmp	r9, r8
 8001f50:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8001f54:	f840 3b04 	str.w	r3, [r0], #4
 8001f58:	d2e7      	bcs.n	8001f2a <quorem+0xb2>
 8001f5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8001f5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8001f62:	b922      	cbnz	r2, 8001f6e <quorem+0xf6>
 8001f64:	3b04      	subs	r3, #4
 8001f66:	429d      	cmp	r5, r3
 8001f68:	461a      	mov	r2, r3
 8001f6a:	d30a      	bcc.n	8001f82 <quorem+0x10a>
 8001f6c:	613c      	str	r4, [r7, #16]
 8001f6e:	4630      	mov	r0, r6
 8001f70:	b003      	add	sp, #12
 8001f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f76:	6812      	ldr	r2, [r2, #0]
 8001f78:	3b04      	subs	r3, #4
 8001f7a:	2a00      	cmp	r2, #0
 8001f7c:	d1cb      	bne.n	8001f16 <quorem+0x9e>
 8001f7e:	3c01      	subs	r4, #1
 8001f80:	e7c6      	b.n	8001f10 <quorem+0x98>
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	3b04      	subs	r3, #4
 8001f86:	2a00      	cmp	r2, #0
 8001f88:	d1f0      	bne.n	8001f6c <quorem+0xf4>
 8001f8a:	3c01      	subs	r4, #1
 8001f8c:	e7eb      	b.n	8001f66 <quorem+0xee>
 8001f8e:	2000      	movs	r0, #0
 8001f90:	e7ee      	b.n	8001f70 <quorem+0xf8>
 8001f92:	0000      	movs	r0, r0
 8001f94:	0000      	movs	r0, r0
	...

08001f98 <_dtoa_r>:
 8001f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9c:	4616      	mov	r6, r2
 8001f9e:	461f      	mov	r7, r3
 8001fa0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8001fa2:	b099      	sub	sp, #100	; 0x64
 8001fa4:	4605      	mov	r5, r0
 8001fa6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001faa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8001fae:	b974      	cbnz	r4, 8001fce <_dtoa_r+0x36>
 8001fb0:	2010      	movs	r0, #16
 8001fb2:	f000 fedd 	bl	8002d70 <malloc>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	6268      	str	r0, [r5, #36]	; 0x24
 8001fba:	b920      	cbnz	r0, 8001fc6 <_dtoa_r+0x2e>
 8001fbc:	21ea      	movs	r1, #234	; 0xea
 8001fbe:	4bae      	ldr	r3, [pc, #696]	; (8002278 <_dtoa_r+0x2e0>)
 8001fc0:	48ae      	ldr	r0, [pc, #696]	; (800227c <_dtoa_r+0x2e4>)
 8001fc2:	f001 fdad 	bl	8003b20 <__assert_func>
 8001fc6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8001fca:	6004      	str	r4, [r0, #0]
 8001fcc:	60c4      	str	r4, [r0, #12]
 8001fce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001fd0:	6819      	ldr	r1, [r3, #0]
 8001fd2:	b151      	cbz	r1, 8001fea <_dtoa_r+0x52>
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	4093      	lsls	r3, r2
 8001fda:	604a      	str	r2, [r1, #4]
 8001fdc:	608b      	str	r3, [r1, #8]
 8001fde:	4628      	mov	r0, r5
 8001fe0:	f000 ff2a 	bl	8002e38 <_Bfree>
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	1e3b      	subs	r3, r7, #0
 8001fec:	bfaf      	iteee	ge
 8001fee:	2300      	movge	r3, #0
 8001ff0:	2201      	movlt	r2, #1
 8001ff2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8001ff6:	9305      	strlt	r3, [sp, #20]
 8001ff8:	bfa8      	it	ge
 8001ffa:	f8c8 3000 	strge.w	r3, [r8]
 8001ffe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8002002:	4b9f      	ldr	r3, [pc, #636]	; (8002280 <_dtoa_r+0x2e8>)
 8002004:	bfb8      	it	lt
 8002006:	f8c8 2000 	strlt.w	r2, [r8]
 800200a:	ea33 0309 	bics.w	r3, r3, r9
 800200e:	d119      	bne.n	8002044 <_dtoa_r+0xac>
 8002010:	f242 730f 	movw	r3, #9999	; 0x270f
 8002014:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800201c:	4333      	orrs	r3, r6
 800201e:	f000 8580 	beq.w	8002b22 <_dtoa_r+0xb8a>
 8002022:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002024:	b953      	cbnz	r3, 800203c <_dtoa_r+0xa4>
 8002026:	4b97      	ldr	r3, [pc, #604]	; (8002284 <_dtoa_r+0x2ec>)
 8002028:	e022      	b.n	8002070 <_dtoa_r+0xd8>
 800202a:	4b97      	ldr	r3, [pc, #604]	; (8002288 <_dtoa_r+0x2f0>)
 800202c:	9308      	str	r3, [sp, #32]
 800202e:	3308      	adds	r3, #8
 8002030:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	9808      	ldr	r0, [sp, #32]
 8002036:	b019      	add	sp, #100	; 0x64
 8002038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800203c:	4b91      	ldr	r3, [pc, #580]	; (8002284 <_dtoa_r+0x2ec>)
 800203e:	9308      	str	r3, [sp, #32]
 8002040:	3303      	adds	r3, #3
 8002042:	e7f5      	b.n	8002030 <_dtoa_r+0x98>
 8002044:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002048:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800204c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002050:	2200      	movs	r2, #0
 8002052:	2300      	movs	r3, #0
 8002054:	f7fe fca8 	bl	80009a8 <__aeabi_dcmpeq>
 8002058:	4680      	mov	r8, r0
 800205a:	b158      	cbz	r0, 8002074 <_dtoa_r+0xdc>
 800205c:	2301      	movs	r3, #1
 800205e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002064:	2b00      	cmp	r3, #0
 8002066:	f000 8559 	beq.w	8002b1c <_dtoa_r+0xb84>
 800206a:	4888      	ldr	r0, [pc, #544]	; (800228c <_dtoa_r+0x2f4>)
 800206c:	6018      	str	r0, [r3, #0]
 800206e:	1e43      	subs	r3, r0, #1
 8002070:	9308      	str	r3, [sp, #32]
 8002072:	e7df      	b.n	8002034 <_dtoa_r+0x9c>
 8002074:	ab16      	add	r3, sp, #88	; 0x58
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	ab17      	add	r3, sp, #92	; 0x5c
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	4628      	mov	r0, r5
 800207e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8002082:	f001 f9bf 	bl	8003404 <__d2b>
 8002086:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800208a:	4682      	mov	sl, r0
 800208c:	2c00      	cmp	r4, #0
 800208e:	d07e      	beq.n	800218e <_dtoa_r+0x1f6>
 8002090:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002094:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002096:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800209a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800209e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80020a2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80020a6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80020aa:	2200      	movs	r2, #0
 80020ac:	4b78      	ldr	r3, [pc, #480]	; (8002290 <_dtoa_r+0x2f8>)
 80020ae:	f7fe f85b 	bl	8000168 <__aeabi_dsub>
 80020b2:	a36b      	add	r3, pc, #428	; (adr r3, 8002260 <_dtoa_r+0x2c8>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	f7fe fa0e 	bl	80004d8 <__aeabi_dmul>
 80020bc:	a36a      	add	r3, pc, #424	; (adr r3, 8002268 <_dtoa_r+0x2d0>)
 80020be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c2:	f7fe f853 	bl	800016c <__adddf3>
 80020c6:	4606      	mov	r6, r0
 80020c8:	4620      	mov	r0, r4
 80020ca:	460f      	mov	r7, r1
 80020cc:	f7fe f99a 	bl	8000404 <__aeabi_i2d>
 80020d0:	a367      	add	r3, pc, #412	; (adr r3, 8002270 <_dtoa_r+0x2d8>)
 80020d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d6:	f7fe f9ff 	bl	80004d8 <__aeabi_dmul>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4630      	mov	r0, r6
 80020e0:	4639      	mov	r1, r7
 80020e2:	f7fe f843 	bl	800016c <__adddf3>
 80020e6:	4606      	mov	r6, r0
 80020e8:	460f      	mov	r7, r1
 80020ea:	f7fe fca5 	bl	8000a38 <__aeabi_d2iz>
 80020ee:	2200      	movs	r2, #0
 80020f0:	4681      	mov	r9, r0
 80020f2:	2300      	movs	r3, #0
 80020f4:	4630      	mov	r0, r6
 80020f6:	4639      	mov	r1, r7
 80020f8:	f7fe fc60 	bl	80009bc <__aeabi_dcmplt>
 80020fc:	b148      	cbz	r0, 8002112 <_dtoa_r+0x17a>
 80020fe:	4648      	mov	r0, r9
 8002100:	f7fe f980 	bl	8000404 <__aeabi_i2d>
 8002104:	4632      	mov	r2, r6
 8002106:	463b      	mov	r3, r7
 8002108:	f7fe fc4e 	bl	80009a8 <__aeabi_dcmpeq>
 800210c:	b908      	cbnz	r0, 8002112 <_dtoa_r+0x17a>
 800210e:	f109 39ff 	add.w	r9, r9, #4294967295
 8002112:	f1b9 0f16 	cmp.w	r9, #22
 8002116:	d857      	bhi.n	80021c8 <_dtoa_r+0x230>
 8002118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800211c:	4b5d      	ldr	r3, [pc, #372]	; (8002294 <_dtoa_r+0x2fc>)
 800211e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8002122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002126:	f7fe fc49 	bl	80009bc <__aeabi_dcmplt>
 800212a:	2800      	cmp	r0, #0
 800212c:	d04e      	beq.n	80021cc <_dtoa_r+0x234>
 800212e:	2300      	movs	r3, #0
 8002130:	f109 39ff 	add.w	r9, r9, #4294967295
 8002134:	930f      	str	r3, [sp, #60]	; 0x3c
 8002136:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002138:	1b1c      	subs	r4, r3, r4
 800213a:	1e63      	subs	r3, r4, #1
 800213c:	9309      	str	r3, [sp, #36]	; 0x24
 800213e:	bf49      	itett	mi
 8002140:	f1c4 0301 	rsbmi	r3, r4, #1
 8002144:	2300      	movpl	r3, #0
 8002146:	9306      	strmi	r3, [sp, #24]
 8002148:	2300      	movmi	r3, #0
 800214a:	bf54      	ite	pl
 800214c:	9306      	strpl	r3, [sp, #24]
 800214e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8002150:	f1b9 0f00 	cmp.w	r9, #0
 8002154:	db3c      	blt.n	80021d0 <_dtoa_r+0x238>
 8002156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002158:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800215c:	444b      	add	r3, r9
 800215e:	9309      	str	r3, [sp, #36]	; 0x24
 8002160:	2300      	movs	r3, #0
 8002162:	930a      	str	r3, [sp, #40]	; 0x28
 8002164:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002166:	2b09      	cmp	r3, #9
 8002168:	d86c      	bhi.n	8002244 <_dtoa_r+0x2ac>
 800216a:	2b05      	cmp	r3, #5
 800216c:	bfc4      	itt	gt
 800216e:	3b04      	subgt	r3, #4
 8002170:	9322      	strgt	r3, [sp, #136]	; 0x88
 8002172:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002174:	bfc8      	it	gt
 8002176:	2400      	movgt	r4, #0
 8002178:	f1a3 0302 	sub.w	r3, r3, #2
 800217c:	bfd8      	it	le
 800217e:	2401      	movle	r4, #1
 8002180:	2b03      	cmp	r3, #3
 8002182:	f200 808b 	bhi.w	800229c <_dtoa_r+0x304>
 8002186:	e8df f003 	tbb	[pc, r3]
 800218a:	4f2d      	.short	0x4f2d
 800218c:	5b4d      	.short	0x5b4d
 800218e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8002192:	441c      	add	r4, r3
 8002194:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8002198:	2b20      	cmp	r3, #32
 800219a:	bfc3      	ittte	gt
 800219c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80021a0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80021a4:	fa09 f303 	lslgt.w	r3, r9, r3
 80021a8:	f1c3 0320 	rsble	r3, r3, #32
 80021ac:	bfc6      	itte	gt
 80021ae:	fa26 f000 	lsrgt.w	r0, r6, r0
 80021b2:	4318      	orrgt	r0, r3
 80021b4:	fa06 f003 	lslle.w	r0, r6, r3
 80021b8:	f7fe f914 	bl	80003e4 <__aeabi_ui2d>
 80021bc:	2301      	movs	r3, #1
 80021be:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80021c2:	3c01      	subs	r4, #1
 80021c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80021c6:	e770      	b.n	80020aa <_dtoa_r+0x112>
 80021c8:	2301      	movs	r3, #1
 80021ca:	e7b3      	b.n	8002134 <_dtoa_r+0x19c>
 80021cc:	900f      	str	r0, [sp, #60]	; 0x3c
 80021ce:	e7b2      	b.n	8002136 <_dtoa_r+0x19e>
 80021d0:	9b06      	ldr	r3, [sp, #24]
 80021d2:	eba3 0309 	sub.w	r3, r3, r9
 80021d6:	9306      	str	r3, [sp, #24]
 80021d8:	f1c9 0300 	rsb	r3, r9, #0
 80021dc:	930a      	str	r3, [sp, #40]	; 0x28
 80021de:	2300      	movs	r3, #0
 80021e0:	930e      	str	r3, [sp, #56]	; 0x38
 80021e2:	e7bf      	b.n	8002164 <_dtoa_r+0x1cc>
 80021e4:	2300      	movs	r3, #0
 80021e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80021e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	dc59      	bgt.n	80022a2 <_dtoa_r+0x30a>
 80021ee:	f04f 0b01 	mov.w	fp, #1
 80021f2:	465b      	mov	r3, fp
 80021f4:	f8cd b008 	str.w	fp, [sp, #8]
 80021f8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80021fc:	2200      	movs	r2, #0
 80021fe:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8002200:	6042      	str	r2, [r0, #4]
 8002202:	2204      	movs	r2, #4
 8002204:	f102 0614 	add.w	r6, r2, #20
 8002208:	429e      	cmp	r6, r3
 800220a:	6841      	ldr	r1, [r0, #4]
 800220c:	d94f      	bls.n	80022ae <_dtoa_r+0x316>
 800220e:	4628      	mov	r0, r5
 8002210:	f000 fdd2 	bl	8002db8 <_Balloc>
 8002214:	9008      	str	r0, [sp, #32]
 8002216:	2800      	cmp	r0, #0
 8002218:	d14d      	bne.n	80022b6 <_dtoa_r+0x31e>
 800221a:	4602      	mov	r2, r0
 800221c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <_dtoa_r+0x300>)
 8002222:	e6cd      	b.n	8001fc0 <_dtoa_r+0x28>
 8002224:	2301      	movs	r3, #1
 8002226:	e7de      	b.n	80021e6 <_dtoa_r+0x24e>
 8002228:	2300      	movs	r3, #0
 800222a:	930b      	str	r3, [sp, #44]	; 0x2c
 800222c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800222e:	eb09 0b03 	add.w	fp, r9, r3
 8002232:	f10b 0301 	add.w	r3, fp, #1
 8002236:	2b01      	cmp	r3, #1
 8002238:	9302      	str	r3, [sp, #8]
 800223a:	bfb8      	it	lt
 800223c:	2301      	movlt	r3, #1
 800223e:	e7dd      	b.n	80021fc <_dtoa_r+0x264>
 8002240:	2301      	movs	r3, #1
 8002242:	e7f2      	b.n	800222a <_dtoa_r+0x292>
 8002244:	2401      	movs	r4, #1
 8002246:	2300      	movs	r3, #0
 8002248:	940b      	str	r4, [sp, #44]	; 0x2c
 800224a:	9322      	str	r3, [sp, #136]	; 0x88
 800224c:	f04f 3bff 	mov.w	fp, #4294967295
 8002250:	2200      	movs	r2, #0
 8002252:	2312      	movs	r3, #18
 8002254:	f8cd b008 	str.w	fp, [sp, #8]
 8002258:	9223      	str	r2, [sp, #140]	; 0x8c
 800225a:	e7cf      	b.n	80021fc <_dtoa_r+0x264>
 800225c:	f3af 8000 	nop.w
 8002260:	636f4361 	.word	0x636f4361
 8002264:	3fd287a7 	.word	0x3fd287a7
 8002268:	8b60c8b3 	.word	0x8b60c8b3
 800226c:	3fc68a28 	.word	0x3fc68a28
 8002270:	509f79fb 	.word	0x509f79fb
 8002274:	3fd34413 	.word	0x3fd34413
 8002278:	080040f1 	.word	0x080040f1
 800227c:	08004108 	.word	0x08004108
 8002280:	7ff00000 	.word	0x7ff00000
 8002284:	080040ed 	.word	0x080040ed
 8002288:	080040e4 	.word	0x080040e4
 800228c:	080040c1 	.word	0x080040c1
 8002290:	3ff80000 	.word	0x3ff80000
 8002294:	08004260 	.word	0x08004260
 8002298:	08004167 	.word	0x08004167
 800229c:	2301      	movs	r3, #1
 800229e:	930b      	str	r3, [sp, #44]	; 0x2c
 80022a0:	e7d4      	b.n	800224c <_dtoa_r+0x2b4>
 80022a2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80022a6:	465b      	mov	r3, fp
 80022a8:	f8cd b008 	str.w	fp, [sp, #8]
 80022ac:	e7a6      	b.n	80021fc <_dtoa_r+0x264>
 80022ae:	3101      	adds	r1, #1
 80022b0:	6041      	str	r1, [r0, #4]
 80022b2:	0052      	lsls	r2, r2, #1
 80022b4:	e7a6      	b.n	8002204 <_dtoa_r+0x26c>
 80022b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80022b8:	9a08      	ldr	r2, [sp, #32]
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	9b02      	ldr	r3, [sp, #8]
 80022be:	2b0e      	cmp	r3, #14
 80022c0:	f200 80a8 	bhi.w	8002414 <_dtoa_r+0x47c>
 80022c4:	2c00      	cmp	r4, #0
 80022c6:	f000 80a5 	beq.w	8002414 <_dtoa_r+0x47c>
 80022ca:	f1b9 0f00 	cmp.w	r9, #0
 80022ce:	dd34      	ble.n	800233a <_dtoa_r+0x3a2>
 80022d0:	4a9a      	ldr	r2, [pc, #616]	; (800253c <_dtoa_r+0x5a4>)
 80022d2:	f009 030f 	and.w	r3, r9, #15
 80022d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80022da:	f419 7f80 	tst.w	r9, #256	; 0x100
 80022de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80022e2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80022e6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80022ea:	d016      	beq.n	800231a <_dtoa_r+0x382>
 80022ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80022f0:	4b93      	ldr	r3, [pc, #588]	; (8002540 <_dtoa_r+0x5a8>)
 80022f2:	2703      	movs	r7, #3
 80022f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80022f8:	f7fe fa18 	bl	800072c <__aeabi_ddiv>
 80022fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002300:	f004 040f 	and.w	r4, r4, #15
 8002304:	4e8e      	ldr	r6, [pc, #568]	; (8002540 <_dtoa_r+0x5a8>)
 8002306:	b954      	cbnz	r4, 800231e <_dtoa_r+0x386>
 8002308:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800230c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002310:	f7fe fa0c 	bl	800072c <__aeabi_ddiv>
 8002314:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002318:	e029      	b.n	800236e <_dtoa_r+0x3d6>
 800231a:	2702      	movs	r7, #2
 800231c:	e7f2      	b.n	8002304 <_dtoa_r+0x36c>
 800231e:	07e1      	lsls	r1, r4, #31
 8002320:	d508      	bpl.n	8002334 <_dtoa_r+0x39c>
 8002322:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002326:	e9d6 2300 	ldrd	r2, r3, [r6]
 800232a:	f7fe f8d5 	bl	80004d8 <__aeabi_dmul>
 800232e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002332:	3701      	adds	r7, #1
 8002334:	1064      	asrs	r4, r4, #1
 8002336:	3608      	adds	r6, #8
 8002338:	e7e5      	b.n	8002306 <_dtoa_r+0x36e>
 800233a:	f000 80a5 	beq.w	8002488 <_dtoa_r+0x4f0>
 800233e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002342:	f1c9 0400 	rsb	r4, r9, #0
 8002346:	4b7d      	ldr	r3, [pc, #500]	; (800253c <_dtoa_r+0x5a4>)
 8002348:	f004 020f 	and.w	r2, r4, #15
 800234c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002354:	f7fe f8c0 	bl	80004d8 <__aeabi_dmul>
 8002358:	2702      	movs	r7, #2
 800235a:	2300      	movs	r3, #0
 800235c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002360:	4e77      	ldr	r6, [pc, #476]	; (8002540 <_dtoa_r+0x5a8>)
 8002362:	1124      	asrs	r4, r4, #4
 8002364:	2c00      	cmp	r4, #0
 8002366:	f040 8084 	bne.w	8002472 <_dtoa_r+0x4da>
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1d2      	bne.n	8002314 <_dtoa_r+0x37c>
 800236e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 808b 	beq.w	800248c <_dtoa_r+0x4f4>
 8002376:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800237a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800237e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8002382:	2200      	movs	r2, #0
 8002384:	4b6f      	ldr	r3, [pc, #444]	; (8002544 <_dtoa_r+0x5ac>)
 8002386:	f7fe fb19 	bl	80009bc <__aeabi_dcmplt>
 800238a:	2800      	cmp	r0, #0
 800238c:	d07e      	beq.n	800248c <_dtoa_r+0x4f4>
 800238e:	9b02      	ldr	r3, [sp, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d07b      	beq.n	800248c <_dtoa_r+0x4f4>
 8002394:	f1bb 0f00 	cmp.w	fp, #0
 8002398:	dd38      	ble.n	800240c <_dtoa_r+0x474>
 800239a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800239e:	2200      	movs	r2, #0
 80023a0:	4b69      	ldr	r3, [pc, #420]	; (8002548 <_dtoa_r+0x5b0>)
 80023a2:	f7fe f899 	bl	80004d8 <__aeabi_dmul>
 80023a6:	465c      	mov	r4, fp
 80023a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80023ac:	f109 38ff 	add.w	r8, r9, #4294967295
 80023b0:	3701      	adds	r7, #1
 80023b2:	4638      	mov	r0, r7
 80023b4:	f7fe f826 	bl	8000404 <__aeabi_i2d>
 80023b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80023bc:	f7fe f88c 	bl	80004d8 <__aeabi_dmul>
 80023c0:	2200      	movs	r2, #0
 80023c2:	4b62      	ldr	r3, [pc, #392]	; (800254c <_dtoa_r+0x5b4>)
 80023c4:	f7fd fed2 	bl	800016c <__adddf3>
 80023c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80023cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80023d0:	9611      	str	r6, [sp, #68]	; 0x44
 80023d2:	2c00      	cmp	r4, #0
 80023d4:	d15d      	bne.n	8002492 <_dtoa_r+0x4fa>
 80023d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80023da:	2200      	movs	r2, #0
 80023dc:	4b5c      	ldr	r3, [pc, #368]	; (8002550 <_dtoa_r+0x5b8>)
 80023de:	f7fd fec3 	bl	8000168 <__aeabi_dsub>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80023ea:	4633      	mov	r3, r6
 80023ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80023ee:	f7fe fb03 	bl	80009f8 <__aeabi_dcmpgt>
 80023f2:	2800      	cmp	r0, #0
 80023f4:	f040 829e 	bne.w	8002934 <_dtoa_r+0x99c>
 80023f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80023fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80023fe:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8002402:	f7fe fadb 	bl	80009bc <__aeabi_dcmplt>
 8002406:	2800      	cmp	r0, #0
 8002408:	f040 8292 	bne.w	8002930 <_dtoa_r+0x998>
 800240c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8002410:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002414:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002416:	2b00      	cmp	r3, #0
 8002418:	f2c0 8153 	blt.w	80026c2 <_dtoa_r+0x72a>
 800241c:	f1b9 0f0e 	cmp.w	r9, #14
 8002420:	f300 814f 	bgt.w	80026c2 <_dtoa_r+0x72a>
 8002424:	4b45      	ldr	r3, [pc, #276]	; (800253c <_dtoa_r+0x5a4>)
 8002426:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800242a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800242e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8002432:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002434:	2b00      	cmp	r3, #0
 8002436:	f280 80db 	bge.w	80025f0 <_dtoa_r+0x658>
 800243a:	9b02      	ldr	r3, [sp, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	f300 80d7 	bgt.w	80025f0 <_dtoa_r+0x658>
 8002442:	f040 8274 	bne.w	800292e <_dtoa_r+0x996>
 8002446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800244a:	2200      	movs	r2, #0
 800244c:	4b40      	ldr	r3, [pc, #256]	; (8002550 <_dtoa_r+0x5b8>)
 800244e:	f7fe f843 	bl	80004d8 <__aeabi_dmul>
 8002452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002456:	f7fe fac5 	bl	80009e4 <__aeabi_dcmpge>
 800245a:	9c02      	ldr	r4, [sp, #8]
 800245c:	4626      	mov	r6, r4
 800245e:	2800      	cmp	r0, #0
 8002460:	f040 824a 	bne.w	80028f8 <_dtoa_r+0x960>
 8002464:	2331      	movs	r3, #49	; 0x31
 8002466:	9f08      	ldr	r7, [sp, #32]
 8002468:	f109 0901 	add.w	r9, r9, #1
 800246c:	f807 3b01 	strb.w	r3, [r7], #1
 8002470:	e246      	b.n	8002900 <_dtoa_r+0x968>
 8002472:	07e2      	lsls	r2, r4, #31
 8002474:	d505      	bpl.n	8002482 <_dtoa_r+0x4ea>
 8002476:	e9d6 2300 	ldrd	r2, r3, [r6]
 800247a:	f7fe f82d 	bl	80004d8 <__aeabi_dmul>
 800247e:	2301      	movs	r3, #1
 8002480:	3701      	adds	r7, #1
 8002482:	1064      	asrs	r4, r4, #1
 8002484:	3608      	adds	r6, #8
 8002486:	e76d      	b.n	8002364 <_dtoa_r+0x3cc>
 8002488:	2702      	movs	r7, #2
 800248a:	e770      	b.n	800236e <_dtoa_r+0x3d6>
 800248c:	46c8      	mov	r8, r9
 800248e:	9c02      	ldr	r4, [sp, #8]
 8002490:	e78f      	b.n	80023b2 <_dtoa_r+0x41a>
 8002492:	9908      	ldr	r1, [sp, #32]
 8002494:	4b29      	ldr	r3, [pc, #164]	; (800253c <_dtoa_r+0x5a4>)
 8002496:	4421      	add	r1, r4
 8002498:	9112      	str	r1, [sp, #72]	; 0x48
 800249a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800249c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80024a0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80024a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80024a8:	2900      	cmp	r1, #0
 80024aa:	d055      	beq.n	8002558 <_dtoa_r+0x5c0>
 80024ac:	2000      	movs	r0, #0
 80024ae:	4929      	ldr	r1, [pc, #164]	; (8002554 <_dtoa_r+0x5bc>)
 80024b0:	f7fe f93c 	bl	800072c <__aeabi_ddiv>
 80024b4:	463b      	mov	r3, r7
 80024b6:	4632      	mov	r2, r6
 80024b8:	f7fd fe56 	bl	8000168 <__aeabi_dsub>
 80024bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80024c0:	9f08      	ldr	r7, [sp, #32]
 80024c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80024c6:	f7fe fab7 	bl	8000a38 <__aeabi_d2iz>
 80024ca:	4604      	mov	r4, r0
 80024cc:	f7fd ff9a 	bl	8000404 <__aeabi_i2d>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80024d8:	f7fd fe46 	bl	8000168 <__aeabi_dsub>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	3430      	adds	r4, #48	; 0x30
 80024e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80024ea:	f807 4b01 	strb.w	r4, [r7], #1
 80024ee:	f7fe fa65 	bl	80009bc <__aeabi_dcmplt>
 80024f2:	2800      	cmp	r0, #0
 80024f4:	d174      	bne.n	80025e0 <_dtoa_r+0x648>
 80024f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80024fa:	2000      	movs	r0, #0
 80024fc:	4911      	ldr	r1, [pc, #68]	; (8002544 <_dtoa_r+0x5ac>)
 80024fe:	f7fd fe33 	bl	8000168 <__aeabi_dsub>
 8002502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8002506:	f7fe fa59 	bl	80009bc <__aeabi_dcmplt>
 800250a:	2800      	cmp	r0, #0
 800250c:	f040 80b6 	bne.w	800267c <_dtoa_r+0x6e4>
 8002510:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002512:	429f      	cmp	r7, r3
 8002514:	f43f af7a 	beq.w	800240c <_dtoa_r+0x474>
 8002518:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800251c:	2200      	movs	r2, #0
 800251e:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <_dtoa_r+0x5b0>)
 8002520:	f7fd ffda 	bl	80004d8 <__aeabi_dmul>
 8002524:	2200      	movs	r2, #0
 8002526:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800252a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800252e:	4b06      	ldr	r3, [pc, #24]	; (8002548 <_dtoa_r+0x5b0>)
 8002530:	f7fd ffd2 	bl	80004d8 <__aeabi_dmul>
 8002534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002538:	e7c3      	b.n	80024c2 <_dtoa_r+0x52a>
 800253a:	bf00      	nop
 800253c:	08004260 	.word	0x08004260
 8002540:	08004238 	.word	0x08004238
 8002544:	3ff00000 	.word	0x3ff00000
 8002548:	40240000 	.word	0x40240000
 800254c:	401c0000 	.word	0x401c0000
 8002550:	40140000 	.word	0x40140000
 8002554:	3fe00000 	.word	0x3fe00000
 8002558:	4630      	mov	r0, r6
 800255a:	4639      	mov	r1, r7
 800255c:	f7fd ffbc 	bl	80004d8 <__aeabi_dmul>
 8002560:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002562:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8002566:	9c08      	ldr	r4, [sp, #32]
 8002568:	9314      	str	r3, [sp, #80]	; 0x50
 800256a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800256e:	f7fe fa63 	bl	8000a38 <__aeabi_d2iz>
 8002572:	9015      	str	r0, [sp, #84]	; 0x54
 8002574:	f7fd ff46 	bl	8000404 <__aeabi_i2d>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002580:	f7fd fdf2 	bl	8000168 <__aeabi_dsub>
 8002584:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002586:	4606      	mov	r6, r0
 8002588:	3330      	adds	r3, #48	; 0x30
 800258a:	f804 3b01 	strb.w	r3, [r4], #1
 800258e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002590:	460f      	mov	r7, r1
 8002592:	429c      	cmp	r4, r3
 8002594:	f04f 0200 	mov.w	r2, #0
 8002598:	d124      	bne.n	80025e4 <_dtoa_r+0x64c>
 800259a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800259e:	4bb3      	ldr	r3, [pc, #716]	; (800286c <_dtoa_r+0x8d4>)
 80025a0:	f7fd fde4 	bl	800016c <__adddf3>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4630      	mov	r0, r6
 80025aa:	4639      	mov	r1, r7
 80025ac:	f7fe fa24 	bl	80009f8 <__aeabi_dcmpgt>
 80025b0:	2800      	cmp	r0, #0
 80025b2:	d162      	bne.n	800267a <_dtoa_r+0x6e2>
 80025b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80025b8:	2000      	movs	r0, #0
 80025ba:	49ac      	ldr	r1, [pc, #688]	; (800286c <_dtoa_r+0x8d4>)
 80025bc:	f7fd fdd4 	bl	8000168 <__aeabi_dsub>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4630      	mov	r0, r6
 80025c6:	4639      	mov	r1, r7
 80025c8:	f7fe f9f8 	bl	80009bc <__aeabi_dcmplt>
 80025cc:	2800      	cmp	r0, #0
 80025ce:	f43f af1d 	beq.w	800240c <_dtoa_r+0x474>
 80025d2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80025d4:	1e7b      	subs	r3, r7, #1
 80025d6:	9314      	str	r3, [sp, #80]	; 0x50
 80025d8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80025dc:	2b30      	cmp	r3, #48	; 0x30
 80025de:	d0f8      	beq.n	80025d2 <_dtoa_r+0x63a>
 80025e0:	46c1      	mov	r9, r8
 80025e2:	e03a      	b.n	800265a <_dtoa_r+0x6c2>
 80025e4:	4ba2      	ldr	r3, [pc, #648]	; (8002870 <_dtoa_r+0x8d8>)
 80025e6:	f7fd ff77 	bl	80004d8 <__aeabi_dmul>
 80025ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80025ee:	e7bc      	b.n	800256a <_dtoa_r+0x5d2>
 80025f0:	9f08      	ldr	r7, [sp, #32]
 80025f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80025f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80025fa:	f7fe f897 	bl	800072c <__aeabi_ddiv>
 80025fe:	f7fe fa1b 	bl	8000a38 <__aeabi_d2iz>
 8002602:	4604      	mov	r4, r0
 8002604:	f7fd fefe 	bl	8000404 <__aeabi_i2d>
 8002608:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800260c:	f7fd ff64 	bl	80004d8 <__aeabi_dmul>
 8002610:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8002614:	460b      	mov	r3, r1
 8002616:	4602      	mov	r2, r0
 8002618:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800261c:	f7fd fda4 	bl	8000168 <__aeabi_dsub>
 8002620:	f807 6b01 	strb.w	r6, [r7], #1
 8002624:	9e08      	ldr	r6, [sp, #32]
 8002626:	9b02      	ldr	r3, [sp, #8]
 8002628:	1bbe      	subs	r6, r7, r6
 800262a:	42b3      	cmp	r3, r6
 800262c:	d13a      	bne.n	80026a4 <_dtoa_r+0x70c>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	f7fd fd9b 	bl	800016c <__adddf3>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800263e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002642:	f7fe f9d9 	bl	80009f8 <__aeabi_dcmpgt>
 8002646:	bb58      	cbnz	r0, 80026a0 <_dtoa_r+0x708>
 8002648:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800264c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002650:	f7fe f9aa 	bl	80009a8 <__aeabi_dcmpeq>
 8002654:	b108      	cbz	r0, 800265a <_dtoa_r+0x6c2>
 8002656:	07e1      	lsls	r1, r4, #31
 8002658:	d422      	bmi.n	80026a0 <_dtoa_r+0x708>
 800265a:	4628      	mov	r0, r5
 800265c:	4651      	mov	r1, sl
 800265e:	f000 fbeb 	bl	8002e38 <_Bfree>
 8002662:	2300      	movs	r3, #0
 8002664:	703b      	strb	r3, [r7, #0]
 8002666:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8002668:	f109 0001 	add.w	r0, r9, #1
 800266c:	6018      	str	r0, [r3, #0]
 800266e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002670:	2b00      	cmp	r3, #0
 8002672:	f43f acdf 	beq.w	8002034 <_dtoa_r+0x9c>
 8002676:	601f      	str	r7, [r3, #0]
 8002678:	e4dc      	b.n	8002034 <_dtoa_r+0x9c>
 800267a:	4627      	mov	r7, r4
 800267c:	463b      	mov	r3, r7
 800267e:	461f      	mov	r7, r3
 8002680:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002684:	2a39      	cmp	r2, #57	; 0x39
 8002686:	d107      	bne.n	8002698 <_dtoa_r+0x700>
 8002688:	9a08      	ldr	r2, [sp, #32]
 800268a:	429a      	cmp	r2, r3
 800268c:	d1f7      	bne.n	800267e <_dtoa_r+0x6e6>
 800268e:	2230      	movs	r2, #48	; 0x30
 8002690:	9908      	ldr	r1, [sp, #32]
 8002692:	f108 0801 	add.w	r8, r8, #1
 8002696:	700a      	strb	r2, [r1, #0]
 8002698:	781a      	ldrb	r2, [r3, #0]
 800269a:	3201      	adds	r2, #1
 800269c:	701a      	strb	r2, [r3, #0]
 800269e:	e79f      	b.n	80025e0 <_dtoa_r+0x648>
 80026a0:	46c8      	mov	r8, r9
 80026a2:	e7eb      	b.n	800267c <_dtoa_r+0x6e4>
 80026a4:	2200      	movs	r2, #0
 80026a6:	4b72      	ldr	r3, [pc, #456]	; (8002870 <_dtoa_r+0x8d8>)
 80026a8:	f7fd ff16 	bl	80004d8 <__aeabi_dmul>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80026b4:	2200      	movs	r2, #0
 80026b6:	2300      	movs	r3, #0
 80026b8:	f7fe f976 	bl	80009a8 <__aeabi_dcmpeq>
 80026bc:	2800      	cmp	r0, #0
 80026be:	d098      	beq.n	80025f2 <_dtoa_r+0x65a>
 80026c0:	e7cb      	b.n	800265a <_dtoa_r+0x6c2>
 80026c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80026c4:	2a00      	cmp	r2, #0
 80026c6:	f000 80cd 	beq.w	8002864 <_dtoa_r+0x8cc>
 80026ca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80026cc:	2a01      	cmp	r2, #1
 80026ce:	f300 80af 	bgt.w	8002830 <_dtoa_r+0x898>
 80026d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80026d4:	2a00      	cmp	r2, #0
 80026d6:	f000 80a7 	beq.w	8002828 <_dtoa_r+0x890>
 80026da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80026de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80026e0:	9f06      	ldr	r7, [sp, #24]
 80026e2:	9a06      	ldr	r2, [sp, #24]
 80026e4:	2101      	movs	r1, #1
 80026e6:	441a      	add	r2, r3
 80026e8:	9206      	str	r2, [sp, #24]
 80026ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80026ec:	4628      	mov	r0, r5
 80026ee:	441a      	add	r2, r3
 80026f0:	9209      	str	r2, [sp, #36]	; 0x24
 80026f2:	f000 fc5b 	bl	8002fac <__i2b>
 80026f6:	4606      	mov	r6, r0
 80026f8:	2f00      	cmp	r7, #0
 80026fa:	dd0c      	ble.n	8002716 <_dtoa_r+0x77e>
 80026fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026fe:	2b00      	cmp	r3, #0
 8002700:	dd09      	ble.n	8002716 <_dtoa_r+0x77e>
 8002702:	42bb      	cmp	r3, r7
 8002704:	bfa8      	it	ge
 8002706:	463b      	movge	r3, r7
 8002708:	9a06      	ldr	r2, [sp, #24]
 800270a:	1aff      	subs	r7, r7, r3
 800270c:	1ad2      	subs	r2, r2, r3
 800270e:	9206      	str	r2, [sp, #24]
 8002710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	9309      	str	r3, [sp, #36]	; 0x24
 8002716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002718:	b1f3      	cbz	r3, 8002758 <_dtoa_r+0x7c0>
 800271a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800271c:	2b00      	cmp	r3, #0
 800271e:	f000 80a9 	beq.w	8002874 <_dtoa_r+0x8dc>
 8002722:	2c00      	cmp	r4, #0
 8002724:	dd10      	ble.n	8002748 <_dtoa_r+0x7b0>
 8002726:	4631      	mov	r1, r6
 8002728:	4622      	mov	r2, r4
 800272a:	4628      	mov	r0, r5
 800272c:	f000 fcf8 	bl	8003120 <__pow5mult>
 8002730:	4652      	mov	r2, sl
 8002732:	4601      	mov	r1, r0
 8002734:	4606      	mov	r6, r0
 8002736:	4628      	mov	r0, r5
 8002738:	f000 fc4e 	bl	8002fd8 <__multiply>
 800273c:	4680      	mov	r8, r0
 800273e:	4651      	mov	r1, sl
 8002740:	4628      	mov	r0, r5
 8002742:	f000 fb79 	bl	8002e38 <_Bfree>
 8002746:	46c2      	mov	sl, r8
 8002748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800274a:	1b1a      	subs	r2, r3, r4
 800274c:	d004      	beq.n	8002758 <_dtoa_r+0x7c0>
 800274e:	4651      	mov	r1, sl
 8002750:	4628      	mov	r0, r5
 8002752:	f000 fce5 	bl	8003120 <__pow5mult>
 8002756:	4682      	mov	sl, r0
 8002758:	2101      	movs	r1, #1
 800275a:	4628      	mov	r0, r5
 800275c:	f000 fc26 	bl	8002fac <__i2b>
 8002760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002762:	4604      	mov	r4, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	f340 8087 	ble.w	8002878 <_dtoa_r+0x8e0>
 800276a:	461a      	mov	r2, r3
 800276c:	4601      	mov	r1, r0
 800276e:	4628      	mov	r0, r5
 8002770:	f000 fcd6 	bl	8003120 <__pow5mult>
 8002774:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002776:	4604      	mov	r4, r0
 8002778:	2b01      	cmp	r3, #1
 800277a:	f340 8080 	ble.w	800287e <_dtoa_r+0x8e6>
 800277e:	f04f 0800 	mov.w	r8, #0
 8002782:	6923      	ldr	r3, [r4, #16]
 8002784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002788:	6918      	ldr	r0, [r3, #16]
 800278a:	f000 fbc1 	bl	8002f10 <__hi0bits>
 800278e:	f1c0 0020 	rsb	r0, r0, #32
 8002792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002794:	4418      	add	r0, r3
 8002796:	f010 001f 	ands.w	r0, r0, #31
 800279a:	f000 8092 	beq.w	80028c2 <_dtoa_r+0x92a>
 800279e:	f1c0 0320 	rsb	r3, r0, #32
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	f340 808a 	ble.w	80028bc <_dtoa_r+0x924>
 80027a8:	f1c0 001c 	rsb	r0, r0, #28
 80027ac:	9b06      	ldr	r3, [sp, #24]
 80027ae:	4407      	add	r7, r0
 80027b0:	4403      	add	r3, r0
 80027b2:	9306      	str	r3, [sp, #24]
 80027b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b6:	4403      	add	r3, r0
 80027b8:	9309      	str	r3, [sp, #36]	; 0x24
 80027ba:	9b06      	ldr	r3, [sp, #24]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	dd05      	ble.n	80027cc <_dtoa_r+0x834>
 80027c0:	4651      	mov	r1, sl
 80027c2:	461a      	mov	r2, r3
 80027c4:	4628      	mov	r0, r5
 80027c6:	f000 fd05 	bl	80031d4 <__lshift>
 80027ca:	4682      	mov	sl, r0
 80027cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	dd05      	ble.n	80027de <_dtoa_r+0x846>
 80027d2:	4621      	mov	r1, r4
 80027d4:	461a      	mov	r2, r3
 80027d6:	4628      	mov	r0, r5
 80027d8:	f000 fcfc 	bl	80031d4 <__lshift>
 80027dc:	4604      	mov	r4, r0
 80027de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d070      	beq.n	80028c6 <_dtoa_r+0x92e>
 80027e4:	4621      	mov	r1, r4
 80027e6:	4650      	mov	r0, sl
 80027e8:	f000 fd60 	bl	80032ac <__mcmp>
 80027ec:	2800      	cmp	r0, #0
 80027ee:	da6a      	bge.n	80028c6 <_dtoa_r+0x92e>
 80027f0:	2300      	movs	r3, #0
 80027f2:	4651      	mov	r1, sl
 80027f4:	220a      	movs	r2, #10
 80027f6:	4628      	mov	r0, r5
 80027f8:	f000 fb40 	bl	8002e7c <__multadd>
 80027fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80027fe:	4682      	mov	sl, r0
 8002800:	f109 39ff 	add.w	r9, r9, #4294967295
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 8193 	beq.w	8002b30 <_dtoa_r+0xb98>
 800280a:	4631      	mov	r1, r6
 800280c:	2300      	movs	r3, #0
 800280e:	220a      	movs	r2, #10
 8002810:	4628      	mov	r0, r5
 8002812:	f000 fb33 	bl	8002e7c <__multadd>
 8002816:	f1bb 0f00 	cmp.w	fp, #0
 800281a:	4606      	mov	r6, r0
 800281c:	f300 8093 	bgt.w	8002946 <_dtoa_r+0x9ae>
 8002820:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002822:	2b02      	cmp	r3, #2
 8002824:	dc57      	bgt.n	80028d6 <_dtoa_r+0x93e>
 8002826:	e08e      	b.n	8002946 <_dtoa_r+0x9ae>
 8002828:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800282a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800282e:	e756      	b.n	80026de <_dtoa_r+0x746>
 8002830:	9b02      	ldr	r3, [sp, #8]
 8002832:	1e5c      	subs	r4, r3, #1
 8002834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002836:	42a3      	cmp	r3, r4
 8002838:	bfb7      	itett	lt
 800283a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800283c:	1b1c      	subge	r4, r3, r4
 800283e:	1ae2      	sublt	r2, r4, r3
 8002840:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8002842:	bfbe      	ittt	lt
 8002844:	940a      	strlt	r4, [sp, #40]	; 0x28
 8002846:	189b      	addlt	r3, r3, r2
 8002848:	930e      	strlt	r3, [sp, #56]	; 0x38
 800284a:	9b02      	ldr	r3, [sp, #8]
 800284c:	bfb8      	it	lt
 800284e:	2400      	movlt	r4, #0
 8002850:	2b00      	cmp	r3, #0
 8002852:	bfbb      	ittet	lt
 8002854:	9b06      	ldrlt	r3, [sp, #24]
 8002856:	9a02      	ldrlt	r2, [sp, #8]
 8002858:	9f06      	ldrge	r7, [sp, #24]
 800285a:	1a9f      	sublt	r7, r3, r2
 800285c:	bfac      	ite	ge
 800285e:	9b02      	ldrge	r3, [sp, #8]
 8002860:	2300      	movlt	r3, #0
 8002862:	e73e      	b.n	80026e2 <_dtoa_r+0x74a>
 8002864:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002866:	9f06      	ldr	r7, [sp, #24]
 8002868:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800286a:	e745      	b.n	80026f8 <_dtoa_r+0x760>
 800286c:	3fe00000 	.word	0x3fe00000
 8002870:	40240000 	.word	0x40240000
 8002874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002876:	e76a      	b.n	800274e <_dtoa_r+0x7b6>
 8002878:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800287a:	2b01      	cmp	r3, #1
 800287c:	dc19      	bgt.n	80028b2 <_dtoa_r+0x91a>
 800287e:	9b04      	ldr	r3, [sp, #16]
 8002880:	b9bb      	cbnz	r3, 80028b2 <_dtoa_r+0x91a>
 8002882:	9b05      	ldr	r3, [sp, #20]
 8002884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002888:	b99b      	cbnz	r3, 80028b2 <_dtoa_r+0x91a>
 800288a:	9b05      	ldr	r3, [sp, #20]
 800288c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002890:	0d1b      	lsrs	r3, r3, #20
 8002892:	051b      	lsls	r3, r3, #20
 8002894:	b183      	cbz	r3, 80028b8 <_dtoa_r+0x920>
 8002896:	f04f 0801 	mov.w	r8, #1
 800289a:	9b06      	ldr	r3, [sp, #24]
 800289c:	3301      	adds	r3, #1
 800289e:	9306      	str	r3, [sp, #24]
 80028a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028a2:	3301      	adds	r3, #1
 80028a4:	9309      	str	r3, [sp, #36]	; 0x24
 80028a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f47f af6a 	bne.w	8002782 <_dtoa_r+0x7ea>
 80028ae:	2001      	movs	r0, #1
 80028b0:	e76f      	b.n	8002792 <_dtoa_r+0x7fa>
 80028b2:	f04f 0800 	mov.w	r8, #0
 80028b6:	e7f6      	b.n	80028a6 <_dtoa_r+0x90e>
 80028b8:	4698      	mov	r8, r3
 80028ba:	e7f4      	b.n	80028a6 <_dtoa_r+0x90e>
 80028bc:	f43f af7d 	beq.w	80027ba <_dtoa_r+0x822>
 80028c0:	4618      	mov	r0, r3
 80028c2:	301c      	adds	r0, #28
 80028c4:	e772      	b.n	80027ac <_dtoa_r+0x814>
 80028c6:	9b02      	ldr	r3, [sp, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	dc36      	bgt.n	800293a <_dtoa_r+0x9a2>
 80028cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	dd33      	ble.n	800293a <_dtoa_r+0x9a2>
 80028d2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80028d6:	f1bb 0f00 	cmp.w	fp, #0
 80028da:	d10d      	bne.n	80028f8 <_dtoa_r+0x960>
 80028dc:	4621      	mov	r1, r4
 80028de:	465b      	mov	r3, fp
 80028e0:	2205      	movs	r2, #5
 80028e2:	4628      	mov	r0, r5
 80028e4:	f000 faca 	bl	8002e7c <__multadd>
 80028e8:	4601      	mov	r1, r0
 80028ea:	4604      	mov	r4, r0
 80028ec:	4650      	mov	r0, sl
 80028ee:	f000 fcdd 	bl	80032ac <__mcmp>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	f73f adb6 	bgt.w	8002464 <_dtoa_r+0x4cc>
 80028f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80028fa:	9f08      	ldr	r7, [sp, #32]
 80028fc:	ea6f 0903 	mvn.w	r9, r3
 8002900:	f04f 0800 	mov.w	r8, #0
 8002904:	4621      	mov	r1, r4
 8002906:	4628      	mov	r0, r5
 8002908:	f000 fa96 	bl	8002e38 <_Bfree>
 800290c:	2e00      	cmp	r6, #0
 800290e:	f43f aea4 	beq.w	800265a <_dtoa_r+0x6c2>
 8002912:	f1b8 0f00 	cmp.w	r8, #0
 8002916:	d005      	beq.n	8002924 <_dtoa_r+0x98c>
 8002918:	45b0      	cmp	r8, r6
 800291a:	d003      	beq.n	8002924 <_dtoa_r+0x98c>
 800291c:	4641      	mov	r1, r8
 800291e:	4628      	mov	r0, r5
 8002920:	f000 fa8a 	bl	8002e38 <_Bfree>
 8002924:	4631      	mov	r1, r6
 8002926:	4628      	mov	r0, r5
 8002928:	f000 fa86 	bl	8002e38 <_Bfree>
 800292c:	e695      	b.n	800265a <_dtoa_r+0x6c2>
 800292e:	2400      	movs	r4, #0
 8002930:	4626      	mov	r6, r4
 8002932:	e7e1      	b.n	80028f8 <_dtoa_r+0x960>
 8002934:	46c1      	mov	r9, r8
 8002936:	4626      	mov	r6, r4
 8002938:	e594      	b.n	8002464 <_dtoa_r+0x4cc>
 800293a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800293c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80fc 	beq.w	8002b3e <_dtoa_r+0xba6>
 8002946:	2f00      	cmp	r7, #0
 8002948:	dd05      	ble.n	8002956 <_dtoa_r+0x9be>
 800294a:	4631      	mov	r1, r6
 800294c:	463a      	mov	r2, r7
 800294e:	4628      	mov	r0, r5
 8002950:	f000 fc40 	bl	80031d4 <__lshift>
 8002954:	4606      	mov	r6, r0
 8002956:	f1b8 0f00 	cmp.w	r8, #0
 800295a:	d05c      	beq.n	8002a16 <_dtoa_r+0xa7e>
 800295c:	4628      	mov	r0, r5
 800295e:	6871      	ldr	r1, [r6, #4]
 8002960:	f000 fa2a 	bl	8002db8 <_Balloc>
 8002964:	4607      	mov	r7, r0
 8002966:	b928      	cbnz	r0, 8002974 <_dtoa_r+0x9dc>
 8002968:	4602      	mov	r2, r0
 800296a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800296e:	4b7e      	ldr	r3, [pc, #504]	; (8002b68 <_dtoa_r+0xbd0>)
 8002970:	f7ff bb26 	b.w	8001fc0 <_dtoa_r+0x28>
 8002974:	6932      	ldr	r2, [r6, #16]
 8002976:	f106 010c 	add.w	r1, r6, #12
 800297a:	3202      	adds	r2, #2
 800297c:	0092      	lsls	r2, r2, #2
 800297e:	300c      	adds	r0, #12
 8002980:	f000 fa0c 	bl	8002d9c <memcpy>
 8002984:	2201      	movs	r2, #1
 8002986:	4639      	mov	r1, r7
 8002988:	4628      	mov	r0, r5
 800298a:	f000 fc23 	bl	80031d4 <__lshift>
 800298e:	46b0      	mov	r8, r6
 8002990:	4606      	mov	r6, r0
 8002992:	9b08      	ldr	r3, [sp, #32]
 8002994:	3301      	adds	r3, #1
 8002996:	9302      	str	r3, [sp, #8]
 8002998:	9b08      	ldr	r3, [sp, #32]
 800299a:	445b      	add	r3, fp
 800299c:	930a      	str	r3, [sp, #40]	; 0x28
 800299e:	9b04      	ldr	r3, [sp, #16]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	9309      	str	r3, [sp, #36]	; 0x24
 80029a6:	9b02      	ldr	r3, [sp, #8]
 80029a8:	4621      	mov	r1, r4
 80029aa:	4650      	mov	r0, sl
 80029ac:	f103 3bff 	add.w	fp, r3, #4294967295
 80029b0:	f7ff fa62 	bl	8001e78 <quorem>
 80029b4:	4603      	mov	r3, r0
 80029b6:	4641      	mov	r1, r8
 80029b8:	3330      	adds	r3, #48	; 0x30
 80029ba:	9004      	str	r0, [sp, #16]
 80029bc:	4650      	mov	r0, sl
 80029be:	930b      	str	r3, [sp, #44]	; 0x2c
 80029c0:	f000 fc74 	bl	80032ac <__mcmp>
 80029c4:	4632      	mov	r2, r6
 80029c6:	9006      	str	r0, [sp, #24]
 80029c8:	4621      	mov	r1, r4
 80029ca:	4628      	mov	r0, r5
 80029cc:	f000 fc8a 	bl	80032e4 <__mdiff>
 80029d0:	68c2      	ldr	r2, [r0, #12]
 80029d2:	4607      	mov	r7, r0
 80029d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80029d6:	bb02      	cbnz	r2, 8002a1a <_dtoa_r+0xa82>
 80029d8:	4601      	mov	r1, r0
 80029da:	4650      	mov	r0, sl
 80029dc:	f000 fc66 	bl	80032ac <__mcmp>
 80029e0:	4602      	mov	r2, r0
 80029e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80029e4:	4639      	mov	r1, r7
 80029e6:	4628      	mov	r0, r5
 80029e8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80029ec:	f000 fa24 	bl	8002e38 <_Bfree>
 80029f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80029f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80029f4:	9f02      	ldr	r7, [sp, #8]
 80029f6:	ea43 0102 	orr.w	r1, r3, r2
 80029fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029fc:	430b      	orrs	r3, r1
 80029fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002a00:	d10d      	bne.n	8002a1e <_dtoa_r+0xa86>
 8002a02:	2b39      	cmp	r3, #57	; 0x39
 8002a04:	d027      	beq.n	8002a56 <_dtoa_r+0xabe>
 8002a06:	9a06      	ldr	r2, [sp, #24]
 8002a08:	2a00      	cmp	r2, #0
 8002a0a:	dd01      	ble.n	8002a10 <_dtoa_r+0xa78>
 8002a0c:	9b04      	ldr	r3, [sp, #16]
 8002a0e:	3331      	adds	r3, #49	; 0x31
 8002a10:	f88b 3000 	strb.w	r3, [fp]
 8002a14:	e776      	b.n	8002904 <_dtoa_r+0x96c>
 8002a16:	4630      	mov	r0, r6
 8002a18:	e7b9      	b.n	800298e <_dtoa_r+0x9f6>
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	e7e2      	b.n	80029e4 <_dtoa_r+0xa4c>
 8002a1e:	9906      	ldr	r1, [sp, #24]
 8002a20:	2900      	cmp	r1, #0
 8002a22:	db04      	blt.n	8002a2e <_dtoa_r+0xa96>
 8002a24:	9822      	ldr	r0, [sp, #136]	; 0x88
 8002a26:	4301      	orrs	r1, r0
 8002a28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a2a:	4301      	orrs	r1, r0
 8002a2c:	d120      	bne.n	8002a70 <_dtoa_r+0xad8>
 8002a2e:	2a00      	cmp	r2, #0
 8002a30:	ddee      	ble.n	8002a10 <_dtoa_r+0xa78>
 8002a32:	4651      	mov	r1, sl
 8002a34:	2201      	movs	r2, #1
 8002a36:	4628      	mov	r0, r5
 8002a38:	9302      	str	r3, [sp, #8]
 8002a3a:	f000 fbcb 	bl	80031d4 <__lshift>
 8002a3e:	4621      	mov	r1, r4
 8002a40:	4682      	mov	sl, r0
 8002a42:	f000 fc33 	bl	80032ac <__mcmp>
 8002a46:	2800      	cmp	r0, #0
 8002a48:	9b02      	ldr	r3, [sp, #8]
 8002a4a:	dc02      	bgt.n	8002a52 <_dtoa_r+0xaba>
 8002a4c:	d1e0      	bne.n	8002a10 <_dtoa_r+0xa78>
 8002a4e:	07da      	lsls	r2, r3, #31
 8002a50:	d5de      	bpl.n	8002a10 <_dtoa_r+0xa78>
 8002a52:	2b39      	cmp	r3, #57	; 0x39
 8002a54:	d1da      	bne.n	8002a0c <_dtoa_r+0xa74>
 8002a56:	2339      	movs	r3, #57	; 0x39
 8002a58:	f88b 3000 	strb.w	r3, [fp]
 8002a5c:	463b      	mov	r3, r7
 8002a5e:	461f      	mov	r7, r3
 8002a60:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	2a39      	cmp	r2, #57	; 0x39
 8002a68:	d050      	beq.n	8002b0c <_dtoa_r+0xb74>
 8002a6a:	3201      	adds	r2, #1
 8002a6c:	701a      	strb	r2, [r3, #0]
 8002a6e:	e749      	b.n	8002904 <_dtoa_r+0x96c>
 8002a70:	2a00      	cmp	r2, #0
 8002a72:	dd03      	ble.n	8002a7c <_dtoa_r+0xae4>
 8002a74:	2b39      	cmp	r3, #57	; 0x39
 8002a76:	d0ee      	beq.n	8002a56 <_dtoa_r+0xabe>
 8002a78:	3301      	adds	r3, #1
 8002a7a:	e7c9      	b.n	8002a10 <_dtoa_r+0xa78>
 8002a7c:	9a02      	ldr	r2, [sp, #8]
 8002a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002a80:	f802 3c01 	strb.w	r3, [r2, #-1]
 8002a84:	428a      	cmp	r2, r1
 8002a86:	d02a      	beq.n	8002ade <_dtoa_r+0xb46>
 8002a88:	4651      	mov	r1, sl
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	220a      	movs	r2, #10
 8002a8e:	4628      	mov	r0, r5
 8002a90:	f000 f9f4 	bl	8002e7c <__multadd>
 8002a94:	45b0      	cmp	r8, r6
 8002a96:	4682      	mov	sl, r0
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	f04f 020a 	mov.w	r2, #10
 8002aa0:	4641      	mov	r1, r8
 8002aa2:	4628      	mov	r0, r5
 8002aa4:	d107      	bne.n	8002ab6 <_dtoa_r+0xb1e>
 8002aa6:	f000 f9e9 	bl	8002e7c <__multadd>
 8002aaa:	4680      	mov	r8, r0
 8002aac:	4606      	mov	r6, r0
 8002aae:	9b02      	ldr	r3, [sp, #8]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	9302      	str	r3, [sp, #8]
 8002ab4:	e777      	b.n	80029a6 <_dtoa_r+0xa0e>
 8002ab6:	f000 f9e1 	bl	8002e7c <__multadd>
 8002aba:	4631      	mov	r1, r6
 8002abc:	4680      	mov	r8, r0
 8002abe:	2300      	movs	r3, #0
 8002ac0:	220a      	movs	r2, #10
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	f000 f9da 	bl	8002e7c <__multadd>
 8002ac8:	4606      	mov	r6, r0
 8002aca:	e7f0      	b.n	8002aae <_dtoa_r+0xb16>
 8002acc:	f1bb 0f00 	cmp.w	fp, #0
 8002ad0:	bfcc      	ite	gt
 8002ad2:	465f      	movgt	r7, fp
 8002ad4:	2701      	movle	r7, #1
 8002ad6:	f04f 0800 	mov.w	r8, #0
 8002ada:	9a08      	ldr	r2, [sp, #32]
 8002adc:	4417      	add	r7, r2
 8002ade:	4651      	mov	r1, sl
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	4628      	mov	r0, r5
 8002ae4:	9302      	str	r3, [sp, #8]
 8002ae6:	f000 fb75 	bl	80031d4 <__lshift>
 8002aea:	4621      	mov	r1, r4
 8002aec:	4682      	mov	sl, r0
 8002aee:	f000 fbdd 	bl	80032ac <__mcmp>
 8002af2:	2800      	cmp	r0, #0
 8002af4:	dcb2      	bgt.n	8002a5c <_dtoa_r+0xac4>
 8002af6:	d102      	bne.n	8002afe <_dtoa_r+0xb66>
 8002af8:	9b02      	ldr	r3, [sp, #8]
 8002afa:	07db      	lsls	r3, r3, #31
 8002afc:	d4ae      	bmi.n	8002a5c <_dtoa_r+0xac4>
 8002afe:	463b      	mov	r3, r7
 8002b00:	461f      	mov	r7, r3
 8002b02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002b06:	2a30      	cmp	r2, #48	; 0x30
 8002b08:	d0fa      	beq.n	8002b00 <_dtoa_r+0xb68>
 8002b0a:	e6fb      	b.n	8002904 <_dtoa_r+0x96c>
 8002b0c:	9a08      	ldr	r2, [sp, #32]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d1a5      	bne.n	8002a5e <_dtoa_r+0xac6>
 8002b12:	2331      	movs	r3, #49	; 0x31
 8002b14:	f109 0901 	add.w	r9, r9, #1
 8002b18:	7013      	strb	r3, [r2, #0]
 8002b1a:	e6f3      	b.n	8002904 <_dtoa_r+0x96c>
 8002b1c:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <_dtoa_r+0xbd4>)
 8002b1e:	f7ff baa7 	b.w	8002070 <_dtoa_r+0xd8>
 8002b22:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f47f aa80 	bne.w	800202a <_dtoa_r+0x92>
 8002b2a:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <_dtoa_r+0xbd8>)
 8002b2c:	f7ff baa0 	b.w	8002070 <_dtoa_r+0xd8>
 8002b30:	f1bb 0f00 	cmp.w	fp, #0
 8002b34:	dc03      	bgt.n	8002b3e <_dtoa_r+0xba6>
 8002b36:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	f73f aecc 	bgt.w	80028d6 <_dtoa_r+0x93e>
 8002b3e:	9f08      	ldr	r7, [sp, #32]
 8002b40:	4621      	mov	r1, r4
 8002b42:	4650      	mov	r0, sl
 8002b44:	f7ff f998 	bl	8001e78 <quorem>
 8002b48:	9a08      	ldr	r2, [sp, #32]
 8002b4a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8002b4e:	f807 3b01 	strb.w	r3, [r7], #1
 8002b52:	1aba      	subs	r2, r7, r2
 8002b54:	4593      	cmp	fp, r2
 8002b56:	ddb9      	ble.n	8002acc <_dtoa_r+0xb34>
 8002b58:	4651      	mov	r1, sl
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	220a      	movs	r2, #10
 8002b5e:	4628      	mov	r0, r5
 8002b60:	f000 f98c 	bl	8002e7c <__multadd>
 8002b64:	4682      	mov	sl, r0
 8002b66:	e7eb      	b.n	8002b40 <_dtoa_r+0xba8>
 8002b68:	08004167 	.word	0x08004167
 8002b6c:	080040c0 	.word	0x080040c0
 8002b70:	080040e4 	.word	0x080040e4

08002b74 <std>:
 8002b74:	2300      	movs	r3, #0
 8002b76:	b510      	push	{r4, lr}
 8002b78:	4604      	mov	r4, r0
 8002b7a:	e9c0 3300 	strd	r3, r3, [r0]
 8002b7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b82:	6083      	str	r3, [r0, #8]
 8002b84:	8181      	strh	r1, [r0, #12]
 8002b86:	6643      	str	r3, [r0, #100]	; 0x64
 8002b88:	81c2      	strh	r2, [r0, #14]
 8002b8a:	6183      	str	r3, [r0, #24]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	2208      	movs	r2, #8
 8002b90:	305c      	adds	r0, #92	; 0x5c
 8002b92:	f7fe fcf1 	bl	8001578 <memset>
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <std+0x38>)
 8002b98:	6224      	str	r4, [r4, #32]
 8002b9a:	6263      	str	r3, [r4, #36]	; 0x24
 8002b9c:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <std+0x3c>)
 8002b9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ba0:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <std+0x40>)
 8002ba2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ba4:	4b04      	ldr	r3, [pc, #16]	; (8002bb8 <std+0x44>)
 8002ba6:	6323      	str	r3, [r4, #48]	; 0x30
 8002ba8:	bd10      	pop	{r4, pc}
 8002baa:	bf00      	nop
 8002bac:	080038f5 	.word	0x080038f5
 8002bb0:	08003917 	.word	0x08003917
 8002bb4:	0800394f 	.word	0x0800394f
 8002bb8:	08003973 	.word	0x08003973

08002bbc <_cleanup_r>:
 8002bbc:	4901      	ldr	r1, [pc, #4]	; (8002bc4 <_cleanup_r+0x8>)
 8002bbe:	f000 b8af 	b.w	8002d20 <_fwalk_reent>
 8002bc2:	bf00      	nop
 8002bc4:	08003c89 	.word	0x08003c89

08002bc8 <__sfmoreglue>:
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	2568      	movs	r5, #104	; 0x68
 8002bcc:	1e4a      	subs	r2, r1, #1
 8002bce:	4355      	muls	r5, r2
 8002bd0:	460e      	mov	r6, r1
 8002bd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002bd6:	f000 fccb 	bl	8003570 <_malloc_r>
 8002bda:	4604      	mov	r4, r0
 8002bdc:	b140      	cbz	r0, 8002bf0 <__sfmoreglue+0x28>
 8002bde:	2100      	movs	r1, #0
 8002be0:	e9c0 1600 	strd	r1, r6, [r0]
 8002be4:	300c      	adds	r0, #12
 8002be6:	60a0      	str	r0, [r4, #8]
 8002be8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002bec:	f7fe fcc4 	bl	8001578 <memset>
 8002bf0:	4620      	mov	r0, r4
 8002bf2:	bd70      	pop	{r4, r5, r6, pc}

08002bf4 <__sfp_lock_acquire>:
 8002bf4:	4801      	ldr	r0, [pc, #4]	; (8002bfc <__sfp_lock_acquire+0x8>)
 8002bf6:	f000 b8b8 	b.w	8002d6a <__retarget_lock_acquire_recursive>
 8002bfa:	bf00      	nop
 8002bfc:	2000020e 	.word	0x2000020e

08002c00 <__sfp_lock_release>:
 8002c00:	4801      	ldr	r0, [pc, #4]	; (8002c08 <__sfp_lock_release+0x8>)
 8002c02:	f000 b8b3 	b.w	8002d6c <__retarget_lock_release_recursive>
 8002c06:	bf00      	nop
 8002c08:	2000020e 	.word	0x2000020e

08002c0c <__sinit_lock_acquire>:
 8002c0c:	4801      	ldr	r0, [pc, #4]	; (8002c14 <__sinit_lock_acquire+0x8>)
 8002c0e:	f000 b8ac 	b.w	8002d6a <__retarget_lock_acquire_recursive>
 8002c12:	bf00      	nop
 8002c14:	20000209 	.word	0x20000209

08002c18 <__sinit_lock_release>:
 8002c18:	4801      	ldr	r0, [pc, #4]	; (8002c20 <__sinit_lock_release+0x8>)
 8002c1a:	f000 b8a7 	b.w	8002d6c <__retarget_lock_release_recursive>
 8002c1e:	bf00      	nop
 8002c20:	20000209 	.word	0x20000209

08002c24 <__sinit>:
 8002c24:	b510      	push	{r4, lr}
 8002c26:	4604      	mov	r4, r0
 8002c28:	f7ff fff0 	bl	8002c0c <__sinit_lock_acquire>
 8002c2c:	69a3      	ldr	r3, [r4, #24]
 8002c2e:	b11b      	cbz	r3, 8002c38 <__sinit+0x14>
 8002c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c34:	f7ff bff0 	b.w	8002c18 <__sinit_lock_release>
 8002c38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002c3c:	6523      	str	r3, [r4, #80]	; 0x50
 8002c3e:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <__sinit+0x68>)
 8002c40:	4a13      	ldr	r2, [pc, #76]	; (8002c90 <__sinit+0x6c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	62a2      	str	r2, [r4, #40]	; 0x28
 8002c46:	42a3      	cmp	r3, r4
 8002c48:	bf08      	it	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	4620      	mov	r0, r4
 8002c4e:	bf08      	it	eq
 8002c50:	61a3      	streq	r3, [r4, #24]
 8002c52:	f000 f81f 	bl	8002c94 <__sfp>
 8002c56:	6060      	str	r0, [r4, #4]
 8002c58:	4620      	mov	r0, r4
 8002c5a:	f000 f81b 	bl	8002c94 <__sfp>
 8002c5e:	60a0      	str	r0, [r4, #8]
 8002c60:	4620      	mov	r0, r4
 8002c62:	f000 f817 	bl	8002c94 <__sfp>
 8002c66:	2200      	movs	r2, #0
 8002c68:	2104      	movs	r1, #4
 8002c6a:	60e0      	str	r0, [r4, #12]
 8002c6c:	6860      	ldr	r0, [r4, #4]
 8002c6e:	f7ff ff81 	bl	8002b74 <std>
 8002c72:	2201      	movs	r2, #1
 8002c74:	2109      	movs	r1, #9
 8002c76:	68a0      	ldr	r0, [r4, #8]
 8002c78:	f7ff ff7c 	bl	8002b74 <std>
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	2112      	movs	r1, #18
 8002c80:	68e0      	ldr	r0, [r4, #12]
 8002c82:	f7ff ff77 	bl	8002b74 <std>
 8002c86:	2301      	movs	r3, #1
 8002c88:	61a3      	str	r3, [r4, #24]
 8002c8a:	e7d1      	b.n	8002c30 <__sinit+0xc>
 8002c8c:	080040ac 	.word	0x080040ac
 8002c90:	08002bbd 	.word	0x08002bbd

08002c94 <__sfp>:
 8002c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c96:	4607      	mov	r7, r0
 8002c98:	f7ff ffac 	bl	8002bf4 <__sfp_lock_acquire>
 8002c9c:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <__sfp+0x84>)
 8002c9e:	681e      	ldr	r6, [r3, #0]
 8002ca0:	69b3      	ldr	r3, [r6, #24]
 8002ca2:	b913      	cbnz	r3, 8002caa <__sfp+0x16>
 8002ca4:	4630      	mov	r0, r6
 8002ca6:	f7ff ffbd 	bl	8002c24 <__sinit>
 8002caa:	3648      	adds	r6, #72	; 0x48
 8002cac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	d503      	bpl.n	8002cbc <__sfp+0x28>
 8002cb4:	6833      	ldr	r3, [r6, #0]
 8002cb6:	b30b      	cbz	r3, 8002cfc <__sfp+0x68>
 8002cb8:	6836      	ldr	r6, [r6, #0]
 8002cba:	e7f7      	b.n	8002cac <__sfp+0x18>
 8002cbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002cc0:	b9d5      	cbnz	r5, 8002cf8 <__sfp+0x64>
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <__sfp+0x88>)
 8002cc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002cc8:	60e3      	str	r3, [r4, #12]
 8002cca:	6665      	str	r5, [r4, #100]	; 0x64
 8002ccc:	f000 f84c 	bl	8002d68 <__retarget_lock_init_recursive>
 8002cd0:	f7ff ff96 	bl	8002c00 <__sfp_lock_release>
 8002cd4:	2208      	movs	r2, #8
 8002cd6:	4629      	mov	r1, r5
 8002cd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002cdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002ce0:	6025      	str	r5, [r4, #0]
 8002ce2:	61a5      	str	r5, [r4, #24]
 8002ce4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002ce8:	f7fe fc46 	bl	8001578 <memset>
 8002cec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002cf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cf8:	3468      	adds	r4, #104	; 0x68
 8002cfa:	e7d9      	b.n	8002cb0 <__sfp+0x1c>
 8002cfc:	2104      	movs	r1, #4
 8002cfe:	4638      	mov	r0, r7
 8002d00:	f7ff ff62 	bl	8002bc8 <__sfmoreglue>
 8002d04:	4604      	mov	r4, r0
 8002d06:	6030      	str	r0, [r6, #0]
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d1d5      	bne.n	8002cb8 <__sfp+0x24>
 8002d0c:	f7ff ff78 	bl	8002c00 <__sfp_lock_release>
 8002d10:	230c      	movs	r3, #12
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	e7ee      	b.n	8002cf4 <__sfp+0x60>
 8002d16:	bf00      	nop
 8002d18:	080040ac 	.word	0x080040ac
 8002d1c:	ffff0001 	.word	0xffff0001

08002d20 <_fwalk_reent>:
 8002d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d24:	4606      	mov	r6, r0
 8002d26:	4688      	mov	r8, r1
 8002d28:	2700      	movs	r7, #0
 8002d2a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002d2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d32:	f1b9 0901 	subs.w	r9, r9, #1
 8002d36:	d505      	bpl.n	8002d44 <_fwalk_reent+0x24>
 8002d38:	6824      	ldr	r4, [r4, #0]
 8002d3a:	2c00      	cmp	r4, #0
 8002d3c:	d1f7      	bne.n	8002d2e <_fwalk_reent+0xe>
 8002d3e:	4638      	mov	r0, r7
 8002d40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d44:	89ab      	ldrh	r3, [r5, #12]
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d907      	bls.n	8002d5a <_fwalk_reent+0x3a>
 8002d4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	d003      	beq.n	8002d5a <_fwalk_reent+0x3a>
 8002d52:	4629      	mov	r1, r5
 8002d54:	4630      	mov	r0, r6
 8002d56:	47c0      	blx	r8
 8002d58:	4307      	orrs	r7, r0
 8002d5a:	3568      	adds	r5, #104	; 0x68
 8002d5c:	e7e9      	b.n	8002d32 <_fwalk_reent+0x12>
	...

08002d60 <_localeconv_r>:
 8002d60:	4800      	ldr	r0, [pc, #0]	; (8002d64 <_localeconv_r+0x4>)
 8002d62:	4770      	bx	lr
 8002d64:	20000154 	.word	0x20000154

08002d68 <__retarget_lock_init_recursive>:
 8002d68:	4770      	bx	lr

08002d6a <__retarget_lock_acquire_recursive>:
 8002d6a:	4770      	bx	lr

08002d6c <__retarget_lock_release_recursive>:
 8002d6c:	4770      	bx	lr
	...

08002d70 <malloc>:
 8002d70:	4b02      	ldr	r3, [pc, #8]	; (8002d7c <malloc+0xc>)
 8002d72:	4601      	mov	r1, r0
 8002d74:	6818      	ldr	r0, [r3, #0]
 8002d76:	f000 bbfb 	b.w	8003570 <_malloc_r>
 8002d7a:	bf00      	nop
 8002d7c:	20000000 	.word	0x20000000

08002d80 <memchr>:
 8002d80:	4603      	mov	r3, r0
 8002d82:	b510      	push	{r4, lr}
 8002d84:	b2c9      	uxtb	r1, r1
 8002d86:	4402      	add	r2, r0
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	d101      	bne.n	8002d92 <memchr+0x12>
 8002d8e:	2000      	movs	r0, #0
 8002d90:	e003      	b.n	8002d9a <memchr+0x1a>
 8002d92:	7804      	ldrb	r4, [r0, #0]
 8002d94:	3301      	adds	r3, #1
 8002d96:	428c      	cmp	r4, r1
 8002d98:	d1f6      	bne.n	8002d88 <memchr+0x8>
 8002d9a:	bd10      	pop	{r4, pc}

08002d9c <memcpy>:
 8002d9c:	440a      	add	r2, r1
 8002d9e:	4291      	cmp	r1, r2
 8002da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8002da4:	d100      	bne.n	8002da8 <memcpy+0xc>
 8002da6:	4770      	bx	lr
 8002da8:	b510      	push	{r4, lr}
 8002daa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dae:	4291      	cmp	r1, r2
 8002db0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002db4:	d1f9      	bne.n	8002daa <memcpy+0xe>
 8002db6:	bd10      	pop	{r4, pc}

08002db8 <_Balloc>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002dbc:	4604      	mov	r4, r0
 8002dbe:	460d      	mov	r5, r1
 8002dc0:	b976      	cbnz	r6, 8002de0 <_Balloc+0x28>
 8002dc2:	2010      	movs	r0, #16
 8002dc4:	f7ff ffd4 	bl	8002d70 <malloc>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	6260      	str	r0, [r4, #36]	; 0x24
 8002dcc:	b920      	cbnz	r0, 8002dd8 <_Balloc+0x20>
 8002dce:	2166      	movs	r1, #102	; 0x66
 8002dd0:	4b17      	ldr	r3, [pc, #92]	; (8002e30 <_Balloc+0x78>)
 8002dd2:	4818      	ldr	r0, [pc, #96]	; (8002e34 <_Balloc+0x7c>)
 8002dd4:	f000 fea4 	bl	8003b20 <__assert_func>
 8002dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8002ddc:	6006      	str	r6, [r0, #0]
 8002dde:	60c6      	str	r6, [r0, #12]
 8002de0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002de2:	68f3      	ldr	r3, [r6, #12]
 8002de4:	b183      	cbz	r3, 8002e08 <_Balloc+0x50>
 8002de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002dee:	b9b8      	cbnz	r0, 8002e20 <_Balloc+0x68>
 8002df0:	2101      	movs	r1, #1
 8002df2:	fa01 f605 	lsl.w	r6, r1, r5
 8002df6:	1d72      	adds	r2, r6, #5
 8002df8:	4620      	mov	r0, r4
 8002dfa:	0092      	lsls	r2, r2, #2
 8002dfc:	f000 fb5e 	bl	80034bc <_calloc_r>
 8002e00:	b160      	cbz	r0, 8002e1c <_Balloc+0x64>
 8002e02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8002e06:	e00e      	b.n	8002e26 <_Balloc+0x6e>
 8002e08:	2221      	movs	r2, #33	; 0x21
 8002e0a:	2104      	movs	r1, #4
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	f000 fb55 	bl	80034bc <_calloc_r>
 8002e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e14:	60f0      	str	r0, [r6, #12]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d1e4      	bne.n	8002de6 <_Balloc+0x2e>
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	bd70      	pop	{r4, r5, r6, pc}
 8002e20:	6802      	ldr	r2, [r0, #0]
 8002e22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8002e26:	2300      	movs	r3, #0
 8002e28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8002e2c:	e7f7      	b.n	8002e1e <_Balloc+0x66>
 8002e2e:	bf00      	nop
 8002e30:	080040f1 	.word	0x080040f1
 8002e34:	080041d8 	.word	0x080041d8

08002e38 <_Bfree>:
 8002e38:	b570      	push	{r4, r5, r6, lr}
 8002e3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002e3c:	4605      	mov	r5, r0
 8002e3e:	460c      	mov	r4, r1
 8002e40:	b976      	cbnz	r6, 8002e60 <_Bfree+0x28>
 8002e42:	2010      	movs	r0, #16
 8002e44:	f7ff ff94 	bl	8002d70 <malloc>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	6268      	str	r0, [r5, #36]	; 0x24
 8002e4c:	b920      	cbnz	r0, 8002e58 <_Bfree+0x20>
 8002e4e:	218a      	movs	r1, #138	; 0x8a
 8002e50:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <_Bfree+0x3c>)
 8002e52:	4809      	ldr	r0, [pc, #36]	; (8002e78 <_Bfree+0x40>)
 8002e54:	f000 fe64 	bl	8003b20 <__assert_func>
 8002e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8002e5c:	6006      	str	r6, [r0, #0]
 8002e5e:	60c6      	str	r6, [r0, #12]
 8002e60:	b13c      	cbz	r4, 8002e72 <_Bfree+0x3a>
 8002e62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e64:	6862      	ldr	r2, [r4, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002e6c:	6021      	str	r1, [r4, #0]
 8002e6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8002e72:	bd70      	pop	{r4, r5, r6, pc}
 8002e74:	080040f1 	.word	0x080040f1
 8002e78:	080041d8 	.word	0x080041d8

08002e7c <__multadd>:
 8002e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e80:	4698      	mov	r8, r3
 8002e82:	460c      	mov	r4, r1
 8002e84:	2300      	movs	r3, #0
 8002e86:	690e      	ldr	r6, [r1, #16]
 8002e88:	4607      	mov	r7, r0
 8002e8a:	f101 0014 	add.w	r0, r1, #20
 8002e8e:	6805      	ldr	r5, [r0, #0]
 8002e90:	3301      	adds	r3, #1
 8002e92:	b2a9      	uxth	r1, r5
 8002e94:	fb02 8101 	mla	r1, r2, r1, r8
 8002e98:	0c2d      	lsrs	r5, r5, #16
 8002e9a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8002e9e:	fb02 c505 	mla	r5, r2, r5, ip
 8002ea2:	b289      	uxth	r1, r1
 8002ea4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8002ea8:	429e      	cmp	r6, r3
 8002eaa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8002eae:	f840 1b04 	str.w	r1, [r0], #4
 8002eb2:	dcec      	bgt.n	8002e8e <__multadd+0x12>
 8002eb4:	f1b8 0f00 	cmp.w	r8, #0
 8002eb8:	d022      	beq.n	8002f00 <__multadd+0x84>
 8002eba:	68a3      	ldr	r3, [r4, #8]
 8002ebc:	42b3      	cmp	r3, r6
 8002ebe:	dc19      	bgt.n	8002ef4 <__multadd+0x78>
 8002ec0:	6861      	ldr	r1, [r4, #4]
 8002ec2:	4638      	mov	r0, r7
 8002ec4:	3101      	adds	r1, #1
 8002ec6:	f7ff ff77 	bl	8002db8 <_Balloc>
 8002eca:	4605      	mov	r5, r0
 8002ecc:	b928      	cbnz	r0, 8002eda <__multadd+0x5e>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	21b5      	movs	r1, #181	; 0xb5
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <__multadd+0x8c>)
 8002ed4:	480d      	ldr	r0, [pc, #52]	; (8002f0c <__multadd+0x90>)
 8002ed6:	f000 fe23 	bl	8003b20 <__assert_func>
 8002eda:	6922      	ldr	r2, [r4, #16]
 8002edc:	f104 010c 	add.w	r1, r4, #12
 8002ee0:	3202      	adds	r2, #2
 8002ee2:	0092      	lsls	r2, r2, #2
 8002ee4:	300c      	adds	r0, #12
 8002ee6:	f7ff ff59 	bl	8002d9c <memcpy>
 8002eea:	4621      	mov	r1, r4
 8002eec:	4638      	mov	r0, r7
 8002eee:	f7ff ffa3 	bl	8002e38 <_Bfree>
 8002ef2:	462c      	mov	r4, r5
 8002ef4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8002ef8:	3601      	adds	r6, #1
 8002efa:	f8c3 8014 	str.w	r8, [r3, #20]
 8002efe:	6126      	str	r6, [r4, #16]
 8002f00:	4620      	mov	r0, r4
 8002f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f06:	bf00      	nop
 8002f08:	08004167 	.word	0x08004167
 8002f0c:	080041d8 	.word	0x080041d8

08002f10 <__hi0bits>:
 8002f10:	0c02      	lsrs	r2, r0, #16
 8002f12:	0412      	lsls	r2, r2, #16
 8002f14:	4603      	mov	r3, r0
 8002f16:	b9ca      	cbnz	r2, 8002f4c <__hi0bits+0x3c>
 8002f18:	0403      	lsls	r3, r0, #16
 8002f1a:	2010      	movs	r0, #16
 8002f1c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8002f20:	bf04      	itt	eq
 8002f22:	021b      	lsleq	r3, r3, #8
 8002f24:	3008      	addeq	r0, #8
 8002f26:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8002f2a:	bf04      	itt	eq
 8002f2c:	011b      	lsleq	r3, r3, #4
 8002f2e:	3004      	addeq	r0, #4
 8002f30:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8002f34:	bf04      	itt	eq
 8002f36:	009b      	lsleq	r3, r3, #2
 8002f38:	3002      	addeq	r0, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	db05      	blt.n	8002f4a <__hi0bits+0x3a>
 8002f3e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8002f42:	f100 0001 	add.w	r0, r0, #1
 8002f46:	bf08      	it	eq
 8002f48:	2020      	moveq	r0, #32
 8002f4a:	4770      	bx	lr
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	e7e5      	b.n	8002f1c <__hi0bits+0xc>

08002f50 <__lo0bits>:
 8002f50:	6803      	ldr	r3, [r0, #0]
 8002f52:	4602      	mov	r2, r0
 8002f54:	f013 0007 	ands.w	r0, r3, #7
 8002f58:	d00b      	beq.n	8002f72 <__lo0bits+0x22>
 8002f5a:	07d9      	lsls	r1, r3, #31
 8002f5c:	d422      	bmi.n	8002fa4 <__lo0bits+0x54>
 8002f5e:	0798      	lsls	r0, r3, #30
 8002f60:	bf49      	itett	mi
 8002f62:	085b      	lsrmi	r3, r3, #1
 8002f64:	089b      	lsrpl	r3, r3, #2
 8002f66:	2001      	movmi	r0, #1
 8002f68:	6013      	strmi	r3, [r2, #0]
 8002f6a:	bf5c      	itt	pl
 8002f6c:	2002      	movpl	r0, #2
 8002f6e:	6013      	strpl	r3, [r2, #0]
 8002f70:	4770      	bx	lr
 8002f72:	b299      	uxth	r1, r3
 8002f74:	b909      	cbnz	r1, 8002f7a <__lo0bits+0x2a>
 8002f76:	2010      	movs	r0, #16
 8002f78:	0c1b      	lsrs	r3, r3, #16
 8002f7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002f7e:	bf04      	itt	eq
 8002f80:	0a1b      	lsreq	r3, r3, #8
 8002f82:	3008      	addeq	r0, #8
 8002f84:	0719      	lsls	r1, r3, #28
 8002f86:	bf04      	itt	eq
 8002f88:	091b      	lsreq	r3, r3, #4
 8002f8a:	3004      	addeq	r0, #4
 8002f8c:	0799      	lsls	r1, r3, #30
 8002f8e:	bf04      	itt	eq
 8002f90:	089b      	lsreq	r3, r3, #2
 8002f92:	3002      	addeq	r0, #2
 8002f94:	07d9      	lsls	r1, r3, #31
 8002f96:	d403      	bmi.n	8002fa0 <__lo0bits+0x50>
 8002f98:	085b      	lsrs	r3, r3, #1
 8002f9a:	f100 0001 	add.w	r0, r0, #1
 8002f9e:	d003      	beq.n	8002fa8 <__lo0bits+0x58>
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4770      	bx	lr
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	4770      	bx	lr
 8002fa8:	2020      	movs	r0, #32
 8002faa:	4770      	bx	lr

08002fac <__i2b>:
 8002fac:	b510      	push	{r4, lr}
 8002fae:	460c      	mov	r4, r1
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	f7ff ff01 	bl	8002db8 <_Balloc>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	b928      	cbnz	r0, 8002fc6 <__i2b+0x1a>
 8002fba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8002fbe:	4b04      	ldr	r3, [pc, #16]	; (8002fd0 <__i2b+0x24>)
 8002fc0:	4804      	ldr	r0, [pc, #16]	; (8002fd4 <__i2b+0x28>)
 8002fc2:	f000 fdad 	bl	8003b20 <__assert_func>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	6144      	str	r4, [r0, #20]
 8002fca:	6103      	str	r3, [r0, #16]
 8002fcc:	bd10      	pop	{r4, pc}
 8002fce:	bf00      	nop
 8002fd0:	08004167 	.word	0x08004167
 8002fd4:	080041d8 	.word	0x080041d8

08002fd8 <__multiply>:
 8002fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fdc:	4614      	mov	r4, r2
 8002fde:	690a      	ldr	r2, [r1, #16]
 8002fe0:	6923      	ldr	r3, [r4, #16]
 8002fe2:	460d      	mov	r5, r1
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	bfbe      	ittt	lt
 8002fe8:	460b      	movlt	r3, r1
 8002fea:	4625      	movlt	r5, r4
 8002fec:	461c      	movlt	r4, r3
 8002fee:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8002ff2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8002ff6:	68ab      	ldr	r3, [r5, #8]
 8002ff8:	6869      	ldr	r1, [r5, #4]
 8002ffa:	eb0a 0709 	add.w	r7, sl, r9
 8002ffe:	42bb      	cmp	r3, r7
 8003000:	b085      	sub	sp, #20
 8003002:	bfb8      	it	lt
 8003004:	3101      	addlt	r1, #1
 8003006:	f7ff fed7 	bl	8002db8 <_Balloc>
 800300a:	b930      	cbnz	r0, 800301a <__multiply+0x42>
 800300c:	4602      	mov	r2, r0
 800300e:	f240 115d 	movw	r1, #349	; 0x15d
 8003012:	4b41      	ldr	r3, [pc, #260]	; (8003118 <__multiply+0x140>)
 8003014:	4841      	ldr	r0, [pc, #260]	; (800311c <__multiply+0x144>)
 8003016:	f000 fd83 	bl	8003b20 <__assert_func>
 800301a:	f100 0614 	add.w	r6, r0, #20
 800301e:	4633      	mov	r3, r6
 8003020:	2200      	movs	r2, #0
 8003022:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8003026:	4543      	cmp	r3, r8
 8003028:	d31e      	bcc.n	8003068 <__multiply+0x90>
 800302a:	f105 0c14 	add.w	ip, r5, #20
 800302e:	f104 0314 	add.w	r3, r4, #20
 8003032:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8003036:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800303a:	9202      	str	r2, [sp, #8]
 800303c:	ebac 0205 	sub.w	r2, ip, r5
 8003040:	3a15      	subs	r2, #21
 8003042:	f022 0203 	bic.w	r2, r2, #3
 8003046:	3204      	adds	r2, #4
 8003048:	f105 0115 	add.w	r1, r5, #21
 800304c:	458c      	cmp	ip, r1
 800304e:	bf38      	it	cc
 8003050:	2204      	movcc	r2, #4
 8003052:	9201      	str	r2, [sp, #4]
 8003054:	9a02      	ldr	r2, [sp, #8]
 8003056:	9303      	str	r3, [sp, #12]
 8003058:	429a      	cmp	r2, r3
 800305a:	d808      	bhi.n	800306e <__multiply+0x96>
 800305c:	2f00      	cmp	r7, #0
 800305e:	dc55      	bgt.n	800310c <__multiply+0x134>
 8003060:	6107      	str	r7, [r0, #16]
 8003062:	b005      	add	sp, #20
 8003064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003068:	f843 2b04 	str.w	r2, [r3], #4
 800306c:	e7db      	b.n	8003026 <__multiply+0x4e>
 800306e:	f8b3 a000 	ldrh.w	sl, [r3]
 8003072:	f1ba 0f00 	cmp.w	sl, #0
 8003076:	d020      	beq.n	80030ba <__multiply+0xe2>
 8003078:	46b1      	mov	r9, r6
 800307a:	2200      	movs	r2, #0
 800307c:	f105 0e14 	add.w	lr, r5, #20
 8003080:	f85e 4b04 	ldr.w	r4, [lr], #4
 8003084:	f8d9 b000 	ldr.w	fp, [r9]
 8003088:	b2a1      	uxth	r1, r4
 800308a:	fa1f fb8b 	uxth.w	fp, fp
 800308e:	fb0a b101 	mla	r1, sl, r1, fp
 8003092:	4411      	add	r1, r2
 8003094:	f8d9 2000 	ldr.w	r2, [r9]
 8003098:	0c24      	lsrs	r4, r4, #16
 800309a:	0c12      	lsrs	r2, r2, #16
 800309c:	fb0a 2404 	mla	r4, sl, r4, r2
 80030a0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80030a4:	b289      	uxth	r1, r1
 80030a6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80030aa:	45f4      	cmp	ip, lr
 80030ac:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80030b0:	f849 1b04 	str.w	r1, [r9], #4
 80030b4:	d8e4      	bhi.n	8003080 <__multiply+0xa8>
 80030b6:	9901      	ldr	r1, [sp, #4]
 80030b8:	5072      	str	r2, [r6, r1]
 80030ba:	9a03      	ldr	r2, [sp, #12]
 80030bc:	3304      	adds	r3, #4
 80030be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80030c2:	f1b9 0f00 	cmp.w	r9, #0
 80030c6:	d01f      	beq.n	8003108 <__multiply+0x130>
 80030c8:	46b6      	mov	lr, r6
 80030ca:	f04f 0a00 	mov.w	sl, #0
 80030ce:	6834      	ldr	r4, [r6, #0]
 80030d0:	f105 0114 	add.w	r1, r5, #20
 80030d4:	880a      	ldrh	r2, [r1, #0]
 80030d6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80030da:	b2a4      	uxth	r4, r4
 80030dc:	fb09 b202 	mla	r2, r9, r2, fp
 80030e0:	4492      	add	sl, r2
 80030e2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80030e6:	f84e 4b04 	str.w	r4, [lr], #4
 80030ea:	f851 4b04 	ldr.w	r4, [r1], #4
 80030ee:	f8be 2000 	ldrh.w	r2, [lr]
 80030f2:	0c24      	lsrs	r4, r4, #16
 80030f4:	fb09 2404 	mla	r4, r9, r4, r2
 80030f8:	458c      	cmp	ip, r1
 80030fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80030fe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8003102:	d8e7      	bhi.n	80030d4 <__multiply+0xfc>
 8003104:	9a01      	ldr	r2, [sp, #4]
 8003106:	50b4      	str	r4, [r6, r2]
 8003108:	3604      	adds	r6, #4
 800310a:	e7a3      	b.n	8003054 <__multiply+0x7c>
 800310c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1a5      	bne.n	8003060 <__multiply+0x88>
 8003114:	3f01      	subs	r7, #1
 8003116:	e7a1      	b.n	800305c <__multiply+0x84>
 8003118:	08004167 	.word	0x08004167
 800311c:	080041d8 	.word	0x080041d8

08003120 <__pow5mult>:
 8003120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003124:	4615      	mov	r5, r2
 8003126:	f012 0203 	ands.w	r2, r2, #3
 800312a:	4606      	mov	r6, r0
 800312c:	460f      	mov	r7, r1
 800312e:	d007      	beq.n	8003140 <__pow5mult+0x20>
 8003130:	4c25      	ldr	r4, [pc, #148]	; (80031c8 <__pow5mult+0xa8>)
 8003132:	3a01      	subs	r2, #1
 8003134:	2300      	movs	r3, #0
 8003136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800313a:	f7ff fe9f 	bl	8002e7c <__multadd>
 800313e:	4607      	mov	r7, r0
 8003140:	10ad      	asrs	r5, r5, #2
 8003142:	d03d      	beq.n	80031c0 <__pow5mult+0xa0>
 8003144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003146:	b97c      	cbnz	r4, 8003168 <__pow5mult+0x48>
 8003148:	2010      	movs	r0, #16
 800314a:	f7ff fe11 	bl	8002d70 <malloc>
 800314e:	4602      	mov	r2, r0
 8003150:	6270      	str	r0, [r6, #36]	; 0x24
 8003152:	b928      	cbnz	r0, 8003160 <__pow5mult+0x40>
 8003154:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8003158:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <__pow5mult+0xac>)
 800315a:	481d      	ldr	r0, [pc, #116]	; (80031d0 <__pow5mult+0xb0>)
 800315c:	f000 fce0 	bl	8003b20 <__assert_func>
 8003160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003164:	6004      	str	r4, [r0, #0]
 8003166:	60c4      	str	r4, [r0, #12]
 8003168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800316c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003170:	b94c      	cbnz	r4, 8003186 <__pow5mult+0x66>
 8003172:	f240 2171 	movw	r1, #625	; 0x271
 8003176:	4630      	mov	r0, r6
 8003178:	f7ff ff18 	bl	8002fac <__i2b>
 800317c:	2300      	movs	r3, #0
 800317e:	4604      	mov	r4, r0
 8003180:	f8c8 0008 	str.w	r0, [r8, #8]
 8003184:	6003      	str	r3, [r0, #0]
 8003186:	f04f 0900 	mov.w	r9, #0
 800318a:	07eb      	lsls	r3, r5, #31
 800318c:	d50a      	bpl.n	80031a4 <__pow5mult+0x84>
 800318e:	4639      	mov	r1, r7
 8003190:	4622      	mov	r2, r4
 8003192:	4630      	mov	r0, r6
 8003194:	f7ff ff20 	bl	8002fd8 <__multiply>
 8003198:	4680      	mov	r8, r0
 800319a:	4639      	mov	r1, r7
 800319c:	4630      	mov	r0, r6
 800319e:	f7ff fe4b 	bl	8002e38 <_Bfree>
 80031a2:	4647      	mov	r7, r8
 80031a4:	106d      	asrs	r5, r5, #1
 80031a6:	d00b      	beq.n	80031c0 <__pow5mult+0xa0>
 80031a8:	6820      	ldr	r0, [r4, #0]
 80031aa:	b938      	cbnz	r0, 80031bc <__pow5mult+0x9c>
 80031ac:	4622      	mov	r2, r4
 80031ae:	4621      	mov	r1, r4
 80031b0:	4630      	mov	r0, r6
 80031b2:	f7ff ff11 	bl	8002fd8 <__multiply>
 80031b6:	6020      	str	r0, [r4, #0]
 80031b8:	f8c0 9000 	str.w	r9, [r0]
 80031bc:	4604      	mov	r4, r0
 80031be:	e7e4      	b.n	800318a <__pow5mult+0x6a>
 80031c0:	4638      	mov	r0, r7
 80031c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031c6:	bf00      	nop
 80031c8:	08004328 	.word	0x08004328
 80031cc:	080040f1 	.word	0x080040f1
 80031d0:	080041d8 	.word	0x080041d8

080031d4 <__lshift>:
 80031d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031d8:	460c      	mov	r4, r1
 80031da:	4607      	mov	r7, r0
 80031dc:	4691      	mov	r9, r2
 80031de:	6923      	ldr	r3, [r4, #16]
 80031e0:	6849      	ldr	r1, [r1, #4]
 80031e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80031e6:	68a3      	ldr	r3, [r4, #8]
 80031e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80031ec:	f108 0601 	add.w	r6, r8, #1
 80031f0:	42b3      	cmp	r3, r6
 80031f2:	db0b      	blt.n	800320c <__lshift+0x38>
 80031f4:	4638      	mov	r0, r7
 80031f6:	f7ff fddf 	bl	8002db8 <_Balloc>
 80031fa:	4605      	mov	r5, r0
 80031fc:	b948      	cbnz	r0, 8003212 <__lshift+0x3e>
 80031fe:	4602      	mov	r2, r0
 8003200:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003204:	4b27      	ldr	r3, [pc, #156]	; (80032a4 <__lshift+0xd0>)
 8003206:	4828      	ldr	r0, [pc, #160]	; (80032a8 <__lshift+0xd4>)
 8003208:	f000 fc8a 	bl	8003b20 <__assert_func>
 800320c:	3101      	adds	r1, #1
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	e7ee      	b.n	80031f0 <__lshift+0x1c>
 8003212:	2300      	movs	r3, #0
 8003214:	f100 0114 	add.w	r1, r0, #20
 8003218:	f100 0210 	add.w	r2, r0, #16
 800321c:	4618      	mov	r0, r3
 800321e:	4553      	cmp	r3, sl
 8003220:	db33      	blt.n	800328a <__lshift+0xb6>
 8003222:	6920      	ldr	r0, [r4, #16]
 8003224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003228:	f104 0314 	add.w	r3, r4, #20
 800322c:	f019 091f 	ands.w	r9, r9, #31
 8003230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003238:	d02b      	beq.n	8003292 <__lshift+0xbe>
 800323a:	468a      	mov	sl, r1
 800323c:	2200      	movs	r2, #0
 800323e:	f1c9 0e20 	rsb	lr, r9, #32
 8003242:	6818      	ldr	r0, [r3, #0]
 8003244:	fa00 f009 	lsl.w	r0, r0, r9
 8003248:	4302      	orrs	r2, r0
 800324a:	f84a 2b04 	str.w	r2, [sl], #4
 800324e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003252:	459c      	cmp	ip, r3
 8003254:	fa22 f20e 	lsr.w	r2, r2, lr
 8003258:	d8f3      	bhi.n	8003242 <__lshift+0x6e>
 800325a:	ebac 0304 	sub.w	r3, ip, r4
 800325e:	3b15      	subs	r3, #21
 8003260:	f023 0303 	bic.w	r3, r3, #3
 8003264:	3304      	adds	r3, #4
 8003266:	f104 0015 	add.w	r0, r4, #21
 800326a:	4584      	cmp	ip, r0
 800326c:	bf38      	it	cc
 800326e:	2304      	movcc	r3, #4
 8003270:	50ca      	str	r2, [r1, r3]
 8003272:	b10a      	cbz	r2, 8003278 <__lshift+0xa4>
 8003274:	f108 0602 	add.w	r6, r8, #2
 8003278:	3e01      	subs	r6, #1
 800327a:	4638      	mov	r0, r7
 800327c:	4621      	mov	r1, r4
 800327e:	612e      	str	r6, [r5, #16]
 8003280:	f7ff fdda 	bl	8002e38 <_Bfree>
 8003284:	4628      	mov	r0, r5
 8003286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800328a:	f842 0f04 	str.w	r0, [r2, #4]!
 800328e:	3301      	adds	r3, #1
 8003290:	e7c5      	b.n	800321e <__lshift+0x4a>
 8003292:	3904      	subs	r1, #4
 8003294:	f853 2b04 	ldr.w	r2, [r3], #4
 8003298:	459c      	cmp	ip, r3
 800329a:	f841 2f04 	str.w	r2, [r1, #4]!
 800329e:	d8f9      	bhi.n	8003294 <__lshift+0xc0>
 80032a0:	e7ea      	b.n	8003278 <__lshift+0xa4>
 80032a2:	bf00      	nop
 80032a4:	08004167 	.word	0x08004167
 80032a8:	080041d8 	.word	0x080041d8

080032ac <__mcmp>:
 80032ac:	4603      	mov	r3, r0
 80032ae:	690a      	ldr	r2, [r1, #16]
 80032b0:	6900      	ldr	r0, [r0, #16]
 80032b2:	b530      	push	{r4, r5, lr}
 80032b4:	1a80      	subs	r0, r0, r2
 80032b6:	d10d      	bne.n	80032d4 <__mcmp+0x28>
 80032b8:	3314      	adds	r3, #20
 80032ba:	3114      	adds	r1, #20
 80032bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80032c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80032c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80032c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80032cc:	4295      	cmp	r5, r2
 80032ce:	d002      	beq.n	80032d6 <__mcmp+0x2a>
 80032d0:	d304      	bcc.n	80032dc <__mcmp+0x30>
 80032d2:	2001      	movs	r0, #1
 80032d4:	bd30      	pop	{r4, r5, pc}
 80032d6:	42a3      	cmp	r3, r4
 80032d8:	d3f4      	bcc.n	80032c4 <__mcmp+0x18>
 80032da:	e7fb      	b.n	80032d4 <__mcmp+0x28>
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295
 80032e0:	e7f8      	b.n	80032d4 <__mcmp+0x28>
	...

080032e4 <__mdiff>:
 80032e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e8:	460c      	mov	r4, r1
 80032ea:	4606      	mov	r6, r0
 80032ec:	4611      	mov	r1, r2
 80032ee:	4620      	mov	r0, r4
 80032f0:	4692      	mov	sl, r2
 80032f2:	f7ff ffdb 	bl	80032ac <__mcmp>
 80032f6:	1e05      	subs	r5, r0, #0
 80032f8:	d111      	bne.n	800331e <__mdiff+0x3a>
 80032fa:	4629      	mov	r1, r5
 80032fc:	4630      	mov	r0, r6
 80032fe:	f7ff fd5b 	bl	8002db8 <_Balloc>
 8003302:	4602      	mov	r2, r0
 8003304:	b928      	cbnz	r0, 8003312 <__mdiff+0x2e>
 8003306:	f240 2132 	movw	r1, #562	; 0x232
 800330a:	4b3c      	ldr	r3, [pc, #240]	; (80033fc <__mdiff+0x118>)
 800330c:	483c      	ldr	r0, [pc, #240]	; (8003400 <__mdiff+0x11c>)
 800330e:	f000 fc07 	bl	8003b20 <__assert_func>
 8003312:	2301      	movs	r3, #1
 8003314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003318:	4610      	mov	r0, r2
 800331a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800331e:	bfa4      	itt	ge
 8003320:	4653      	movge	r3, sl
 8003322:	46a2      	movge	sl, r4
 8003324:	4630      	mov	r0, r6
 8003326:	f8da 1004 	ldr.w	r1, [sl, #4]
 800332a:	bfa6      	itte	ge
 800332c:	461c      	movge	r4, r3
 800332e:	2500      	movge	r5, #0
 8003330:	2501      	movlt	r5, #1
 8003332:	f7ff fd41 	bl	8002db8 <_Balloc>
 8003336:	4602      	mov	r2, r0
 8003338:	b918      	cbnz	r0, 8003342 <__mdiff+0x5e>
 800333a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800333e:	4b2f      	ldr	r3, [pc, #188]	; (80033fc <__mdiff+0x118>)
 8003340:	e7e4      	b.n	800330c <__mdiff+0x28>
 8003342:	f100 0814 	add.w	r8, r0, #20
 8003346:	f8da 7010 	ldr.w	r7, [sl, #16]
 800334a:	60c5      	str	r5, [r0, #12]
 800334c:	f04f 0c00 	mov.w	ip, #0
 8003350:	f10a 0514 	add.w	r5, sl, #20
 8003354:	f10a 0010 	add.w	r0, sl, #16
 8003358:	46c2      	mov	sl, r8
 800335a:	6926      	ldr	r6, [r4, #16]
 800335c:	f104 0914 	add.w	r9, r4, #20
 8003360:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8003364:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8003368:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800336c:	f859 3b04 	ldr.w	r3, [r9], #4
 8003370:	fa1f f18b 	uxth.w	r1, fp
 8003374:	4461      	add	r1, ip
 8003376:	fa1f fc83 	uxth.w	ip, r3
 800337a:	0c1b      	lsrs	r3, r3, #16
 800337c:	eba1 010c 	sub.w	r1, r1, ip
 8003380:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8003384:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8003388:	b289      	uxth	r1, r1
 800338a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800338e:	454e      	cmp	r6, r9
 8003390:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8003394:	f84a 3b04 	str.w	r3, [sl], #4
 8003398:	d8e6      	bhi.n	8003368 <__mdiff+0x84>
 800339a:	1b33      	subs	r3, r6, r4
 800339c:	3b15      	subs	r3, #21
 800339e:	f023 0303 	bic.w	r3, r3, #3
 80033a2:	3415      	adds	r4, #21
 80033a4:	3304      	adds	r3, #4
 80033a6:	42a6      	cmp	r6, r4
 80033a8:	bf38      	it	cc
 80033aa:	2304      	movcc	r3, #4
 80033ac:	441d      	add	r5, r3
 80033ae:	4443      	add	r3, r8
 80033b0:	461e      	mov	r6, r3
 80033b2:	462c      	mov	r4, r5
 80033b4:	4574      	cmp	r4, lr
 80033b6:	d30e      	bcc.n	80033d6 <__mdiff+0xf2>
 80033b8:	f10e 0103 	add.w	r1, lr, #3
 80033bc:	1b49      	subs	r1, r1, r5
 80033be:	f021 0103 	bic.w	r1, r1, #3
 80033c2:	3d03      	subs	r5, #3
 80033c4:	45ae      	cmp	lr, r5
 80033c6:	bf38      	it	cc
 80033c8:	2100      	movcc	r1, #0
 80033ca:	4419      	add	r1, r3
 80033cc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80033d0:	b18b      	cbz	r3, 80033f6 <__mdiff+0x112>
 80033d2:	6117      	str	r7, [r2, #16]
 80033d4:	e7a0      	b.n	8003318 <__mdiff+0x34>
 80033d6:	f854 8b04 	ldr.w	r8, [r4], #4
 80033da:	fa1f f188 	uxth.w	r1, r8
 80033de:	4461      	add	r1, ip
 80033e0:	1408      	asrs	r0, r1, #16
 80033e2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80033e6:	b289      	uxth	r1, r1
 80033e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80033ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80033f0:	f846 1b04 	str.w	r1, [r6], #4
 80033f4:	e7de      	b.n	80033b4 <__mdiff+0xd0>
 80033f6:	3f01      	subs	r7, #1
 80033f8:	e7e8      	b.n	80033cc <__mdiff+0xe8>
 80033fa:	bf00      	nop
 80033fc:	08004167 	.word	0x08004167
 8003400:	080041d8 	.word	0x080041d8

08003404 <__d2b>:
 8003404:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003408:	2101      	movs	r1, #1
 800340a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800340e:	4690      	mov	r8, r2
 8003410:	461d      	mov	r5, r3
 8003412:	f7ff fcd1 	bl	8002db8 <_Balloc>
 8003416:	4604      	mov	r4, r0
 8003418:	b930      	cbnz	r0, 8003428 <__d2b+0x24>
 800341a:	4602      	mov	r2, r0
 800341c:	f240 310a 	movw	r1, #778	; 0x30a
 8003420:	4b24      	ldr	r3, [pc, #144]	; (80034b4 <__d2b+0xb0>)
 8003422:	4825      	ldr	r0, [pc, #148]	; (80034b8 <__d2b+0xb4>)
 8003424:	f000 fb7c 	bl	8003b20 <__assert_func>
 8003428:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800342c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8003430:	bb2d      	cbnz	r5, 800347e <__d2b+0x7a>
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	f1b8 0300 	subs.w	r3, r8, #0
 8003438:	d026      	beq.n	8003488 <__d2b+0x84>
 800343a:	4668      	mov	r0, sp
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	f7ff fd87 	bl	8002f50 <__lo0bits>
 8003442:	9900      	ldr	r1, [sp, #0]
 8003444:	b1f0      	cbz	r0, 8003484 <__d2b+0x80>
 8003446:	9a01      	ldr	r2, [sp, #4]
 8003448:	f1c0 0320 	rsb	r3, r0, #32
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	430b      	orrs	r3, r1
 8003452:	40c2      	lsrs	r2, r0
 8003454:	6163      	str	r3, [r4, #20]
 8003456:	9201      	str	r2, [sp, #4]
 8003458:	9b01      	ldr	r3, [sp, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	bf14      	ite	ne
 800345e:	2102      	movne	r1, #2
 8003460:	2101      	moveq	r1, #1
 8003462:	61a3      	str	r3, [r4, #24]
 8003464:	6121      	str	r1, [r4, #16]
 8003466:	b1c5      	cbz	r5, 800349a <__d2b+0x96>
 8003468:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800346c:	4405      	add	r5, r0
 800346e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003472:	603d      	str	r5, [r7, #0]
 8003474:	6030      	str	r0, [r6, #0]
 8003476:	4620      	mov	r0, r4
 8003478:	b002      	add	sp, #8
 800347a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800347e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003482:	e7d6      	b.n	8003432 <__d2b+0x2e>
 8003484:	6161      	str	r1, [r4, #20]
 8003486:	e7e7      	b.n	8003458 <__d2b+0x54>
 8003488:	a801      	add	r0, sp, #4
 800348a:	f7ff fd61 	bl	8002f50 <__lo0bits>
 800348e:	2101      	movs	r1, #1
 8003490:	9b01      	ldr	r3, [sp, #4]
 8003492:	6121      	str	r1, [r4, #16]
 8003494:	6163      	str	r3, [r4, #20]
 8003496:	3020      	adds	r0, #32
 8003498:	e7e5      	b.n	8003466 <__d2b+0x62>
 800349a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800349e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80034a2:	6038      	str	r0, [r7, #0]
 80034a4:	6918      	ldr	r0, [r3, #16]
 80034a6:	f7ff fd33 	bl	8002f10 <__hi0bits>
 80034aa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80034ae:	6031      	str	r1, [r6, #0]
 80034b0:	e7e1      	b.n	8003476 <__d2b+0x72>
 80034b2:	bf00      	nop
 80034b4:	08004167 	.word	0x08004167
 80034b8:	080041d8 	.word	0x080041d8

080034bc <_calloc_r>:
 80034bc:	b538      	push	{r3, r4, r5, lr}
 80034be:	fb02 f501 	mul.w	r5, r2, r1
 80034c2:	4629      	mov	r1, r5
 80034c4:	f000 f854 	bl	8003570 <_malloc_r>
 80034c8:	4604      	mov	r4, r0
 80034ca:	b118      	cbz	r0, 80034d4 <_calloc_r+0x18>
 80034cc:	462a      	mov	r2, r5
 80034ce:	2100      	movs	r1, #0
 80034d0:	f7fe f852 	bl	8001578 <memset>
 80034d4:	4620      	mov	r0, r4
 80034d6:	bd38      	pop	{r3, r4, r5, pc}

080034d8 <_free_r>:
 80034d8:	b538      	push	{r3, r4, r5, lr}
 80034da:	4605      	mov	r5, r0
 80034dc:	2900      	cmp	r1, #0
 80034de:	d043      	beq.n	8003568 <_free_r+0x90>
 80034e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034e4:	1f0c      	subs	r4, r1, #4
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	bfb8      	it	lt
 80034ea:	18e4      	addlt	r4, r4, r3
 80034ec:	f000 fca2 	bl	8003e34 <__malloc_lock>
 80034f0:	4a1e      	ldr	r2, [pc, #120]	; (800356c <_free_r+0x94>)
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	4610      	mov	r0, r2
 80034f6:	b933      	cbnz	r3, 8003506 <_free_r+0x2e>
 80034f8:	6063      	str	r3, [r4, #4]
 80034fa:	6014      	str	r4, [r2, #0]
 80034fc:	4628      	mov	r0, r5
 80034fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003502:	f000 bc9d 	b.w	8003e40 <__malloc_unlock>
 8003506:	42a3      	cmp	r3, r4
 8003508:	d90a      	bls.n	8003520 <_free_r+0x48>
 800350a:	6821      	ldr	r1, [r4, #0]
 800350c:	1862      	adds	r2, r4, r1
 800350e:	4293      	cmp	r3, r2
 8003510:	bf01      	itttt	eq
 8003512:	681a      	ldreq	r2, [r3, #0]
 8003514:	685b      	ldreq	r3, [r3, #4]
 8003516:	1852      	addeq	r2, r2, r1
 8003518:	6022      	streq	r2, [r4, #0]
 800351a:	6063      	str	r3, [r4, #4]
 800351c:	6004      	str	r4, [r0, #0]
 800351e:	e7ed      	b.n	80034fc <_free_r+0x24>
 8003520:	461a      	mov	r2, r3
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	b10b      	cbz	r3, 800352a <_free_r+0x52>
 8003526:	42a3      	cmp	r3, r4
 8003528:	d9fa      	bls.n	8003520 <_free_r+0x48>
 800352a:	6811      	ldr	r1, [r2, #0]
 800352c:	1850      	adds	r0, r2, r1
 800352e:	42a0      	cmp	r0, r4
 8003530:	d10b      	bne.n	800354a <_free_r+0x72>
 8003532:	6820      	ldr	r0, [r4, #0]
 8003534:	4401      	add	r1, r0
 8003536:	1850      	adds	r0, r2, r1
 8003538:	4283      	cmp	r3, r0
 800353a:	6011      	str	r1, [r2, #0]
 800353c:	d1de      	bne.n	80034fc <_free_r+0x24>
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4401      	add	r1, r0
 8003544:	6011      	str	r1, [r2, #0]
 8003546:	6053      	str	r3, [r2, #4]
 8003548:	e7d8      	b.n	80034fc <_free_r+0x24>
 800354a:	d902      	bls.n	8003552 <_free_r+0x7a>
 800354c:	230c      	movs	r3, #12
 800354e:	602b      	str	r3, [r5, #0]
 8003550:	e7d4      	b.n	80034fc <_free_r+0x24>
 8003552:	6820      	ldr	r0, [r4, #0]
 8003554:	1821      	adds	r1, r4, r0
 8003556:	428b      	cmp	r3, r1
 8003558:	bf01      	itttt	eq
 800355a:	6819      	ldreq	r1, [r3, #0]
 800355c:	685b      	ldreq	r3, [r3, #4]
 800355e:	1809      	addeq	r1, r1, r0
 8003560:	6021      	streq	r1, [r4, #0]
 8003562:	6063      	str	r3, [r4, #4]
 8003564:	6054      	str	r4, [r2, #4]
 8003566:	e7c9      	b.n	80034fc <_free_r+0x24>
 8003568:	bd38      	pop	{r3, r4, r5, pc}
 800356a:	bf00      	nop
 800356c:	200001f4 	.word	0x200001f4

08003570 <_malloc_r>:
 8003570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003572:	1ccd      	adds	r5, r1, #3
 8003574:	f025 0503 	bic.w	r5, r5, #3
 8003578:	3508      	adds	r5, #8
 800357a:	2d0c      	cmp	r5, #12
 800357c:	bf38      	it	cc
 800357e:	250c      	movcc	r5, #12
 8003580:	2d00      	cmp	r5, #0
 8003582:	4606      	mov	r6, r0
 8003584:	db01      	blt.n	800358a <_malloc_r+0x1a>
 8003586:	42a9      	cmp	r1, r5
 8003588:	d903      	bls.n	8003592 <_malloc_r+0x22>
 800358a:	230c      	movs	r3, #12
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	2000      	movs	r0, #0
 8003590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003592:	f000 fc4f 	bl	8003e34 <__malloc_lock>
 8003596:	4921      	ldr	r1, [pc, #132]	; (800361c <_malloc_r+0xac>)
 8003598:	680a      	ldr	r2, [r1, #0]
 800359a:	4614      	mov	r4, r2
 800359c:	b99c      	cbnz	r4, 80035c6 <_malloc_r+0x56>
 800359e:	4f20      	ldr	r7, [pc, #128]	; (8003620 <_malloc_r+0xb0>)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	b923      	cbnz	r3, 80035ae <_malloc_r+0x3e>
 80035a4:	4621      	mov	r1, r4
 80035a6:	4630      	mov	r0, r6
 80035a8:	f000 f994 	bl	80038d4 <_sbrk_r>
 80035ac:	6038      	str	r0, [r7, #0]
 80035ae:	4629      	mov	r1, r5
 80035b0:	4630      	mov	r0, r6
 80035b2:	f000 f98f 	bl	80038d4 <_sbrk_r>
 80035b6:	1c43      	adds	r3, r0, #1
 80035b8:	d123      	bne.n	8003602 <_malloc_r+0x92>
 80035ba:	230c      	movs	r3, #12
 80035bc:	4630      	mov	r0, r6
 80035be:	6033      	str	r3, [r6, #0]
 80035c0:	f000 fc3e 	bl	8003e40 <__malloc_unlock>
 80035c4:	e7e3      	b.n	800358e <_malloc_r+0x1e>
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	1b5b      	subs	r3, r3, r5
 80035ca:	d417      	bmi.n	80035fc <_malloc_r+0x8c>
 80035cc:	2b0b      	cmp	r3, #11
 80035ce:	d903      	bls.n	80035d8 <_malloc_r+0x68>
 80035d0:	6023      	str	r3, [r4, #0]
 80035d2:	441c      	add	r4, r3
 80035d4:	6025      	str	r5, [r4, #0]
 80035d6:	e004      	b.n	80035e2 <_malloc_r+0x72>
 80035d8:	6863      	ldr	r3, [r4, #4]
 80035da:	42a2      	cmp	r2, r4
 80035dc:	bf0c      	ite	eq
 80035de:	600b      	streq	r3, [r1, #0]
 80035e0:	6053      	strne	r3, [r2, #4]
 80035e2:	4630      	mov	r0, r6
 80035e4:	f000 fc2c 	bl	8003e40 <__malloc_unlock>
 80035e8:	f104 000b 	add.w	r0, r4, #11
 80035ec:	1d23      	adds	r3, r4, #4
 80035ee:	f020 0007 	bic.w	r0, r0, #7
 80035f2:	1ac2      	subs	r2, r0, r3
 80035f4:	d0cc      	beq.n	8003590 <_malloc_r+0x20>
 80035f6:	1a1b      	subs	r3, r3, r0
 80035f8:	50a3      	str	r3, [r4, r2]
 80035fa:	e7c9      	b.n	8003590 <_malloc_r+0x20>
 80035fc:	4622      	mov	r2, r4
 80035fe:	6864      	ldr	r4, [r4, #4]
 8003600:	e7cc      	b.n	800359c <_malloc_r+0x2c>
 8003602:	1cc4      	adds	r4, r0, #3
 8003604:	f024 0403 	bic.w	r4, r4, #3
 8003608:	42a0      	cmp	r0, r4
 800360a:	d0e3      	beq.n	80035d4 <_malloc_r+0x64>
 800360c:	1a21      	subs	r1, r4, r0
 800360e:	4630      	mov	r0, r6
 8003610:	f000 f960 	bl	80038d4 <_sbrk_r>
 8003614:	3001      	adds	r0, #1
 8003616:	d1dd      	bne.n	80035d4 <_malloc_r+0x64>
 8003618:	e7cf      	b.n	80035ba <_malloc_r+0x4a>
 800361a:	bf00      	nop
 800361c:	200001f4 	.word	0x200001f4
 8003620:	200001f8 	.word	0x200001f8

08003624 <__sfputc_r>:
 8003624:	6893      	ldr	r3, [r2, #8]
 8003626:	b410      	push	{r4}
 8003628:	3b01      	subs	r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	6093      	str	r3, [r2, #8]
 800362e:	da07      	bge.n	8003640 <__sfputc_r+0x1c>
 8003630:	6994      	ldr	r4, [r2, #24]
 8003632:	42a3      	cmp	r3, r4
 8003634:	db01      	blt.n	800363a <__sfputc_r+0x16>
 8003636:	290a      	cmp	r1, #10
 8003638:	d102      	bne.n	8003640 <__sfputc_r+0x1c>
 800363a:	bc10      	pop	{r4}
 800363c:	f000 b99e 	b.w	800397c <__swbuf_r>
 8003640:	6813      	ldr	r3, [r2, #0]
 8003642:	1c58      	adds	r0, r3, #1
 8003644:	6010      	str	r0, [r2, #0]
 8003646:	7019      	strb	r1, [r3, #0]
 8003648:	4608      	mov	r0, r1
 800364a:	bc10      	pop	{r4}
 800364c:	4770      	bx	lr

0800364e <__sfputs_r>:
 800364e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003650:	4606      	mov	r6, r0
 8003652:	460f      	mov	r7, r1
 8003654:	4614      	mov	r4, r2
 8003656:	18d5      	adds	r5, r2, r3
 8003658:	42ac      	cmp	r4, r5
 800365a:	d101      	bne.n	8003660 <__sfputs_r+0x12>
 800365c:	2000      	movs	r0, #0
 800365e:	e007      	b.n	8003670 <__sfputs_r+0x22>
 8003660:	463a      	mov	r2, r7
 8003662:	4630      	mov	r0, r6
 8003664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003668:	f7ff ffdc 	bl	8003624 <__sfputc_r>
 800366c:	1c43      	adds	r3, r0, #1
 800366e:	d1f3      	bne.n	8003658 <__sfputs_r+0xa>
 8003670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003674 <_vfiprintf_r>:
 8003674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003678:	460d      	mov	r5, r1
 800367a:	4614      	mov	r4, r2
 800367c:	4698      	mov	r8, r3
 800367e:	4606      	mov	r6, r0
 8003680:	b09d      	sub	sp, #116	; 0x74
 8003682:	b118      	cbz	r0, 800368c <_vfiprintf_r+0x18>
 8003684:	6983      	ldr	r3, [r0, #24]
 8003686:	b90b      	cbnz	r3, 800368c <_vfiprintf_r+0x18>
 8003688:	f7ff facc 	bl	8002c24 <__sinit>
 800368c:	4b89      	ldr	r3, [pc, #548]	; (80038b4 <_vfiprintf_r+0x240>)
 800368e:	429d      	cmp	r5, r3
 8003690:	d11b      	bne.n	80036ca <_vfiprintf_r+0x56>
 8003692:	6875      	ldr	r5, [r6, #4]
 8003694:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003696:	07d9      	lsls	r1, r3, #31
 8003698:	d405      	bmi.n	80036a6 <_vfiprintf_r+0x32>
 800369a:	89ab      	ldrh	r3, [r5, #12]
 800369c:	059a      	lsls	r2, r3, #22
 800369e:	d402      	bmi.n	80036a6 <_vfiprintf_r+0x32>
 80036a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80036a2:	f7ff fb62 	bl	8002d6a <__retarget_lock_acquire_recursive>
 80036a6:	89ab      	ldrh	r3, [r5, #12]
 80036a8:	071b      	lsls	r3, r3, #28
 80036aa:	d501      	bpl.n	80036b0 <_vfiprintf_r+0x3c>
 80036ac:	692b      	ldr	r3, [r5, #16]
 80036ae:	b9eb      	cbnz	r3, 80036ec <_vfiprintf_r+0x78>
 80036b0:	4629      	mov	r1, r5
 80036b2:	4630      	mov	r0, r6
 80036b4:	f000 f9c6 	bl	8003a44 <__swsetup_r>
 80036b8:	b1c0      	cbz	r0, 80036ec <_vfiprintf_r+0x78>
 80036ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80036bc:	07dc      	lsls	r4, r3, #31
 80036be:	d50e      	bpl.n	80036de <_vfiprintf_r+0x6a>
 80036c0:	f04f 30ff 	mov.w	r0, #4294967295
 80036c4:	b01d      	add	sp, #116	; 0x74
 80036c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ca:	4b7b      	ldr	r3, [pc, #492]	; (80038b8 <_vfiprintf_r+0x244>)
 80036cc:	429d      	cmp	r5, r3
 80036ce:	d101      	bne.n	80036d4 <_vfiprintf_r+0x60>
 80036d0:	68b5      	ldr	r5, [r6, #8]
 80036d2:	e7df      	b.n	8003694 <_vfiprintf_r+0x20>
 80036d4:	4b79      	ldr	r3, [pc, #484]	; (80038bc <_vfiprintf_r+0x248>)
 80036d6:	429d      	cmp	r5, r3
 80036d8:	bf08      	it	eq
 80036da:	68f5      	ldreq	r5, [r6, #12]
 80036dc:	e7da      	b.n	8003694 <_vfiprintf_r+0x20>
 80036de:	89ab      	ldrh	r3, [r5, #12]
 80036e0:	0598      	lsls	r0, r3, #22
 80036e2:	d4ed      	bmi.n	80036c0 <_vfiprintf_r+0x4c>
 80036e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80036e6:	f7ff fb41 	bl	8002d6c <__retarget_lock_release_recursive>
 80036ea:	e7e9      	b.n	80036c0 <_vfiprintf_r+0x4c>
 80036ec:	2300      	movs	r3, #0
 80036ee:	9309      	str	r3, [sp, #36]	; 0x24
 80036f0:	2320      	movs	r3, #32
 80036f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036f6:	2330      	movs	r3, #48	; 0x30
 80036f8:	f04f 0901 	mov.w	r9, #1
 80036fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003700:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80038c0 <_vfiprintf_r+0x24c>
 8003704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003708:	4623      	mov	r3, r4
 800370a:	469a      	mov	sl, r3
 800370c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003710:	b10a      	cbz	r2, 8003716 <_vfiprintf_r+0xa2>
 8003712:	2a25      	cmp	r2, #37	; 0x25
 8003714:	d1f9      	bne.n	800370a <_vfiprintf_r+0x96>
 8003716:	ebba 0b04 	subs.w	fp, sl, r4
 800371a:	d00b      	beq.n	8003734 <_vfiprintf_r+0xc0>
 800371c:	465b      	mov	r3, fp
 800371e:	4622      	mov	r2, r4
 8003720:	4629      	mov	r1, r5
 8003722:	4630      	mov	r0, r6
 8003724:	f7ff ff93 	bl	800364e <__sfputs_r>
 8003728:	3001      	adds	r0, #1
 800372a:	f000 80aa 	beq.w	8003882 <_vfiprintf_r+0x20e>
 800372e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003730:	445a      	add	r2, fp
 8003732:	9209      	str	r2, [sp, #36]	; 0x24
 8003734:	f89a 3000 	ldrb.w	r3, [sl]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f000 80a2 	beq.w	8003882 <_vfiprintf_r+0x20e>
 800373e:	2300      	movs	r3, #0
 8003740:	f04f 32ff 	mov.w	r2, #4294967295
 8003744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003748:	f10a 0a01 	add.w	sl, sl, #1
 800374c:	9304      	str	r3, [sp, #16]
 800374e:	9307      	str	r3, [sp, #28]
 8003750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003754:	931a      	str	r3, [sp, #104]	; 0x68
 8003756:	4654      	mov	r4, sl
 8003758:	2205      	movs	r2, #5
 800375a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800375e:	4858      	ldr	r0, [pc, #352]	; (80038c0 <_vfiprintf_r+0x24c>)
 8003760:	f7ff fb0e 	bl	8002d80 <memchr>
 8003764:	9a04      	ldr	r2, [sp, #16]
 8003766:	b9d8      	cbnz	r0, 80037a0 <_vfiprintf_r+0x12c>
 8003768:	06d1      	lsls	r1, r2, #27
 800376a:	bf44      	itt	mi
 800376c:	2320      	movmi	r3, #32
 800376e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003772:	0713      	lsls	r3, r2, #28
 8003774:	bf44      	itt	mi
 8003776:	232b      	movmi	r3, #43	; 0x2b
 8003778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800377c:	f89a 3000 	ldrb.w	r3, [sl]
 8003780:	2b2a      	cmp	r3, #42	; 0x2a
 8003782:	d015      	beq.n	80037b0 <_vfiprintf_r+0x13c>
 8003784:	4654      	mov	r4, sl
 8003786:	2000      	movs	r0, #0
 8003788:	f04f 0c0a 	mov.w	ip, #10
 800378c:	9a07      	ldr	r2, [sp, #28]
 800378e:	4621      	mov	r1, r4
 8003790:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003794:	3b30      	subs	r3, #48	; 0x30
 8003796:	2b09      	cmp	r3, #9
 8003798:	d94e      	bls.n	8003838 <_vfiprintf_r+0x1c4>
 800379a:	b1b0      	cbz	r0, 80037ca <_vfiprintf_r+0x156>
 800379c:	9207      	str	r2, [sp, #28]
 800379e:	e014      	b.n	80037ca <_vfiprintf_r+0x156>
 80037a0:	eba0 0308 	sub.w	r3, r0, r8
 80037a4:	fa09 f303 	lsl.w	r3, r9, r3
 80037a8:	4313      	orrs	r3, r2
 80037aa:	46a2      	mov	sl, r4
 80037ac:	9304      	str	r3, [sp, #16]
 80037ae:	e7d2      	b.n	8003756 <_vfiprintf_r+0xe2>
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	1d19      	adds	r1, r3, #4
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	9103      	str	r1, [sp, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bfbb      	ittet	lt
 80037bc:	425b      	neglt	r3, r3
 80037be:	f042 0202 	orrlt.w	r2, r2, #2
 80037c2:	9307      	strge	r3, [sp, #28]
 80037c4:	9307      	strlt	r3, [sp, #28]
 80037c6:	bfb8      	it	lt
 80037c8:	9204      	strlt	r2, [sp, #16]
 80037ca:	7823      	ldrb	r3, [r4, #0]
 80037cc:	2b2e      	cmp	r3, #46	; 0x2e
 80037ce:	d10c      	bne.n	80037ea <_vfiprintf_r+0x176>
 80037d0:	7863      	ldrb	r3, [r4, #1]
 80037d2:	2b2a      	cmp	r3, #42	; 0x2a
 80037d4:	d135      	bne.n	8003842 <_vfiprintf_r+0x1ce>
 80037d6:	9b03      	ldr	r3, [sp, #12]
 80037d8:	3402      	adds	r4, #2
 80037da:	1d1a      	adds	r2, r3, #4
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	9203      	str	r2, [sp, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	bfb8      	it	lt
 80037e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80037e8:	9305      	str	r3, [sp, #20]
 80037ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80038d0 <_vfiprintf_r+0x25c>
 80037ee:	2203      	movs	r2, #3
 80037f0:	4650      	mov	r0, sl
 80037f2:	7821      	ldrb	r1, [r4, #0]
 80037f4:	f7ff fac4 	bl	8002d80 <memchr>
 80037f8:	b140      	cbz	r0, 800380c <_vfiprintf_r+0x198>
 80037fa:	2340      	movs	r3, #64	; 0x40
 80037fc:	eba0 000a 	sub.w	r0, r0, sl
 8003800:	fa03 f000 	lsl.w	r0, r3, r0
 8003804:	9b04      	ldr	r3, [sp, #16]
 8003806:	3401      	adds	r4, #1
 8003808:	4303      	orrs	r3, r0
 800380a:	9304      	str	r3, [sp, #16]
 800380c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003810:	2206      	movs	r2, #6
 8003812:	482c      	ldr	r0, [pc, #176]	; (80038c4 <_vfiprintf_r+0x250>)
 8003814:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003818:	f7ff fab2 	bl	8002d80 <memchr>
 800381c:	2800      	cmp	r0, #0
 800381e:	d03f      	beq.n	80038a0 <_vfiprintf_r+0x22c>
 8003820:	4b29      	ldr	r3, [pc, #164]	; (80038c8 <_vfiprintf_r+0x254>)
 8003822:	bb1b      	cbnz	r3, 800386c <_vfiprintf_r+0x1f8>
 8003824:	9b03      	ldr	r3, [sp, #12]
 8003826:	3307      	adds	r3, #7
 8003828:	f023 0307 	bic.w	r3, r3, #7
 800382c:	3308      	adds	r3, #8
 800382e:	9303      	str	r3, [sp, #12]
 8003830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003832:	443b      	add	r3, r7
 8003834:	9309      	str	r3, [sp, #36]	; 0x24
 8003836:	e767      	b.n	8003708 <_vfiprintf_r+0x94>
 8003838:	460c      	mov	r4, r1
 800383a:	2001      	movs	r0, #1
 800383c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003840:	e7a5      	b.n	800378e <_vfiprintf_r+0x11a>
 8003842:	2300      	movs	r3, #0
 8003844:	f04f 0c0a 	mov.w	ip, #10
 8003848:	4619      	mov	r1, r3
 800384a:	3401      	adds	r4, #1
 800384c:	9305      	str	r3, [sp, #20]
 800384e:	4620      	mov	r0, r4
 8003850:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003854:	3a30      	subs	r2, #48	; 0x30
 8003856:	2a09      	cmp	r2, #9
 8003858:	d903      	bls.n	8003862 <_vfiprintf_r+0x1ee>
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0c5      	beq.n	80037ea <_vfiprintf_r+0x176>
 800385e:	9105      	str	r1, [sp, #20]
 8003860:	e7c3      	b.n	80037ea <_vfiprintf_r+0x176>
 8003862:	4604      	mov	r4, r0
 8003864:	2301      	movs	r3, #1
 8003866:	fb0c 2101 	mla	r1, ip, r1, r2
 800386a:	e7f0      	b.n	800384e <_vfiprintf_r+0x1da>
 800386c:	ab03      	add	r3, sp, #12
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	462a      	mov	r2, r5
 8003872:	4630      	mov	r0, r6
 8003874:	4b15      	ldr	r3, [pc, #84]	; (80038cc <_vfiprintf_r+0x258>)
 8003876:	a904      	add	r1, sp, #16
 8003878:	f7fd ff24 	bl	80016c4 <_printf_float>
 800387c:	4607      	mov	r7, r0
 800387e:	1c78      	adds	r0, r7, #1
 8003880:	d1d6      	bne.n	8003830 <_vfiprintf_r+0x1bc>
 8003882:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003884:	07d9      	lsls	r1, r3, #31
 8003886:	d405      	bmi.n	8003894 <_vfiprintf_r+0x220>
 8003888:	89ab      	ldrh	r3, [r5, #12]
 800388a:	059a      	lsls	r2, r3, #22
 800388c:	d402      	bmi.n	8003894 <_vfiprintf_r+0x220>
 800388e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003890:	f7ff fa6c 	bl	8002d6c <__retarget_lock_release_recursive>
 8003894:	89ab      	ldrh	r3, [r5, #12]
 8003896:	065b      	lsls	r3, r3, #25
 8003898:	f53f af12 	bmi.w	80036c0 <_vfiprintf_r+0x4c>
 800389c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800389e:	e711      	b.n	80036c4 <_vfiprintf_r+0x50>
 80038a0:	ab03      	add	r3, sp, #12
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	462a      	mov	r2, r5
 80038a6:	4630      	mov	r0, r6
 80038a8:	4b08      	ldr	r3, [pc, #32]	; (80038cc <_vfiprintf_r+0x258>)
 80038aa:	a904      	add	r1, sp, #16
 80038ac:	f7fe f9a6 	bl	8001bfc <_printf_i>
 80038b0:	e7e4      	b.n	800387c <_vfiprintf_r+0x208>
 80038b2:	bf00      	nop
 80038b4:	08004198 	.word	0x08004198
 80038b8:	080041b8 	.word	0x080041b8
 80038bc:	08004178 	.word	0x08004178
 80038c0:	08004334 	.word	0x08004334
 80038c4:	0800433e 	.word	0x0800433e
 80038c8:	080016c5 	.word	0x080016c5
 80038cc:	0800364f 	.word	0x0800364f
 80038d0:	0800433a 	.word	0x0800433a

080038d4 <_sbrk_r>:
 80038d4:	b538      	push	{r3, r4, r5, lr}
 80038d6:	2300      	movs	r3, #0
 80038d8:	4d05      	ldr	r5, [pc, #20]	; (80038f0 <_sbrk_r+0x1c>)
 80038da:	4604      	mov	r4, r0
 80038dc:	4608      	mov	r0, r1
 80038de:	602b      	str	r3, [r5, #0]
 80038e0:	f000 fb78 	bl	8003fd4 <_sbrk>
 80038e4:	1c43      	adds	r3, r0, #1
 80038e6:	d102      	bne.n	80038ee <_sbrk_r+0x1a>
 80038e8:	682b      	ldr	r3, [r5, #0]
 80038ea:	b103      	cbz	r3, 80038ee <_sbrk_r+0x1a>
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	bd38      	pop	{r3, r4, r5, pc}
 80038f0:	20000210 	.word	0x20000210

080038f4 <__sread>:
 80038f4:	b510      	push	{r4, lr}
 80038f6:	460c      	mov	r4, r1
 80038f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038fc:	f000 faa6 	bl	8003e4c <_read_r>
 8003900:	2800      	cmp	r0, #0
 8003902:	bfab      	itete	ge
 8003904:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003906:	89a3      	ldrhlt	r3, [r4, #12]
 8003908:	181b      	addge	r3, r3, r0
 800390a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800390e:	bfac      	ite	ge
 8003910:	6563      	strge	r3, [r4, #84]	; 0x54
 8003912:	81a3      	strhlt	r3, [r4, #12]
 8003914:	bd10      	pop	{r4, pc}

08003916 <__swrite>:
 8003916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800391a:	461f      	mov	r7, r3
 800391c:	898b      	ldrh	r3, [r1, #12]
 800391e:	4605      	mov	r5, r0
 8003920:	05db      	lsls	r3, r3, #23
 8003922:	460c      	mov	r4, r1
 8003924:	4616      	mov	r6, r2
 8003926:	d505      	bpl.n	8003934 <__swrite+0x1e>
 8003928:	2302      	movs	r3, #2
 800392a:	2200      	movs	r2, #0
 800392c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003930:	f000 f9f8 	bl	8003d24 <_lseek_r>
 8003934:	89a3      	ldrh	r3, [r4, #12]
 8003936:	4632      	mov	r2, r6
 8003938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800393c:	81a3      	strh	r3, [r4, #12]
 800393e:	4628      	mov	r0, r5
 8003940:	463b      	mov	r3, r7
 8003942:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800394a:	f000 b869 	b.w	8003a20 <_write_r>

0800394e <__sseek>:
 800394e:	b510      	push	{r4, lr}
 8003950:	460c      	mov	r4, r1
 8003952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003956:	f000 f9e5 	bl	8003d24 <_lseek_r>
 800395a:	1c43      	adds	r3, r0, #1
 800395c:	89a3      	ldrh	r3, [r4, #12]
 800395e:	bf15      	itete	ne
 8003960:	6560      	strne	r0, [r4, #84]	; 0x54
 8003962:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003966:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800396a:	81a3      	strheq	r3, [r4, #12]
 800396c:	bf18      	it	ne
 800396e:	81a3      	strhne	r3, [r4, #12]
 8003970:	bd10      	pop	{r4, pc}

08003972 <__sclose>:
 8003972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003976:	f000 b8f1 	b.w	8003b5c <_close_r>
	...

0800397c <__swbuf_r>:
 800397c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397e:	460e      	mov	r6, r1
 8003980:	4614      	mov	r4, r2
 8003982:	4605      	mov	r5, r0
 8003984:	b118      	cbz	r0, 800398e <__swbuf_r+0x12>
 8003986:	6983      	ldr	r3, [r0, #24]
 8003988:	b90b      	cbnz	r3, 800398e <__swbuf_r+0x12>
 800398a:	f7ff f94b 	bl	8002c24 <__sinit>
 800398e:	4b21      	ldr	r3, [pc, #132]	; (8003a14 <__swbuf_r+0x98>)
 8003990:	429c      	cmp	r4, r3
 8003992:	d12b      	bne.n	80039ec <__swbuf_r+0x70>
 8003994:	686c      	ldr	r4, [r5, #4]
 8003996:	69a3      	ldr	r3, [r4, #24]
 8003998:	60a3      	str	r3, [r4, #8]
 800399a:	89a3      	ldrh	r3, [r4, #12]
 800399c:	071a      	lsls	r2, r3, #28
 800399e:	d52f      	bpl.n	8003a00 <__swbuf_r+0x84>
 80039a0:	6923      	ldr	r3, [r4, #16]
 80039a2:	b36b      	cbz	r3, 8003a00 <__swbuf_r+0x84>
 80039a4:	6923      	ldr	r3, [r4, #16]
 80039a6:	6820      	ldr	r0, [r4, #0]
 80039a8:	b2f6      	uxtb	r6, r6
 80039aa:	1ac0      	subs	r0, r0, r3
 80039ac:	6963      	ldr	r3, [r4, #20]
 80039ae:	4637      	mov	r7, r6
 80039b0:	4283      	cmp	r3, r0
 80039b2:	dc04      	bgt.n	80039be <__swbuf_r+0x42>
 80039b4:	4621      	mov	r1, r4
 80039b6:	4628      	mov	r0, r5
 80039b8:	f000 f966 	bl	8003c88 <_fflush_r>
 80039bc:	bb30      	cbnz	r0, 8003a0c <__swbuf_r+0x90>
 80039be:	68a3      	ldr	r3, [r4, #8]
 80039c0:	3001      	adds	r0, #1
 80039c2:	3b01      	subs	r3, #1
 80039c4:	60a3      	str	r3, [r4, #8]
 80039c6:	6823      	ldr	r3, [r4, #0]
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	6022      	str	r2, [r4, #0]
 80039cc:	701e      	strb	r6, [r3, #0]
 80039ce:	6963      	ldr	r3, [r4, #20]
 80039d0:	4283      	cmp	r3, r0
 80039d2:	d004      	beq.n	80039de <__swbuf_r+0x62>
 80039d4:	89a3      	ldrh	r3, [r4, #12]
 80039d6:	07db      	lsls	r3, r3, #31
 80039d8:	d506      	bpl.n	80039e8 <__swbuf_r+0x6c>
 80039da:	2e0a      	cmp	r6, #10
 80039dc:	d104      	bne.n	80039e8 <__swbuf_r+0x6c>
 80039de:	4621      	mov	r1, r4
 80039e0:	4628      	mov	r0, r5
 80039e2:	f000 f951 	bl	8003c88 <_fflush_r>
 80039e6:	b988      	cbnz	r0, 8003a0c <__swbuf_r+0x90>
 80039e8:	4638      	mov	r0, r7
 80039ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ec:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <__swbuf_r+0x9c>)
 80039ee:	429c      	cmp	r4, r3
 80039f0:	d101      	bne.n	80039f6 <__swbuf_r+0x7a>
 80039f2:	68ac      	ldr	r4, [r5, #8]
 80039f4:	e7cf      	b.n	8003996 <__swbuf_r+0x1a>
 80039f6:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <__swbuf_r+0xa0>)
 80039f8:	429c      	cmp	r4, r3
 80039fa:	bf08      	it	eq
 80039fc:	68ec      	ldreq	r4, [r5, #12]
 80039fe:	e7ca      	b.n	8003996 <__swbuf_r+0x1a>
 8003a00:	4621      	mov	r1, r4
 8003a02:	4628      	mov	r0, r5
 8003a04:	f000 f81e 	bl	8003a44 <__swsetup_r>
 8003a08:	2800      	cmp	r0, #0
 8003a0a:	d0cb      	beq.n	80039a4 <__swbuf_r+0x28>
 8003a0c:	f04f 37ff 	mov.w	r7, #4294967295
 8003a10:	e7ea      	b.n	80039e8 <__swbuf_r+0x6c>
 8003a12:	bf00      	nop
 8003a14:	08004198 	.word	0x08004198
 8003a18:	080041b8 	.word	0x080041b8
 8003a1c:	08004178 	.word	0x08004178

08003a20 <_write_r>:
 8003a20:	b538      	push	{r3, r4, r5, lr}
 8003a22:	4604      	mov	r4, r0
 8003a24:	4608      	mov	r0, r1
 8003a26:	4611      	mov	r1, r2
 8003a28:	2200      	movs	r2, #0
 8003a2a:	4d05      	ldr	r5, [pc, #20]	; (8003a40 <_write_r+0x20>)
 8003a2c:	602a      	str	r2, [r5, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	f7fd f8e3 	bl	8000bfa <_write>
 8003a34:	1c43      	adds	r3, r0, #1
 8003a36:	d102      	bne.n	8003a3e <_write_r+0x1e>
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	b103      	cbz	r3, 8003a3e <_write_r+0x1e>
 8003a3c:	6023      	str	r3, [r4, #0]
 8003a3e:	bd38      	pop	{r3, r4, r5, pc}
 8003a40:	20000210 	.word	0x20000210

08003a44 <__swsetup_r>:
 8003a44:	4b32      	ldr	r3, [pc, #200]	; (8003b10 <__swsetup_r+0xcc>)
 8003a46:	b570      	push	{r4, r5, r6, lr}
 8003a48:	681d      	ldr	r5, [r3, #0]
 8003a4a:	4606      	mov	r6, r0
 8003a4c:	460c      	mov	r4, r1
 8003a4e:	b125      	cbz	r5, 8003a5a <__swsetup_r+0x16>
 8003a50:	69ab      	ldr	r3, [r5, #24]
 8003a52:	b913      	cbnz	r3, 8003a5a <__swsetup_r+0x16>
 8003a54:	4628      	mov	r0, r5
 8003a56:	f7ff f8e5 	bl	8002c24 <__sinit>
 8003a5a:	4b2e      	ldr	r3, [pc, #184]	; (8003b14 <__swsetup_r+0xd0>)
 8003a5c:	429c      	cmp	r4, r3
 8003a5e:	d10f      	bne.n	8003a80 <__swsetup_r+0x3c>
 8003a60:	686c      	ldr	r4, [r5, #4]
 8003a62:	89a3      	ldrh	r3, [r4, #12]
 8003a64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a68:	0719      	lsls	r1, r3, #28
 8003a6a:	d42c      	bmi.n	8003ac6 <__swsetup_r+0x82>
 8003a6c:	06dd      	lsls	r5, r3, #27
 8003a6e:	d411      	bmi.n	8003a94 <__swsetup_r+0x50>
 8003a70:	2309      	movs	r3, #9
 8003a72:	6033      	str	r3, [r6, #0]
 8003a74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a78:	f04f 30ff 	mov.w	r0, #4294967295
 8003a7c:	81a3      	strh	r3, [r4, #12]
 8003a7e:	e03e      	b.n	8003afe <__swsetup_r+0xba>
 8003a80:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <__swsetup_r+0xd4>)
 8003a82:	429c      	cmp	r4, r3
 8003a84:	d101      	bne.n	8003a8a <__swsetup_r+0x46>
 8003a86:	68ac      	ldr	r4, [r5, #8]
 8003a88:	e7eb      	b.n	8003a62 <__swsetup_r+0x1e>
 8003a8a:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <__swsetup_r+0xd8>)
 8003a8c:	429c      	cmp	r4, r3
 8003a8e:	bf08      	it	eq
 8003a90:	68ec      	ldreq	r4, [r5, #12]
 8003a92:	e7e6      	b.n	8003a62 <__swsetup_r+0x1e>
 8003a94:	0758      	lsls	r0, r3, #29
 8003a96:	d512      	bpl.n	8003abe <__swsetup_r+0x7a>
 8003a98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a9a:	b141      	cbz	r1, 8003aae <__swsetup_r+0x6a>
 8003a9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003aa0:	4299      	cmp	r1, r3
 8003aa2:	d002      	beq.n	8003aaa <__swsetup_r+0x66>
 8003aa4:	4630      	mov	r0, r6
 8003aa6:	f7ff fd17 	bl	80034d8 <_free_r>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	6363      	str	r3, [r4, #52]	; 0x34
 8003aae:	89a3      	ldrh	r3, [r4, #12]
 8003ab0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003ab4:	81a3      	strh	r3, [r4, #12]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	6063      	str	r3, [r4, #4]
 8003aba:	6923      	ldr	r3, [r4, #16]
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	89a3      	ldrh	r3, [r4, #12]
 8003ac0:	f043 0308 	orr.w	r3, r3, #8
 8003ac4:	81a3      	strh	r3, [r4, #12]
 8003ac6:	6923      	ldr	r3, [r4, #16]
 8003ac8:	b94b      	cbnz	r3, 8003ade <__swsetup_r+0x9a>
 8003aca:	89a3      	ldrh	r3, [r4, #12]
 8003acc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ad4:	d003      	beq.n	8003ade <__swsetup_r+0x9a>
 8003ad6:	4621      	mov	r1, r4
 8003ad8:	4630      	mov	r0, r6
 8003ada:	f000 f959 	bl	8003d90 <__smakebuf_r>
 8003ade:	89a0      	ldrh	r0, [r4, #12]
 8003ae0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ae4:	f010 0301 	ands.w	r3, r0, #1
 8003ae8:	d00a      	beq.n	8003b00 <__swsetup_r+0xbc>
 8003aea:	2300      	movs	r3, #0
 8003aec:	60a3      	str	r3, [r4, #8]
 8003aee:	6963      	ldr	r3, [r4, #20]
 8003af0:	425b      	negs	r3, r3
 8003af2:	61a3      	str	r3, [r4, #24]
 8003af4:	6923      	ldr	r3, [r4, #16]
 8003af6:	b943      	cbnz	r3, 8003b0a <__swsetup_r+0xc6>
 8003af8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003afc:	d1ba      	bne.n	8003a74 <__swsetup_r+0x30>
 8003afe:	bd70      	pop	{r4, r5, r6, pc}
 8003b00:	0781      	lsls	r1, r0, #30
 8003b02:	bf58      	it	pl
 8003b04:	6963      	ldrpl	r3, [r4, #20]
 8003b06:	60a3      	str	r3, [r4, #8]
 8003b08:	e7f4      	b.n	8003af4 <__swsetup_r+0xb0>
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	e7f7      	b.n	8003afe <__swsetup_r+0xba>
 8003b0e:	bf00      	nop
 8003b10:	20000000 	.word	0x20000000
 8003b14:	08004198 	.word	0x08004198
 8003b18:	080041b8 	.word	0x080041b8
 8003b1c:	08004178 	.word	0x08004178

08003b20 <__assert_func>:
 8003b20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b22:	4614      	mov	r4, r2
 8003b24:	461a      	mov	r2, r3
 8003b26:	4b09      	ldr	r3, [pc, #36]	; (8003b4c <__assert_func+0x2c>)
 8003b28:	4605      	mov	r5, r0
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68d8      	ldr	r0, [r3, #12]
 8003b2e:	b14c      	cbz	r4, 8003b44 <__assert_func+0x24>
 8003b30:	4b07      	ldr	r3, [pc, #28]	; (8003b50 <__assert_func+0x30>)
 8003b32:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003b36:	9100      	str	r1, [sp, #0]
 8003b38:	462b      	mov	r3, r5
 8003b3a:	4906      	ldr	r1, [pc, #24]	; (8003b54 <__assert_func+0x34>)
 8003b3c:	f000 f8e0 	bl	8003d00 <fiprintf>
 8003b40:	f000 f9a3 	bl	8003e8a <abort>
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <__assert_func+0x38>)
 8003b46:	461c      	mov	r4, r3
 8003b48:	e7f3      	b.n	8003b32 <__assert_func+0x12>
 8003b4a:	bf00      	nop
 8003b4c:	20000000 	.word	0x20000000
 8003b50:	08004345 	.word	0x08004345
 8003b54:	08004352 	.word	0x08004352
 8003b58:	08004380 	.word	0x08004380

08003b5c <_close_r>:
 8003b5c:	b538      	push	{r3, r4, r5, lr}
 8003b5e:	2300      	movs	r3, #0
 8003b60:	4d05      	ldr	r5, [pc, #20]	; (8003b78 <_close_r+0x1c>)
 8003b62:	4604      	mov	r4, r0
 8003b64:	4608      	mov	r0, r1
 8003b66:	602b      	str	r3, [r5, #0]
 8003b68:	f000 f9fc 	bl	8003f64 <_close>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d102      	bne.n	8003b76 <_close_r+0x1a>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	b103      	cbz	r3, 8003b76 <_close_r+0x1a>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	20000210 	.word	0x20000210

08003b7c <__sflush_r>:
 8003b7c:	898a      	ldrh	r2, [r1, #12]
 8003b7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b82:	4605      	mov	r5, r0
 8003b84:	0710      	lsls	r0, r2, #28
 8003b86:	460c      	mov	r4, r1
 8003b88:	d458      	bmi.n	8003c3c <__sflush_r+0xc0>
 8003b8a:	684b      	ldr	r3, [r1, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	dc05      	bgt.n	8003b9c <__sflush_r+0x20>
 8003b90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	dc02      	bgt.n	8003b9c <__sflush_r+0x20>
 8003b96:	2000      	movs	r0, #0
 8003b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b9e:	2e00      	cmp	r6, #0
 8003ba0:	d0f9      	beq.n	8003b96 <__sflush_r+0x1a>
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ba8:	682f      	ldr	r7, [r5, #0]
 8003baa:	602b      	str	r3, [r5, #0]
 8003bac:	d032      	beq.n	8003c14 <__sflush_r+0x98>
 8003bae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	075a      	lsls	r2, r3, #29
 8003bb4:	d505      	bpl.n	8003bc2 <__sflush_r+0x46>
 8003bb6:	6863      	ldr	r3, [r4, #4]
 8003bb8:	1ac0      	subs	r0, r0, r3
 8003bba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003bbc:	b10b      	cbz	r3, 8003bc2 <__sflush_r+0x46>
 8003bbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bc0:	1ac0      	subs	r0, r0, r3
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003bc8:	4628      	mov	r0, r5
 8003bca:	6a21      	ldr	r1, [r4, #32]
 8003bcc:	47b0      	blx	r6
 8003bce:	1c43      	adds	r3, r0, #1
 8003bd0:	89a3      	ldrh	r3, [r4, #12]
 8003bd2:	d106      	bne.n	8003be2 <__sflush_r+0x66>
 8003bd4:	6829      	ldr	r1, [r5, #0]
 8003bd6:	291d      	cmp	r1, #29
 8003bd8:	d82c      	bhi.n	8003c34 <__sflush_r+0xb8>
 8003bda:	4a2a      	ldr	r2, [pc, #168]	; (8003c84 <__sflush_r+0x108>)
 8003bdc:	40ca      	lsrs	r2, r1
 8003bde:	07d6      	lsls	r6, r2, #31
 8003be0:	d528      	bpl.n	8003c34 <__sflush_r+0xb8>
 8003be2:	2200      	movs	r2, #0
 8003be4:	6062      	str	r2, [r4, #4]
 8003be6:	6922      	ldr	r2, [r4, #16]
 8003be8:	04d9      	lsls	r1, r3, #19
 8003bea:	6022      	str	r2, [r4, #0]
 8003bec:	d504      	bpl.n	8003bf8 <__sflush_r+0x7c>
 8003bee:	1c42      	adds	r2, r0, #1
 8003bf0:	d101      	bne.n	8003bf6 <__sflush_r+0x7a>
 8003bf2:	682b      	ldr	r3, [r5, #0]
 8003bf4:	b903      	cbnz	r3, 8003bf8 <__sflush_r+0x7c>
 8003bf6:	6560      	str	r0, [r4, #84]	; 0x54
 8003bf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003bfa:	602f      	str	r7, [r5, #0]
 8003bfc:	2900      	cmp	r1, #0
 8003bfe:	d0ca      	beq.n	8003b96 <__sflush_r+0x1a>
 8003c00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c04:	4299      	cmp	r1, r3
 8003c06:	d002      	beq.n	8003c0e <__sflush_r+0x92>
 8003c08:	4628      	mov	r0, r5
 8003c0a:	f7ff fc65 	bl	80034d8 <_free_r>
 8003c0e:	2000      	movs	r0, #0
 8003c10:	6360      	str	r0, [r4, #52]	; 0x34
 8003c12:	e7c1      	b.n	8003b98 <__sflush_r+0x1c>
 8003c14:	6a21      	ldr	r1, [r4, #32]
 8003c16:	2301      	movs	r3, #1
 8003c18:	4628      	mov	r0, r5
 8003c1a:	47b0      	blx	r6
 8003c1c:	1c41      	adds	r1, r0, #1
 8003c1e:	d1c7      	bne.n	8003bb0 <__sflush_r+0x34>
 8003c20:	682b      	ldr	r3, [r5, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0c4      	beq.n	8003bb0 <__sflush_r+0x34>
 8003c26:	2b1d      	cmp	r3, #29
 8003c28:	d001      	beq.n	8003c2e <__sflush_r+0xb2>
 8003c2a:	2b16      	cmp	r3, #22
 8003c2c:	d101      	bne.n	8003c32 <__sflush_r+0xb6>
 8003c2e:	602f      	str	r7, [r5, #0]
 8003c30:	e7b1      	b.n	8003b96 <__sflush_r+0x1a>
 8003c32:	89a3      	ldrh	r3, [r4, #12]
 8003c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c38:	81a3      	strh	r3, [r4, #12]
 8003c3a:	e7ad      	b.n	8003b98 <__sflush_r+0x1c>
 8003c3c:	690f      	ldr	r7, [r1, #16]
 8003c3e:	2f00      	cmp	r7, #0
 8003c40:	d0a9      	beq.n	8003b96 <__sflush_r+0x1a>
 8003c42:	0793      	lsls	r3, r2, #30
 8003c44:	bf18      	it	ne
 8003c46:	2300      	movne	r3, #0
 8003c48:	680e      	ldr	r6, [r1, #0]
 8003c4a:	bf08      	it	eq
 8003c4c:	694b      	ldreq	r3, [r1, #20]
 8003c4e:	eba6 0807 	sub.w	r8, r6, r7
 8003c52:	600f      	str	r7, [r1, #0]
 8003c54:	608b      	str	r3, [r1, #8]
 8003c56:	f1b8 0f00 	cmp.w	r8, #0
 8003c5a:	dd9c      	ble.n	8003b96 <__sflush_r+0x1a>
 8003c5c:	4643      	mov	r3, r8
 8003c5e:	463a      	mov	r2, r7
 8003c60:	4628      	mov	r0, r5
 8003c62:	6a21      	ldr	r1, [r4, #32]
 8003c64:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003c66:	47b0      	blx	r6
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	dc06      	bgt.n	8003c7a <__sflush_r+0xfe>
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c76:	81a3      	strh	r3, [r4, #12]
 8003c78:	e78e      	b.n	8003b98 <__sflush_r+0x1c>
 8003c7a:	4407      	add	r7, r0
 8003c7c:	eba8 0800 	sub.w	r8, r8, r0
 8003c80:	e7e9      	b.n	8003c56 <__sflush_r+0xda>
 8003c82:	bf00      	nop
 8003c84:	20400001 	.word	0x20400001

08003c88 <_fflush_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	690b      	ldr	r3, [r1, #16]
 8003c8c:	4605      	mov	r5, r0
 8003c8e:	460c      	mov	r4, r1
 8003c90:	b913      	cbnz	r3, 8003c98 <_fflush_r+0x10>
 8003c92:	2500      	movs	r5, #0
 8003c94:	4628      	mov	r0, r5
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	b118      	cbz	r0, 8003ca2 <_fflush_r+0x1a>
 8003c9a:	6983      	ldr	r3, [r0, #24]
 8003c9c:	b90b      	cbnz	r3, 8003ca2 <_fflush_r+0x1a>
 8003c9e:	f7fe ffc1 	bl	8002c24 <__sinit>
 8003ca2:	4b14      	ldr	r3, [pc, #80]	; (8003cf4 <_fflush_r+0x6c>)
 8003ca4:	429c      	cmp	r4, r3
 8003ca6:	d11b      	bne.n	8003ce0 <_fflush_r+0x58>
 8003ca8:	686c      	ldr	r4, [r5, #4]
 8003caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0ef      	beq.n	8003c92 <_fflush_r+0xa>
 8003cb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003cb4:	07d0      	lsls	r0, r2, #31
 8003cb6:	d404      	bmi.n	8003cc2 <_fflush_r+0x3a>
 8003cb8:	0599      	lsls	r1, r3, #22
 8003cba:	d402      	bmi.n	8003cc2 <_fflush_r+0x3a>
 8003cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cbe:	f7ff f854 	bl	8002d6a <__retarget_lock_acquire_recursive>
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	4621      	mov	r1, r4
 8003cc6:	f7ff ff59 	bl	8003b7c <__sflush_r>
 8003cca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ccc:	4605      	mov	r5, r0
 8003cce:	07da      	lsls	r2, r3, #31
 8003cd0:	d4e0      	bmi.n	8003c94 <_fflush_r+0xc>
 8003cd2:	89a3      	ldrh	r3, [r4, #12]
 8003cd4:	059b      	lsls	r3, r3, #22
 8003cd6:	d4dd      	bmi.n	8003c94 <_fflush_r+0xc>
 8003cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cda:	f7ff f847 	bl	8002d6c <__retarget_lock_release_recursive>
 8003cde:	e7d9      	b.n	8003c94 <_fflush_r+0xc>
 8003ce0:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <_fflush_r+0x70>)
 8003ce2:	429c      	cmp	r4, r3
 8003ce4:	d101      	bne.n	8003cea <_fflush_r+0x62>
 8003ce6:	68ac      	ldr	r4, [r5, #8]
 8003ce8:	e7df      	b.n	8003caa <_fflush_r+0x22>
 8003cea:	4b04      	ldr	r3, [pc, #16]	; (8003cfc <_fflush_r+0x74>)
 8003cec:	429c      	cmp	r4, r3
 8003cee:	bf08      	it	eq
 8003cf0:	68ec      	ldreq	r4, [r5, #12]
 8003cf2:	e7da      	b.n	8003caa <_fflush_r+0x22>
 8003cf4:	08004198 	.word	0x08004198
 8003cf8:	080041b8 	.word	0x080041b8
 8003cfc:	08004178 	.word	0x08004178

08003d00 <fiprintf>:
 8003d00:	b40e      	push	{r1, r2, r3}
 8003d02:	b503      	push	{r0, r1, lr}
 8003d04:	4601      	mov	r1, r0
 8003d06:	ab03      	add	r3, sp, #12
 8003d08:	4805      	ldr	r0, [pc, #20]	; (8003d20 <fiprintf+0x20>)
 8003d0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d0e:	6800      	ldr	r0, [r0, #0]
 8003d10:	9301      	str	r3, [sp, #4]
 8003d12:	f7ff fcaf 	bl	8003674 <_vfiprintf_r>
 8003d16:	b002      	add	sp, #8
 8003d18:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d1c:	b003      	add	sp, #12
 8003d1e:	4770      	bx	lr
 8003d20:	20000000 	.word	0x20000000

08003d24 <_lseek_r>:
 8003d24:	b538      	push	{r3, r4, r5, lr}
 8003d26:	4604      	mov	r4, r0
 8003d28:	4608      	mov	r0, r1
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	4d05      	ldr	r5, [pc, #20]	; (8003d44 <_lseek_r+0x20>)
 8003d30:	602a      	str	r2, [r5, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	f000 f93e 	bl	8003fb4 <_lseek>
 8003d38:	1c43      	adds	r3, r0, #1
 8003d3a:	d102      	bne.n	8003d42 <_lseek_r+0x1e>
 8003d3c:	682b      	ldr	r3, [r5, #0]
 8003d3e:	b103      	cbz	r3, 8003d42 <_lseek_r+0x1e>
 8003d40:	6023      	str	r3, [r4, #0]
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	20000210 	.word	0x20000210

08003d48 <__swhatbuf_r>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	460e      	mov	r6, r1
 8003d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d50:	4614      	mov	r4, r2
 8003d52:	2900      	cmp	r1, #0
 8003d54:	461d      	mov	r5, r3
 8003d56:	b096      	sub	sp, #88	; 0x58
 8003d58:	da07      	bge.n	8003d6a <__swhatbuf_r+0x22>
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	602b      	str	r3, [r5, #0]
 8003d5e:	89b3      	ldrh	r3, [r6, #12]
 8003d60:	061a      	lsls	r2, r3, #24
 8003d62:	d410      	bmi.n	8003d86 <__swhatbuf_r+0x3e>
 8003d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d68:	e00e      	b.n	8003d88 <__swhatbuf_r+0x40>
 8003d6a:	466a      	mov	r2, sp
 8003d6c:	f000 f894 	bl	8003e98 <_fstat_r>
 8003d70:	2800      	cmp	r0, #0
 8003d72:	dbf2      	blt.n	8003d5a <__swhatbuf_r+0x12>
 8003d74:	9a01      	ldr	r2, [sp, #4]
 8003d76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003d7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003d7e:	425a      	negs	r2, r3
 8003d80:	415a      	adcs	r2, r3
 8003d82:	602a      	str	r2, [r5, #0]
 8003d84:	e7ee      	b.n	8003d64 <__swhatbuf_r+0x1c>
 8003d86:	2340      	movs	r3, #64	; 0x40
 8003d88:	2000      	movs	r0, #0
 8003d8a:	6023      	str	r3, [r4, #0]
 8003d8c:	b016      	add	sp, #88	; 0x58
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}

08003d90 <__smakebuf_r>:
 8003d90:	898b      	ldrh	r3, [r1, #12]
 8003d92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d94:	079d      	lsls	r5, r3, #30
 8003d96:	4606      	mov	r6, r0
 8003d98:	460c      	mov	r4, r1
 8003d9a:	d507      	bpl.n	8003dac <__smakebuf_r+0x1c>
 8003d9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	6123      	str	r3, [r4, #16]
 8003da4:	2301      	movs	r3, #1
 8003da6:	6163      	str	r3, [r4, #20]
 8003da8:	b002      	add	sp, #8
 8003daa:	bd70      	pop	{r4, r5, r6, pc}
 8003dac:	466a      	mov	r2, sp
 8003dae:	ab01      	add	r3, sp, #4
 8003db0:	f7ff ffca 	bl	8003d48 <__swhatbuf_r>
 8003db4:	9900      	ldr	r1, [sp, #0]
 8003db6:	4605      	mov	r5, r0
 8003db8:	4630      	mov	r0, r6
 8003dba:	f7ff fbd9 	bl	8003570 <_malloc_r>
 8003dbe:	b948      	cbnz	r0, 8003dd4 <__smakebuf_r+0x44>
 8003dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dc4:	059a      	lsls	r2, r3, #22
 8003dc6:	d4ef      	bmi.n	8003da8 <__smakebuf_r+0x18>
 8003dc8:	f023 0303 	bic.w	r3, r3, #3
 8003dcc:	f043 0302 	orr.w	r3, r3, #2
 8003dd0:	81a3      	strh	r3, [r4, #12]
 8003dd2:	e7e3      	b.n	8003d9c <__smakebuf_r+0xc>
 8003dd4:	4b0d      	ldr	r3, [pc, #52]	; (8003e0c <__smakebuf_r+0x7c>)
 8003dd6:	62b3      	str	r3, [r6, #40]	; 0x28
 8003dd8:	89a3      	ldrh	r3, [r4, #12]
 8003dda:	6020      	str	r0, [r4, #0]
 8003ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003de0:	81a3      	strh	r3, [r4, #12]
 8003de2:	9b00      	ldr	r3, [sp, #0]
 8003de4:	6120      	str	r0, [r4, #16]
 8003de6:	6163      	str	r3, [r4, #20]
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	b15b      	cbz	r3, 8003e04 <__smakebuf_r+0x74>
 8003dec:	4630      	mov	r0, r6
 8003dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003df2:	f000 f863 	bl	8003ebc <_isatty_r>
 8003df6:	b128      	cbz	r0, 8003e04 <__smakebuf_r+0x74>
 8003df8:	89a3      	ldrh	r3, [r4, #12]
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	81a3      	strh	r3, [r4, #12]
 8003e04:	89a0      	ldrh	r0, [r4, #12]
 8003e06:	4305      	orrs	r5, r0
 8003e08:	81a5      	strh	r5, [r4, #12]
 8003e0a:	e7cd      	b.n	8003da8 <__smakebuf_r+0x18>
 8003e0c:	08002bbd 	.word	0x08002bbd

08003e10 <__ascii_mbtowc>:
 8003e10:	b082      	sub	sp, #8
 8003e12:	b901      	cbnz	r1, 8003e16 <__ascii_mbtowc+0x6>
 8003e14:	a901      	add	r1, sp, #4
 8003e16:	b142      	cbz	r2, 8003e2a <__ascii_mbtowc+0x1a>
 8003e18:	b14b      	cbz	r3, 8003e2e <__ascii_mbtowc+0x1e>
 8003e1a:	7813      	ldrb	r3, [r2, #0]
 8003e1c:	600b      	str	r3, [r1, #0]
 8003e1e:	7812      	ldrb	r2, [r2, #0]
 8003e20:	1e10      	subs	r0, r2, #0
 8003e22:	bf18      	it	ne
 8003e24:	2001      	movne	r0, #1
 8003e26:	b002      	add	sp, #8
 8003e28:	4770      	bx	lr
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	e7fb      	b.n	8003e26 <__ascii_mbtowc+0x16>
 8003e2e:	f06f 0001 	mvn.w	r0, #1
 8003e32:	e7f8      	b.n	8003e26 <__ascii_mbtowc+0x16>

08003e34 <__malloc_lock>:
 8003e34:	4801      	ldr	r0, [pc, #4]	; (8003e3c <__malloc_lock+0x8>)
 8003e36:	f7fe bf98 	b.w	8002d6a <__retarget_lock_acquire_recursive>
 8003e3a:	bf00      	nop
 8003e3c:	2000020a 	.word	0x2000020a

08003e40 <__malloc_unlock>:
 8003e40:	4801      	ldr	r0, [pc, #4]	; (8003e48 <__malloc_unlock+0x8>)
 8003e42:	f7fe bf93 	b.w	8002d6c <__retarget_lock_release_recursive>
 8003e46:	bf00      	nop
 8003e48:	2000020a 	.word	0x2000020a

08003e4c <_read_r>:
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	4604      	mov	r4, r0
 8003e50:	4608      	mov	r0, r1
 8003e52:	4611      	mov	r1, r2
 8003e54:	2200      	movs	r2, #0
 8003e56:	4d05      	ldr	r5, [pc, #20]	; (8003e6c <_read_r+0x20>)
 8003e58:	602a      	str	r2, [r5, #0]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f000 f8b2 	bl	8003fc4 <_read>
 8003e60:	1c43      	adds	r3, r0, #1
 8003e62:	d102      	bne.n	8003e6a <_read_r+0x1e>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	b103      	cbz	r3, 8003e6a <_read_r+0x1e>
 8003e68:	6023      	str	r3, [r4, #0]
 8003e6a:	bd38      	pop	{r3, r4, r5, pc}
 8003e6c:	20000210 	.word	0x20000210

08003e70 <__ascii_wctomb>:
 8003e70:	4603      	mov	r3, r0
 8003e72:	4608      	mov	r0, r1
 8003e74:	b141      	cbz	r1, 8003e88 <__ascii_wctomb+0x18>
 8003e76:	2aff      	cmp	r2, #255	; 0xff
 8003e78:	d904      	bls.n	8003e84 <__ascii_wctomb+0x14>
 8003e7a:	228a      	movs	r2, #138	; 0x8a
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	4770      	bx	lr
 8003e84:	2001      	movs	r0, #1
 8003e86:	700a      	strb	r2, [r1, #0]
 8003e88:	4770      	bx	lr

08003e8a <abort>:
 8003e8a:	2006      	movs	r0, #6
 8003e8c:	b508      	push	{r3, lr}
 8003e8e:	f000 f84d 	bl	8003f2c <raise>
 8003e92:	2001      	movs	r0, #1
 8003e94:	f000 f8ac 	bl	8003ff0 <_exit>

08003e98 <_fstat_r>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	4d06      	ldr	r5, [pc, #24]	; (8003eb8 <_fstat_r+0x20>)
 8003e9e:	4604      	mov	r4, r0
 8003ea0:	4608      	mov	r0, r1
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	602b      	str	r3, [r5, #0]
 8003ea6:	f000 f865 	bl	8003f74 <_fstat>
 8003eaa:	1c43      	adds	r3, r0, #1
 8003eac:	d102      	bne.n	8003eb4 <_fstat_r+0x1c>
 8003eae:	682b      	ldr	r3, [r5, #0]
 8003eb0:	b103      	cbz	r3, 8003eb4 <_fstat_r+0x1c>
 8003eb2:	6023      	str	r3, [r4, #0]
 8003eb4:	bd38      	pop	{r3, r4, r5, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000210 	.word	0x20000210

08003ebc <_isatty_r>:
 8003ebc:	b538      	push	{r3, r4, r5, lr}
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	4d05      	ldr	r5, [pc, #20]	; (8003ed8 <_isatty_r+0x1c>)
 8003ec2:	4604      	mov	r4, r0
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	602b      	str	r3, [r5, #0]
 8003ec8:	f000 f864 	bl	8003f94 <_isatty>
 8003ecc:	1c43      	adds	r3, r0, #1
 8003ece:	d102      	bne.n	8003ed6 <_isatty_r+0x1a>
 8003ed0:	682b      	ldr	r3, [r5, #0]
 8003ed2:	b103      	cbz	r3, 8003ed6 <_isatty_r+0x1a>
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	bd38      	pop	{r3, r4, r5, pc}
 8003ed8:	20000210 	.word	0x20000210

08003edc <_raise_r>:
 8003edc:	291f      	cmp	r1, #31
 8003ede:	b538      	push	{r3, r4, r5, lr}
 8003ee0:	4604      	mov	r4, r0
 8003ee2:	460d      	mov	r5, r1
 8003ee4:	d904      	bls.n	8003ef0 <_raise_r+0x14>
 8003ee6:	2316      	movs	r3, #22
 8003ee8:	6003      	str	r3, [r0, #0]
 8003eea:	f04f 30ff 	mov.w	r0, #4294967295
 8003eee:	bd38      	pop	{r3, r4, r5, pc}
 8003ef0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003ef2:	b112      	cbz	r2, 8003efa <_raise_r+0x1e>
 8003ef4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003ef8:	b94b      	cbnz	r3, 8003f0e <_raise_r+0x32>
 8003efa:	4620      	mov	r0, r4
 8003efc:	f000 f830 	bl	8003f60 <_getpid_r>
 8003f00:	462a      	mov	r2, r5
 8003f02:	4601      	mov	r1, r0
 8003f04:	4620      	mov	r0, r4
 8003f06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f0a:	f000 b817 	b.w	8003f3c <_kill_r>
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d00a      	beq.n	8003f28 <_raise_r+0x4c>
 8003f12:	1c59      	adds	r1, r3, #1
 8003f14:	d103      	bne.n	8003f1e <_raise_r+0x42>
 8003f16:	2316      	movs	r3, #22
 8003f18:	6003      	str	r3, [r0, #0]
 8003f1a:	2001      	movs	r0, #1
 8003f1c:	e7e7      	b.n	8003eee <_raise_r+0x12>
 8003f1e:	2400      	movs	r4, #0
 8003f20:	4628      	mov	r0, r5
 8003f22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003f26:	4798      	blx	r3
 8003f28:	2000      	movs	r0, #0
 8003f2a:	e7e0      	b.n	8003eee <_raise_r+0x12>

08003f2c <raise>:
 8003f2c:	4b02      	ldr	r3, [pc, #8]	; (8003f38 <raise+0xc>)
 8003f2e:	4601      	mov	r1, r0
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	f7ff bfd3 	b.w	8003edc <_raise_r>
 8003f36:	bf00      	nop
 8003f38:	20000000 	.word	0x20000000

08003f3c <_kill_r>:
 8003f3c:	b538      	push	{r3, r4, r5, lr}
 8003f3e:	2300      	movs	r3, #0
 8003f40:	4d06      	ldr	r5, [pc, #24]	; (8003f5c <_kill_r+0x20>)
 8003f42:	4604      	mov	r4, r0
 8003f44:	4608      	mov	r0, r1
 8003f46:	4611      	mov	r1, r2
 8003f48:	602b      	str	r3, [r5, #0]
 8003f4a:	f000 f82b 	bl	8003fa4 <_kill>
 8003f4e:	1c43      	adds	r3, r0, #1
 8003f50:	d102      	bne.n	8003f58 <_kill_r+0x1c>
 8003f52:	682b      	ldr	r3, [r5, #0]
 8003f54:	b103      	cbz	r3, 8003f58 <_kill_r+0x1c>
 8003f56:	6023      	str	r3, [r4, #0]
 8003f58:	bd38      	pop	{r3, r4, r5, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000210 	.word	0x20000210

08003f60 <_getpid_r>:
 8003f60:	f000 b810 	b.w	8003f84 <_getpid>

08003f64 <_close>:
 8003f64:	2258      	movs	r2, #88	; 0x58
 8003f66:	4b02      	ldr	r3, [pc, #8]	; (8003f70 <_close+0xc>)
 8003f68:	f04f 30ff 	mov.w	r0, #4294967295
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	4770      	bx	lr
 8003f70:	20000210 	.word	0x20000210

08003f74 <_fstat>:
 8003f74:	2258      	movs	r2, #88	; 0x58
 8003f76:	4b02      	ldr	r3, [pc, #8]	; (8003f80 <_fstat+0xc>)
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	4770      	bx	lr
 8003f80:	20000210 	.word	0x20000210

08003f84 <_getpid>:
 8003f84:	2258      	movs	r2, #88	; 0x58
 8003f86:	4b02      	ldr	r3, [pc, #8]	; (8003f90 <_getpid+0xc>)
 8003f88:	f04f 30ff 	mov.w	r0, #4294967295
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	4770      	bx	lr
 8003f90:	20000210 	.word	0x20000210

08003f94 <_isatty>:
 8003f94:	2258      	movs	r2, #88	; 0x58
 8003f96:	4b02      	ldr	r3, [pc, #8]	; (8003fa0 <_isatty+0xc>)
 8003f98:	2000      	movs	r0, #0
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	20000210 	.word	0x20000210

08003fa4 <_kill>:
 8003fa4:	2258      	movs	r2, #88	; 0x58
 8003fa6:	4b02      	ldr	r3, [pc, #8]	; (8003fb0 <_kill+0xc>)
 8003fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fac:	601a      	str	r2, [r3, #0]
 8003fae:	4770      	bx	lr
 8003fb0:	20000210 	.word	0x20000210

08003fb4 <_lseek>:
 8003fb4:	2258      	movs	r2, #88	; 0x58
 8003fb6:	4b02      	ldr	r3, [pc, #8]	; (8003fc0 <_lseek+0xc>)
 8003fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	4770      	bx	lr
 8003fc0:	20000210 	.word	0x20000210

08003fc4 <_read>:
 8003fc4:	2258      	movs	r2, #88	; 0x58
 8003fc6:	4b02      	ldr	r3, [pc, #8]	; (8003fd0 <_read+0xc>)
 8003fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	4770      	bx	lr
 8003fd0:	20000210 	.word	0x20000210

08003fd4 <_sbrk>:
 8003fd4:	4b04      	ldr	r3, [pc, #16]	; (8003fe8 <_sbrk+0x14>)
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	6819      	ldr	r1, [r3, #0]
 8003fda:	b909      	cbnz	r1, 8003fe0 <_sbrk+0xc>
 8003fdc:	4903      	ldr	r1, [pc, #12]	; (8003fec <_sbrk+0x18>)
 8003fde:	6019      	str	r1, [r3, #0]
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	4402      	add	r2, r0
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	4770      	bx	lr
 8003fe8:	200001fc 	.word	0x200001fc
 8003fec:	20000218 	.word	0x20000218

08003ff0 <_exit>:
 8003ff0:	e7fe      	b.n	8003ff0 <_exit>
	...

08003ff4 <_init>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	bf00      	nop
 8003ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffa:	bc08      	pop	{r3}
 8003ffc:	469e      	mov	lr, r3
 8003ffe:	4770      	bx	lr

08004000 <_fini>:
 8004000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004002:	bf00      	nop
 8004004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004006:	bc08      	pop	{r3}
 8004008:	469e      	mov	lr, r3
 800400a:	4770      	bx	lr
