(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (NN hardware) (NN architecture)) (PP (IN of) (NP (NP (JJ complex) (NN K)) (HYPH -) (NP (NP (NML (JJS best) (JJ Multiple) (NN Input)) (JJ Multiple) (NN Output) (PRN (-LRB- -LRB-) (NP (NN MIMO)) (-RRB- -RRB-)) (NN decoder)) (VP (VBG reducing) (NP (NP (DT the) (NN complexity)) (PP (IN of) (NP (NML (NML (NNP Maximum) (NNP Likelihood)) (-LRB- -LRB-) (NML (NP (NNP ML))) (-RRB- -RRB-)) (NN detector)))))))))) (. .))
(S (NP (PRP We)) (VP (VBP develop) (NP (NP (DT a) (JJ novel) (NML (JJ low) (HYPH -) (NN power)) (NNP VLSI) (NN design)) (PP (IN of) (NP (NML (NML (NML (JJ complex) (NN K)) (HYPH -) (NML (NML (JJS best) (NN decoder)) (PP (IN for) (NP (CD 8x8) (NN MIMO))))) (CC and) (NML (CD 64) (NN QAM))) (NN modulation) (NN scheme))))) (. .))
(S (NP (NP (NP (NNP Use)) (PP (IN of) (NP (NML (NNP Schnorr) (HYPH -) (NNP Euchner) (-LRB- -LRB-) (NNP SE) (-RRB- -RRB-)) (NN enumeration)))) (CC and) (NP (NP (DT a) (JJ new) (NN parameter)) (, ,) (NP (NP (NNP Rlimit)) (PP (IN in) (NP (DT the) (NN design)))))) (VP (VB reduce) (NP (NP (DT the) (NN complexity)) (PP (IN of) (S (VP (VBG calculating) (NP (NP (NN K)) (PP (HYPH -) (NP (JJS best) (NNS nodes)))) (PP (IN to) (NP (NP (DT a) (JJ certain) (NN level)) (PP (IN with) (NP (VBN increased) (NN performance)))))))))) (. .))
(S (S (NP (NP (DT The) (JJ total) (NN word) (NN length)) (PP (IN of) (NP (QP (RB only) (CD 16)) (NNS bits)))) (VP (VBZ has) (VP (VBN been) (VP (VBN adopted) (PP (IN for) (NP (DT the) (NN hardware) (NN design))) (S (VP (VBG limiting) (NP (DT the) (NML (NN bit) (NN error) (NN rate) (-LRB- -LRB-) (NN BER) (-RRB- -RRB-)) (NN degradation)) (PP (IN to) (NP (NP (CD 0.3) (NN dB)) (PP (IN with) (NP (NN list) (NN size))))))))))) (, ,) (S (NP (NNP K) (CC and) (NNP Rlimit)) (ADJP (JJ equal) (PP (IN to) (NP (CD 4))))) (. .))
(S (NP (DT The) (VBN proposed) (NNP VLSI) (NN architecture)) (VP (VBZ is) (VP (VP (VBN modeled) (PP (IN in) (NP (NP (NNP Verilog) (NNP HDL)) (VP (VBG using) (NP (NNP Xilinx)))))) (CC and) (VP (VBN synthesized) (S (VP (VBG using) (NP (NP (NNP Synopsys) (NNP Design) (NNP Vision)) (PP (IN in) (NP (NML (CD 45) (NN nm)) (NN CMOS) (NN technology))))))))) (. .))
(S (PP (VBG According) (PP (IN to) (NP (DT the) (NML (S (VP (VB synthesize)))) (NN result)))) (, ,) (NP (PRP it)) (VP (VBZ achieves) (NP (NP (CD 1090.8) (NNS Mbps)) (S (NP (NP (NN throughput)) (PP (IN with) (NP (NP (NP (NN power) (NN consumption)) (PP (IN of) (NP (CD 782) (NN mW)))) (CC and) (NP (NP (NN latency)) (PP (IN of) (NP (CD 0.044))))))) (NP (PRP us))))) (. .))
(S (NP (NP (NP (DT The) (JJ maximum) (NN frequency)) (NP (DT the) (NN design))) (VP (VBN proposed))) (VP (VBZ is) (ADJP (NML (CD 181.8) (NN MHz)))) (. .))
