/*
 * Copywight 2016 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 */

#incwude <winux/deway.h>
#incwude <winux/fiwmwawe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pci.h>

#incwude "amdgpu.h"
#incwude "amdgpu_ucode.h"
#incwude "amdgpu_twace.h"

#incwude "sdma0/sdma0_4_2_offset.h"
#incwude "sdma0/sdma0_4_2_sh_mask.h"
#incwude "sdma1/sdma1_4_2_offset.h"
#incwude "sdma1/sdma1_4_2_sh_mask.h"
#incwude "sdma2/sdma2_4_2_2_offset.h"
#incwude "sdma2/sdma2_4_2_2_sh_mask.h"
#incwude "sdma3/sdma3_4_2_2_offset.h"
#incwude "sdma3/sdma3_4_2_2_sh_mask.h"
#incwude "sdma4/sdma4_4_2_2_offset.h"
#incwude "sdma4/sdma4_4_2_2_sh_mask.h"
#incwude "sdma5/sdma5_4_2_2_offset.h"
#incwude "sdma5/sdma5_4_2_2_sh_mask.h"
#incwude "sdma6/sdma6_4_2_2_offset.h"
#incwude "sdma6/sdma6_4_2_2_sh_mask.h"
#incwude "sdma7/sdma7_4_2_2_offset.h"
#incwude "sdma7/sdma7_4_2_2_sh_mask.h"
#incwude "sdma0/sdma0_4_1_defauwt.h"

#incwude "soc15_common.h"
#incwude "soc15.h"
#incwude "vega10_sdma_pkt_open.h"

#incwude "ivswcid/sdma0/iwqswcs_sdma0_4_0.h"
#incwude "ivswcid/sdma1/iwqswcs_sdma1_4_0.h"

#incwude "amdgpu_was.h"
#incwude "sdma_v4_4.h"

MODUWE_FIWMWAWE("amdgpu/vega10_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/vega10_sdma1.bin");
MODUWE_FIWMWAWE("amdgpu/vega12_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/vega12_sdma1.bin");
MODUWE_FIWMWAWE("amdgpu/vega20_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/vega20_sdma1.bin");
MODUWE_FIWMWAWE("amdgpu/waven_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/picasso_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/waven2_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/awctuwus_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/wenoiw_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/gween_sawdine_sdma.bin");
MODUWE_FIWMWAWE("amdgpu/awdebawan_sdma.bin");

#define SDMA0_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK  0x000000F8W
#define SDMA0_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK 0xFC000000W

#define WWEG32_SDMA(instance, offset, vawue) \
	WWEG32(sdma_v4_0_get_weg_offset(adev, (instance), (offset)), vawue)
#define WWEG32_SDMA(instance, offset) \
	WWEG32(sdma_v4_0_get_weg_offset(adev, (instance), (offset)))

static void sdma_v4_0_set_wing_funcs(stwuct amdgpu_device *adev);
static void sdma_v4_0_set_buffew_funcs(stwuct amdgpu_device *adev);
static void sdma_v4_0_set_vm_pte_funcs(stwuct amdgpu_device *adev);
static void sdma_v4_0_set_iwq_funcs(stwuct amdgpu_device *adev);
static void sdma_v4_0_set_was_funcs(stwuct amdgpu_device *adev);

static const stwuct soc15_weg_gowden gowden_settings_sdma_4[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CWK_CTWW, 0xff000ff0, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_PAGE_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_PAGE_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_POWEW_CNTW, 0x003ff006, 0x0003c000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_PAGE, 0x000003ff, 0x000003c0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_WATEWMK, 0xfc000000, 0x00000000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CWK_CTWW, 0xffffffff, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GFX_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GFX_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_PAGE_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_PAGE_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_POWEW_CNTW, 0x003ff000, 0x0003c000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC0_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC0_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC1_IB_CNTW, 0x800f0100, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC1_WB_WPTW_POWW_CNTW, 0x0000fff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_PAGE, 0x000003ff, 0x000003c0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_WATEWMK, 0xfc000000, 0x00000000)
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_vg10[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_vg12[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00104001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG, 0x0018773f, 0x00104001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_4_1[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CWK_CTWW, 0xffffffff, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTW, 0x800f0111, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_POWEW_CNTW, 0xfc3fffff, 0x40000051),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_IB_CNTW, 0x800f0111, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_IB_CNTW, 0x800f0111, 0x00000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_PAGE, 0x000003ff, 0x000003e0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_WATEWMK, 0xfc000000, 0x00000000)
};

static const stwuct soc15_weg_gowden gowden_settings_sdma0_4_2_init[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_POWW_CNTW, 0xfffffff0, 0x00403000),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma0_4_2[] =
{
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CWK_CTWW, 0xffffffff, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_PAGE_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_PAGE_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WD_BUWST_CNTW, 0x0000000f, 0x00000003),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_POWW_CNTW, 0xfffffff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC2_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC2_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC3_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC3_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC4_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC4_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC5_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC5_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC6_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC6_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC7_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC7_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_PAGE, 0x000003ff, 0x000003c0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma1_4_2[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CWK_CTWW, 0xffffffff, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GFX_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GFX_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_PAGE_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_PAGE_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WD_BUWST_CNTW, 0x0000000f, 0x00000003),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC0_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC0_WB_WPTW_POWW_CNTW, 0xfffffff0, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC1_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC1_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC2_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC2_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC3_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC3_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC4_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC4_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC5_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC5_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC6_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC6_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC7_WB_WPTW_ADDW_WO, 0xfffffffd, 0x00000001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_WWC7_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_PAGE, 0x000003ff, 0x000003c0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_wv1[] =
{
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00000002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00000002)
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_wv2[] =
{
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00003001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00003001)
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_awct[] =
{
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA5, 0, mmSDMA5_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA5, 0, mmSDMA5_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA5, 0, mmSDMA5_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA5, 0, mmSDMA5_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA6, 0, mmSDMA6_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA6, 0, mmSDMA6_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA6, 0, mmSDMA6_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA6, 0, mmSDMA6_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA7, 0, mmSDMA7_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA7, 0, mmSDMA7_GB_ADDW_CONFIG, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA7, 0, mmSDMA7_GB_ADDW_CONFIG_WEAD, 0x0000773f, 0x00004002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA7, 0, mmSDMA7_UTCW1_TIMEOUT, 0xffffffff, 0x00010001)
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_awdebawan[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA1, 0, mmSDMA1_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA2, 0, mmSDMA2_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA2_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA3, 0, mmSDMA3_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_GB_ADDW_CONFIG, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00104002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA4, 0, mmSDMA4_UTCW1_TIMEOUT, 0xffffffff, 0x00010001),
};

static const stwuct soc15_weg_gowden gowden_settings_sdma_4_3[] = {
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_CWK_CTWW, 0xffffffff, 0x3f000100),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG, 0x0018773f, 0x00000002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GB_ADDW_CONFIG_WEAD, 0x0018773f, 0x00000002),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_GFX_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_POWEW_CNTW, 0x003fff07, 0x40000051),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC0_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_WWC1_WB_WPTW_POWW_CNTW, 0xfffffff7, 0x00403000),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_PAGE, 0x000003ff, 0x000003e0),
	SOC15_WEG_GOWDEN_VAWUE(SDMA0, 0, mmSDMA0_UTCW1_WATEWMK, 0xfc000000, 0x03fbe1fe)
};

static const stwuct soc15_was_fiewd_entwy sdma_v4_0_was_fiewds[] = {
	{ "SDMA_UCODE_BUF_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_UCODE_BUF_SED),
	0, 0,
	},
	{ "SDMA_WB_CMD_BUF_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_WB_CMD_BUF_SED),
	0, 0,
	},
	{ "SDMA_IB_CMD_BUF_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_IB_CMD_BUF_SED),
	0, 0,
	},
	{ "SDMA_UTCW1_WD_FIFO_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_UTCW1_WD_FIFO_SED),
	0, 0,
	},
	{ "SDMA_UTCW1_WDBST_FIFO_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_UTCW1_WDBST_FIFO_SED),
	0, 0,
	},
	{ "SDMA_DATA_WUT_FIFO_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_DATA_WUT_FIFO_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF0_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF0_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF1_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF1_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF2_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF2_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF3_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF3_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF4_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF4_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF5_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF5_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF6_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF6_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF7_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF7_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF8_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF8_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF9_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF9_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF10_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF10_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF11_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF11_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF12_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF12_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF13_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF13_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF14_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF14_SED),
	0, 0,
	},
	{ "SDMA_MBANK_DATA_BUF15_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MBANK_DATA_BUF15_SED),
	0, 0,
	},
	{ "SDMA_SPWIT_DAT_BUF_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_SPWIT_DAT_BUF_SED),
	0, 0,
	},
	{ "SDMA_MC_WW_ADDW_FIFO_SED", SOC15_WEG_ENTWY(SDMA0, 0, mmSDMA0_EDC_COUNTEW),
	SOC15_WEG_FIEWD(SDMA0_EDC_COUNTEW, SDMA_MC_WW_ADDW_FIFO_SED),
	0, 0,
	},
};

static u32 sdma_v4_0_get_weg_offset(stwuct amdgpu_device *adev,
		u32 instance, u32 offset)
{
	switch (instance) {
	case 0:
		wetuwn (adev->weg_offset[SDMA0_HWIP][0][0] + offset);
	case 1:
		wetuwn (adev->weg_offset[SDMA1_HWIP][0][0] + offset);
	case 2:
		wetuwn (adev->weg_offset[SDMA2_HWIP][0][1] + offset);
	case 3:
		wetuwn (adev->weg_offset[SDMA3_HWIP][0][1] + offset);
	case 4:
		wetuwn (adev->weg_offset[SDMA4_HWIP][0][1] + offset);
	case 5:
		wetuwn (adev->weg_offset[SDMA5_HWIP][0][1] + offset);
	case 6:
		wetuwn (adev->weg_offset[SDMA6_HWIP][0][1] + offset);
	case 7:
		wetuwn (adev->weg_offset[SDMA7_HWIP][0][1] + offset);
	defauwt:
		bweak;
	}
	wetuwn 0;
}

static unsigned sdma_v4_0_seq_to_iwq_id(int seq_num)
{
	switch (seq_num) {
	case 0:
		wetuwn SOC15_IH_CWIENTID_SDMA0;
	case 1:
		wetuwn SOC15_IH_CWIENTID_SDMA1;
	case 2:
		wetuwn SOC15_IH_CWIENTID_SDMA2;
	case 3:
		wetuwn SOC15_IH_CWIENTID_SDMA3;
	case 4:
		wetuwn SOC15_IH_CWIENTID_SDMA4;
	case 5:
		wetuwn SOC15_IH_CWIENTID_SDMA5;
	case 6:
		wetuwn SOC15_IH_CWIENTID_SDMA6;
	case 7:
		wetuwn SOC15_IH_CWIENTID_SDMA7;
	defauwt:
		bweak;
	}
	wetuwn -EINVAW;
}

static int sdma_v4_0_iwq_id_to_seq(unsigned cwient_id)
{
	switch (cwient_id) {
	case SOC15_IH_CWIENTID_SDMA0:
		wetuwn 0;
	case SOC15_IH_CWIENTID_SDMA1:
		wetuwn 1;
	case SOC15_IH_CWIENTID_SDMA2:
		wetuwn 2;
	case SOC15_IH_CWIENTID_SDMA3:
		wetuwn 3;
	case SOC15_IH_CWIENTID_SDMA4:
		wetuwn 4;
	case SOC15_IH_CWIENTID_SDMA5:
		wetuwn 5;
	case SOC15_IH_CWIENTID_SDMA6:
		wetuwn 6;
	case SOC15_IH_CWIENTID_SDMA7:
		wetuwn 7;
	defauwt:
		bweak;
	}
	wetuwn -EINVAW;
}

static void sdma_v4_0_init_gowden_wegistews(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 0, 0):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_4,
						AWWAY_SIZE(gowden_settings_sdma_4));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_vg10,
						AWWAY_SIZE(gowden_settings_sdma_vg10));
		bweak;
	case IP_VEWSION(4, 0, 1):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_4,
						AWWAY_SIZE(gowden_settings_sdma_4));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_vg12,
						AWWAY_SIZE(gowden_settings_sdma_vg12));
		bweak;
	case IP_VEWSION(4, 2, 0):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma0_4_2_init,
						AWWAY_SIZE(gowden_settings_sdma0_4_2_init));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma0_4_2,
						AWWAY_SIZE(gowden_settings_sdma0_4_2));
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma1_4_2,
						AWWAY_SIZE(gowden_settings_sdma1_4_2));
		bweak;
	case IP_VEWSION(4, 2, 2):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_awct,
						AWWAY_SIZE(gowden_settings_sdma_awct));
		bweak;
	case IP_VEWSION(4, 4, 0):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_awdebawan,
						AWWAY_SIZE(gowden_settings_sdma_awdebawan));
		bweak;
	case IP_VEWSION(4, 1, 0):
	case IP_VEWSION(4, 1, 1):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_4_1,
						AWWAY_SIZE(gowden_settings_sdma_4_1));
		if (adev->apu_fwags & AMD_APU_IS_WAVEN2)
			soc15_pwogwam_wegistew_sequence(adev,
							gowden_settings_sdma_wv2,
							AWWAY_SIZE(gowden_settings_sdma_wv2));
		ewse
			soc15_pwogwam_wegistew_sequence(adev,
							gowden_settings_sdma_wv1,
							AWWAY_SIZE(gowden_settings_sdma_wv1));
		bweak;
	case IP_VEWSION(4, 1, 2):
		soc15_pwogwam_wegistew_sequence(adev,
						gowden_settings_sdma_4_3,
						AWWAY_SIZE(gowden_settings_sdma_4_3));
		bweak;
	defauwt:
		bweak;
	}
}

static void sdma_v4_0_setup_uwv(stwuct amdgpu_device *adev)
{
	int i;

	/*
	 * The onwy chips with SDMAv4 and UWV awe VG10 and VG20.
	 * Sewvew SKUs take a diffewent hystewesis setting fwom othew SKUs.
	 */
	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 0, 0):
		if (adev->pdev->device == 0x6860)
			bweak;
		wetuwn;
	case IP_VEWSION(4, 2, 0):
		if (adev->pdev->device == 0x66a1)
			bweak;
		wetuwn;
	defauwt:
		wetuwn;
	}

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		uint32_t temp;

		temp = WWEG32_SDMA(i, mmSDMA0_UWV_CNTW);
		temp = WEG_SET_FIEWD(temp, SDMA0_UWV_CNTW, HYSTEWESIS, 0x0);
		WWEG32_SDMA(i, mmSDMA0_UWV_CNTW, temp);
	}
}

/**
 * sdma_v4_0_init_micwocode - woad ucode images fwom disk
 *
 * @adev: amdgpu_device pointew
 *
 * Use the fiwmwawe intewface to woad the ucode images into
 * the dwivew (not woaded into hw).
 * Wetuwns 0 on success, ewwow on faiwuwe.
 */

// emuwation onwy, won't wowk on weaw chip
// vega10 weaw chip need to use PSP to woad fiwmwawe
static int sdma_v4_0_init_micwocode(stwuct amdgpu_device *adev)
{
	int wet, i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
			    IP_VEWSION(4, 2, 2) ||
		    amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
			    IP_VEWSION(4, 4, 0)) {
			/* Actuwus & Awdebawan wiww wevewage the same FW memowy
			   fow evewy SDMA instance */
			wet = amdgpu_sdma_init_micwocode(adev, 0, twue);
			bweak;
		} ewse {
			wet = amdgpu_sdma_init_micwocode(adev, i, fawse);
			if (wet)
				wetuwn wet;
		}
	}

	wetuwn wet;
}

/**
 * sdma_v4_0_wing_get_wptw - get the cuwwent wead pointew
 *
 * @wing: amdgpu wing pointew
 *
 * Get the cuwwent wptw fwom the hawdwawe (VEGA10+).
 */
static uint64_t sdma_v4_0_wing_get_wptw(stwuct amdgpu_wing *wing)
{
	u64 *wptw;

	/* XXX check if swapping is necessawy on BE */
	wptw = ((u64 *)wing->wptw_cpu_addw);

	DWM_DEBUG("wptw befowe shift == 0x%016wwx\n", *wptw);
	wetuwn ((*wptw) >> 2);
}

/**
 * sdma_v4_0_wing_get_wptw - get the cuwwent wwite pointew
 *
 * @wing: amdgpu wing pointew
 *
 * Get the cuwwent wptw fwom the hawdwawe (VEGA10+).
 */
static uint64_t sdma_v4_0_wing_get_wptw(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	u64 wptw;

	if (wing->use_doowbeww) {
		/* XXX check if swapping is necessawy on BE */
		wptw = WEAD_ONCE(*((u64 *)wing->wptw_cpu_addw));
		DWM_DEBUG("wptw/doowbeww befowe shift == 0x%016wwx\n", wptw);
	} ewse {
		wptw = WWEG32_SDMA(wing->me, mmSDMA0_GFX_WB_WPTW_HI);
		wptw = wptw << 32;
		wptw |= WWEG32_SDMA(wing->me, mmSDMA0_GFX_WB_WPTW);
		DWM_DEBUG("wptw befowe shift [%i] wptw == 0x%016wwx\n",
				wing->me, wptw);
	}

	wetuwn wptw >> 2;
}

/**
 * sdma_v4_0_wing_set_wptw - commit the wwite pointew
 *
 * @wing: amdgpu wing pointew
 *
 * Wwite the wptw back to the hawdwawe (VEGA10+).
 */
static void sdma_v4_0_wing_set_wptw(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;

	DWM_DEBUG("Setting wwite pointew\n");
	if (wing->use_doowbeww) {
		u64 *wb = (u64 *)wing->wptw_cpu_addw;

		DWM_DEBUG("Using doowbeww -- "
				"wptw_offs == 0x%08x "
				"wowew_32_bits(wing->wptw << 2) == 0x%08x "
				"uppew_32_bits(wing->wptw << 2) == 0x%08x\n",
				wing->wptw_offs,
				wowew_32_bits(wing->wptw << 2),
				uppew_32_bits(wing->wptw << 2));
		/* XXX check if swapping is necessawy on BE */
		WWITE_ONCE(*wb, (wing->wptw << 2));
		DWM_DEBUG("cawwing WDOOWBEWW64(0x%08x, 0x%016wwx)\n",
				wing->doowbeww_index, wing->wptw << 2);
		WDOOWBEWW64(wing->doowbeww_index, wing->wptw << 2);
	} ewse {
		DWM_DEBUG("Not using doowbeww -- "
				"mmSDMA%i_GFX_WB_WPTW == 0x%08x "
				"mmSDMA%i_GFX_WB_WPTW_HI == 0x%08x\n",
				wing->me,
				wowew_32_bits(wing->wptw << 2),
				wing->me,
				uppew_32_bits(wing->wptw << 2));
		WWEG32_SDMA(wing->me, mmSDMA0_GFX_WB_WPTW,
			    wowew_32_bits(wing->wptw << 2));
		WWEG32_SDMA(wing->me, mmSDMA0_GFX_WB_WPTW_HI,
			    uppew_32_bits(wing->wptw << 2));
	}
}

/**
 * sdma_v4_0_page_wing_get_wptw - get the cuwwent wwite pointew
 *
 * @wing: amdgpu wing pointew
 *
 * Get the cuwwent wptw fwom the hawdwawe (VEGA10+).
 */
static uint64_t sdma_v4_0_page_wing_get_wptw(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	u64 wptw;

	if (wing->use_doowbeww) {
		/* XXX check if swapping is necessawy on BE */
		wptw = WEAD_ONCE(*((u64 *)wing->wptw_cpu_addw));
	} ewse {
		wptw = WWEG32_SDMA(wing->me, mmSDMA0_PAGE_WB_WPTW_HI);
		wptw = wptw << 32;
		wptw |= WWEG32_SDMA(wing->me, mmSDMA0_PAGE_WB_WPTW);
	}

	wetuwn wptw >> 2;
}

/**
 * sdma_v4_0_page_wing_set_wptw - commit the wwite pointew
 *
 * @wing: amdgpu wing pointew
 *
 * Wwite the wptw back to the hawdwawe (VEGA10+).
 */
static void sdma_v4_0_page_wing_set_wptw(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;

	if (wing->use_doowbeww) {
		u64 *wb = (u64 *)wing->wptw_cpu_addw;

		/* XXX check if swapping is necessawy on BE */
		WWITE_ONCE(*wb, (wing->wptw << 2));
		WDOOWBEWW64(wing->doowbeww_index, wing->wptw << 2);
	} ewse {
		uint64_t wptw = wing->wptw << 2;

		WWEG32_SDMA(wing->me, mmSDMA0_PAGE_WB_WPTW,
			    wowew_32_bits(wptw));
		WWEG32_SDMA(wing->me, mmSDMA0_PAGE_WB_WPTW_HI,
			    uppew_32_bits(wptw));
	}
}

static void sdma_v4_0_wing_insewt_nop(stwuct amdgpu_wing *wing, uint32_t count)
{
	stwuct amdgpu_sdma_instance *sdma = amdgpu_sdma_get_instance_fwom_wing(wing);
	int i;

	fow (i = 0; i < count; i++)
		if (sdma && sdma->buwst_nop && (i == 0))
			amdgpu_wing_wwite(wing, wing->funcs->nop |
				SDMA_PKT_NOP_HEADEW_COUNT(count - 1));
		ewse
			amdgpu_wing_wwite(wing, wing->funcs->nop);
}

/**
 * sdma_v4_0_wing_emit_ib - Scheduwe an IB on the DMA engine
 *
 * @wing: amdgpu wing pointew
 * @job: job to wetwieve vmid fwom
 * @ib: IB object to scheduwe
 * @fwags: unused
 *
 * Scheduwe an IB in the DMA wing (VEGA10).
 */
static void sdma_v4_0_wing_emit_ib(stwuct amdgpu_wing *wing,
				   stwuct amdgpu_job *job,
				   stwuct amdgpu_ib *ib,
				   uint32_t fwags)
{
	unsigned vmid = AMDGPU_JOB_GET_VMID(job);

	/* IB packet must end on a 8 DW boundawy */
	sdma_v4_0_wing_insewt_nop(wing, (2 - wowew_32_bits(wing->wptw)) & 7);

	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_INDIWECT) |
			  SDMA_PKT_INDIWECT_HEADEW_VMID(vmid & 0xf));
	/* base must be 32 byte awigned */
	amdgpu_wing_wwite(wing, wowew_32_bits(ib->gpu_addw) & 0xffffffe0);
	amdgpu_wing_wwite(wing, uppew_32_bits(ib->gpu_addw));
	amdgpu_wing_wwite(wing, ib->wength_dw);
	amdgpu_wing_wwite(wing, 0);
	amdgpu_wing_wwite(wing, 0);

}

static void sdma_v4_0_wait_weg_mem(stwuct amdgpu_wing *wing,
				   int mem_space, int hdp,
				   uint32_t addw0, uint32_t addw1,
				   uint32_t wef, uint32_t mask,
				   uint32_t inv)
{
	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_POWW_WEGMEM) |
			  SDMA_PKT_POWW_WEGMEM_HEADEW_HDP_FWUSH(hdp) |
			  SDMA_PKT_POWW_WEGMEM_HEADEW_MEM_POWW(mem_space) |
			  SDMA_PKT_POWW_WEGMEM_HEADEW_FUNC(3)); /* == */
	if (mem_space) {
		/* memowy */
		amdgpu_wing_wwite(wing, addw0);
		amdgpu_wing_wwite(wing, addw1);
	} ewse {
		/* wegistews */
		amdgpu_wing_wwite(wing, addw0 << 2);
		amdgpu_wing_wwite(wing, addw1 << 2);
	}
	amdgpu_wing_wwite(wing, wef); /* wefewence */
	amdgpu_wing_wwite(wing, mask); /* mask */
	amdgpu_wing_wwite(wing, SDMA_PKT_POWW_WEGMEM_DW5_WETWY_COUNT(0xfff) |
			  SDMA_PKT_POWW_WEGMEM_DW5_INTEWVAW(inv)); /* wetwy count, poww intewvaw */
}

/**
 * sdma_v4_0_wing_emit_hdp_fwush - emit an hdp fwush on the DMA wing
 *
 * @wing: amdgpu wing pointew
 *
 * Emit an hdp fwush packet on the wequested DMA wing.
 */
static void sdma_v4_0_wing_emit_hdp_fwush(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	u32 wef_and_mask = 0;
	const stwuct nbio_hdp_fwush_weg *nbio_hf_weg = adev->nbio.hdp_fwush_weg;

	wef_and_mask = nbio_hf_weg->wef_and_mask_sdma0 << wing->me;

	sdma_v4_0_wait_weg_mem(wing, 0, 1,
			       adev->nbio.funcs->get_hdp_fwush_done_offset(adev),
			       adev->nbio.funcs->get_hdp_fwush_weq_offset(adev),
			       wef_and_mask, wef_and_mask, 10);
}

/**
 * sdma_v4_0_wing_emit_fence - emit a fence on the DMA wing
 *
 * @wing: amdgpu wing pointew
 * @addw: addwess
 * @seq: sequence numbew
 * @fwags: fence wewated fwags
 *
 * Add a DMA fence packet to the wing to wwite
 * the fence seq numbew and DMA twap packet to genewate
 * an intewwupt if needed (VEGA10).
 */
static void sdma_v4_0_wing_emit_fence(stwuct amdgpu_wing *wing, u64 addw, u64 seq,
				      unsigned fwags)
{
	boow wwite64bit = fwags & AMDGPU_FENCE_FWAG_64BIT;
	/* wwite the fence */
	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_FENCE));
	/* zewo in fiwst two bits */
	BUG_ON(addw & 0x3);
	amdgpu_wing_wwite(wing, wowew_32_bits(addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(addw));
	amdgpu_wing_wwite(wing, wowew_32_bits(seq));

	/* optionawwy wwite high bits as weww */
	if (wwite64bit) {
		addw += 4;
		amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_FENCE));
		/* zewo in fiwst two bits */
		BUG_ON(addw & 0x3);
		amdgpu_wing_wwite(wing, wowew_32_bits(addw));
		amdgpu_wing_wwite(wing, uppew_32_bits(addw));
		amdgpu_wing_wwite(wing, uppew_32_bits(seq));
	}

	/* genewate an intewwupt */
	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_TWAP));
	amdgpu_wing_wwite(wing, SDMA_PKT_TWAP_INT_CONTEXT_INT_CONTEXT(0));
}


/**
 * sdma_v4_0_gfx_enabwe - enabwe the gfx async dma engines
 *
 * @adev: amdgpu_device pointew
 * @enabwe: enabwe SDMA WB/IB
 * contwow the gfx async dma wing buffews (VEGA10).
 */
static void sdma_v4_0_gfx_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	u32 wb_cntw, ib_cntw;
	int i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		wb_cntw = WWEG32_SDMA(i, mmSDMA0_GFX_WB_CNTW);
		wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW, WB_ENABWE, enabwe ? 1 : 0);
		WWEG32_SDMA(i, mmSDMA0_GFX_WB_CNTW, wb_cntw);
		ib_cntw = WWEG32_SDMA(i, mmSDMA0_GFX_IB_CNTW);
		ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_GFX_IB_CNTW, IB_ENABWE, enabwe ? 1 : 0);
		WWEG32_SDMA(i, mmSDMA0_GFX_IB_CNTW, ib_cntw);
	}
}

/**
 * sdma_v4_0_wwc_stop - stop the compute async dma engines
 *
 * @adev: amdgpu_device pointew
 *
 * Stop the compute async dma queues (VEGA10).
 */
static void sdma_v4_0_wwc_stop(stwuct amdgpu_device *adev)
{
	/* XXX todo */
}

/**
 * sdma_v4_0_page_stop - stop the page async dma engines
 *
 * @adev: amdgpu_device pointew
 *
 * Stop the page async dma wing buffews (VEGA10).
 */
static void sdma_v4_0_page_stop(stwuct amdgpu_device *adev)
{
	u32 wb_cntw, ib_cntw;
	int i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		wb_cntw = WWEG32_SDMA(i, mmSDMA0_PAGE_WB_CNTW);
		wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_PAGE_WB_CNTW,
					WB_ENABWE, 0);
		WWEG32_SDMA(i, mmSDMA0_PAGE_WB_CNTW, wb_cntw);
		ib_cntw = WWEG32_SDMA(i, mmSDMA0_PAGE_IB_CNTW);
		ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_PAGE_IB_CNTW,
					IB_ENABWE, 0);
		WWEG32_SDMA(i, mmSDMA0_PAGE_IB_CNTW, ib_cntw);
	}
}

/**
 * sdma_v4_0_ctx_switch_enabwe - stop the async dma engines context switch
 *
 * @adev: amdgpu_device pointew
 * @enabwe: enabwe/disabwe the DMA MEs context switch.
 *
 * Hawt ow unhawt the async dma engines context switch (VEGA10).
 */
static void sdma_v4_0_ctx_switch_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	u32 f32_cntw, phase_quantum = 0;
	int i;

	if (amdgpu_sdma_phase_quantum) {
		unsigned vawue = amdgpu_sdma_phase_quantum;
		unsigned unit = 0;

		whiwe (vawue > (SDMA0_PHASE0_QUANTUM__VAWUE_MASK >>
				SDMA0_PHASE0_QUANTUM__VAWUE__SHIFT)) {
			vawue = (vawue + 1) >> 1;
			unit++;
		}
		if (unit > (SDMA0_PHASE0_QUANTUM__UNIT_MASK >>
			    SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) {
			vawue = (SDMA0_PHASE0_QUANTUM__VAWUE_MASK >>
				 SDMA0_PHASE0_QUANTUM__VAWUE__SHIFT);
			unit = (SDMA0_PHASE0_QUANTUM__UNIT_MASK >>
				SDMA0_PHASE0_QUANTUM__UNIT__SHIFT);
			WAWN_ONCE(1,
			"cwamping sdma_phase_quantum to %uK cwock cycwes\n",
				  vawue << unit);
		}
		phase_quantum =
			vawue << SDMA0_PHASE0_QUANTUM__VAWUE__SHIFT |
			unit  << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT;
	}

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		f32_cntw = WWEG32_SDMA(i, mmSDMA0_CNTW);
		f32_cntw = WEG_SET_FIEWD(f32_cntw, SDMA0_CNTW,
				AUTO_CTXSW_ENABWE, enabwe ? 1 : 0);
		if (enabwe && amdgpu_sdma_phase_quantum) {
			WWEG32_SDMA(i, mmSDMA0_PHASE0_QUANTUM, phase_quantum);
			WWEG32_SDMA(i, mmSDMA0_PHASE1_QUANTUM, phase_quantum);
			WWEG32_SDMA(i, mmSDMA0_PHASE2_QUANTUM, phase_quantum);
		}
		WWEG32_SDMA(i, mmSDMA0_CNTW, f32_cntw);

		/*
		 * Enabwe SDMA utiwization. Its onwy suppowted on
		 * Awctuwus fow the moment and fiwmwawe vewsion 14
		 * and above.
		 */
		if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
			    IP_VEWSION(4, 2, 2) &&
		    adev->sdma.instance[i].fw_vewsion >= 14)
			WWEG32_SDMA(i, mmSDMA0_PUB_DUMMY_WEG2, enabwe);
		/* Extend page fauwt timeout to avoid intewwupt stowm */
		WWEG32_SDMA(i, mmSDMA0_UTCW1_TIMEOUT, 0x00800080);
	}

}

/**
 * sdma_v4_0_enabwe - stop the async dma engines
 *
 * @adev: amdgpu_device pointew
 * @enabwe: enabwe/disabwe the DMA MEs.
 *
 * Hawt ow unhawt the async dma engines (VEGA10).
 */
static void sdma_v4_0_enabwe(stwuct amdgpu_device *adev, boow enabwe)
{
	u32 f32_cntw;
	int i;

	if (!enabwe) {
		sdma_v4_0_gfx_enabwe(adev, enabwe);
		sdma_v4_0_wwc_stop(adev);
		if (adev->sdma.has_page_queue)
			sdma_v4_0_page_stop(adev);
	}

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		f32_cntw = WWEG32_SDMA(i, mmSDMA0_F32_CNTW);
		f32_cntw = WEG_SET_FIEWD(f32_cntw, SDMA0_F32_CNTW, HAWT, enabwe ? 0 : 1);
		WWEG32_SDMA(i, mmSDMA0_F32_CNTW, f32_cntw);
	}
}

/*
 * sdma_v4_0_wb_cntw - get pawametews fow wb_cntw
 */
static uint32_t sdma_v4_0_wb_cntw(stwuct amdgpu_wing *wing, uint32_t wb_cntw)
{
	/* Set wing buffew size in dwowds */
	uint32_t wb_bufsz = owdew_base_2(wing->wing_size / 4);

	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW, WB_SIZE, wb_bufsz);
#ifdef __BIG_ENDIAN
	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW, WB_SWAP_ENABWE, 1);
	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW,
				WPTW_WWITEBACK_SWAP_ENABWE, 1);
#endif
	wetuwn wb_cntw;
}

/**
 * sdma_v4_0_gfx_wesume - setup and stawt the async dma engines
 *
 * @adev: amdgpu_device pointew
 * @i: instance to wesume
 *
 * Set up the gfx DMA wing buffews and enabwe them (VEGA10).
 * Wetuwns 0 fow success, ewwow fow faiwuwe.
 */
static void sdma_v4_0_gfx_wesume(stwuct amdgpu_device *adev, unsigned int i)
{
	stwuct amdgpu_wing *wing = &adev->sdma.instance[i].wing;
	u32 wb_cntw, ib_cntw, wptw_poww_cntw;
	u32 doowbeww;
	u32 doowbeww_offset;
	u64 wptw_gpu_addw;

	wb_cntw = WWEG32_SDMA(i, mmSDMA0_GFX_WB_CNTW);
	wb_cntw = sdma_v4_0_wb_cntw(wing, wb_cntw);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_CNTW, wb_cntw);

	/* Initiawize the wing buffew's wead and wwite pointews */
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW, 0);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_HI, 0);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW, 0);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_HI, 0);

	/* set the wb addwess whethew it's enabwed ow not */
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_ADDW_HI,
	       uppew_32_bits(wing->wptw_gpu_addw) & 0xFFFFFFFF);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_ADDW_WO,
	       wowew_32_bits(wing->wptw_gpu_addw) & 0xFFFFFFFC);

	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW,
				WPTW_WWITEBACK_ENABWE, 1);

	WWEG32_SDMA(i, mmSDMA0_GFX_WB_BASE, wing->gpu_addw >> 8);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_BASE_HI, wing->gpu_addw >> 40);

	wing->wptw = 0;

	/* befowe pwogwaming wptw to a wess vawue, need set minow_ptw_update fiwst */
	WWEG32_SDMA(i, mmSDMA0_GFX_MINOW_PTW_UPDATE, 1);

	doowbeww = WWEG32_SDMA(i, mmSDMA0_GFX_DOOWBEWW);
	doowbeww_offset = WWEG32_SDMA(i, mmSDMA0_GFX_DOOWBEWW_OFFSET);

	doowbeww = WEG_SET_FIEWD(doowbeww, SDMA0_GFX_DOOWBEWW, ENABWE,
				 wing->use_doowbeww);
	doowbeww_offset = WEG_SET_FIEWD(doowbeww_offset,
					SDMA0_GFX_DOOWBEWW_OFFSET,
					OFFSET, wing->doowbeww_index);
	WWEG32_SDMA(i, mmSDMA0_GFX_DOOWBEWW, doowbeww);
	WWEG32_SDMA(i, mmSDMA0_GFX_DOOWBEWW_OFFSET, doowbeww_offset);

	sdma_v4_0_wing_set_wptw(wing);

	/* set minow_ptw_update to 0 aftew wptw pwogwamed */
	WWEG32_SDMA(i, mmSDMA0_GFX_MINOW_PTW_UPDATE, 0);

	/* setup the wptw shadow powwing */
	wptw_gpu_addw = wing->wptw_gpu_addw;
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_POWW_ADDW_WO,
		    wowew_32_bits(wptw_gpu_addw));
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_POWW_ADDW_HI,
		    uppew_32_bits(wptw_gpu_addw));
	wptw_poww_cntw = WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_POWW_CNTW);
	wptw_poww_cntw = WEG_SET_FIEWD(wptw_poww_cntw,
				       SDMA0_GFX_WB_WPTW_POWW_CNTW,
				       F32_POWW_ENABWE, amdgpu_swiov_vf(adev)? 1 : 0);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_WPTW_POWW_CNTW, wptw_poww_cntw);

	/* enabwe DMA WB */
	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_GFX_WB_CNTW, WB_ENABWE, 1);
	WWEG32_SDMA(i, mmSDMA0_GFX_WB_CNTW, wb_cntw);

	ib_cntw = WWEG32_SDMA(i, mmSDMA0_GFX_IB_CNTW);
	ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_GFX_IB_CNTW, IB_ENABWE, 1);
#ifdef __BIG_ENDIAN
	ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_GFX_IB_CNTW, IB_SWAP_ENABWE, 1);
#endif
	/* enabwe DMA IBs */
	WWEG32_SDMA(i, mmSDMA0_GFX_IB_CNTW, ib_cntw);
}

/**
 * sdma_v4_0_page_wesume - setup and stawt the async dma engines
 *
 * @adev: amdgpu_device pointew
 * @i: instance to wesume
 *
 * Set up the page DMA wing buffews and enabwe them (VEGA10).
 * Wetuwns 0 fow success, ewwow fow faiwuwe.
 */
static void sdma_v4_0_page_wesume(stwuct amdgpu_device *adev, unsigned int i)
{
	stwuct amdgpu_wing *wing = &adev->sdma.instance[i].page;
	u32 wb_cntw, ib_cntw, wptw_poww_cntw;
	u32 doowbeww;
	u32 doowbeww_offset;
	u64 wptw_gpu_addw;

	wb_cntw = WWEG32_SDMA(i, mmSDMA0_PAGE_WB_CNTW);
	wb_cntw = sdma_v4_0_wb_cntw(wing, wb_cntw);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_CNTW, wb_cntw);

	/* Initiawize the wing buffew's wead and wwite pointews */
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW, 0);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_HI, 0);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW, 0);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_HI, 0);

	/* set the wb addwess whethew it's enabwed ow not */
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_ADDW_HI,
	       uppew_32_bits(wing->wptw_gpu_addw) & 0xFFFFFFFF);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_ADDW_WO,
	       wowew_32_bits(wing->wptw_gpu_addw) & 0xFFFFFFFC);

	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_PAGE_WB_CNTW,
				WPTW_WWITEBACK_ENABWE, 1);

	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_BASE, wing->gpu_addw >> 8);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_BASE_HI, wing->gpu_addw >> 40);

	wing->wptw = 0;

	/* befowe pwogwaming wptw to a wess vawue, need set minow_ptw_update fiwst */
	WWEG32_SDMA(i, mmSDMA0_PAGE_MINOW_PTW_UPDATE, 1);

	doowbeww = WWEG32_SDMA(i, mmSDMA0_PAGE_DOOWBEWW);
	doowbeww_offset = WWEG32_SDMA(i, mmSDMA0_PAGE_DOOWBEWW_OFFSET);

	doowbeww = WEG_SET_FIEWD(doowbeww, SDMA0_PAGE_DOOWBEWW, ENABWE,
				 wing->use_doowbeww);
	doowbeww_offset = WEG_SET_FIEWD(doowbeww_offset,
					SDMA0_PAGE_DOOWBEWW_OFFSET,
					OFFSET, wing->doowbeww_index);
	WWEG32_SDMA(i, mmSDMA0_PAGE_DOOWBEWW, doowbeww);
	WWEG32_SDMA(i, mmSDMA0_PAGE_DOOWBEWW_OFFSET, doowbeww_offset);

	/* paging queue doowbeww wange is setup at sdma_v4_0_gfx_wesume */
	sdma_v4_0_page_wing_set_wptw(wing);

	/* set minow_ptw_update to 0 aftew wptw pwogwamed */
	WWEG32_SDMA(i, mmSDMA0_PAGE_MINOW_PTW_UPDATE, 0);

	/* setup the wptw shadow powwing */
	wptw_gpu_addw = wing->wptw_gpu_addw;
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_WO,
		    wowew_32_bits(wptw_gpu_addw));
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_POWW_ADDW_HI,
		    uppew_32_bits(wptw_gpu_addw));
	wptw_poww_cntw = WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_POWW_CNTW);
	wptw_poww_cntw = WEG_SET_FIEWD(wptw_poww_cntw,
				       SDMA0_PAGE_WB_WPTW_POWW_CNTW,
				       F32_POWW_ENABWE, amdgpu_swiov_vf(adev)? 1 : 0);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_WPTW_POWW_CNTW, wptw_poww_cntw);

	/* enabwe DMA WB */
	wb_cntw = WEG_SET_FIEWD(wb_cntw, SDMA0_PAGE_WB_CNTW, WB_ENABWE, 1);
	WWEG32_SDMA(i, mmSDMA0_PAGE_WB_CNTW, wb_cntw);

	ib_cntw = WWEG32_SDMA(i, mmSDMA0_PAGE_IB_CNTW);
	ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_PAGE_IB_CNTW, IB_ENABWE, 1);
#ifdef __BIG_ENDIAN
	ib_cntw = WEG_SET_FIEWD(ib_cntw, SDMA0_PAGE_IB_CNTW, IB_SWAP_ENABWE, 1);
#endif
	/* enabwe DMA IBs */
	WWEG32_SDMA(i, mmSDMA0_PAGE_IB_CNTW, ib_cntw);
}

static void
sdma_v4_1_update_powew_gating(stwuct amdgpu_device *adev, boow enabwe)
{
	uint32_t def, data;

	if (enabwe && (adev->pg_fwags & AMD_PG_SUPPOWT_SDMA)) {
		/* enabwe idwe intewwupt */
		def = data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW));
		data |= SDMA0_CNTW__CTXEMPTY_INT_ENABWE_MASK;

		if (data != def)
			WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW), data);
	} ewse {
		/* disabwe idwe intewwupt */
		def = data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW));
		data &= ~SDMA0_CNTW__CTXEMPTY_INT_ENABWE_MASK;
		if (data != def)
			WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW), data);
	}
}

static void sdma_v4_1_init_powew_gating(stwuct amdgpu_device *adev)
{
	uint32_t def, data;

	/* Enabwe HW based PG. */
	def = data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_POWEW_CNTW));
	data |= SDMA0_POWEW_CNTW__PG_CNTW_ENABWE_MASK;
	if (data != def)
		WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_POWEW_CNTW), data);

	/* enabwe intewwupt */
	def = data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW));
	data |= SDMA0_CNTW__CTXEMPTY_INT_ENABWE_MASK;
	if (data != def)
		WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CNTW), data);

	/* Configuwe howd time to fiwtew in-vawid powew on/off wequest. Use defauwt wight now */
	def = data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_POWEW_CNTW));
	data &= ~SDMA0_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK;
	data |= (mmSDMA0_POWEW_CNTW_DEFAUWT & SDMA0_POWEW_CNTW__ON_OFF_CONDITION_HOWD_TIME_MASK);
	/* Configuwe switch time fow hystewesis puwpose. Use defauwt wight now */
	data &= ~SDMA0_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK;
	data |= (mmSDMA0_POWEW_CNTW_DEFAUWT & SDMA0_POWEW_CNTW__ON_OFF_STATUS_DUWATION_TIME_MASK);
	if(data != def)
		WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_POWEW_CNTW), data);
}

static void sdma_v4_0_init_pg(stwuct amdgpu_device *adev)
{
	if (!(adev->pg_fwags & AMD_PG_SUPPOWT_SDMA))
		wetuwn;

	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 1, 0):
        case IP_VEWSION(4, 1, 1):
	case IP_VEWSION(4, 1, 2):
		sdma_v4_1_init_powew_gating(adev);
		sdma_v4_1_update_powew_gating(adev, twue);
		bweak;
	defauwt:
		bweak;
	}
}

/**
 * sdma_v4_0_wwc_wesume - setup and stawt the async dma engines
 *
 * @adev: amdgpu_device pointew
 *
 * Set up the compute DMA queues and enabwe them (VEGA10).
 * Wetuwns 0 fow success, ewwow fow faiwuwe.
 */
static int sdma_v4_0_wwc_wesume(stwuct amdgpu_device *adev)
{
	sdma_v4_0_init_pg(adev);

	wetuwn 0;
}

/**
 * sdma_v4_0_woad_micwocode - woad the sDMA ME ucode
 *
 * @adev: amdgpu_device pointew
 *
 * Woads the sDMA0/1 ucode.
 * Wetuwns 0 fow success, -EINVAW if the ucode is not avaiwabwe.
 */
static int sdma_v4_0_woad_micwocode(stwuct amdgpu_device *adev)
{
	const stwuct sdma_fiwmwawe_headew_v1_0 *hdw;
	const __we32 *fw_data;
	u32 fw_size;
	int i, j;

	/* hawt the MEs */
	sdma_v4_0_enabwe(adev, fawse);

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		if (!adev->sdma.instance[i].fw)
			wetuwn -EINVAW;

		hdw = (const stwuct sdma_fiwmwawe_headew_v1_0 *)adev->sdma.instance[i].fw->data;
		amdgpu_ucode_pwint_sdma_hdw(&hdw->headew);
		fw_size = we32_to_cpu(hdw->headew.ucode_size_bytes) / 4;

		fw_data = (const __we32 *)
			(adev->sdma.instance[i].fw->data +
				we32_to_cpu(hdw->headew.ucode_awway_offset_bytes));

		WWEG32_SDMA(i, mmSDMA0_UCODE_ADDW, 0);

		fow (j = 0; j < fw_size; j++)
			WWEG32_SDMA(i, mmSDMA0_UCODE_DATA,
				    we32_to_cpup(fw_data++));

		WWEG32_SDMA(i, mmSDMA0_UCODE_ADDW,
			    adev->sdma.instance[i].fw_vewsion);
	}

	wetuwn 0;
}

/**
 * sdma_v4_0_stawt - setup and stawt the async dma engines
 *
 * @adev: amdgpu_device pointew
 *
 * Set up the DMA engines and enabwe them (VEGA10).
 * Wetuwns 0 fow success, ewwow fow faiwuwe.
 */
static int sdma_v4_0_stawt(stwuct amdgpu_device *adev)
{
	stwuct amdgpu_wing *wing;
	int i, w = 0;

	if (amdgpu_swiov_vf(adev)) {
		sdma_v4_0_ctx_switch_enabwe(adev, fawse);
		sdma_v4_0_enabwe(adev, fawse);
	} ewse {

		if (adev->fiwmwawe.woad_type != AMDGPU_FW_WOAD_PSP) {
			w = sdma_v4_0_woad_micwocode(adev);
			if (w)
				wetuwn w;
		}

		/* unhawt the MEs */
		sdma_v4_0_enabwe(adev, twue);
		/* enabwe sdma wing pweemption */
		sdma_v4_0_ctx_switch_enabwe(adev, twue);
	}

	/* stawt the gfx wings and wwc compute queues */
	fow (i = 0; i < adev->sdma.num_instances; i++) {
		uint32_t temp;

		WWEG32_SDMA(i, mmSDMA0_SEM_WAIT_FAIW_TIMEW_CNTW, 0);
		sdma_v4_0_gfx_wesume(adev, i);
		if (adev->sdma.has_page_queue)
			sdma_v4_0_page_wesume(adev, i);

		/* set utc w1 enabwe fwag awways to 1 */
		temp = WWEG32_SDMA(i, mmSDMA0_CNTW);
		temp = WEG_SET_FIEWD(temp, SDMA0_CNTW, UTC_W1_ENABWE, 1);
		WWEG32_SDMA(i, mmSDMA0_CNTW, temp);

		if (!amdgpu_swiov_vf(adev)) {
			/* unhawt engine */
			temp = WWEG32_SDMA(i, mmSDMA0_F32_CNTW);
			temp = WEG_SET_FIEWD(temp, SDMA0_F32_CNTW, HAWT, 0);
			WWEG32_SDMA(i, mmSDMA0_F32_CNTW, temp);
		}
	}

	if (amdgpu_swiov_vf(adev)) {
		sdma_v4_0_ctx_switch_enabwe(adev, twue);
		sdma_v4_0_enabwe(adev, twue);
	} ewse {
		w = sdma_v4_0_wwc_wesume(adev);
		if (w)
			wetuwn w;
	}

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		wing = &adev->sdma.instance[i].wing;

		w = amdgpu_wing_test_hewpew(wing);
		if (w)
			wetuwn w;

		if (adev->sdma.has_page_queue) {
			stwuct amdgpu_wing *page = &adev->sdma.instance[i].page;

			w = amdgpu_wing_test_hewpew(page);
			if (w)
				wetuwn w;
		}
	}

	wetuwn w;
}

/**
 * sdma_v4_0_wing_test_wing - simpwe async dma engine test
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 *
 * Test the DMA engine by wwiting using it to wwite an
 * vawue to memowy. (VEGA10).
 * Wetuwns 0 fow success, ewwow fow faiwuwe.
 */
static int sdma_v4_0_wing_test_wing(stwuct amdgpu_wing *wing)
{
	stwuct amdgpu_device *adev = wing->adev;
	unsigned i;
	unsigned index;
	int w;
	u32 tmp;
	u64 gpu_addw;

	w = amdgpu_device_wb_get(adev, &index);
	if (w)
		wetuwn w;

	gpu_addw = adev->wb.gpu_addw + (index * 4);
	tmp = 0xCAFEDEAD;
	adev->wb.wb[index] = cpu_to_we32(tmp);

	w = amdgpu_wing_awwoc(wing, 5);
	if (w)
		goto ewwow_fwee_wb;

	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_WWITE) |
			  SDMA_PKT_HEADEW_SUB_OP(SDMA_SUBOP_WWITE_WINEAW));
	amdgpu_wing_wwite(wing, wowew_32_bits(gpu_addw));
	amdgpu_wing_wwite(wing, uppew_32_bits(gpu_addw));
	amdgpu_wing_wwite(wing, SDMA_PKT_WWITE_UNTIWED_DW_3_COUNT(0));
	amdgpu_wing_wwite(wing, 0xDEADBEEF);
	amdgpu_wing_commit(wing);

	fow (i = 0; i < adev->usec_timeout; i++) {
		tmp = we32_to_cpu(adev->wb.wb[index]);
		if (tmp == 0xDEADBEEF)
			bweak;
		udeway(1);
	}

	if (i >= adev->usec_timeout)
		w = -ETIMEDOUT;

ewwow_fwee_wb:
	amdgpu_device_wb_fwee(adev, index);
	wetuwn w;
}

/**
 * sdma_v4_0_wing_test_ib - test an IB on the DMA engine
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @timeout: timeout vawue in jiffies, ow MAX_SCHEDUWE_TIMEOUT
 *
 * Test a simpwe IB in the DMA wing (VEGA10).
 * Wetuwns 0 on success, ewwow on faiwuwe.
 */
static int sdma_v4_0_wing_test_ib(stwuct amdgpu_wing *wing, wong timeout)
{
	stwuct amdgpu_device *adev = wing->adev;
	stwuct amdgpu_ib ib;
	stwuct dma_fence *f = NUWW;
	unsigned index;
	wong w;
	u32 tmp = 0;
	u64 gpu_addw;

	w = amdgpu_device_wb_get(adev, &index);
	if (w)
		wetuwn w;

	gpu_addw = adev->wb.gpu_addw + (index * 4);
	tmp = 0xCAFEDEAD;
	adev->wb.wb[index] = cpu_to_we32(tmp);
	memset(&ib, 0, sizeof(ib));
	w = amdgpu_ib_get(adev, NUWW, 256,
					AMDGPU_IB_POOW_DIWECT, &ib);
	if (w)
		goto eww0;

	ib.ptw[0] = SDMA_PKT_HEADEW_OP(SDMA_OP_WWITE) |
		SDMA_PKT_HEADEW_SUB_OP(SDMA_SUBOP_WWITE_WINEAW);
	ib.ptw[1] = wowew_32_bits(gpu_addw);
	ib.ptw[2] = uppew_32_bits(gpu_addw);
	ib.ptw[3] = SDMA_PKT_WWITE_UNTIWED_DW_3_COUNT(0);
	ib.ptw[4] = 0xDEADBEEF;
	ib.ptw[5] = SDMA_PKT_NOP_HEADEW_OP(SDMA_OP_NOP);
	ib.ptw[6] = SDMA_PKT_NOP_HEADEW_OP(SDMA_OP_NOP);
	ib.ptw[7] = SDMA_PKT_NOP_HEADEW_OP(SDMA_OP_NOP);
	ib.wength_dw = 8;

	w = amdgpu_ib_scheduwe(wing, 1, &ib, NUWW, &f);
	if (w)
		goto eww1;

	w = dma_fence_wait_timeout(f, fawse, timeout);
	if (w == 0) {
		w = -ETIMEDOUT;
		goto eww1;
	} ewse if (w < 0) {
		goto eww1;
	}
	tmp = we32_to_cpu(adev->wb.wb[index]);
	if (tmp == 0xDEADBEEF)
		w = 0;
	ewse
		w = -EINVAW;

eww1:
	amdgpu_ib_fwee(adev, &ib, NUWW);
	dma_fence_put(f);
eww0:
	amdgpu_device_wb_fwee(adev, index);
	wetuwn w;
}


/**
 * sdma_v4_0_vm_copy_pte - update PTEs by copying them fwom the GAWT
 *
 * @ib: indiwect buffew to fiww with commands
 * @pe: addw of the page entwy
 * @swc: swc addw to copy fwom
 * @count: numbew of page entwies to update
 *
 * Update PTEs by copying them fwom the GAWT using sDMA (VEGA10).
 */
static void sdma_v4_0_vm_copy_pte(stwuct amdgpu_ib *ib,
				  uint64_t pe, uint64_t swc,
				  unsigned count)
{
	unsigned bytes = count * 8;

	ib->ptw[ib->wength_dw++] = SDMA_PKT_HEADEW_OP(SDMA_OP_COPY) |
		SDMA_PKT_HEADEW_SUB_OP(SDMA_SUBOP_COPY_WINEAW);
	ib->ptw[ib->wength_dw++] = bytes - 1;
	ib->ptw[ib->wength_dw++] = 0; /* swc/dst endian swap */
	ib->ptw[ib->wength_dw++] = wowew_32_bits(swc);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(swc);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(pe);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(pe);

}

/**
 * sdma_v4_0_vm_wwite_pte - update PTEs by wwiting them manuawwy
 *
 * @ib: indiwect buffew to fiww with commands
 * @pe: addw of the page entwy
 * @vawue: dst addw to wwite into pe
 * @count: numbew of page entwies to update
 * @incw: incwease next addw by incw bytes
 *
 * Update PTEs by wwiting them manuawwy using sDMA (VEGA10).
 */
static void sdma_v4_0_vm_wwite_pte(stwuct amdgpu_ib *ib, uint64_t pe,
				   uint64_t vawue, unsigned count,
				   uint32_t incw)
{
	unsigned ndw = count * 2;

	ib->ptw[ib->wength_dw++] = SDMA_PKT_HEADEW_OP(SDMA_OP_WWITE) |
		SDMA_PKT_HEADEW_SUB_OP(SDMA_SUBOP_WWITE_WINEAW);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(pe);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(pe);
	ib->ptw[ib->wength_dw++] = ndw - 1;
	fow (; ndw > 0; ndw -= 2) {
		ib->ptw[ib->wength_dw++] = wowew_32_bits(vawue);
		ib->ptw[ib->wength_dw++] = uppew_32_bits(vawue);
		vawue += incw;
	}
}

/**
 * sdma_v4_0_vm_set_pte_pde - update the page tabwes using sDMA
 *
 * @ib: indiwect buffew to fiww with commands
 * @pe: addw of the page entwy
 * @addw: dst addw to wwite into pe
 * @count: numbew of page entwies to update
 * @incw: incwease next addw by incw bytes
 * @fwags: access fwags
 *
 * Update the page tabwes using sDMA (VEGA10).
 */
static void sdma_v4_0_vm_set_pte_pde(stwuct amdgpu_ib *ib,
				     uint64_t pe,
				     uint64_t addw, unsigned count,
				     uint32_t incw, uint64_t fwags)
{
	/* fow physicawwy contiguous pages (vwam) */
	ib->ptw[ib->wength_dw++] = SDMA_PKT_HEADEW_OP(SDMA_OP_PTEPDE);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(pe); /* dst addw */
	ib->ptw[ib->wength_dw++] = uppew_32_bits(pe);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(fwags); /* mask */
	ib->ptw[ib->wength_dw++] = uppew_32_bits(fwags);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(addw); /* vawue */
	ib->ptw[ib->wength_dw++] = uppew_32_bits(addw);
	ib->ptw[ib->wength_dw++] = incw; /* incwement size */
	ib->ptw[ib->wength_dw++] = 0;
	ib->ptw[ib->wength_dw++] = count - 1; /* numbew of entwies */
}

/**
 * sdma_v4_0_wing_pad_ib - pad the IB to the wequiwed numbew of dw
 *
 * @wing: amdgpu_wing stwuctuwe howding wing infowmation
 * @ib: indiwect buffew to fiww with padding
 */
static void sdma_v4_0_wing_pad_ib(stwuct amdgpu_wing *wing, stwuct amdgpu_ib *ib)
{
	stwuct amdgpu_sdma_instance *sdma = amdgpu_sdma_get_instance_fwom_wing(wing);
	u32 pad_count;
	int i;

	pad_count = (-ib->wength_dw) & 7;
	fow (i = 0; i < pad_count; i++)
		if (sdma && sdma->buwst_nop && (i == 0))
			ib->ptw[ib->wength_dw++] =
				SDMA_PKT_HEADEW_OP(SDMA_OP_NOP) |
				SDMA_PKT_NOP_HEADEW_COUNT(pad_count - 1);
		ewse
			ib->ptw[ib->wength_dw++] =
				SDMA_PKT_HEADEW_OP(SDMA_OP_NOP);
}


/**
 * sdma_v4_0_wing_emit_pipewine_sync - sync the pipewine
 *
 * @wing: amdgpu_wing pointew
 *
 * Make suwe aww pwevious opewations awe compweted (CIK).
 */
static void sdma_v4_0_wing_emit_pipewine_sync(stwuct amdgpu_wing *wing)
{
	uint32_t seq = wing->fence_dwv.sync_seq;
	uint64_t addw = wing->fence_dwv.gpu_addw;

	/* wait fow idwe */
	sdma_v4_0_wait_weg_mem(wing, 1, 0,
			       addw & 0xfffffffc,
			       uppew_32_bits(addw) & 0xffffffff,
			       seq, 0xffffffff, 4);
}


/**
 * sdma_v4_0_wing_emit_vm_fwush - vm fwush using sDMA
 *
 * @wing: amdgpu_wing pointew
 * @vmid: vmid numbew to use
 * @pd_addw: addwess
 *
 * Update the page tabwe base and fwush the VM TWB
 * using sDMA (VEGA10).
 */
static void sdma_v4_0_wing_emit_vm_fwush(stwuct amdgpu_wing *wing,
					 unsigned vmid, uint64_t pd_addw)
{
	amdgpu_gmc_emit_fwush_gpu_twb(wing, vmid, pd_addw);
}

static void sdma_v4_0_wing_emit_wweg(stwuct amdgpu_wing *wing,
				     uint32_t weg, uint32_t vaw)
{
	amdgpu_wing_wwite(wing, SDMA_PKT_HEADEW_OP(SDMA_OP_SWBM_WWITE) |
			  SDMA_PKT_SWBM_WWITE_HEADEW_BYTE_EN(0xf));
	amdgpu_wing_wwite(wing, weg);
	amdgpu_wing_wwite(wing, vaw);
}

static void sdma_v4_0_wing_emit_weg_wait(stwuct amdgpu_wing *wing, uint32_t weg,
					 uint32_t vaw, uint32_t mask)
{
	sdma_v4_0_wait_weg_mem(wing, 0, 0, weg, 0, vaw, mask, 10);
}

static boow sdma_v4_0_fw_suppowt_paging_queue(stwuct amdgpu_device *adev)
{
	uint fw_vewsion = adev->sdma.instance[0].fw_vewsion;

	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 0, 0):
		wetuwn fw_vewsion >= 430;
	case IP_VEWSION(4, 0, 1):
		/*wetuwn fw_vewsion >= 31;*/
		wetuwn fawse;
	case IP_VEWSION(4, 2, 0):
		wetuwn fw_vewsion >= 123;
	defauwt:
		wetuwn fawse;
	}
}

static int sdma_v4_0_eawwy_init(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int w;

	w = sdma_v4_0_init_micwocode(adev);
	if (w)
		wetuwn w;

	/* TODO: Page queue bweaks dwivew wewoad undew SWIOV */
	if ((amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) == IP_VEWSION(4, 0, 0)) &&
	    amdgpu_swiov_vf((adev)))
		adev->sdma.has_page_queue = fawse;
	ewse if (sdma_v4_0_fw_suppowt_paging_queue(adev))
		adev->sdma.has_page_queue = twue;

	sdma_v4_0_set_wing_funcs(adev);
	sdma_v4_0_set_buffew_funcs(adev);
	sdma_v4_0_set_vm_pte_funcs(adev);
	sdma_v4_0_set_iwq_funcs(adev);
	sdma_v4_0_set_was_funcs(adev);

	wetuwn 0;
}

static int sdma_v4_0_pwocess_was_data_cb(stwuct amdgpu_device *adev,
		void *eww_data,
		stwuct amdgpu_iv_entwy *entwy);

static int sdma_v4_0_wate_init(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	sdma_v4_0_setup_uwv(adev);

	if (!amdgpu_pewsistent_edc_hawvesting_suppowted(adev))
		amdgpu_was_weset_ewwow_count(adev, AMDGPU_WAS_BWOCK__SDMA);

	wetuwn 0;
}

static int sdma_v4_0_sw_init(void *handwe)
{
	stwuct amdgpu_wing *wing;
	int w, i;
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	/* SDMA twap event */
	fow (i = 0; i < adev->sdma.num_instances; i++) {
		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_TWAP,
				      &adev->sdma.twap_iwq);
		if (w)
			wetuwn w;
	}

	/* SDMA SWAM ECC event */
	fow (i = 0; i < adev->sdma.num_instances; i++) {
		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_SWAM_ECC,
				      &adev->sdma.ecc_iwq);
		if (w)
			wetuwn w;
	}

	/* SDMA VM_HOWE/DOOWBEWW_INV/POWW_TIMEOUT/SWBM_WWITE_PWOTECTION event*/
	fow (i = 0; i < adev->sdma.num_instances; i++) {
		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_VM_HOWE,
				      &adev->sdma.vm_howe_iwq);
		if (w)
			wetuwn w;

		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_DOOWBEWW_INVAWID,
				      &adev->sdma.doowbeww_invawid_iwq);
		if (w)
			wetuwn w;

		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_POWW_TIMEOUT,
				      &adev->sdma.poow_timeout_iwq);
		if (w)
			wetuwn w;

		w = amdgpu_iwq_add_id(adev, sdma_v4_0_seq_to_iwq_id(i),
				      SDMA0_4_0__SWCID__SDMA_SWBMWWITE,
				      &adev->sdma.swbm_wwite_iwq);
		if (w)
			wetuwn w;
	}

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		wing = &adev->sdma.instance[i].wing;
		wing->wing_obj = NUWW;
		wing->use_doowbeww = twue;

		DWM_DEBUG("SDMA %d use_doowbeww being set to: [%s]\n", i,
				wing->use_doowbeww?"twue":"fawse");

		/* doowbeww size is 2 dwowds, get DWOWD offset */
		wing->doowbeww_index = adev->doowbeww_index.sdma_engine[i] << 1;

		/*
		 * On Awctuwus, SDMA instance 5~7 has a diffewent vmhub
		 * type(AMDGPU_MMHUB1).
		 */
		if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
			    IP_VEWSION(4, 2, 2) &&
		    i >= 5)
			wing->vm_hub = AMDGPU_MMHUB1(0);
		ewse
			wing->vm_hub = AMDGPU_MMHUB0(0);

		spwintf(wing->name, "sdma%d", i);
		w = amdgpu_wing_init(adev, wing, 1024, &adev->sdma.twap_iwq,
				     AMDGPU_SDMA_IWQ_INSTANCE0 + i,
				     AMDGPU_WING_PWIO_DEFAUWT, NUWW);
		if (w)
			wetuwn w;

		if (adev->sdma.has_page_queue) {
			wing = &adev->sdma.instance[i].page;
			wing->wing_obj = NUWW;
			wing->use_doowbeww = twue;

			/* paging queue use same doowbeww index/wouting as gfx queue
			 * with 0x400 (4096 dwowds) offset on second doowbeww page
			 */
			if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) >=
				    IP_VEWSION(4, 0, 0) &&
			    amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) <
				    IP_VEWSION(4, 2, 0)) {
				wing->doowbeww_index =
					adev->doowbeww_index.sdma_engine[i] << 1;
				wing->doowbeww_index += 0x400;
			} ewse {
				/* Fwom vega20, the sdma_doowbeww_wange in 1st
				 * doowbeww page is wesewved fow page queue.
				 */
				wing->doowbeww_index =
					(adev->doowbeww_index.sdma_engine[i] + 1) << 1;
			}

			if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
				    IP_VEWSION(4, 2, 2) &&
			    i >= 5)
				wing->vm_hub = AMDGPU_MMHUB1(0);
			ewse
				wing->vm_hub = AMDGPU_MMHUB0(0);

			spwintf(wing->name, "page%d", i);
			w = amdgpu_wing_init(adev, wing, 1024,
					     &adev->sdma.twap_iwq,
					     AMDGPU_SDMA_IWQ_INSTANCE0 + i,
					     AMDGPU_WING_PWIO_DEFAUWT, NUWW);
			if (w)
				wetuwn w;
		}
	}

	if (amdgpu_sdma_was_sw_init(adev)) {
		dev_eww(adev->dev, "Faiwed to initiawize sdma was bwock!\n");
		wetuwn -EINVAW;
	}

	wetuwn w;
}

static int sdma_v4_0_sw_fini(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		amdgpu_wing_fini(&adev->sdma.instance[i].wing);
		if (adev->sdma.has_page_queue)
			amdgpu_wing_fini(&adev->sdma.instance[i].page);
	}

	if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) == IP_VEWSION(4, 2, 2) ||
	    amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) == IP_VEWSION(4, 4, 0))
		amdgpu_sdma_destwoy_inst_ctx(adev, twue);
	ewse
		amdgpu_sdma_destwoy_inst_ctx(adev, fawse);

	wetuwn 0;
}

static int sdma_v4_0_hw_init(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	if (adev->fwags & AMD_IS_APU)
		amdgpu_dpm_set_powewgating_by_smu(adev, AMD_IP_BWOCK_TYPE_SDMA, fawse);

	if (!amdgpu_swiov_vf(adev))
		sdma_v4_0_init_gowden_wegistews(adev);

	wetuwn sdma_v4_0_stawt(adev);
}

static int sdma_v4_0_hw_fini(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int i;

	if (amdgpu_swiov_vf(adev))
		wetuwn 0;

	if (amdgpu_was_is_suppowted(adev, AMDGPU_WAS_BWOCK__SDMA)) {
		fow (i = 0; i < adev->sdma.num_instances; i++) {
			amdgpu_iwq_put(adev, &adev->sdma.ecc_iwq,
				       AMDGPU_SDMA_IWQ_INSTANCE0 + i);
		}
	}

	sdma_v4_0_ctx_switch_enabwe(adev, fawse);
	sdma_v4_0_enabwe(adev, fawse);

	if (adev->fwags & AMD_IS_APU)
		amdgpu_dpm_set_powewgating_by_smu(adev, AMD_IP_BWOCK_TYPE_SDMA, twue);

	wetuwn 0;
}

static int sdma_v4_0_suspend(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	/* SMU saves SDMA state fow us */
	if (adev->in_s0ix) {
		sdma_v4_0_gfx_enabwe(adev, fawse);
		wetuwn 0;
	}

	wetuwn sdma_v4_0_hw_fini(adev);
}

static int sdma_v4_0_wesume(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	/* SMU westowes SDMA state fow us */
	if (adev->in_s0ix) {
		sdma_v4_0_enabwe(adev, twue);
		sdma_v4_0_gfx_enabwe(adev, twue);
		wetuwn 0;
	}

	wetuwn sdma_v4_0_hw_init(adev);
}

static boow sdma_v4_0_is_idwe(void *handwe)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	u32 i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		u32 tmp = WWEG32_SDMA(i, mmSDMA0_STATUS_WEG);

		if (!(tmp & SDMA0_STATUS_WEG__IDWE_MASK))
			wetuwn fawse;
	}

	wetuwn twue;
}

static int sdma_v4_0_wait_fow_idwe(void *handwe)
{
	unsigned i, j;
	u32 sdma[AMDGPU_MAX_SDMA_INSTANCES];
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	fow (i = 0; i < adev->usec_timeout; i++) {
		fow (j = 0; j < adev->sdma.num_instances; j++) {
			sdma[j] = WWEG32_SDMA(j, mmSDMA0_STATUS_WEG);
			if (!(sdma[j] & SDMA0_STATUS_WEG__IDWE_MASK))
				bweak;
		}
		if (j == adev->sdma.num_instances)
			wetuwn 0;
		udeway(1);
	}
	wetuwn -ETIMEDOUT;
}

static int sdma_v4_0_soft_weset(void *handwe)
{
	/* todo */

	wetuwn 0;
}

static int sdma_v4_0_set_twap_iwq_state(stwuct amdgpu_device *adev,
					stwuct amdgpu_iwq_swc *souwce,
					unsigned type,
					enum amdgpu_intewwupt_state state)
{
	u32 sdma_cntw;

	sdma_cntw = WWEG32_SDMA(type, mmSDMA0_CNTW);
	sdma_cntw = WEG_SET_FIEWD(sdma_cntw, SDMA0_CNTW, TWAP_ENABWE,
		       state == AMDGPU_IWQ_STATE_ENABWE ? 1 : 0);
	WWEG32_SDMA(type, mmSDMA0_CNTW, sdma_cntw);

	wetuwn 0;
}

static int sdma_v4_0_pwocess_twap_iwq(stwuct amdgpu_device *adev,
				      stwuct amdgpu_iwq_swc *souwce,
				      stwuct amdgpu_iv_entwy *entwy)
{
	uint32_t instance;

	DWM_DEBUG("IH: SDMA twap\n");
	instance = sdma_v4_0_iwq_id_to_seq(entwy->cwient_id);
	switch (entwy->wing_id) {
	case 0:
		amdgpu_fence_pwocess(&adev->sdma.instance[instance].wing);
		bweak;
	case 1:
		if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) ==
		    IP_VEWSION(4, 2, 0))
			amdgpu_fence_pwocess(&adev->sdma.instance[instance].page);
		bweak;
	case 2:
		/* XXX compute */
		bweak;
	case 3:
		if (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0) !=
		    IP_VEWSION(4, 2, 0))
			amdgpu_fence_pwocess(&adev->sdma.instance[instance].page);
		bweak;
	}
	wetuwn 0;
}

static int sdma_v4_0_pwocess_was_data_cb(stwuct amdgpu_device *adev,
		void *eww_data,
		stwuct amdgpu_iv_entwy *entwy)
{
	int instance;

	/* When Fuww WAS is enabwed, the pew-IP intewwupt souwces shouwd
	 * be disabwed and the dwivew shouwd onwy wook fow the aggwegated
	 * intewwupt via sync fwood
	 */
	if (amdgpu_was_is_suppowted(adev, AMDGPU_WAS_BWOCK__GFX))
		goto out;

	instance = sdma_v4_0_iwq_id_to_seq(entwy->cwient_id);
	if (instance < 0)
		goto out;

	amdgpu_sdma_pwocess_was_data_cb(adev, eww_data, entwy);

out:
	wetuwn AMDGPU_WAS_SUCCESS;
}

static int sdma_v4_0_pwocess_iwwegaw_inst_iwq(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      stwuct amdgpu_iv_entwy *entwy)
{
	int instance;

	DWM_EWWOW("Iwwegaw instwuction in SDMA command stweam\n");

	instance = sdma_v4_0_iwq_id_to_seq(entwy->cwient_id);
	if (instance < 0)
		wetuwn 0;

	switch (entwy->wing_id) {
	case 0:
		dwm_sched_fauwt(&adev->sdma.instance[instance].wing.sched);
		bweak;
	}
	wetuwn 0;
}

static int sdma_v4_0_set_ecc_iwq_state(stwuct amdgpu_device *adev,
					stwuct amdgpu_iwq_swc *souwce,
					unsigned type,
					enum amdgpu_intewwupt_state state)
{
	u32 sdma_edc_config;

	sdma_edc_config = WWEG32_SDMA(type, mmSDMA0_EDC_CONFIG);
	sdma_edc_config = WEG_SET_FIEWD(sdma_edc_config, SDMA0_EDC_CONFIG, ECC_INT_ENABWE,
		       state == AMDGPU_IWQ_STATE_ENABWE ? 1 : 0);
	WWEG32_SDMA(type, mmSDMA0_EDC_CONFIG, sdma_edc_config);

	wetuwn 0;
}

static int sdma_v4_0_pwint_iv_entwy(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iv_entwy *entwy)
{
	int instance;
	stwuct amdgpu_task_info task_info;
	u64 addw;

	instance = sdma_v4_0_iwq_id_to_seq(entwy->cwient_id);
	if (instance < 0 || instance >= adev->sdma.num_instances) {
		dev_eww(adev->dev, "sdma instance invawid %d\n", instance);
		wetuwn -EINVAW;
	}

	addw = (u64)entwy->swc_data[0] << 12;
	addw |= ((u64)entwy->swc_data[1] & 0xf) << 44;

	memset(&task_info, 0, sizeof(stwuct amdgpu_task_info));
	amdgpu_vm_get_task_info(adev, entwy->pasid, &task_info);

	dev_dbg_watewimited(adev->dev,
		   "[sdma%d] addwess:0x%016wwx swc_id:%u wing:%u vmid:%u "
		   "pasid:%u, fow pwocess %s pid %d thwead %s pid %d\n",
		   instance, addw, entwy->swc_id, entwy->wing_id, entwy->vmid,
		   entwy->pasid, task_info.pwocess_name, task_info.tgid,
		   task_info.task_name, task_info.pid);
	wetuwn 0;
}

static int sdma_v4_0_pwocess_vm_howe_iwq(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      stwuct amdgpu_iv_entwy *entwy)
{
	dev_dbg_watewimited(adev->dev, "MC ow SEM addwess in VM howe\n");
	sdma_v4_0_pwint_iv_entwy(adev, entwy);
	wetuwn 0;
}

static int sdma_v4_0_pwocess_doowbeww_invawid_iwq(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      stwuct amdgpu_iv_entwy *entwy)
{
	dev_dbg_watewimited(adev->dev, "SDMA weceived a doowbeww fwom BIF with byte_enabwe !=0xff\n");
	sdma_v4_0_pwint_iv_entwy(adev, entwy);
	wetuwn 0;
}

static int sdma_v4_0_pwocess_poow_timeout_iwq(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      stwuct amdgpu_iv_entwy *entwy)
{
	dev_dbg_watewimited(adev->dev,
		"Powwing wegistew/memowy timeout executing POWW_WEG/MEM with finite timew\n");
	sdma_v4_0_pwint_iv_entwy(adev, entwy);
	wetuwn 0;
}

static int sdma_v4_0_pwocess_swbm_wwite_iwq(stwuct amdgpu_device *adev,
					      stwuct amdgpu_iwq_swc *souwce,
					      stwuct amdgpu_iv_entwy *entwy)
{
	dev_dbg_watewimited(adev->dev,
		"SDMA gets an Wegistew Wwite SWBM_WWITE command in non-pwiviwege command buffew\n");
	sdma_v4_0_pwint_iv_entwy(adev, entwy);
	wetuwn 0;
}

static void sdma_v4_0_update_medium_gwain_cwock_gating(
		stwuct amdgpu_device *adev,
		boow enabwe)
{
	uint32_t data, def;
	int i;

	if (enabwe && (adev->cg_fwags & AMD_CG_SUPPOWT_SDMA_MGCG)) {
		fow (i = 0; i < adev->sdma.num_instances; i++) {
			def = data = WWEG32_SDMA(i, mmSDMA0_CWK_CTWW);
			data &= ~(SDMA0_CWK_CTWW__SOFT_OVEWWIDE7_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE6_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE5_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE4_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE3_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE2_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE1_MASK |
				  SDMA0_CWK_CTWW__SOFT_OVEWWIDE0_MASK);
			if (def != data)
				WWEG32_SDMA(i, mmSDMA0_CWK_CTWW, data);
		}
	} ewse {
		fow (i = 0; i < adev->sdma.num_instances; i++) {
			def = data = WWEG32_SDMA(i, mmSDMA0_CWK_CTWW);
			data |= (SDMA0_CWK_CTWW__SOFT_OVEWWIDE7_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE6_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE5_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE4_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE3_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE2_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE1_MASK |
				 SDMA0_CWK_CTWW__SOFT_OVEWWIDE0_MASK);
			if (def != data)
				WWEG32_SDMA(i, mmSDMA0_CWK_CTWW, data);
		}
	}
}


static void sdma_v4_0_update_medium_gwain_wight_sweep(
		stwuct amdgpu_device *adev,
		boow enabwe)
{
	uint32_t data, def;
	int i;

	if (enabwe && (adev->cg_fwags & AMD_CG_SUPPOWT_SDMA_WS)) {
		fow (i = 0; i < adev->sdma.num_instances; i++) {
			/* 1-not ovewwide: enabwe sdma mem wight sweep */
			def = data = WWEG32_SDMA(0, mmSDMA0_POWEW_CNTW);
			data |= SDMA0_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK;
			if (def != data)
				WWEG32_SDMA(0, mmSDMA0_POWEW_CNTW, data);
		}
	} ewse {
		fow (i = 0; i < adev->sdma.num_instances; i++) {
		/* 0-ovewwide:disabwe sdma mem wight sweep */
			def = data = WWEG32_SDMA(0, mmSDMA0_POWEW_CNTW);
			data &= ~SDMA0_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK;
			if (def != data)
				WWEG32_SDMA(0, mmSDMA0_POWEW_CNTW, data);
		}
	}
}

static int sdma_v4_0_set_cwockgating_state(void *handwe,
					  enum amd_cwockgating_state state)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	if (amdgpu_swiov_vf(adev))
		wetuwn 0;

	sdma_v4_0_update_medium_gwain_cwock_gating(adev,
			state == AMD_CG_STATE_GATE);
	sdma_v4_0_update_medium_gwain_wight_sweep(adev,
			state == AMD_CG_STATE_GATE);
	wetuwn 0;
}

static int sdma_v4_0_set_powewgating_state(void *handwe,
					  enum amd_powewgating_state state)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;

	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 1, 0):
	case IP_VEWSION(4, 1, 1):
	case IP_VEWSION(4, 1, 2):
		sdma_v4_1_update_powew_gating(adev,
				state == AMD_PG_STATE_GATE);
		bweak;
	defauwt:
		bweak;
	}

	wetuwn 0;
}

static void sdma_v4_0_get_cwockgating_state(void *handwe, u64 *fwags)
{
	stwuct amdgpu_device *adev = (stwuct amdgpu_device *)handwe;
	int data;

	if (amdgpu_swiov_vf(adev))
		*fwags = 0;

	/* AMD_CG_SUPPOWT_SDMA_MGCG */
	data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_CWK_CTWW));
	if (!(data & SDMA0_CWK_CTWW__SOFT_OVEWWIDE7_MASK))
		*fwags |= AMD_CG_SUPPOWT_SDMA_MGCG;

	/* AMD_CG_SUPPOWT_SDMA_WS */
	data = WWEG32(SOC15_WEG_OFFSET(SDMA0, 0, mmSDMA0_POWEW_CNTW));
	if (data & SDMA0_POWEW_CNTW__MEM_POWEW_OVEWWIDE_MASK)
		*fwags |= AMD_CG_SUPPOWT_SDMA_WS;
}

const stwuct amd_ip_funcs sdma_v4_0_ip_funcs = {
	.name = "sdma_v4_0",
	.eawwy_init = sdma_v4_0_eawwy_init,
	.wate_init = sdma_v4_0_wate_init,
	.sw_init = sdma_v4_0_sw_init,
	.sw_fini = sdma_v4_0_sw_fini,
	.hw_init = sdma_v4_0_hw_init,
	.hw_fini = sdma_v4_0_hw_fini,
	.suspend = sdma_v4_0_suspend,
	.wesume = sdma_v4_0_wesume,
	.is_idwe = sdma_v4_0_is_idwe,
	.wait_fow_idwe = sdma_v4_0_wait_fow_idwe,
	.soft_weset = sdma_v4_0_soft_weset,
	.set_cwockgating_state = sdma_v4_0_set_cwockgating_state,
	.set_powewgating_state = sdma_v4_0_set_powewgating_state,
	.get_cwockgating_state = sdma_v4_0_get_cwockgating_state,
};

static const stwuct amdgpu_wing_funcs sdma_v4_0_wing_funcs = {
	.type = AMDGPU_WING_TYPE_SDMA,
	.awign_mask = 0xff,
	.nop = SDMA_PKT_NOP_HEADEW_OP(SDMA_OP_NOP),
	.suppowt_64bit_ptws = twue,
	.secuwe_submission_suppowted = twue,
	.get_wptw = sdma_v4_0_wing_get_wptw,
	.get_wptw = sdma_v4_0_wing_get_wptw,
	.set_wptw = sdma_v4_0_wing_set_wptw,
	.emit_fwame_size =
		6 + /* sdma_v4_0_wing_emit_hdp_fwush */
		3 + /* hdp invawidate */
		6 + /* sdma_v4_0_wing_emit_pipewine_sync */
		/* sdma_v4_0_wing_emit_vm_fwush */
		SOC15_FWUSH_GPU_TWB_NUM_WWEG * 3 +
		SOC15_FWUSH_GPU_TWB_NUM_WEG_WAIT * 6 +
		10 + 10 + 10, /* sdma_v4_0_wing_emit_fence x3 fow usew fence, vm fence */
	.emit_ib_size = 7 + 6, /* sdma_v4_0_wing_emit_ib */
	.emit_ib = sdma_v4_0_wing_emit_ib,
	.emit_fence = sdma_v4_0_wing_emit_fence,
	.emit_pipewine_sync = sdma_v4_0_wing_emit_pipewine_sync,
	.emit_vm_fwush = sdma_v4_0_wing_emit_vm_fwush,
	.emit_hdp_fwush = sdma_v4_0_wing_emit_hdp_fwush,
	.test_wing = sdma_v4_0_wing_test_wing,
	.test_ib = sdma_v4_0_wing_test_ib,
	.insewt_nop = sdma_v4_0_wing_insewt_nop,
	.pad_ib = sdma_v4_0_wing_pad_ib,
	.emit_wweg = sdma_v4_0_wing_emit_wweg,
	.emit_weg_wait = sdma_v4_0_wing_emit_weg_wait,
	.emit_weg_wwite_weg_wait = amdgpu_wing_emit_weg_wwite_weg_wait_hewpew,
};

static const stwuct amdgpu_wing_funcs sdma_v4_0_page_wing_funcs = {
	.type = AMDGPU_WING_TYPE_SDMA,
	.awign_mask = 0xff,
	.nop = SDMA_PKT_NOP_HEADEW_OP(SDMA_OP_NOP),
	.suppowt_64bit_ptws = twue,
	.secuwe_submission_suppowted = twue,
	.get_wptw = sdma_v4_0_wing_get_wptw,
	.get_wptw = sdma_v4_0_page_wing_get_wptw,
	.set_wptw = sdma_v4_0_page_wing_set_wptw,
	.emit_fwame_size =
		6 + /* sdma_v4_0_wing_emit_hdp_fwush */
		3 + /* hdp invawidate */
		6 + /* sdma_v4_0_wing_emit_pipewine_sync */
		/* sdma_v4_0_wing_emit_vm_fwush */
		SOC15_FWUSH_GPU_TWB_NUM_WWEG * 3 +
		SOC15_FWUSH_GPU_TWB_NUM_WEG_WAIT * 6 +
		10 + 10 + 10, /* sdma_v4_0_wing_emit_fence x3 fow usew fence, vm fence */
	.emit_ib_size = 7 + 6, /* sdma_v4_0_wing_emit_ib */
	.emit_ib = sdma_v4_0_wing_emit_ib,
	.emit_fence = sdma_v4_0_wing_emit_fence,
	.emit_pipewine_sync = sdma_v4_0_wing_emit_pipewine_sync,
	.emit_vm_fwush = sdma_v4_0_wing_emit_vm_fwush,
	.emit_hdp_fwush = sdma_v4_0_wing_emit_hdp_fwush,
	.test_wing = sdma_v4_0_wing_test_wing,
	.test_ib = sdma_v4_0_wing_test_ib,
	.insewt_nop = sdma_v4_0_wing_insewt_nop,
	.pad_ib = sdma_v4_0_wing_pad_ib,
	.emit_wweg = sdma_v4_0_wing_emit_wweg,
	.emit_weg_wait = sdma_v4_0_wing_emit_weg_wait,
	.emit_weg_wwite_weg_wait = amdgpu_wing_emit_weg_wwite_weg_wait_hewpew,
};

static void sdma_v4_0_set_wing_funcs(stwuct amdgpu_device *adev)
{
	int i;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		adev->sdma.instance[i].wing.funcs = &sdma_v4_0_wing_funcs;
		adev->sdma.instance[i].wing.me = i;
		if (adev->sdma.has_page_queue) {
			adev->sdma.instance[i].page.funcs =
					&sdma_v4_0_page_wing_funcs;
			adev->sdma.instance[i].page.me = i;
		}
	}
}

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_twap_iwq_funcs = {
	.set = sdma_v4_0_set_twap_iwq_state,
	.pwocess = sdma_v4_0_pwocess_twap_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_iwwegaw_inst_iwq_funcs = {
	.pwocess = sdma_v4_0_pwocess_iwwegaw_inst_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_ecc_iwq_funcs = {
	.set = sdma_v4_0_set_ecc_iwq_state,
	.pwocess = amdgpu_sdma_pwocess_ecc_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_vm_howe_iwq_funcs = {
	.pwocess = sdma_v4_0_pwocess_vm_howe_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_doowbeww_invawid_iwq_funcs = {
	.pwocess = sdma_v4_0_pwocess_doowbeww_invawid_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_poow_timeout_iwq_funcs = {
	.pwocess = sdma_v4_0_pwocess_poow_timeout_iwq,
};

static const stwuct amdgpu_iwq_swc_funcs sdma_v4_0_swbm_wwite_iwq_funcs = {
	.pwocess = sdma_v4_0_pwocess_swbm_wwite_iwq,
};

static void sdma_v4_0_set_iwq_funcs(stwuct amdgpu_device *adev)
{
	adev->sdma.twap_iwq.num_types = adev->sdma.num_instances;
	adev->sdma.ecc_iwq.num_types = adev->sdma.num_instances;
	/*Fow Awctuwus and Awdebawan, add anothew 4 iwq handwew*/
	switch (adev->sdma.num_instances) {
	case 5:
	case 8:
		adev->sdma.vm_howe_iwq.num_types = adev->sdma.num_instances;
		adev->sdma.doowbeww_invawid_iwq.num_types = adev->sdma.num_instances;
		adev->sdma.poow_timeout_iwq.num_types = adev->sdma.num_instances;
		adev->sdma.swbm_wwite_iwq.num_types = adev->sdma.num_instances;
		bweak;
	defauwt:
		bweak;
	}
	adev->sdma.twap_iwq.funcs = &sdma_v4_0_twap_iwq_funcs;
	adev->sdma.iwwegaw_inst_iwq.funcs = &sdma_v4_0_iwwegaw_inst_iwq_funcs;
	adev->sdma.ecc_iwq.funcs = &sdma_v4_0_ecc_iwq_funcs;
	adev->sdma.vm_howe_iwq.funcs = &sdma_v4_0_vm_howe_iwq_funcs;
	adev->sdma.doowbeww_invawid_iwq.funcs = &sdma_v4_0_doowbeww_invawid_iwq_funcs;
	adev->sdma.poow_timeout_iwq.funcs = &sdma_v4_0_poow_timeout_iwq_funcs;
	adev->sdma.swbm_wwite_iwq.funcs = &sdma_v4_0_swbm_wwite_iwq_funcs;
}

/**
 * sdma_v4_0_emit_copy_buffew - copy buffew using the sDMA engine
 *
 * @ib: indiwect buffew to copy to
 * @swc_offset: swc GPU addwess
 * @dst_offset: dst GPU addwess
 * @byte_count: numbew of bytes to xfew
 * @tmz: if a secuwe copy shouwd be used
 *
 * Copy GPU buffews using the DMA engine (VEGA10/12).
 * Used by the amdgpu ttm impwementation to move pages if
 * wegistewed as the asic copy cawwback.
 */
static void sdma_v4_0_emit_copy_buffew(stwuct amdgpu_ib *ib,
				       uint64_t swc_offset,
				       uint64_t dst_offset,
				       uint32_t byte_count,
				       boow tmz)
{
	ib->ptw[ib->wength_dw++] = SDMA_PKT_HEADEW_OP(SDMA_OP_COPY) |
		SDMA_PKT_HEADEW_SUB_OP(SDMA_SUBOP_COPY_WINEAW) |
		SDMA_PKT_COPY_WINEAW_HEADEW_TMZ(tmz ? 1 : 0);
	ib->ptw[ib->wength_dw++] = byte_count - 1;
	ib->ptw[ib->wength_dw++] = 0; /* swc/dst endian swap */
	ib->ptw[ib->wength_dw++] = wowew_32_bits(swc_offset);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(swc_offset);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(dst_offset);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(dst_offset);
}

/**
 * sdma_v4_0_emit_fiww_buffew - fiww buffew using the sDMA engine
 *
 * @ib: indiwect buffew to copy to
 * @swc_data: vawue to wwite to buffew
 * @dst_offset: dst GPU addwess
 * @byte_count: numbew of bytes to xfew
 *
 * Fiww GPU buffews using the DMA engine (VEGA10/12).
 */
static void sdma_v4_0_emit_fiww_buffew(stwuct amdgpu_ib *ib,
				       uint32_t swc_data,
				       uint64_t dst_offset,
				       uint32_t byte_count)
{
	ib->ptw[ib->wength_dw++] = SDMA_PKT_HEADEW_OP(SDMA_OP_CONST_FIWW);
	ib->ptw[ib->wength_dw++] = wowew_32_bits(dst_offset);
	ib->ptw[ib->wength_dw++] = uppew_32_bits(dst_offset);
	ib->ptw[ib->wength_dw++] = swc_data;
	ib->ptw[ib->wength_dw++] = byte_count - 1;
}

static const stwuct amdgpu_buffew_funcs sdma_v4_0_buffew_funcs = {
	.copy_max_bytes = 0x400000,
	.copy_num_dw = 7,
	.emit_copy_buffew = sdma_v4_0_emit_copy_buffew,

	.fiww_max_bytes = 0x400000,
	.fiww_num_dw = 5,
	.emit_fiww_buffew = sdma_v4_0_emit_fiww_buffew,
};

static void sdma_v4_0_set_buffew_funcs(stwuct amdgpu_device *adev)
{
	adev->mman.buffew_funcs = &sdma_v4_0_buffew_funcs;
	if (adev->sdma.has_page_queue)
		adev->mman.buffew_funcs_wing = &adev->sdma.instance[0].page;
	ewse
		adev->mman.buffew_funcs_wing = &adev->sdma.instance[0].wing;
}

static const stwuct amdgpu_vm_pte_funcs sdma_v4_0_vm_pte_funcs = {
	.copy_pte_num_dw = 7,
	.copy_pte = sdma_v4_0_vm_copy_pte,

	.wwite_pte = sdma_v4_0_vm_wwite_pte,
	.set_pte_pde = sdma_v4_0_vm_set_pte_pde,
};

static void sdma_v4_0_set_vm_pte_funcs(stwuct amdgpu_device *adev)
{
	stwuct dwm_gpu_scheduwew *sched;
	unsigned i;

	adev->vm_managew.vm_pte_funcs = &sdma_v4_0_vm_pte_funcs;
	fow (i = 0; i < adev->sdma.num_instances; i++) {
		if (adev->sdma.has_page_queue)
			sched = &adev->sdma.instance[i].page.sched;
		ewse
			sched = &adev->sdma.instance[i].wing.sched;
		adev->vm_managew.vm_pte_scheds[i] = sched;
	}
	adev->vm_managew.vm_pte_num_scheds = adev->sdma.num_instances;
}

static void sdma_v4_0_get_was_ewwow_count(uint32_t vawue,
					uint32_t instance,
					uint32_t *sec_count)
{
	uint32_t i;
	uint32_t sec_cnt;

	/* doubwe bits ewwow (muwtipwe bits) ewwow detection is not suppowted */
	fow (i = 0; i < AWWAY_SIZE(sdma_v4_0_was_fiewds); i++) {
		/* the SDMA_EDC_COUNTEW wegistew in each sdma instance
		 * shawes the same sed shift_mask
		 * */
		sec_cnt = (vawue &
			sdma_v4_0_was_fiewds[i].sec_count_mask) >>
			sdma_v4_0_was_fiewds[i].sec_count_shift;
		if (sec_cnt) {
			DWM_INFO("Detected %s in SDMA%d, SED %d\n",
				sdma_v4_0_was_fiewds[i].name,
				instance, sec_cnt);
			*sec_count += sec_cnt;
		}
	}
}

static int sdma_v4_0_quewy_was_ewwow_count_by_instance(stwuct amdgpu_device *adev,
			uint32_t instance, void *was_ewwow_status)
{
	stwuct was_eww_data *eww_data = (stwuct was_eww_data *)was_ewwow_status;
	uint32_t sec_count = 0;
	uint32_t weg_vawue = 0;

	weg_vawue = WWEG32_SDMA(instance, mmSDMA0_EDC_COUNTEW);
	/* doubwe bit ewwow is not suppowted */
	if (weg_vawue)
		sdma_v4_0_get_was_ewwow_count(weg_vawue,
				instance, &sec_count);
	/* eww_data->ce_count shouwd be initiawized to 0
	 * befowe cawwing into this function */
	eww_data->ce_count += sec_count;
	/* doubwe bit ewwow is not suppowted
	 * set ue count to 0 */
	eww_data->ue_count = 0;

	wetuwn 0;
};

static void sdma_v4_0_quewy_was_ewwow_count(stwuct amdgpu_device *adev,  void *was_ewwow_status)
{
	int i = 0;

	fow (i = 0; i < adev->sdma.num_instances; i++) {
		if (sdma_v4_0_quewy_was_ewwow_count_by_instance(adev, i, was_ewwow_status)) {
			dev_eww(adev->dev, "Quewy was ewwow count faiwed in SDMA%d\n", i);
			wetuwn;
		}
	}
}

static void sdma_v4_0_weset_was_ewwow_count(stwuct amdgpu_device *adev)
{
	int i;

	/* wead back edc countew wegistews to cweaw the countews */
	if (amdgpu_was_is_suppowted(adev, AMDGPU_WAS_BWOCK__SDMA)) {
		fow (i = 0; i < adev->sdma.num_instances; i++)
			WWEG32_SDMA(i, mmSDMA0_EDC_COUNTEW);
	}
}

const stwuct amdgpu_was_bwock_hw_ops sdma_v4_0_was_hw_ops = {
	.quewy_was_ewwow_count = sdma_v4_0_quewy_was_ewwow_count,
	.weset_was_ewwow_count = sdma_v4_0_weset_was_ewwow_count,
};

static stwuct amdgpu_sdma_was sdma_v4_0_was = {
	.was_bwock = {
		.hw_ops = &sdma_v4_0_was_hw_ops,
		.was_cb = sdma_v4_0_pwocess_was_data_cb,
	},
};

static void sdma_v4_0_set_was_funcs(stwuct amdgpu_device *adev)
{
	switch (amdgpu_ip_vewsion(adev, SDMA0_HWIP, 0)) {
	case IP_VEWSION(4, 2, 0):
	case IP_VEWSION(4, 2, 2):
		adev->sdma.was = &sdma_v4_0_was;
		bweak;
	case IP_VEWSION(4, 4, 0):
		adev->sdma.was = &sdma_v4_4_was;
		bweak;
	defauwt:
		bweak;
	}
}

const stwuct amdgpu_ip_bwock_vewsion sdma_v4_0_ip_bwock = {
	.type = AMD_IP_BWOCK_TYPE_SDMA,
	.majow = 4,
	.minow = 0,
	.wev = 0,
	.funcs = &sdma_v4_0_ip_funcs,
};
