vhdtdtfi -lib work {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/ALU_control.v} -lang verilog -prj ProjectP -o ALU_control.spl -module ALU_control -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family xa9500xl ALU_control.spl {C:/Users/user/Dropbox/study/Programmable logic design/ProjectP/ALU_control.sym} 
