
SLAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037a0  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000045c  20000000  004037a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000124  2000045c  00403bfc  0002045c  2**2
                  ALLOC
  3 .stack        00000400  20000580  00403d20  0002045c  2**0
                  ALLOC
  4 .heap         00000200  20000980  00404120  0002045c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020486  2**0
                  CONTENTS, READONLY
  7 .debug_info   00005528  00000000  00000000  000204df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010fd  00000000  00000000  00025a07  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000d6c  00000000  00000000  00026b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000258  00000000  00000000  00027870  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c8  00000000  00000000  00027ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004f27  00000000  00000000  00027c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000043be  00000000  00000000  0002cbb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000448fa  00000000  00000000  00030f75  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000b80  00000000  00000000  00075870  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	80 09 00 20 09 03 40 00 05 03 40 00 05 03 40 00     ... ..@...@...@.
  400010:	05 03 40 00 05 03 40 00 05 03 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	05 03 40 00 05 03 40 00 00 00 00 00 05 03 40 00     ..@...@.......@.
  40003c:	05 03 40 00 05 03 40 00 05 03 40 00 05 03 40 00     ..@...@...@...@.
  40004c:	71 04 40 00 05 03 40 00 05 03 40 00 05 03 40 00     q.@...@...@...@.
  40005c:	00 00 00 00 05 03 40 00 05 03 40 00 00 00 00 00     ......@...@.....
  40006c:	05 03 40 00 05 03 40 00 00 00 00 00 05 03 40 00     ..@...@.......@.
  40007c:	05 03 40 00 00 00 00 00 00 00 00 00 05 03 40 00     ..@...........@.
  40008c:	6d 0b 40 00 05 03 40 00 05 03 40 00 05 03 40 00     m.@...@...@...@.
  40009c:	05 03 40 00 e9 02 40 00 05 03 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	05 03 40 00 05 03 40 00 05 03 40 00 05 03 40 00     ..@...@...@...@.
  4000c4:	05 03 40 00 05 03 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000045c 	.word	0x2000045c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004037a0 	.word	0x004037a0

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004037a0 	.word	0x004037a0
  40012c:	20000460 	.word	0x20000460
  400130:	004037a0 	.word	0x004037a0
  400134:	00000000 	.word	0x00000000

00400138 <_Z8CLK_Inithhhh>:
#define RC 0
#define XTAL 1
#define OSC 2

void CLK_Init(uint8_t source, uint8_t fsource, uint8_t num, uint8_t den)
{
  400138:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  40013a:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  40013e:	4c5e      	ldr	r4, [pc, #376]	; (4002b8 <_Z8CLK_Inithhhh+0x180>)
  400140:	6065      	str	r5, [r4, #4]
	
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
  400142:	4d5e      	ldr	r5, [pc, #376]	; (4002bc <_Z8CLK_Inithhhh+0x184>)
  400144:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  400148:	6025      	str	r5, [r4, #0]
	
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
	#endif
	switch(source)
  40014a:	2801      	cmp	r0, #1
  40014c:	d058      	beq.n	400200 <_Z8CLK_Inithhhh+0xc8>
  40014e:	b1a0      	cbz	r0, 40017a <_Z8CLK_Inithhhh+0x42>
  400150:	2802      	cmp	r0, #2
  400152:	d075      	beq.n	400240 <_Z8CLK_Inithhhh+0x108>
		
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  400154:	b112      	cbz	r2, 40015c <_Z8CLK_Inithhhh+0x24>
  400156:	2b00      	cmp	r3, #0
  400158:	f040 808e 	bne.w	400278 <_Z8CLK_Inithhhh+0x140>
	{
		// Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  40015c:	2201      	movs	r2, #1
  40015e:	4b58      	ldr	r3, [pc, #352]	; (4002c0 <_Z8CLK_Inithhhh+0x188>)
  400160:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  400162:	4b58      	ldr	r3, [pc, #352]	; (4002c4 <_Z8CLK_Inithhhh+0x18c>)
  400164:	fb03 f101 	mul.w	r1, r3, r1
  400168:	4b57      	ldr	r3, [pc, #348]	; (4002c8 <_Z8CLK_Inithhhh+0x190>)
  40016a:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while(!(REG_PMC_SR & PMC_SR_MCKRDY));
  40016c:	4b57      	ldr	r3, [pc, #348]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  40016e:	681b      	ldr	r3, [r3, #0]
  400170:	f013 0f08 	tst.w	r3, #8
  400174:	d0fa      	beq.n	40016c <_Z8CLK_Inithhhh+0x34>
}
  400176:	bc70      	pop	{r4, r5, r6}
  400178:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  40017a:	4c55      	ldr	r4, [pc, #340]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  40017c:	6820      	ldr	r0, [r4, #0]
  40017e:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400182:	f040 0008 	orr.w	r0, r0, #8
  400186:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400188:	4c52      	ldr	r4, [pc, #328]	; (4002d4 <_Z8CLK_Inithhhh+0x19c>)
  40018a:	4853      	ldr	r0, [pc, #332]	; (4002d8 <_Z8CLK_Inithhhh+0x1a0>)
  40018c:	6204      	str	r4, [r0, #32]
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40018e:	484f      	ldr	r0, [pc, #316]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  400190:	6800      	ldr	r0, [r0, #0]
  400192:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400196:	d0fa      	beq.n	40018e <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  400198:	2904      	cmp	r1, #4
  40019a:	d00d      	beq.n	4001b8 <_Z8CLK_Inithhhh+0x80>
  40019c:	2908      	cmp	r1, #8
  40019e:	d023      	beq.n	4001e8 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4001a0:	4c4b      	ldr	r4, [pc, #300]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  4001a2:	6820      	ldr	r0, [r4, #0]
  4001a4:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4001a8:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  4001ac:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001b0:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4001b4:	6020      	str	r0, [r4, #0]
			break;
  4001b6:	e008      	b.n	4001ca <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4001b8:	4c45      	ldr	r4, [pc, #276]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  4001ba:	6820      	ldr	r0, [r4, #0]
  4001bc:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4001c0:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  4001c4:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001c8:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4001ca:	4840      	ldr	r0, [pc, #256]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  4001cc:	6800      	ldr	r0, [r0, #0]
  4001ce:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  4001d2:	d0fa      	beq.n	4001ca <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4001d4:	4c3e      	ldr	r4, [pc, #248]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  4001d6:	6820      	ldr	r0, [r4, #0]
  4001d8:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  4001dc:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  4001e0:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001e4:	6020      	str	r0, [r4, #0]
		break;
  4001e6:	e7b5      	b.n	400154 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4001e8:	4c39      	ldr	r4, [pc, #228]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  4001ea:	6820      	ldr	r0, [r4, #0]
  4001ec:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4001f0:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  4001f4:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001f8:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4001fc:	6020      	str	r0, [r4, #0]
			break;
  4001fe:	e7e4      	b.n	4001ca <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  400200:	4c33      	ldr	r4, [pc, #204]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  400202:	6825      	ldr	r5, [r4, #0]
  400204:	4835      	ldr	r0, [pc, #212]	; (4002dc <_Z8CLK_Inithhhh+0x1a4>)
  400206:	4328      	orrs	r0, r5
  400208:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCXTS));
  40020a:	4830      	ldr	r0, [pc, #192]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  40020c:	6800      	ldr	r0, [r0, #0]
  40020e:	f010 0f01 	tst.w	r0, #1
  400212:	d0fa      	beq.n	40020a <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400214:	4c2e      	ldr	r4, [pc, #184]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  400216:	6820      	ldr	r0, [r4, #0]
  400218:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  40021c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  400220:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  400222:	482a      	ldr	r0, [pc, #168]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  400224:	6800      	ldr	r0, [r0, #0]
  400226:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  40022a:	d0fa      	beq.n	400222 <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  40022c:	4c28      	ldr	r4, [pc, #160]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  40022e:	6820      	ldr	r0, [r4, #0]
  400230:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400234:	f020 0008 	bic.w	r0, r0, #8
  400238:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  40023c:	6020      	str	r0, [r4, #0]
		break;
  40023e:	e789      	b.n	400154 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  400240:	4c23      	ldr	r4, [pc, #140]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  400242:	6820      	ldr	r0, [r4, #0]
  400244:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400248:	f040 0002 	orr.w	r0, r0, #2
  40024c:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40024e:	6820      	ldr	r0, [r4, #0]
  400250:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400254:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  400258:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40025a:	481c      	ldr	r0, [pc, #112]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  40025c:	6800      	ldr	r0, [r0, #0]
  40025e:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400262:	d0fa      	beq.n	40025a <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400264:	4c1a      	ldr	r4, [pc, #104]	; (4002d0 <_Z8CLK_Inithhhh+0x198>)
  400266:	6820      	ldr	r0, [r4, #0]
  400268:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40026c:	f020 0008 	bic.w	r0, r0, #8
  400270:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400274:	6020      	str	r0, [r4, #0]
		break;
  400276:	e76d      	b.n	400154 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  400278:	4e19      	ldr	r6, [pc, #100]	; (4002e0 <_Z8CLK_Inithhhh+0x1a8>)
  40027a:	6830      	ldr	r0, [r6, #0]
  40027c:	1e54      	subs	r4, r2, #1
  40027e:	4d19      	ldr	r5, [pc, #100]	; (4002e4 <_Z8CLK_Inithhhh+0x1ac>)
  400280:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  400284:	431c      	orrs	r4, r3
  400286:	4320      	orrs	r0, r4
  400288:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  40028c:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  400290:	6030      	str	r0, [r6, #0]
		while(!(REG_PMC_SR & PMC_SR_LOCKA));
  400292:	480e      	ldr	r0, [pc, #56]	; (4002cc <_Z8CLK_Inithhhh+0x194>)
  400294:	6800      	ldr	r0, [r0, #0]
  400296:	f010 0f02 	tst.w	r0, #2
  40029a:	d0fa      	beq.n	400292 <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  40029c:	2402      	movs	r4, #2
  40029e:	4808      	ldr	r0, [pc, #32]	; (4002c0 <_Z8CLK_Inithhhh+0x188>)
  4002a0:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  4002a2:	fb02 f101 	mul.w	r1, r2, r1
  4002a6:	fb91 f3f3 	sdiv	r3, r1, r3
  4002aa:	4a06      	ldr	r2, [pc, #24]	; (4002c4 <_Z8CLK_Inithhhh+0x18c>)
  4002ac:	fb02 f303 	mul.w	r3, r2, r3
  4002b0:	4a05      	ldr	r2, [pc, #20]	; (4002c8 <_Z8CLK_Inithhhh+0x190>)
  4002b2:	6013      	str	r3, [r2, #0]
  4002b4:	e75a      	b.n	40016c <_Z8CLK_Inithhhh+0x34>
  4002b6:	bf00      	nop
  4002b8:	400e1450 	.word	0x400e1450
  4002bc:	04000700 	.word	0x04000700
  4002c0:	400e0430 	.word	0x400e0430
  4002c4:	000f4240 	.word	0x000f4240
  4002c8:	20000000 	.word	0x20000000
  4002cc:	400e0468 	.word	0x400e0468
  4002d0:	400e0420 	.word	0x400e0420
  4002d4:	00370008 	.word	0x00370008
  4002d8:	400e0400 	.word	0x400e0400
  4002dc:	0037ff01 	.word	0x0037ff01
  4002e0:	400e0428 	.word	0x400e0428
  4002e4:	07ff0000 	.word	0x07ff0000

004002e8 <TC1_Handler>:
 */

void TC1_Handler(void)
{
	//read status register - this clears interrupt flags
	uint32_t status = REG_TC0_SR1;
  4002e8:	4b04      	ldr	r3, [pc, #16]	; (4002fc <TC1_Handler+0x14>)
  4002ea:	681b      	ldr	r3, [r3, #0]
	if (status & TC_SR_CPCS)
  4002ec:	f013 0f10 	tst.w	r3, #16
  4002f0:	d003      	beq.n	4002fa <TC1_Handler+0x12>
	{
		// Increment counter
		CS++;
  4002f2:	4a03      	ldr	r2, [pc, #12]	; (400300 <TC1_Handler+0x18>)
  4002f4:	6853      	ldr	r3, [r2, #4]
  4002f6:	3301      	adds	r3, #1
  4002f8:	6053      	str	r3, [r2, #4]
  4002fa:	4770      	bx	lr
  4002fc:	40010060 	.word	0x40010060
  400300:	20000478 	.word	0x20000478

00400304 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400304:	e7fe      	b.n	400304 <Dummy_Handler>
	...

00400308 <Reset_Handler>:
{
  400308:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40030a:	4b10      	ldr	r3, [pc, #64]	; (40034c <Reset_Handler+0x44>)
  40030c:	4a10      	ldr	r2, [pc, #64]	; (400350 <Reset_Handler+0x48>)
  40030e:	429a      	cmp	r2, r3
  400310:	d009      	beq.n	400326 <Reset_Handler+0x1e>
  400312:	4b0e      	ldr	r3, [pc, #56]	; (40034c <Reset_Handler+0x44>)
  400314:	4a0e      	ldr	r2, [pc, #56]	; (400350 <Reset_Handler+0x48>)
  400316:	e003      	b.n	400320 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400318:	6811      	ldr	r1, [r2, #0]
  40031a:	6019      	str	r1, [r3, #0]
  40031c:	3304      	adds	r3, #4
  40031e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400320:	490c      	ldr	r1, [pc, #48]	; (400354 <Reset_Handler+0x4c>)
  400322:	428b      	cmp	r3, r1
  400324:	d3f8      	bcc.n	400318 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400326:	4b0c      	ldr	r3, [pc, #48]	; (400358 <Reset_Handler+0x50>)
  400328:	e002      	b.n	400330 <Reset_Handler+0x28>
                *pDest++ = 0;
  40032a:	2200      	movs	r2, #0
  40032c:	601a      	str	r2, [r3, #0]
  40032e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400330:	4a0a      	ldr	r2, [pc, #40]	; (40035c <Reset_Handler+0x54>)
  400332:	4293      	cmp	r3, r2
  400334:	d3f9      	bcc.n	40032a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400336:	4a0a      	ldr	r2, [pc, #40]	; (400360 <Reset_Handler+0x58>)
  400338:	4b0a      	ldr	r3, [pc, #40]	; (400364 <Reset_Handler+0x5c>)
  40033a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40033e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400340:	4b09      	ldr	r3, [pc, #36]	; (400368 <Reset_Handler+0x60>)
  400342:	4798      	blx	r3
        main();
  400344:	4b09      	ldr	r3, [pc, #36]	; (40036c <Reset_Handler+0x64>)
  400346:	4798      	blx	r3
  400348:	e7fe      	b.n	400348 <Reset_Handler+0x40>
  40034a:	bf00      	nop
  40034c:	20000000 	.word	0x20000000
  400350:	004037a0 	.word	0x004037a0
  400354:	2000045c 	.word	0x2000045c
  400358:	2000045c 	.word	0x2000045c
  40035c:	20000580 	.word	0x20000580
  400360:	e000ed00 	.word	0xe000ed00
  400364:	00400000 	.word	0x00400000
  400368:	004035ed 	.word	0x004035ed
  40036c:	00400ae9 	.word	0x00400ae9

00400370 <_Z14I2C_slave_Inith>:


void I2C_slave_Init(uint8_t ID)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  400370:	4a11      	ldr	r2, [pc, #68]	; (4003b8 <_Z14I2C_slave_Inith+0x48>)
  400372:	6813      	ldr	r3, [r2, #0]
  400374:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  400378:	6013      	str	r3, [r2, #0]
	
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  40037a:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  40037e:	6813      	ldr	r3, [r2, #0]
  400380:	f043 0318 	orr.w	r3, r3, #24
  400384:	6013      	str	r3, [r2, #0]
	
	// Configure Slave Mode Register
	REG_TWI0_SMR = TWI_SMR_SADR(ID);
  400386:	0400      	lsls	r0, r0, #16
  400388:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  40038c:	4b0b      	ldr	r3, [pc, #44]	; (4003bc <_Z14I2C_slave_Inith+0x4c>)
  40038e:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_MSDIS | TWI_CR_SVEN;
  400390:	4a0b      	ldr	r2, [pc, #44]	; (4003c0 <_Z14I2C_slave_Inith+0x50>)
  400392:	2318      	movs	r3, #24
  400394:	6013      	str	r3, [r2, #0]

	// Interrupt enabled by SCL_WS
	REG_TWI0_IER |= TWI_IER_RXRDY | TWI_IER_SCL_WS;
  400396:	490b      	ldr	r1, [pc, #44]	; (4003c4 <_Z14I2C_slave_Inith+0x54>)
  400398:	680b      	ldr	r3, [r1, #0]
  40039a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40039e:	f043 0302 	orr.w	r3, r3, #2
  4003a2:	600b      	str	r3, [r1, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4003a4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4003a8:	4b07      	ldr	r3, [pc, #28]	; (4003c8 <_Z14I2C_slave_Inith+0x58>)
  4003aa:	6019      	str	r1, [r3, #0]
	
	// Enable TWI0 Interrupts
	NVIC_EnableIRQ(TWI0_IRQn);
	
	// Send start
	REG_TWI0_CR |= TWI_CR_START;
  4003ac:	6813      	ldr	r3, [r2, #0]
  4003ae:	f043 0301 	orr.w	r3, r3, #1
  4003b2:	6013      	str	r3, [r2, #0]
  4003b4:	4770      	bx	lr
  4003b6:	bf00      	nop
  4003b8:	400e0410 	.word	0x400e0410
  4003bc:	40018008 	.word	0x40018008
  4003c0:	40018000 	.word	0x40018000
  4003c4:	40018024 	.word	0x40018024
  4003c8:	e000e100 	.word	0xe000e100
  4003cc:	00000000 	.word	0x00000000

004003d0 <_Z11rtt_ventanam>:

void conmutarVentanas(void);

// tiempoBarrido: Tiempo de barridos por ventana [us]
void rtt_ventana(uint32_t tiempoBarrido)
{
  4003d0:	b538      	push	{r3, r4, r5, lr}
  4003d2:	4605      	mov	r5, r0
	//uint32_t ul_previous_time;
	
	/* Clear SR */
	rtt_get_status(RTT);	
  4003d4:	4c1a      	ldr	r4, [pc, #104]	; (400440 <_Z11rtt_ventanam+0x70>)
  4003d6:	4620      	mov	r0, r4
  4003d8:	4b1a      	ldr	r3, [pc, #104]	; (400444 <_Z11rtt_ventanam+0x74>)
  4003da:	4798      	blx	r3
	
	/* Configure RTT */
	rtt_sel_source(RTT, false);
  4003dc:	2100      	movs	r1, #0
  4003de:	4620      	mov	r0, r4
  4003e0:	4b19      	ldr	r3, [pc, #100]	; (400448 <_Z11rtt_ventanam+0x78>)
  4003e2:	4798      	blx	r3
	rtt_init(RTT, tiempoBarrido / 1e6 * 0x8000u); // 0x8000 -> 32768 Hz crystal oscilator (28.4.2 pag 508 datasheet ATMEL)
  4003e4:	4628      	mov	r0, r5
  4003e6:	4b19      	ldr	r3, [pc, #100]	; (40044c <_Z11rtt_ventanam+0x7c>)
  4003e8:	4798      	blx	r3
  4003ea:	a313      	add	r3, pc, #76	; (adr r3, 400438 <_Z11rtt_ventanam+0x68>)
  4003ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003f0:	4d17      	ldr	r5, [pc, #92]	; (400450 <_Z11rtt_ventanam+0x80>)
  4003f2:	47a8      	blx	r5
  4003f4:	2200      	movs	r2, #0
  4003f6:	4b17      	ldr	r3, [pc, #92]	; (400454 <_Z11rtt_ventanam+0x84>)
  4003f8:	4d17      	ldr	r5, [pc, #92]	; (400458 <_Z11rtt_ventanam+0x88>)
  4003fa:	47a8      	blx	r5
  4003fc:	4b17      	ldr	r3, [pc, #92]	; (40045c <_Z11rtt_ventanam+0x8c>)
  4003fe:	4798      	blx	r3
  400400:	b281      	uxth	r1, r0
  400402:	4620      	mov	r0, r4
  400404:	4b16      	ldr	r3, [pc, #88]	; (400460 <_Z11rtt_ventanam+0x90>)
  400406:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400408:	4b16      	ldr	r3, [pc, #88]	; (400464 <_Z11rtt_ventanam+0x94>)
  40040a:	2208      	movs	r2, #8
  40040c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400410:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400414:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400418:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40041c:	2100      	movs	r1, #0
  40041e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400422:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  400424:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400428:	4620      	mov	r0, r4
  40042a:	4b0f      	ldr	r3, [pc, #60]	; (400468 <_Z11rtt_ventanam+0x98>)
  40042c:	4798      	blx	r3
	rtt_enable(RTT);
  40042e:	4620      	mov	r0, r4
  400430:	4b0e      	ldr	r3, [pc, #56]	; (40046c <_Z11rtt_ventanam+0x9c>)
  400432:	4798      	blx	r3
  400434:	bd38      	pop	{r3, r4, r5, pc}
  400436:	bf00      	nop
  400438:	00000000 	.word	0x00000000
  40043c:	412e8480 	.word	0x412e8480
  400440:	400e1430 	.word	0x400e1430
  400444:	00401059 	.word	0x00401059
  400448:	00401001 	.word	0x00401001
  40044c:	00402a59 	.word	0x00402a59
  400450:	00402d99 	.word	0x00402d99
  400454:	40e00000 	.word	0x40e00000
  400458:	00402b45 	.word	0x00402b45
  40045c:	004030a5 	.word	0x004030a5
  400460:	00400fed 	.word	0x00400fed
  400464:	e000e100 	.word	0xe000e100
  400468:	00401045 	.word	0x00401045
  40046c:	0040102d 	.word	0x0040102d

00400470 <RTT_Handler>:
}

void RTT_Handler(void)
{
  400470:	b508      	push	{r3, lr}
	uint32_t ul_status;
	
	//rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
	/* Get RTT status*/
	ul_status = rtt_get_status(RTT);
  400472:	4805      	ldr	r0, [pc, #20]	; (400488 <RTT_Handler+0x18>)
  400474:	4b05      	ldr	r3, [pc, #20]	; (40048c <RTT_Handler+0x1c>)
  400476:	4798      	blx	r3

	/* Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) 
  400478:	f010 0f02 	tst.w	r0, #2
  40047c:	d100      	bne.n	400480 <RTT_Handler+0x10>
  40047e:	bd08      	pop	{r3, pc}
	{
		conmutarVentanas();
  400480:	4b03      	ldr	r3, [pc, #12]	; (400490 <RTT_Handler+0x20>)
  400482:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) 
	{
		// No hacemos nada con las alarmas en este codigo
	}
	//rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  400484:	e7fb      	b.n	40047e <RTT_Handler+0xe>
  400486:	bf00      	nop
  400488:	400e1430 	.word	0x400e1430
  40048c:	00401059 	.word	0x00401059
  400490:	00400a69 	.word	0x00400a69

00400494 <_Z8delay16bt>:
/**
*  \brief delay16b
*/
void delay16b(uint16_t val)
{
	for(uint16_t i = 0; i < val; i++)
  400494:	2300      	movs	r3, #0
  400496:	4283      	cmp	r3, r0
  400498:	da03      	bge.n	4004a2 <_Z8delay16bt+0xe>
	{
		asm("nop"); // No Operation Performed
  40049a:	bf00      	nop
	for(uint16_t i = 0; i < val; i++)
  40049c:	3301      	adds	r3, #1
  40049e:	b29b      	uxth	r3, r3
  4004a0:	e7f9      	b.n	400496 <_Z8delay16bt+0x2>
  4004a2:	4770      	bx	lr

004004a4 <_Z8delay32bm>:
/**
*  \brief delay32b
*/
void delay32b(uint32_t val)
{
	for(uint32_t i = 0; i < val; i++)
  4004a4:	2300      	movs	r3, #0
  4004a6:	4283      	cmp	r3, r0
  4004a8:	d202      	bcs.n	4004b0 <_Z8delay32bm+0xc>
	{
		asm("nop");
  4004aa:	bf00      	nop
	for(uint32_t i = 0; i < val; i++)
  4004ac:	3301      	adds	r3, #1
  4004ae:	e7fa      	b.n	4004a6 <_Z8delay32bm+0x2>
  4004b0:	4770      	bx	lr
  4004b2:	0000      	movs	r0, r0
  4004b4:	0000      	movs	r0, r0
	...

004004b8 <_Z19ADF4350_synthetizerffhm>:
* freq : Output desired frequency in MHz. Values between 138 MHz and 4400 MHz. Example 2000
* power: Output power. 0 = -4dB ; 1 = -1dB  ; 2 = +2dB ; 3 = +5dB. Example 3
* LE   : Chip select pin of ADF4350. Example: PIO_PA7
*/
void ADF4350_synthetizer(float fref, float freq, uint8_t power, uint32_t LE) // 16, 4200
{
  4004b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004bc:	b083      	sub	sp, #12
  4004be:	4681      	mov	r9, r0
  4004c0:	461c      	mov	r4, r3
	// ADFDEL = SPI delay between LE and transmissions
	uint16_t MOD = 4000;	// 4000. Fractional modulus. Ratio of the PFD frequency to the channel step resolution on the RF output
	
	uint8_t twoexp = pow(2, (uint8_t)(log(4400.0 / freq) / log(2))); // Dos elevado a log en base 2 de 4400/freq 
  4004c2:	9101      	str	r1, [sp, #4]
  4004c4:	4608      	mov	r0, r1
  4004c6:	4b66      	ldr	r3, [pc, #408]	; (400660 <_Z19ADF4350_synthetizerffhm+0x1a8>)
  4004c8:	4798      	blx	r3
  4004ca:	4f66      	ldr	r7, [pc, #408]	; (400664 <_Z19ADF4350_synthetizerffhm+0x1ac>)
  4004cc:	4602      	mov	r2, r0
  4004ce:	460b      	mov	r3, r1
  4004d0:	a15f      	add	r1, pc, #380	; (adr r1, 400650 <_Z19ADF4350_synthetizerffhm+0x198>)
  4004d2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4004d6:	47b8      	blx	r7
  4004d8:	4b63      	ldr	r3, [pc, #396]	; (400668 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  4004da:	4798      	blx	r3
  4004dc:	a35e      	add	r3, pc, #376	; (adr r3, 400658 <_Z19ADF4350_synthetizerffhm+0x1a0>)
  4004de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004e2:	47b8      	blx	r7
  4004e4:	4e61      	ldr	r6, [pc, #388]	; (40066c <_Z19ADF4350_synthetizerffhm+0x1b4>)
  4004e6:	47b0      	blx	r6
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  4004e8:	f8df 819c 	ldr.w	r8, [pc, #412]	; 400688 <_Z19ADF4350_synthetizerffhm+0x1d0>
  4004ec:	b2c0      	uxtb	r0, r0
  4004ee:	47c0      	blx	r8
  4004f0:	4602      	mov	r2, r0
  4004f2:	460b      	mov	r3, r1
  4004f4:	2000      	movs	r0, #0
  4004f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4004fa:	4d5d      	ldr	r5, [pc, #372]	; (400670 <_Z19ADF4350_synthetizerffhm+0x1b8>)
  4004fc:	47a8      	blx	r5
  4004fe:	47b0      	blx	r6
  400500:	b2c3      	uxtb	r3, r0
	float fvco = freq * twoexp;
  400502:	f8df b188 	ldr.w	fp, [pc, #392]	; 40068c <_Z19ADF4350_synthetizerffhm+0x1d4>
  400506:	9300      	str	r3, [sp, #0]
  400508:	4618      	mov	r0, r3
  40050a:	47d8      	blx	fp
  40050c:	f8df a180 	ldr.w	sl, [pc, #384]	; 400690 <_Z19ADF4350_synthetizerffhm+0x1d8>
  400510:	4601      	mov	r1, r0
  400512:	9801      	ldr	r0, [sp, #4]
  400514:	47d0      	blx	sl
	float division = fvco / fref;
  400516:	4649      	mov	r1, r9
  400518:	4b56      	ldr	r3, [pc, #344]	; (400674 <_Z19ADF4350_synthetizerffhm+0x1bc>)
  40051a:	4798      	blx	r3
  40051c:	9001      	str	r0, [sp, #4]
	
	uint16_t INT = division;					// Integer device of the feedback division factor. 23 to 65,535 are allowed for 4/5 prescaler. For 8/9 prescaler, the minimum integer value is 75. Range[137 for 2200MHz ; 274 for 4400MHz]
  40051e:	f8df 9174 	ldr.w	r9, [pc, #372]	; 400694 <_Z19ADF4350_synthetizerffhm+0x1dc>
  400522:	47c8      	blx	r9
  400524:	b285      	uxth	r5, r0
	uint16_t FRAC = (division - INT) * MOD;		// Numerator of the fraction that is input to the ?-? modulator. Values from 0 to MOD ? 1
  400526:	4628      	mov	r0, r5
  400528:	47d8      	blx	fp
  40052a:	4601      	mov	r1, r0
  40052c:	9801      	ldr	r0, [sp, #4]
  40052e:	4b52      	ldr	r3, [pc, #328]	; (400678 <_Z19ADF4350_synthetizerffhm+0x1c0>)
  400530:	4798      	blx	r3
  400532:	4952      	ldr	r1, [pc, #328]	; (40067c <_Z19ADF4350_synthetizerffhm+0x1c4>)
  400534:	47d0      	blx	sl
  400536:	47c8      	blx	r9
  400538:	fa1f f980 	uxth.w	r9, r0
    { return __builtin_log(__x); }
  40053c:	9800      	ldr	r0, [sp, #0]
  40053e:	47c0      	blx	r8
  400540:	4b49      	ldr	r3, [pc, #292]	; (400668 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  400542:	4798      	blx	r3
	uint8_t DIVIDER_SELECT = log(twoexp) / log(2); // logaritmo en base 2 de twoexp				// 0 = /1 ; 1 = /2 ; 2 = /4 ; 3 = /8 ; 4 = /16
  400544:	a344      	add	r3, pc, #272	; (adr r3, 400658 <_Z19ADF4350_synthetizerffhm+0x1a0>)
  400546:	e9d3 2300 	ldrd	r2, r3, [r3]
  40054a:	47b8      	blx	r7
  40054c:	47b0      	blx	r6
  40054e:	fa5f fa80 	uxtb.w	sl, r0
	// Por tanto: RF_out = fref * INT = 4400 MHz
	// Por otra parte:  MOD = 4000. Como MOD es la relacion f_PFD/Channel_step_res, la resolucion de canal es de 4 KHz
	
	
	// Loss PLL lock REGISTER 5 
	DPIN->PIO_CODR |= LE;
  400552:	4e4b      	ldr	r6, [pc, #300]	; (400680 <_Z19ADF4350_synthetizerffhm+0x1c8>)
  400554:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400556:	4323      	orrs	r3, r4
  400558:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);   // 20 ns minimum 
  40055a:	2019      	movs	r0, #25
  40055c:	f8df 8138 	ldr.w	r8, [pc, #312]	; 400698 <_Z19ADF4350_synthetizerffhm+0x1e0>
  400560:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3 | RESERVED << 2 | \
				RESERVED << 1 | RESERVED); // RESERVADO
  400562:	2000      	movs	r0, #0
  400564:	4f47      	ldr	r7, [pc, #284]	; (400684 <_Z19ADF4350_synthetizerffhm+0x1cc>)
  400566:	47b8      	blx	r7
	SPI_transfer(ADF4350_LD_PIN_MODE(2) << 6 | RESERVED << 5 | \
				ADF4350_RESERVED_HIGH << 4 | ADF4350_RESERVED_HIGH << 3 | \
				RESERVED << 2| RESERVED << 1 | RESERVED); // LD (Lock Detect) pin mode (1 0) -> Lock Detect  - Low Lock detect pin en low + reservado
  400568:	2098      	movs	r0, #152	; 0x98
  40056a:	47b8      	blx	r7
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3 | RESERVED << 2 | \
				RESERVED << 1 | RESERVED); // RESERVADO
  40056c:	2000      	movs	r0, #0
  40056e:	47b8      	blx	r7
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3 | ADF4350_CTRL_REG5); // Register 5 - Control bits 
  400570:	2005      	movs	r0, #5
  400572:	47b8      	blx	r7
	delay16b(ADFDEL);   // 10 ns minimum 
  400574:	2019      	movs	r0, #25
  400576:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400578:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40057a:	4323      	orrs	r3, r4
  40057c:	6333      	str	r3, [r6, #48]	; 0x30
	
	// Configure clock divider REGISTER 4 
	DPIN->PIO_CODR |= LE;
  40057e:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400580:	4323      	orrs	r3, r4
  400582:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  400584:	2019      	movs	r0, #25
  400586:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3 | RESERVED << 2 | \
				RESERVED << 1 | RESERVED); // RESERVADO
  400588:	2000      	movs	r0, #0
  40058a:	47b8      	blx	r7
	SPI_transfer(ADF4350_FBCK_FUNDAMENTAL << 7 | ADF4350_DIV_SEL(DIVIDER_SELECT) << 4 | \
  40058c:	ea4f 100a 	mov.w	r0, sl, lsl #4
  400590:	f060 0070 	orn	r0, r0, #112	; 0x70
				(ADF4350_SEL_CLK_DIV_VALUE(255) & 0xF0) >> 4); // DIVIDER SELECT & MSB CLOCK DIVIDER VALUE: (1 1 1 1-> DB19 DB18 DB17 DB16) Clock divider: 255 
  400594:	b2c0      	uxtb	r0, r0
  400596:	47b8      	blx	r7
											 // Settings:	4 bits mas significativos del valor de divisor de reloj selector de banda puestos a 1: Resultado total del selector de banda: 0xFF que equivale a 255
											 //				divider select: segun lo calculado
											 //				feedback select: fundamental (es decir, no dividido)
	SPI_transfer((ADF4350_SEL_CLK_DIV_VALUE(255) & 0x0F) << 4 | \
				ADF4350_VCO_PWR_UP << 3 | ADF4350_MTLD_DISABLE << 2 | \
				ADF4350_AUX_OUT_DIVIDED << 1 | ADF4350_AUX_OUT_DISABLE); // Select LSB clock divider value: (1 1 1 1 -> DB15 DB14 DB13 DB12) Clock divider: 255 
  400598:	20f0      	movs	r0, #240	; 0xf0
  40059a:	47b8      	blx	r7
						//				salida auxiliar dividida
						//				mute till lock detect: desactivado
						//				VCO activado
						//				los 4 bits menos significativos del valor de divisor de reloj selector de banda puestos a 1: Resultado total del selector de banda: 0xFF que equivale a 255
	SPI_transfer(ADF4350_AUX_OUT_PWR(0) << 6 | ADF4350_RF_OUT_ENABLE << 5 | \
				ADF4350_OUT_PWR(3) << 3 | ADF4350_CTRL_REG4); // Power: +5 (1 1) 
  40059c:	203c      	movs	r0, #60	; 0x3c
  40059e:	47b8      	blx	r7
								   // Desplazamiento 3 posiciones a izquierda o multiplicacion por 8; OR con 0b100100.
								   // Settings:	control bits para programacion
								   //				potencia de salida fijada en parametro
								   //				activacion de salida RF
								   //				potencia salida auxiliar RF a -4 dBm (Es indiferente porque la salida aux esta desactivada. Este valor simplemente es asignado con los bits a 0)
	delay16b(ADFDEL);
  4005a0:	2019      	movs	r0, #25
  4005a2:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4005a4:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4005a6:	4323      	orrs	r3, r4
  4005a8:	6333      	str	r3, [r6, #48]	; 0x30
	
	// Configure Clock divider REGISTER 3 
	DPIN->PIO_CODR |= LE;
  4005aa:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005ac:	4323      	orrs	r3, r4
  4005ae:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  4005b0:	2019      	movs	r0, #25
  4005b2:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3 | RESERVED << 2 | \
				RESERVED << 1 | RESERVED); // RESERVADO
  4005b4:	2000      	movs	r0, #0
  4005b6:	47b8      	blx	r7
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4 | RESERVED << 3  | ADF4350_CSR_DISABLE << 2 | \
				RESERVED << 1 | (ADF4350_CLK_DIV_MODE(0) & 0b10) >> 1); // Clock divider off  - bit mas significativo del modo divisor de reloj: 0b0. Resultado total. 0b00. Equivale a divisor de reloj desactivado
  4005b8:	2000      	movs	r0, #0
  4005ba:	47b8      	blx	r7
						// Cycle slip reduction desactivado
	SPI_transfer((ADF4350_CLK_DIV_MODE(0) & 0b01) << 7 | (ADF4350_CLK_DIV_VALUE(150) & 0xFE0) >> 5); // 7 MSB clock divider value: 0 0 0 0 1 0 0 -> Clock divider: 150  - los 7 bits mas significantes del valor de divisor de reloj de 12-bit: 0b0000100. Resultado total: 0b000010010110 0x096 150
  4005bc:	2004      	movs	r0, #4
  4005be:	47b8      	blx	r7
						// bit menos significativo del modo divisor de reloj: 0b0. Resultado total. 0b00. Equivale a divisor de reloj desactivado
	SPI_transfer((ADF4350_CLK_DIV_VALUE(150) & 0x01F) << 3 | ADF4350_CTRL_REG3); // 5 LSB clock divider value: 1 0 1 1 0 -> Clock divider: 150 
  4005c0:	20b3      	movs	r0, #179	; 0xb3
  4005c2:	47b8      	blx	r7
						// control bits para programacion
						// los 5 bits menos significantivos del valor de divisor de reloj de 12-bit: 0b10110. Resultado total: 0b000010010110 0x096 150
	delay16b(ADFDEL);
  4005c4:	2019      	movs	r0, #25
  4005c6:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4005c8:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4005ca:	4323      	orrs	r3, r4
  4005cc:	6333      	str	r3, [r6, #48]	; 0x30
	
	// Configure REGISTER 2 
	DPIN->PIO_CODR |= LE;
  4005ce:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005d0:	4323      	orrs	r3, r4
  4005d2:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  4005d4:	2019      	movs	r0, #25
  4005d6:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7 | ADF4350_LOW_NOISE_AND_SPUR_MODES(0) << 5 | \
				ADF4350_MUX_OUT(0) << 2 | \
				ADF4350_REF_DOUBLER_DISABLE << 1 | ADF4350_RDIV2_DISABLE); // Low noise mode 
  4005d8:	2000      	movs	r0, #0
  4005da:	47b8      	blx	r7
						// Modo de bajo ruido (y no minimizando espureas)
						// Salida tri estado
						// Duplicador de la frecuencia referencia desactivado
	SPI_transfer((ADF4350_R_COUNTER(1) & 0b1111111100) << 2); // 8 bits mas significativos del contador R: 0x00. Resultado total: 0b0000000001. Equivale a divisor R = 1
  4005dc:	2000      	movs	r0, #0
  4005de:	47b8      	blx	r7
	SPI_transfer((ADF4350_R_COUNTER(1) & 0b0000000011) << 6 | \
				ADF4350_DOUBLE_BUFF_DISABLE << 5 | ADF4350_CP_CURRENT_SET(0x7) << 1 | \
				ADF4350_LDF_FRACN); // LDF FRAC-N, 2.5mA  ajuste de corriente de la bomba de carga, doble buffer desactivado, divisor R = 1 
  4005e0:	204e      	movs	r0, #78	; 0x4e
  4005e2:	47b8      	blx	r7
						// Bit mas significativo del ajuste de corriente de la bomba de carga: 0b0
						// 3 bits menos significativos del ajuste de corriente de la bomba de carga: 0b111. Resultado total 0b0111. Equivale a Icp = 2.5 mA (¿sobre 5K1? ¡Comprobarlo! -ver pag 16 datasheet ADF4350-)
						// LDF = FRAC-N (En vez de INT-N)
	SPI_transfer(ADF4350_LDP_10NS << 7 | ADF4350_PD_POLARIRY_POSITIVE << 6 | \
				ADF4350_PWR_DWN_DISABLE << 5 | ADF4350_CP_THREE_STATE_DISABLE << 4 | \
				ADF4350_COUNTER_RST_DISABLE << 3 | ADF4350_CTRL_REG2); // Counter reset and power-down disable, CP tri-estadp desactivada, counter reset disable, PD polarity positive, LDP = 10 ns 
  4005e4:	2042      	movs	r0, #66	; 0x42
  4005e6:	47b8      	blx	r7
						// PD Polarity = positiva
						// Power-Down desactivado
						// Bomba de carga tri estado = desactivada
						// Counter reset = desactivado
						// Los 3 bits de control
	delay16b(ADFDEL);
  4005e8:	2019      	movs	r0, #25
  4005ea:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4005ec:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4005ee:	4323      	orrs	r3, r4
  4005f0:	6333      	str	r3, [r6, #48]	; 0x30
	
	// Configure REGISTER 1 
	DPIN->PIO_CODR |= LE;
  4005f2:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005f4:	4323      	orrs	r3, r4
  4005f6:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  4005f8:	2019      	movs	r0, #25
  4005fa:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7 | RESERVED << 6 | RESERVED << 5 | \
				RESERVED << 4  | ADF4350_PRESCALER_8_9 << 3 | \
				(ADF4350_PHASE_VALUE(1) & 0xE00) >> 9);	// Reservado
  4005fc:	2008      	movs	r0, #8
  4005fe:	47b8      	blx	r7
						// Prescaler 8/9
						// 3 bits mas significativos del valor de fase en 12 bit: 0b000. Resultado total: 0x001	(Es el que recomienda el datasheet)
	SPI_transfer((ADF4350_PHASE_VALUE(1) & 0x1FE) >> 1);	// 8 bits siguientes del valor de fase en 12 bit: 0x00.	Resultado total: 0x001	(Es el que recomienda el datasheet)
  400600:	2000      	movs	r0, #0
  400602:	47b8      	blx	r7
	SPI_transfer((ADF4350_PHASE_VALUE(1) & 0x001) << 7 | (ADF4350_MODULUS(4000) & 0xFE0) >> 5); // Bit menos significativo restante del valor de fase en 12 bit: 0b1. Resultado total: 0x001 (Es el que recomienda el datasheet).
  400604:	20fd      	movs	r0, #253	; 0xfd
  400606:	47b8      	blx	r7
											// Este ultimo bit se fuerza con la mascara | 128
											// Si se tiene un modulo en 12 bits (con valor max 4096, por lo tanto), se le cogen los 7 primeros bits y junto con el bit anteriormente mencionado se completa este byte
	SPI_transfer((ADF4350_MODULUS(4000) & 0x1F) << 3 | ADF4350_CTRL_REG1);    // Si se tiene un modulo en 12 bits (con valor max 4096, por lo tanto), se le cogen sus ultimos 5 bits y junto con un 0b001 como bits de control se completa el byte
  400608:	2001      	movs	r0, #1
  40060a:	47b8      	blx	r7
										    // El 0b001 se fuerza con las 2 mascaras
	delay16b(ADFDEL);
  40060c:	2019      	movs	r0, #25
  40060e:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400610:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400612:	4323      	orrs	r3, r4
  400614:	6333      	str	r3, [r6, #48]	; 0x30
	
	// Configure REGISTER 0 
	DPIN->PIO_CODR |= LE;
  400616:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400618:	4323      	orrs	r3, r4
  40061a:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(ADFDEL);
  40061c:	2019      	movs	r0, #25
  40061e:	47c0      	blx	r8
	SPI_transfer(RESERVED << 7  | (ADF4350_INT_VALUE(INT) & 0xFE00) >> 9); // Del valor entero de 16 bit, se le cogen los primeros 7 bits y se le añade un 0b0 reservado a la izquierda
  400620:	0a68      	lsrs	r0, r5, #9
  400622:	47b8      	blx	r7
	SPI_transfer((ADF4350_INT_VALUE(INT) & 0x1FE) >> 1);  // Del valor entero de 16 bit, se le cogen los bits del 8 al 15
  400624:	f3c5 0047 	ubfx	r0, r5, #1, #8
  400628:	47b8      	blx	r7
	SPI_transfer((ADF4350_INT_VALUE(INT) & 1) << 7 | (ADF4350_FRAC_VALUE(FRAC) & 0xFE0) >> 5); // Del valor entero de 16 bits, se le coge el ultimo. A eso se añaden los 7 primeros bits del valor de la fraccion de 12 bit
  40062a:	f3c9 1046 	ubfx	r0, r9, #5, #7
  40062e:	ea40 10c5 	orr.w	r0, r0, r5, lsl #7
  400632:	b2c0      	uxtb	r0, r0
  400634:	47b8      	blx	r7
	SPI_transfer((ADF4350_FRAC_VALUE(FRAC) & 0x1F) << 3 | ADF4350_CTRL_REG0);  // Del valor de la fraccion de 16 bit se le cogen los 5 ultimos bits del valor de la fraccion de 12 bit y el 0b000 de los bits de control correspondientes a este registro
  400636:	ea4f 00c9 	mov.w	r0, r9, lsl #3
  40063a:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
  40063e:	47b8      	blx	r7
	delay16b(ADFDEL);
  400640:	2019      	movs	r0, #25
  400642:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400644:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400646:	431c      	orrs	r4, r3
  400648:	6334      	str	r4, [r6, #48]	; 0x30
}
  40064a:	b003      	add	sp, #12
  40064c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400650:	00000000 	.word	0x00000000
  400654:	40b13000 	.word	0x40b13000
  400658:	fefa39ef 	.word	0xfefa39ef
  40065c:	3fe62e42 	.word	0x3fe62e42
  400660:	00402a9d 	.word	0x00402a9d
  400664:	00402d99 	.word	0x00402d99
  400668:	004011ad 	.word	0x004011ad
  40066c:	004030a5 	.word	0x004030a5
  400670:	004012a5 	.word	0x004012a5
  400674:	00403469 	.word	0x00403469
  400678:	004030ed 	.word	0x004030ed
  40067c:	457a0000 	.word	0x457a0000
  400680:	400e0e00 	.word	0x400e0e00
  400684:	00401191 	.word	0x00401191
  400688:	00402a59 	.word	0x00402a59
  40068c:	00403259 	.word	0x00403259
  400690:	00403301 	.word	0x00403301
  400694:	004035a1 	.word	0x004035a1
  400698:	00400495 	.word	0x00400495

0040069c <_Z7ATT_Defh>:
	else
		DPIN->PIO_SODR |= AT16;
		
#else

	if(att & 1)
  40069c:	f010 0f01 	tst.w	r0, #1
  4006a0:	d025      	beq.n	4006ee <_Z7ATT_Defh+0x52>
		DPIN->PIO_SODR |= AT1;
  4006a2:	4a22      	ldr	r2, [pc, #136]	; (40072c <_Z7ATT_Defh+0x90>)
  4006a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4006aa:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT1;
	
	if((att & 2) >> 1)
  4006ac:	f010 0f02 	tst.w	r0, #2
  4006b0:	d023      	beq.n	4006fa <_Z7ATT_Defh+0x5e>
		DPIN2->PIO_SODR |= AT2;
  4006b2:	4a1f      	ldr	r2, [pc, #124]	; (400730 <_Z7ATT_Defh+0x94>)
  4006b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006b6:	f043 0310 	orr.w	r3, r3, #16
  4006ba:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN2->PIO_CODR |= AT2;
	
	if((att & 4) >> 2)
  4006bc:	f010 0f04 	tst.w	r0, #4
  4006c0:	d021      	beq.n	400706 <_Z7ATT_Defh+0x6a>
		DPIN->PIO_SODR |= AT4;
  4006c2:	4a1a      	ldr	r2, [pc, #104]	; (40072c <_Z7ATT_Defh+0x90>)
  4006c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4006ca:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT4;
	
	if((att & 8) >> 3)
  4006cc:	f010 0f08 	tst.w	r0, #8
  4006d0:	d01f      	beq.n	400712 <_Z7ATT_Defh+0x76>
		DPIN->PIO_SODR |= AT8;
  4006d2:	4a16      	ldr	r2, [pc, #88]	; (40072c <_Z7ATT_Defh+0x90>)
  4006d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4006d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4006da:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT8;
	
	if((att & 16) >> 4)
  4006dc:	f010 0f10 	tst.w	r0, #16
  4006e0:	d11d      	bne.n	40071e <_Z7ATT_Defh+0x82>
		DPIN->PIO_SODR |= AT16;
	else
		DPIN->PIO_CODR |= AT16;
  4006e2:	4a12      	ldr	r2, [pc, #72]	; (40072c <_Z7ATT_Defh+0x90>)
  4006e4:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4006e6:	f043 0320 	orr.w	r3, r3, #32
  4006ea:	6353      	str	r3, [r2, #52]	; 0x34
  4006ec:	4770      	bx	lr
		DPIN->PIO_CODR |= AT1;
  4006ee:	4a0f      	ldr	r2, [pc, #60]	; (40072c <_Z7ATT_Defh+0x90>)
  4006f0:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4006f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4006f6:	6353      	str	r3, [r2, #52]	; 0x34
  4006f8:	e7d8      	b.n	4006ac <_Z7ATT_Defh+0x10>
		DPIN2->PIO_CODR |= AT2;
  4006fa:	4a0d      	ldr	r2, [pc, #52]	; (400730 <_Z7ATT_Defh+0x94>)
  4006fc:	6b53      	ldr	r3, [r2, #52]	; 0x34
  4006fe:	f043 0310 	orr.w	r3, r3, #16
  400702:	6353      	str	r3, [r2, #52]	; 0x34
  400704:	e7da      	b.n	4006bc <_Z7ATT_Defh+0x20>
		DPIN->PIO_CODR |= AT4;
  400706:	4a09      	ldr	r2, [pc, #36]	; (40072c <_Z7ATT_Defh+0x90>)
  400708:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40070a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40070e:	6353      	str	r3, [r2, #52]	; 0x34
  400710:	e7dc      	b.n	4006cc <_Z7ATT_Defh+0x30>
		DPIN->PIO_CODR |= AT8;
  400712:	4a06      	ldr	r2, [pc, #24]	; (40072c <_Z7ATT_Defh+0x90>)
  400714:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40071a:	6353      	str	r3, [r2, #52]	; 0x34
  40071c:	e7de      	b.n	4006dc <_Z7ATT_Defh+0x40>
		DPIN->PIO_SODR |= AT16;
  40071e:	4a03      	ldr	r2, [pc, #12]	; (40072c <_Z7ATT_Defh+0x90>)
  400720:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400722:	f043 0320 	orr.w	r3, r3, #32
  400726:	6313      	str	r3, [r2, #48]	; 0x30
  400728:	4770      	bx	lr
  40072a:	bf00      	nop
  40072c:	400e0e00 	.word	0x400e0e00
  400730:	400e1000 	.word	0x400e1000

00400734 <_Z16AD9914_sweepInitff>:
*	**** ¡¡Se tardan 5.84 s / GHz en hacer el barrido!! ****
*	**** ¡¡Se tardarían 8.42 s / GHz en hacer el barrido estando dentro de especificaciones!! ****
*/

void AD9914_sweepInit(float fclk, float fstp)
{
  400734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400738:	4607      	mov	r7, r0
  40073a:	4688      	mov	r8, r1
	// Reset IO communications
	DPIN->PIO_SODR |= SYNCIO;
  40073c:	4d59      	ldr	r5, [pc, #356]	; (4008a4 <_Z16AD9914_sweepInitff+0x170>)
  40073e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400740:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400744:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= SYNCIO;
  400746:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400748:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  40074c:	636b      	str	r3, [r5, #52]	; 0x34
	
	// CRF4 DAC enable calibration
	SPI_transfer(AD9914_CFR4); // CFR4 address 
  40074e:	2003      	movs	r0, #3
  400750:	4c55      	ldr	r4, [pc, #340]	; (4008a8 <_Z16AD9914_sweepInitff+0x174>)
  400752:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | \
				AD9914_OPEN << 4 | AD9914_OPEN << 3 | AD9914_AUX_DIV_PWR_DWN_ENABLE << 2 | \
				AD9914_DAC_CAL_CLK_PWR_DWN_ENABLE << 1 | AD9914_DAC_CAL_ENABLE); // [31:24] -> Calibracion del DAC activada
  400754:	2001      	movs	r0, #1
  400756:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_1); // [23:16] -> Default value
  400758:	2005      	movs	r0, #5
  40075a:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_2); // [15:8]  -> Default value
  40075c:	2021      	movs	r0, #33	; 0x21
  40075e:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_3); // [7:0]   -> Default value
  400760:	2020      	movs	r0, #32
  400762:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400764:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400766:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40076a:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40076c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40076e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400772:	636b      	str	r3, [r5, #52]	; 0x34
	
	delay32b(DACCAL);
  400774:	484d      	ldr	r0, [pc, #308]	; (4008ac <_Z16AD9914_sweepInitff+0x178>)
  400776:	4b4e      	ldr	r3, [pc, #312]	; (4008b0 <_Z16AD9914_sweepInitff+0x17c>)
  400778:	4798      	blx	r3
	
	// CRF4 DAC disable calibration
	SPI_transfer(AD9914_CFR4); // Direccion CFR4 
  40077a:	2003      	movs	r0, #3
  40077c:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | \
				AD9914_OPEN << 4 | AD9914_OPEN << 3 | AD9914_AUX_DIV_PWR_DWN_ENABLE << 2 | \
				AD9914_DAC_CAL_CLK_PWR_DWN_ENABLE << 1 | AD9914_DAC_CAL_DISABLE); // [31:24] -> Calibracion del DAC desactivada
  40077e:	2000      	movs	r0, #0
  400780:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_1); // [23:16] -> Default value
  400782:	2005      	movs	r0, #5
  400784:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_2); // [15:8]  -> Default value
  400786:	2021      	movs	r0, #33	; 0x21
  400788:	47a0      	blx	r4
	SPI_transfer(AD9914_DEFAULT_CFR4_3); // [7:0]   -> Default value
  40078a:	2020      	movs	r0, #32
  40078c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40078e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400790:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400794:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400796:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40079c:	636b      	str	r3, [r5, #52]	; 0x34
	
	// CRF1 (Default values) 
	// (EXT_PWR_DOWN a masa, por lo tanto los bits de control de energia en este registro son funcionales)
	SPI_transfer(AD9914_CFR1); // Direccion CFR1
  40079e:	2000      	movs	r0, #0
  4007a0:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | \
				AD9914_OPEN << 4 | AD9914_OPEN << 3 | AD9914_OPEN << 2 | \
				AD9914_OPEN << 1 | AD9914_VCO_CAL_NO_CAL); // [31:24] 
  4007a2:	2000      	movs	r0, #0
  4007a4:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | \
				AD9914_OPEN << 4 | AD9914_OPEN << 3 | AD9914_OPEN << 2 | \
				AD9914_PARALLEL_PORT_STR_ENABLE_IO_UPDATE << 1 | AD9914_ENABLE_SINE_OUTPUT); // [23:16] -> Salida senosoidad habilitada (no cosenoidal)
  4007a6:	2001      	movs	r0, #1
  4007a8:	47a0      	blx	r4
	SPI_transfer(AD9914_LOAD_LRR_NORMAL << 7 | AD9914_AUTO_CLR_DGTL_RMP_ACC_NORMAL << 6 | \
				AD9914_AUTO_CLR_PHS_ACC_NORMAL << 5 | AD9914_CLR_DGTL_RMP_ACC_NORMAL << 4 | \
				AD9914_CLR_PHS_ACC_NORMAL << 3 | AD9914_OPEN << 2 | \
				AD9914_EXTERNAL_OSK_MANUAL << 1 | AD9914_OSK_DISABLE); // [15:8]  -> No autoclear of DRG and no OSK 
  4007aa:	2000      	movs	r0, #0
  4007ac:	47a0      	blx	r4
	SPI_transfer(AD9914_DIGITAL_PWR_DWN_ACTIVE << 7 |AD9914_DAC_PWR_DWN_ACTIVE << 6 | \
				AD9914_REFCLK_INPUT_PWR_DWN_ACTIVE << 5 | AD9914_OPEN << 4  | \
				AD9914_EXT_PWR_DWN_CTRL_PWR_DWN << 3 | AD9914_OPEN << 2 | \
				AD9914_SDIO_INPUT_ONLY_2_WIRE << 1 | AD9914_MSB_FIRST); // [7:0]   -> Enable external powerdown control  - // EXT_PWR_DOWN apaga completamente todos los bloques y reinciarlo requeriria calibracion
  4007ae:	2008      	movs	r0, #8
  4007b0:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4007b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007b8:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4007ba:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007c0:	636b      	str	r3, [r5, #52]	; 0x34
	
	// CRF2 dwelling configuration
	SPI_transfer(AD9914_CFR2); // Direccion CFR2
  4007c2:	2001      	movs	r0, #1
  4007c4:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | \
				AD9914_OPEN << 4 | AD9914_OPEN << 3 | AD9914_OPEN << 2 | \
				AD9914_OPEN << 1  | AD9914_OPEN); // [31:24] -> Open
  4007c6:	2000      	movs	r0, #0
  4007c8:	47a0      	blx	r4
	SPI_transfer(AD9914_PROFILE_MOD_DISABLE << 7 | AD9914_PARALLEL_DATA_PORT_DISABLE << 6 | \
				AD9914_DGTL_RMP_DEST(0) << 4 | AD9914_DGTL_RMP_ENABLE << 3 | \
				AD9914_DGTL_RMP_NO_DWELL_HIGH_ENABLE << 2 | \
				AD9914_DGTL_RMP_NO_DWELL_LOW_ENABLE << 1 | AD9914_PROG_MOD_DISABLE); // [23:16] -> active no-dwell low and no-dwell high (0x0E -> 0000 1110) - DRG activo, No dwell alto y bajo activos  
  4007ca:	200e      	movs	r0, #14
  4007cc:	47a0      	blx	r4
	SPI_transfer(AD9914_MATCH_LATENCY_ORDER_LIST << 7 | AD9914_FREC_JUMP_DISABLE << 6 | \
				AD9914_DRG_OVER_OUT_DISABLE << 5 | AD9914_OPEN << 4 | \
				AD9914_SYNC_CLK_DISABLE << 3 | AD9914_SYNC_CLK_NORMAL << 2 | \
				RESERVED << 1 | AD9914_OPEN); // [15:8]  -> DROVER disabled + SYNC_CLK disabled (DROVER esta no conectado)
  4007ce:	2000      	movs	r0, #0
  4007d0:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | AD9914_OPEN << 4 | \
				AD9914_OPEN << 3 | AD9914_OPEN << 2 | AD9914_OPEN << 1 | AD9914_OPEN); // [7:0]   -> Open
  4007d2:	2000      	movs	r0, #0
  4007d4:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4007d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007dc:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4007de:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007e4:	636b      	str	r3, [r5, #52]	; 0x34
	
	// CRF3 - PLL Configuration (default values)
	// No se usa el PLL
	SPI_transfer(AD9914_CFR3); // Direccion CFR3
  4007e6:	2002      	movs	r0, #2
  4007e8:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | AD9914_OPEN << 4 | \
				AD9914_OPEN << 3 | AD9914_OPEN << 2 | AD9914_OPEN << 1 | AD9914_OPEN); // [31:24]
  4007ea:	2000      	movs	r0, #0
  4007ec:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_PLL_INPUT_DIV_RST_DISABLE << 6 | \
				AD9914_PLL_INPUT_DIV_VAL(0) << 4 | AD9914_PLL_INPUT_DOUBLER_SEL_FEEDTHROUGH << 3 | \
				AD9914_PLL_DISABLE << 2 | AD9914_PLL_INPUT_DIV_2X << 1 | AD9914_PLL_EDGE_RISING); // [23:16]
  4007ee:	2000      	movs	r0, #0
  4007f0:	47a0      	blx	r4
	SPI_transfer(AD9914_FBCK_DIV(25)); // [15:8]
  4007f2:	2019      	movs	r0, #25
  4007f4:	47a0      	blx	r4
	SPI_transfer(AD9914_OPEN << 7 | AD9914_ICP_SEL_AUTOMATICALLY << 6 | AD9914_ICP(3) << 3 | \
				AD9914_LD_ENABLE << 2 | AD9914_MIN_LDW(0)); // [7:0]
  4007f6:	201c      	movs	r0, #28
  4007f8:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4007fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400800:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400802:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400804:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400808:	636b      	str	r3, [r5, #52]	; 0x34
	
	// Digital ramp rate register (slope rate)
	SPI_transfer(AD9914_DIGITAL_RAMP_RATE_REGISTER);
  40080a:	2008      	movs	r0, #8
  40080c:	47a0      	blx	r4
	// N: Negative slope interval
	SPI_transfer((parametroDwelling & 0x0000FF00) >> 8); 
  40080e:	4e29      	ldr	r6, [pc, #164]	; (4008b4 <_Z16AD9914_sweepInitff+0x180>)
  400810:	8830      	ldrh	r0, [r6, #0]
  400812:	0a00      	lsrs	r0, r0, #8
  400814:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x000000FF));  // Se usa el minimo negative slope rate no nulo posible (P = 1 de los posibles en el margen 0 <-> 2^16-1)
  400816:	7830      	ldrb	r0, [r6, #0]
  400818:	47a0      	blx	r4
	//					****
	//							Con valor maximo de catalogo
	//								3.5 GHz		+ Inc(t) = 6.86 ns
	// *** Todo esto implica que la rapidez de los barridos depende tambien de la señal que entra del ADF4350 ***
	// P: Positive slope interval
	SPI_transfer((parametroDwelling & 0x0000FF00) >> 8); 
  40081a:	8830      	ldrh	r0, [r6, #0]
  40081c:	0a00      	lsrs	r0, r0, #8
  40081e:	47a0      	blx	r4
	SPI_transfer((parametroDwelling & 0x000000FF)); // Se usa el minimo positive slope rate no nulo posible (valor 1 de los posibles en el margen 0 <-> 2^16-1)
  400820:	7830      	ldrb	r0, [r6, #0]
  400822:	47a0      	blx	r4
	// En lo que respecta a los tiempos de un salto entre frecuencias es igual al caso positivo
	DPIN->PIO_SODR |= IOUPD;
  400824:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400826:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40082a:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40082c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40082e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400832:	636b      	str	r3, [r5, #52]	; 0x34
	*	Frequency step = f_sysclk * M / 2^32		Pag. 25
	*
	*	Hay que tener en cuenta que incluso comenzando debajo de la frecuencia de Nyquist, con el barrido podria superarse este umbral
	*/
	
	uint32_t FTWstep = 0xFFFFFFFF * fstp / fclk; // fstp = fclk * FWstep / 2^32; FTWstep = 2^32 * fstp / fclk
  400834:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  400838:	4640      	mov	r0, r8
  40083a:	4b1f      	ldr	r3, [pc, #124]	; (4008b8 <_Z16AD9914_sweepInitff+0x184>)
  40083c:	4798      	blx	r3
  40083e:	4639      	mov	r1, r7
  400840:	4b1e      	ldr	r3, [pc, #120]	; (4008bc <_Z16AD9914_sweepInitff+0x188>)
  400842:	4798      	blx	r3
  400844:	4b1e      	ldr	r3, [pc, #120]	; (4008c0 <_Z16AD9914_sweepInitff+0x18c>)
  400846:	4798      	blx	r3
  400848:	4606      	mov	r6, r0
	*		fclk = 3500 y fstp = 1 => FWTstep = 1.227. Truncado a entero es 1
	*		Freq. step = 0.814907 Hz
	*/
	
	// Rising Digital Ramp Step Size Register
	SPI_transfer(AD9914_RISING_DIGITAL_RAMP_STEP_SIZE_REGISTER);
  40084a:	2006      	movs	r0, #6
  40084c:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24); // [31:24]
  40084e:	ea4f 6916 	mov.w	r9, r6, lsr #24
  400852:	4648      	mov	r0, r9
  400854:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16); // [23:16]
  400856:	f3c6 4807 	ubfx	r8, r6, #16, #8
  40085a:	4640      	mov	r0, r8
  40085c:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);  // [15:8]
  40085e:	f3c6 2707 	ubfx	r7, r6, #8, #8
  400862:	4638      	mov	r0, r7
  400864:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));       // [7:0]
  400866:	b2f6      	uxtb	r6, r6
  400868:	4630      	mov	r0, r6
  40086a:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40086c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40086e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400872:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400874:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400876:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40087a:	636b      	str	r3, [r5, #52]	; 0x34
	/* 
		Misma estrategia que el anterior registro
		Por lo tanto las rampas del DRG son simetricas en parte positiva y negativa
	*/
	// Falling Digital Ramp Step Size Register
	SPI_transfer(AD9914_FALLING_DIGITAL_RAMP_STEP_SIZE_REGISTER);
  40087c:	2007      	movs	r0, #7
  40087e:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24); // [31:24] -> 1er byte del freq. step
  400880:	4648      	mov	r0, r9
  400882:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16); // [23:16] -> 2º byte del freq. step
  400884:	4640      	mov	r0, r8
  400886:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);  // [15:8]  -> 3er byte del freq. step
  400888:	4638      	mov	r0, r7
  40088a:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));       // [7:0]   -> 4º byte del freq. step
  40088c:	4630      	mov	r0, r6
  40088e:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400890:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400892:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400896:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400898:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40089a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40089e:	636b      	str	r3, [r5, #52]	; 0x34
  4008a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008a4:	400e0e00 	.word	0x400e0e00
  4008a8:	00401191 	.word	0x00401191
  4008ac:	000186a0 	.word	0x000186a0
  4008b0:	004004a5 	.word	0x004004a5
  4008b4:	20000004 	.word	0x20000004
  4008b8:	00403301 	.word	0x00403301
  4008bc:	00403469 	.word	0x00403469
  4008c0:	004035a1 	.word	0x004035a1

004008c4 <_Z12AD9914_Sweepfffh>:
*	Rutina de establecimiento de limites del generador de barrido del DDS
*   Se llama al atenuador
*/

void AD9914_Sweep(float fclk, float fstart, float fstop, uint8_t att)
{
  4008c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4008c8:	b085      	sub	sp, #20
  4008ca:	4604      	mov	r4, r0
  4008cc:	468a      	mov	sl, r1
  4008ce:	4615      	mov	r5, r2
  4008d0:	9303      	str	r3, [sp, #12]
	uint32_t FTWstart = 0xFFFFFFFF * fstart / fclk;
  4008d2:	f8df 8188 	ldr.w	r8, [pc, #392]	; 400a5c <_Z12AD9914_Sweepfffh+0x198>
  4008d6:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4008da:	4650      	mov	r0, sl
  4008dc:	47c0      	blx	r8
  4008de:	4f58      	ldr	r7, [pc, #352]	; (400a40 <_Z12AD9914_Sweepfffh+0x17c>)
  4008e0:	4621      	mov	r1, r4
  4008e2:	47b8      	blx	r7
  4008e4:	f8df b178 	ldr.w	fp, [pc, #376]	; 400a60 <_Z12AD9914_Sweepfffh+0x19c>
  4008e8:	47d8      	blx	fp
  4008ea:	4606      	mov	r6, r0
	uint32_t FTWstop = 0xFFFFFFFF * fstop / fclk;
  4008ec:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4008f0:	9502      	str	r5, [sp, #8]
  4008f2:	4628      	mov	r0, r5
  4008f4:	47c0      	blx	r8
  4008f6:	9401      	str	r4, [sp, #4]
  4008f8:	4621      	mov	r1, r4
  4008fa:	47b8      	blx	r7
  4008fc:	47d8      	blx	fp
  4008fe:	4681      	mov	r9, r0
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
#endif

	// Digital Ramp Upper Limit
	SPI_transfer(AD9914_DIGITAL_RAMP_UPPER_LIMIT_REGISTER);
  400900:	2005      	movs	r0, #5
  400902:	4c50      	ldr	r4, [pc, #320]	; (400a44 <_Z12AD9914_Sweepfffh+0x180>)
  400904:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0xFF000000) >> 24); // [31:24]
  400906:	ea4f 6019 	mov.w	r0, r9, lsr #24
  40090a:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x00FF0000) >> 16); // [23:16]
  40090c:	f3c9 4007 	ubfx	r0, r9, #16, #8
  400910:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x0000FF00) >> 8);  // [15:8]
  400912:	f3c9 2007 	ubfx	r0, r9, #8, #8
  400916:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x000000FF));       // [7:0]
  400918:	fa5f f089 	uxtb.w	r0, r9
  40091c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40091e:	4d4a      	ldr	r5, [pc, #296]	; (400a48 <_Z12AD9914_Sweepfffh+0x184>)
  400920:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400926:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400928:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40092a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40092e:	636b      	str	r3, [r5, #52]	; 0x34
		
	ATT_Def(att);
  400930:	9803      	ldr	r0, [sp, #12]
  400932:	4b46      	ldr	r3, [pc, #280]	; (400a4c <_Z12AD9914_Sweepfffh+0x188>)
  400934:	4798      	blx	r3
	
	// Digital Ramp Lower Limit
	SPI_transfer(AD9914_DIGITAL_RAMP_LOWER_LIMIT_REGISTER);
  400936:	2004      	movs	r0, #4
  400938:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0xFF000000) >> 24); // [31:24]
  40093a:	0e30      	lsrs	r0, r6, #24
  40093c:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x00FF0000) >> 16); // [23:16]
  40093e:	f3c6 4007 	ubfx	r0, r6, #16, #8
  400942:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x0000FF00) >> 8);  // [15:8]
  400944:	f3c6 2007 	ubfx	r0, r6, #8, #8
  400948:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x000000FF));       // [7:0]
  40094a:	b2f0      	uxtb	r0, r6
  40094c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD; 
  40094e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400950:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400954:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400956:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40095c:	636b      	str	r3, [r5, #52]	; 0x34
	
	// IN
	float bandwith = fstop - fstart;
  40095e:	4651      	mov	r1, sl
  400960:	9802      	ldr	r0, [sp, #8]
  400962:	4b3b      	ldr	r3, [pc, #236]	; (400a50 <_Z12AD9914_Sweepfffh+0x18c>)
  400964:	4798      	blx	r3
  400966:	9002      	str	r0, [sp, #8]
	float fstp = ((bandwith / tiempoRampa) * parametroDwelling) * (24 / fclk); // DRG Timer intervalos = 24 / fclk
  400968:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 400a64 <_Z12AD9914_Sweepfffh+0x1a0>
  40096c:	f8ba 0002 	ldrh.w	r0, [sl, #2]
  400970:	4b38      	ldr	r3, [pc, #224]	; (400a54 <_Z12AD9914_Sweepfffh+0x190>)
  400972:	4798      	blx	r3
  400974:	4601      	mov	r1, r0
  400976:	9802      	ldr	r0, [sp, #8]
  400978:	47b8      	blx	r7
  40097a:	9002      	str	r0, [sp, #8]
  40097c:	f8ba 0000 	ldrh.w	r0, [sl]
  400980:	4b34      	ldr	r3, [pc, #208]	; (400a54 <_Z12AD9914_Sweepfffh+0x190>)
  400982:	4798      	blx	r3
  400984:	9902      	ldr	r1, [sp, #8]
  400986:	47c0      	blx	r8
  400988:	9002      	str	r0, [sp, #8]
  40098a:	9901      	ldr	r1, [sp, #4]
  40098c:	4832      	ldr	r0, [pc, #200]	; (400a58 <_Z12AD9914_Sweepfffh+0x194>)
  40098e:	47b8      	blx	r7
  400990:	4601      	mov	r1, r0
  400992:	9802      	ldr	r0, [sp, #8]
  400994:	47c0      	blx	r8
	uint32_t FTWstep = 0xFFFFFFFF * fstp / fclk;
  400996:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  40099a:	47c0      	blx	r8
  40099c:	9901      	ldr	r1, [sp, #4]
  40099e:	47b8      	blx	r7
  4009a0:	47d8      	blx	fp
  4009a2:	4607      	mov	r7, r0
	
	// Rising Digital Ramp Step Size Register
	//Esta al inicio de la ventana y va al final en pasos de FTWstep 
	SPI_transfer(AD9914_RISING_DIGITAL_RAMP_STEP_SIZE_REGISTER);
  4009a4:	2006      	movs	r0, #6
  4009a6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24); // [31:24]
  4009a8:	ea4f 6b17 	mov.w	fp, r7, lsr #24
  4009ac:	4658      	mov	r0, fp
  4009ae:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16); // [23:16]
  4009b0:	f3c7 4807 	ubfx	r8, r7, #16, #8
  4009b4:	4640      	mov	r0, r8
  4009b6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);  // [15:8]
  4009b8:	f3c7 2307 	ubfx	r3, r7, #8, #8
  4009bc:	9301      	str	r3, [sp, #4]
  4009be:	4618      	mov	r0, r3
  4009c0:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));       // [7:0]
  4009c2:	b2ff      	uxtb	r7, r7
  4009c4:	4638      	mov	r0, r7
  4009c6:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4009c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4009ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009ce:	632b      	str	r3, [r5, #48]	; 0x30
	// Habria que esperar a que el DROVER estuviera a 1 y esperar 2 ciclos de reloj que es lo que dura (end pag. 27 datasheet AD9914) 
	// Habria que habilitar 0x01[13] = 1 
	DPIN->PIO_CODR |= IOUPD;
  4009d0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4009d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009d6:	636b      	str	r3, [r5, #52]	; 0x34
	
	if(sentidoBarrido) // Esta al final de la ventana y vuelve en dos pasos (FTWflyback) al inicio de la ventana
  4009d8:	f89a 3004 	ldrb.w	r3, [sl, #4]
  4009dc:	b9b3      	cbnz	r3, 400a0c <_Z12AD9914_Sweepfffh+0x148>
		// OUT
	}
	else // Esta al final de la ventana y vuelve en pasos de FTWstep hacia el inicio de la ventana 
	{
		//Falling Digital Ramp Step Size Register
		SPI_transfer(AD9914_FALLING_DIGITAL_RAMP_STEP_SIZE_REGISTER);
  4009de:	2007      	movs	r0, #7
  4009e0:	4c18      	ldr	r4, [pc, #96]	; (400a44 <_Z12AD9914_Sweepfffh+0x180>)
  4009e2:	47a0      	blx	r4
		SPI_transfer(((FTWstep) & 0xFF000000) >> 24); // [31:24]
  4009e4:	4658      	mov	r0, fp
  4009e6:	47a0      	blx	r4
		SPI_transfer(((FTWstep) & 0x00FF0000) >> 16); // [23:16]
  4009e8:	4640      	mov	r0, r8
  4009ea:	47a0      	blx	r4
		SPI_transfer(((FTWstep) & 0x0000FF00) >> 8);  // [15:8]
  4009ec:	9801      	ldr	r0, [sp, #4]
  4009ee:	47a0      	blx	r4
		SPI_transfer(((FTWstep) & 0x000000FF));       // [7:0]
  4009f0:	4638      	mov	r0, r7
  4009f2:	47a0      	blx	r4
		DPIN->PIO_SODR |= IOUPD;
  4009f4:	4b14      	ldr	r3, [pc, #80]	; (400a48 <_Z12AD9914_Sweepfffh+0x184>)
  4009f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4009f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  4009fc:	631a      	str	r2, [r3, #48]	; 0x30
		DPIN->PIO_CODR |= IOUPD;	
  4009fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  400a00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400a04:	635a      	str	r2, [r3, #52]	; 0x34
	SPI_transfer(AD9914_OPEN << 7 | AD9914_OPEN << 6 | AD9914_OPEN << 5 | AD9914_OPEN << 4 | \
				AD9914_OPEN << 3 | AD9914_OPEN << 2 | AD9914_OPEN << 1 | AD9914_OPEN); // [7:0]   -> Open
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
#endif
}
  400a06:	b005      	add	sp, #20
  400a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32_t FTWflyback = (FTWstart - FTWstop) / 2; // Hay que hacer el flyback en 2 pasos o no funciona
  400a0c:	eba6 0609 	sub.w	r6, r6, r9
  400a10:	0875      	lsrs	r5, r6, #1
		SPI_transfer(AD9914_FALLING_DIGITAL_RAMP_STEP_SIZE_REGISTER);
  400a12:	2007      	movs	r0, #7
  400a14:	47a0      	blx	r4
		SPI_transfer(((FTWflyback) & 0xFF000000) >> 24); // [31:24]
  400a16:	0e70      	lsrs	r0, r6, #25
  400a18:	47a0      	blx	r4
		SPI_transfer(((FTWflyback) & 0x00FF0000) >> 16); // [23:16]
  400a1a:	f3c6 4047 	ubfx	r0, r6, #17, #8
  400a1e:	47a0      	blx	r4
		SPI_transfer(((FTWflyback) & 0x0000FF00) >> 8);  // [15:8]
  400a20:	f3c6 2047 	ubfx	r0, r6, #9, #8
  400a24:	47a0      	blx	r4
		SPI_transfer(((FTWflyback) & 0x000000FF));       // [7:0]
  400a26:	b2e8      	uxtb	r0, r5
  400a28:	47a0      	blx	r4
		DPIN->PIO_SODR |= IOUPD;
  400a2a:	4b07      	ldr	r3, [pc, #28]	; (400a48 <_Z12AD9914_Sweepfffh+0x184>)
  400a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400a32:	631a      	str	r2, [r3, #48]	; 0x30
		DPIN->PIO_CODR |= IOUPD;
  400a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  400a36:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400a3a:	635a      	str	r2, [r3, #52]	; 0x34
  400a3c:	e7e3      	b.n	400a06 <_Z12AD9914_Sweepfffh+0x142>
  400a3e:	bf00      	nop
  400a40:	00403469 	.word	0x00403469
  400a44:	00401191 	.word	0x00401191
  400a48:	400e0e00 	.word	0x400e0e00
  400a4c:	0040069d 	.word	0x0040069d
  400a50:	004030ed 	.word	0x004030ed
  400a54:	00403259 	.word	0x00403259
  400a58:	41c00000 	.word	0x41c00000
  400a5c:	00403301 	.word	0x00403301
  400a60:	004035a1 	.word	0x004035a1
  400a64:	20000004 	.word	0x20000004

00400a68 <_Z16conmutarVentanasv>:

void conmutarVentanas(void)
{
#ifndef TEST_DDS
	static uint8_t ww = 0;
	if(finProg && !off && (W > 0)) // Expresion que equivale a si hay RF
  400a68:	4b1a      	ldr	r3, [pc, #104]	; (400ad4 <_Z16conmutarVentanasv+0x6c>)
  400a6a:	781b      	ldrb	r3, [r3, #0]
  400a6c:	b19b      	cbz	r3, 400a96 <_Z16conmutarVentanasv+0x2e>
  400a6e:	4b1a      	ldr	r3, [pc, #104]	; (400ad8 <_Z16conmutarVentanasv+0x70>)
  400a70:	795b      	ldrb	r3, [r3, #5]
  400a72:	b983      	cbnz	r3, 400a96 <_Z16conmutarVentanasv+0x2e>
  400a74:	4b17      	ldr	r3, [pc, #92]	; (400ad4 <_Z16conmutarVentanasv+0x6c>)
  400a76:	7859      	ldrb	r1, [r3, #1]
  400a78:	b169      	cbz	r1, 400a96 <_Z16conmutarVentanasv+0x2e>
	{
		ww++;
  400a7a:	4618      	mov	r0, r3
  400a7c:	789a      	ldrb	r2, [r3, #2]
  400a7e:	1c53      	adds	r3, r2, #1
  400a80:	b2da      	uxtb	r2, r3
		ww = ww % W;
  400a82:	fbb2 f3f1 	udiv	r3, r2, r1
  400a86:	fb01 2313 	mls	r3, r1, r3, r2
  400a8a:	b2db      	uxtb	r3, r3
  400a8c:	7083      	strb	r3, [r0, #2]
		if(activeWindows[ww])
  400a8e:	4a12      	ldr	r2, [pc, #72]	; (400ad8 <_Z16conmutarVentanasv+0x70>)
  400a90:	4413      	add	r3, r2
  400a92:	7a1b      	ldrb	r3, [r3, #8]
  400a94:	b903      	cbnz	r3, 400a98 <_Z16conmutarVentanasv+0x30>
  400a96:	4770      	bx	lr
{
  400a98:	b570      	push	{r4, r5, r6, lr}
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a9a:	4c10      	ldr	r4, [pc, #64]	; (400adc <_Z16conmutarVentanasv+0x74>)
  400a9c:	f44f 2500 	mov.w	r5, #524288	; 0x80000
  400aa0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400aa4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400aa8:	f3bf 8f6f 	isb	sy
		{
			NVIC_DisableIRQ(TWI0_IRQn);
			AD9914_Sweep(fclock, frequencies[2 * ww], frequencies[2 * ww + 1], att[ww]);
  400aac:	8a50      	ldrh	r0, [r2, #18]
  400aae:	4b0c      	ldr	r3, [pc, #48]	; (400ae0 <_Z16conmutarVentanasv+0x78>)
  400ab0:	4798      	blx	r3
  400ab2:	4b08      	ldr	r3, [pc, #32]	; (400ad4 <_Z16conmutarVentanasv+0x6c>)
  400ab4:	7899      	ldrb	r1, [r3, #2]
  400ab6:	004a      	lsls	r2, r1, #1
  400ab8:	eb03 06c1 	add.w	r6, r3, r1, lsl #3
  400abc:	3201      	adds	r2, #1
  400abe:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  400ac2:	440b      	add	r3, r1
  400ac4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
  400ac8:	6852      	ldr	r2, [r2, #4]
  400aca:	6871      	ldr	r1, [r6, #4]
  400acc:	4e05      	ldr	r6, [pc, #20]	; (400ae4 <_Z16conmutarVentanasv+0x7c>)
  400ace:	47b0      	blx	r6
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ad0:	6025      	str	r5, [r4, #0]
  400ad2:	bd70      	pop	{r4, r5, r6, pc}
  400ad4:	20000480 	.word	0x20000480
  400ad8:	20000004 	.word	0x20000004
  400adc:	e000e100 	.word	0xe000e100
  400ae0:	00403251 	.word	0x00403251
  400ae4:	004008c5 	.word	0x004008c5

00400ae8 <main>:
	}
#endif
}

int main(void)
{
  400ae8:	b510      	push	{r4, lr}
	// CLK Init
	CLK_Init(OSC, FOSC, 15, 2);
  400aea:	2302      	movs	r3, #2
  400aec:	220f      	movs	r2, #15
  400aee:	2110      	movs	r1, #16
  400af0:	4618      	mov	r0, r3
  400af2:	4c17      	ldr	r4, [pc, #92]	; (400b50 <main+0x68>)
  400af4:	47a0      	blx	r4
	
	// Set PB4 as GPIO pin
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400af6:	4a17      	ldr	r2, [pc, #92]	; (400b54 <main+0x6c>)
  400af8:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400afc:	f043 0310 	orr.w	r3, r3, #16
  400b00:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	// pinMode(..., OUTPUT)
	DPIN->PIO_OER |= AT16 | AT8 | AT4 | AT1 | EN18 | EN33 | EN50 | CSCLK | SYNCIO | IOUPD;
  400b04:	4b14      	ldr	r3, [pc, #80]	; (400b58 <main+0x70>)
  400b06:	6919      	ldr	r1, [r3, #16]
  400b08:	4a14      	ldr	r2, [pc, #80]	; (400b5c <main+0x74>)
  400b0a:	430a      	orrs	r2, r1
  400b0c:	611a      	str	r2, [r3, #16]
	DPIN2->PIO_OER |= AT2;
  400b0e:	4a14      	ldr	r2, [pc, #80]	; (400b60 <main+0x78>)
  400b10:	6911      	ldr	r1, [r2, #16]
  400b12:	f041 0110 	orr.w	r1, r1, #16
  400b16:	6111      	str	r1, [r2, #16]
	
	// digitalWrite(..., HIGH)	
	DPIN->PIO_SODR |= CSCLK;	// Setting the CS in high state
  400b18:	6b19      	ldr	r1, [r3, #48]	; 0x30
  400b1a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  400b1e:	6319      	str	r1, [r3, #48]	; 0x30
#if defined(MALETA_5A) || defined(MALETA_5B) || \
	defined(ENRACKABLE_5A) || defined(ENRACKABLE_5B)
	DPIN->PIO_CODR |= AT16 | AT8 | AT4 | AT1;	// Setting max attenuation
	DPIN2->PIO_CODR |= AT2;
#else
	DPIN->PIO_SODR |= AT16 | AT8 | AT4 | AT1;	// Setting the DAT31R5APP+ at max attenuation
  400b20:	6b19      	ldr	r1, [r3, #48]	; 0x30
  400b22:	f441 71f0 	orr.w	r1, r1, #480	; 0x1e0
  400b26:	6319      	str	r1, [r3, #48]	; 0x30
	DPIN2->PIO_SODR |= AT2;
  400b28:	6b11      	ldr	r1, [r2, #48]	; 0x30
  400b2a:	f041 0110 	orr.w	r1, r1, #16
  400b2e:	6311      	str	r1, [r2, #48]	; 0x30
#endif
	
	// digitalWrite(..., LOW)
	DPIN->PIO_CODR |= EN18 | EN33 | EN50 | SYNCIO | IOUPD;	// Turn off the DC regulators and setting AD9914 communication pins
  400b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  400b32:	f442 0258 	orr.w	r2, r2, #14155776	; 0xd80000
  400b36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  400b3a:	635a      	str	r2, [r3, #52]	; 0x34
	alimentacion_AD4350 = OFF;
  400b3c:	2400      	movs	r4, #0
  400b3e:	4b09      	ldr	r3, [pc, #36]	; (400b64 <main+0x7c>)
  400b40:	f883 405e 	strb.w	r4, [r3, #94]	; 0x5e
	
	// I2C MODULE
	I2C_slave_Init(IDL);
  400b44:	2001      	movs	r0, #1
  400b46:	4b08      	ldr	r3, [pc, #32]	; (400b68 <main+0x80>)
  400b48:	4798      	blx	r3
	
	//while(true)
	//{
	//}
}
  400b4a:	4620      	mov	r0, r4
  400b4c:	bd10      	pop	{r4, pc}
  400b4e:	bf00      	nop
  400b50:	00400139 	.word	0x00400139
  400b54:	400e0200 	.word	0x400e0200
  400b58:	400e0e00 	.word	0x400e0e00
  400b5c:	00d885e0 	.word	0x00d885e0
  400b60:	400e1000 	.word	0x400e1000
  400b64:	20000480 	.word	0x20000480
  400b68:	00400371 	.word	0x00400371

00400b6c <TWI0_Handler>:
*  \brief TWI0 Interrupt handler.
*  Esto es una barbaridad ilegible. A arreglar, refactorizar y comentar debidamente cuando tenga tiempo
*/
void TWI0_Handler(void)
{
	uint8_t dataByte = REG_TWI0_RHR; // (TWI0) Receive Holding Register 
  400b6c:	4ba6      	ldr	r3, [pc, #664]	; (400e08 <TWI0_Handler+0x29c>)
  400b6e:	681a      	ldr	r2, [r3, #0]
  400b70:	b2d3      	uxtb	r3, r2
	
	if(!lockI2C) // Primer byte de cualquier comando
  400b72:	49a6      	ldr	r1, [pc, #664]	; (400e0c <TWI0_Handler+0x2a0>)
  400b74:	f891 105f 	ldrb.w	r1, [r1, #95]	; 0x5f
  400b78:	2900      	cmp	r1, #0
  400b7a:	d149      	bne.n	400c10 <TWI0_Handler+0xa4>
	{
		command = dataByte & 7;
  400b7c:	f003 0307 	and.w	r3, r3, #7
  400b80:	49a2      	ldr	r1, [pc, #648]	; (400e0c <TWI0_Handler+0x2a0>)
  400b82:	f881 3060 	strb.w	r3, [r1, #96]	; 0x60
		switch(command)
  400b86:	3b02      	subs	r3, #2
  400b88:	2b05      	cmp	r3, #5
  400b8a:	f200 8219 	bhi.w	400fc0 <TWI0_Handler+0x454>
  400b8e:	e8df f013 	tbh	[pc, r3, lsl #1]
  400b92:	0006      	.short	0x0006
  400b94:	00250217 	.word	0x00250217
  400b98:	000e0217 	.word	0x000e0217
  400b9c:	0019      	.short	0x0019
		{
			case CONFIGURAR_VENTANAS:
				W = (dataByte >> 3) & 7; 
  400b9e:	f3c2 02c2 	ubfx	r2, r2, #3, #3
  400ba2:	4b9a      	ldr	r3, [pc, #616]	; (400e0c <TWI0_Handler+0x2a0>)
  400ba4:	705a      	strb	r2, [r3, #1]
				lockI2C = true;
  400ba6:	2201      	movs	r2, #1
  400ba8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
			break;
  400bac:	4770      	bx	lr
			
			case MISC:
				subcommand = dataByte >> 3;
  400bae:	f3c2 02c4 	ubfx	r2, r2, #3, #5
  400bb2:	4b96      	ldr	r3, [pc, #600]	; (400e0c <TWI0_Handler+0x2a0>)
  400bb4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
				switch(subcommand)
  400bb8:	2a01      	cmp	r2, #1
  400bba:	f040 8201 	bne.w	400fc0 <TWI0_Handler+0x454>
				{
					case JAMMING_PARAMETERS_OP:
						lockI2C = true;
  400bbe:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
					break;
  400bc2:	4770      	bx	lr
				}
			break;
						
			case APAGAR_PLACA:
#ifndef TEST_DDS			
				DPIN -> PIO_CODR |= EN18 | EN33 | EN50;
  400bc4:	4a92      	ldr	r2, [pc, #584]	; (400e10 <TWI0_Handler+0x2a4>)
  400bc6:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400bc8:	f443 0348 	orr.w	r3, r3, #13107200	; 0xc80000
  400bcc:	6353      	str	r3, [r2, #52]	; 0x34
				alimentacion_AD4350 = OFF;
  400bce:	4b8f      	ldr	r3, [pc, #572]	; (400e0c <TWI0_Handler+0x2a0>)
  400bd0:	2200      	movs	r2, #0
  400bd2:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
				lockI2C = false;
  400bd6:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
#else
				testDDS();
#endif
			break;
  400bda:	4770      	bx	lr
			case CONMUTAR_VENTANAS:
				// ¿Es realmente necesario comprobar si se ha finalizado la programacion?
				// De hecho finProg es solo falso hasta que se termina de enviar un comando 2
				// A partir de ese momento ya es verdadero hasta que se quita la alimentacion
				// de la placa
				if(!finProg) { break; }
  400bdc:	4b8b      	ldr	r3, [pc, #556]	; (400e0c <TWI0_Handler+0x2a0>)
  400bde:	781b      	ldrb	r3, [r3, #0]
  400be0:	2b00      	cmp	r3, #0
  400be2:	f000 81ed 	beq.w	400fc0 <TWI0_Handler+0x454>

				// Ventanas de la 1 a la 5 (primer byte)
				activeWindows[0] = (dataByte >> 3) & 1;
  400be6:	b2d2      	uxtb	r2, r2
  400be8:	f3c2 01c0 	ubfx	r1, r2, #3, #1
  400bec:	4b89      	ldr	r3, [pc, #548]	; (400e14 <TWI0_Handler+0x2a8>)
  400bee:	7219      	strb	r1, [r3, #8]
				activeWindows[1] = (dataByte >> 4) & 1;
  400bf0:	f3c2 1100 	ubfx	r1, r2, #4, #1
  400bf4:	7259      	strb	r1, [r3, #9]
				activeWindows[2] = (dataByte >> 5) & 1;
  400bf6:	f3c2 1140 	ubfx	r1, r2, #5, #1
  400bfa:	7299      	strb	r1, [r3, #10]
				activeWindows[3] = (dataByte >> 6) & 1;
  400bfc:	f3c2 1180 	ubfx	r1, r2, #6, #1
  400c00:	72d9      	strb	r1, [r3, #11]
				activeWindows[4] = (dataByte >> 7) & 1;
  400c02:	09d2      	lsrs	r2, r2, #7
  400c04:	731a      	strb	r2, [r3, #12]
				lockI2C = true;
  400c06:	2201      	movs	r2, #1
  400c08:	4b80      	ldr	r3, [pc, #512]	; (400e0c <TWI0_Handler+0x2a0>)
  400c0a:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
				
			break;
  400c0e:	4770      	bx	lr
{
  400c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		}
	}
	else // Segundo byte y siguientes de alguno de los comandos compuestos de varios bytes
	{
		switch(command)
  400c14:	497d      	ldr	r1, [pc, #500]	; (400e0c <TWI0_Handler+0x2a0>)
  400c16:	f891 1060 	ldrb.w	r1, [r1, #96]	; 0x60
  400c1a:	2904      	cmp	r1, #4
  400c1c:	f000 8099 	beq.w	400d52 <TWI0_Handler+0x1e6>
  400c20:	2906      	cmp	r1, #6
  400c22:	f000 815c 	beq.w	400ede <TWI0_Handler+0x372>
  400c26:	2902      	cmp	r1, #2
  400c28:	d001      	beq.n	400c2e <TWI0_Handler+0xc2>
  400c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		{
			case CONFIGURAR_VENTANAS:
				bufferWindows[commandByte] = dataByte;
  400c2e:	4977      	ldr	r1, [pc, #476]	; (400e0c <TWI0_Handler+0x2a0>)
  400c30:	f891 2062 	ldrb.w	r2, [r1, #98]	; 0x62
  400c34:	1888      	adds	r0, r1, r2
  400c36:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
				commandByte++;
  400c3a:	1c53      	adds	r3, r2, #1
  400c3c:	b2db      	uxtb	r3, r3
  400c3e:	f881 3062 	strb.w	r3, [r1, #98]	; 0x62
#ifdef PARAMETROS_INHIBICION
				if(commandByte >= WINDOW_MEM_SIZE * W + SIZE_PARAMS)
#else
				if(commandByte >= WINDOW_MEM_SIZE * W)
  400c42:	784a      	ldrb	r2, [r1, #1]
  400c44:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  400c48:	4293      	cmp	r3, r2
  400c4a:	d3ee      	bcc.n	400c2a <TWI0_Handler+0xbe>
  400c4c:	2100      	movs	r1, #0
#endif
				{
					for(uint8_t ww = 0; ww < W; ww++)
  400c4e:	4b6f      	ldr	r3, [pc, #444]	; (400e0c <TWI0_Handler+0x2a0>)
  400c50:	785b      	ldrb	r3, [r3, #1]
  400c52:	4299      	cmp	r1, r3
  400c54:	da49      	bge.n	400cea <TWI0_Handler+0x17e>
					{
						*ptrf1 = bufferWindows[WINDOW_MEM_SIZE * ww];
  400c56:	486f      	ldr	r0, [pc, #444]	; (400e14 <TWI0_Handler+0x2a8>)
  400c58:	6944      	ldr	r4, [r0, #20]
  400c5a:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
  400c5e:	4b6b      	ldr	r3, [pc, #428]	; (400e0c <TWI0_Handler+0x2a0>)
  400c60:	189d      	adds	r5, r3, r2
  400c62:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400c66:	7025      	strb	r5, [r4, #0]
						*(ptrf1 + 1) = bufferWindows[WINDOW_MEM_SIZE * ww + 1];
  400c68:	6945      	ldr	r5, [r0, #20]
  400c6a:	1c54      	adds	r4, r2, #1
  400c6c:	441c      	add	r4, r3
  400c6e:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400c72:	706c      	strb	r4, [r5, #1]
						*(ptrf1 + 2) = bufferWindows[WINDOW_MEM_SIZE * ww + 2];
  400c74:	6945      	ldr	r5, [r0, #20]
  400c76:	1c94      	adds	r4, r2, #2
  400c78:	441c      	add	r4, r3
  400c7a:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400c7e:	70ac      	strb	r4, [r5, #2]
						*(ptrf1 + 3) = bufferWindows[WINDOW_MEM_SIZE * ww + 3];
  400c80:	6945      	ldr	r5, [r0, #20]
  400c82:	1cd4      	adds	r4, r2, #3
  400c84:	441c      	add	r4, r3
  400c86:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400c8a:	70ec      	strb	r4, [r5, #3]
						*ptrf2 = bufferWindows[9 * ww + 4];
  400c8c:	6985      	ldr	r5, [r0, #24]
  400c8e:	00ce      	lsls	r6, r1, #3
  400c90:	4614      	mov	r4, r2
  400c92:	3404      	adds	r4, #4
  400c94:	441c      	add	r4, r3
  400c96:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400c9a:	702c      	strb	r4, [r5, #0]
						*(ptrf2 + 1) = bufferWindows[WINDOW_MEM_SIZE * ww + 5];
  400c9c:	6985      	ldr	r5, [r0, #24]
  400c9e:	1d54      	adds	r4, r2, #5
  400ca0:	441c      	add	r4, r3
  400ca2:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400ca6:	706c      	strb	r4, [r5, #1]
						*(ptrf2 + 2) = bufferWindows[WINDOW_MEM_SIZE * ww + 6];
  400ca8:	6985      	ldr	r5, [r0, #24]
  400caa:	1d94      	adds	r4, r2, #6
  400cac:	441c      	add	r4, r3
  400cae:	f894 4064 	ldrb.w	r4, [r4, #100]	; 0x64
  400cb2:	70ac      	strb	r4, [r5, #2]
						*(ptrf2 + 3) = bufferWindows[WINDOW_MEM_SIZE * ww + 7];
  400cb4:	6984      	ldr	r4, [r0, #24]
  400cb6:	1dd0      	adds	r0, r2, #7
  400cb8:	4418      	add	r0, r3
  400cba:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
  400cbe:	70e0      	strb	r0, [r4, #3]
							
						att[ww] = bufferWindows[WINDOW_MEM_SIZE * ww + 8];
  400cc0:	3208      	adds	r2, #8
  400cc2:	441a      	add	r2, r3
  400cc4:	f892 0064 	ldrb.w	r0, [r2, #100]	; 0x64
  400cc8:	185a      	adds	r2, r3, r1
  400cca:	f882 0054 	strb.w	r0, [r2, #84]	; 0x54

#if defined(MALETA_4A) || defined(ENRACKABLE_4A)
						frequencies[2 * ww] = FLOCAL - f2;
						frequencies[2 * ww + 1] = FLOCAL - f1;
#else
						frequencies[2 * ww] = f1 - FLOCAL;
  400cce:	004a      	lsls	r2, r1, #1
  400cd0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
  400cd4:	441e      	add	r6, r3
  400cd6:	6070      	str	r0, [r6, #4]
						frequencies[2 * ww + 1] = f2 - FLOCAL;
  400cd8:	3201      	adds	r2, #1
  400cda:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
  400cde:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  400ce2:	6058      	str	r0, [r3, #4]
					for(uint8_t ww = 0; ww < W; ww++)
  400ce4:	3101      	adds	r1, #1
  400ce6:	b2c9      	uxtb	r1, r1
  400ce8:	e7b1      	b.n	400c4e <TWI0_Handler+0xe2>
					tiempoBarrido = (tiempoBarrido << 8) | bufferWindows[WINDOW_MEM_SIZE * W + 7];		   // Cuarto byte de tiempoBarrido, septima posicion de bufferWindows
					sentidoBarrido = bufferWindows[WINDOW_MEM_SIZE * W + 8];							   // Primer byte de sentidoBarrido, octava posicion de bufferWindows
					fclock = bufferWindows[WINDOW_MEM_SIZE * W + 9];									   // Primer byte de fclock, novena posicion de bufferWindows
					fclock = (fclock << 8) | bufferWindows[WINDOW_MEM_SIZE * W + 10];					   // Segundo byte de fclock, decima posicion de bufferWindows
#endif				
					lockI2C = false;
  400cea:	4b48      	ldr	r3, [pc, #288]	; (400e0c <TWI0_Handler+0x2a0>)
  400cec:	2400      	movs	r4, #0
  400cee:	f883 405f 	strb.w	r4, [r3, #95]	; 0x5f
					finProg = true;
  400cf2:	2701      	movs	r7, #1
  400cf4:	701f      	strb	r7, [r3, #0]
					commandByte = 0;
  400cf6:	f883 4062 	strb.w	r4, [r3, #98]	; 0x62

					DPIN->PIO_SODR |= EN18 | EN33 | EN50;
  400cfa:	4945      	ldr	r1, [pc, #276]	; (400e10 <TWI0_Handler+0x2a4>)
  400cfc:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400cfe:	f442 0248 	orr.w	r2, r2, #13107200	; 0xc80000
  400d02:	630a      	str	r2, [r1, #48]	; 0x30
					alimentacion_AD4350 = ON;
  400d04:	f883 705e 	strb.w	r7, [r3, #94]	; 0x5e
					delay32b(GPIODEL);
  400d08:	4e43      	ldr	r6, [pc, #268]	; (400e18 <TWI0_Handler+0x2ac>)
  400d0a:	4630      	mov	r0, r6
  400d0c:	4d43      	ldr	r5, [pc, #268]	; (400e1c <TWI0_Handler+0x2b0>)
  400d0e:	47a8      	blx	r5
					SPI_Init(0, 0, 1);	//different 1 en esclavo (6)
  400d10:	463a      	mov	r2, r7
  400d12:	4621      	mov	r1, r4
  400d14:	4620      	mov	r0, r4
  400d16:	4b42      	ldr	r3, [pc, #264]	; (400e20 <TWI0_Handler+0x2b4>)
  400d18:	4798      	blx	r3
					delay32b(GPIODEL);
  400d1a:	4630      	mov	r0, r6
  400d1c:	47a8      	blx	r5
					ADF4350_synthetizer(FOSC, fclock, PCLOCK, CSCLK);
  400d1e:	4c3d      	ldr	r4, [pc, #244]	; (400e14 <TWI0_Handler+0x2a8>)
  400d20:	4f40      	ldr	r7, [pc, #256]	; (400e24 <TWI0_Handler+0x2b8>)
  400d22:	8a60      	ldrh	r0, [r4, #18]
  400d24:	47b8      	blx	r7
  400d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400d2a:	2203      	movs	r2, #3
  400d2c:	4601      	mov	r1, r0
  400d2e:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
  400d32:	f8df 8100 	ldr.w	r8, [pc, #256]	; 400e34 <TWI0_Handler+0x2c8>
  400d36:	47c0      	blx	r8
					delay32b(GPIODEL);
  400d38:	4630      	mov	r0, r6
  400d3a:	47a8      	blx	r5
	!defined(MALETA_3) && !defined(ENRACKABLE_3)
					ADF4350_synthetizer(FOSC, FLOCAL, PCLOCK, CSLO);
					delay32b(GPIODEL);
#endif
						
					rtt_ventana(tiempoBarrido);
  400d3c:	69e0      	ldr	r0, [r4, #28]
  400d3e:	4b3a      	ldr	r3, [pc, #232]	; (400e28 <TWI0_Handler+0x2bc>)
  400d40:	4798      	blx	r3
					AD9914_sweepInit(fclock, FSTEP);
  400d42:	8a60      	ldrh	r0, [r4, #18]
  400d44:	47b8      	blx	r7
  400d46:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400d4a:	4b38      	ldr	r3, [pc, #224]	; (400e2c <TWI0_Handler+0x2c0>)
  400d4c:	4798      	blx	r3
  400d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				}
			
			break;
			
			case CONMUTAR_VENTANAS:
				if(!finProg) { break; }
  400d52:	4b2e      	ldr	r3, [pc, #184]	; (400e0c <TWI0_Handler+0x2a0>)
  400d54:	781b      	ldrb	r3, [r3, #0]
  400d56:	2b00      	cmp	r3, #0
  400d58:	f43f af67 	beq.w	400c2a <TWI0_Handler+0xbe>
			
			    // Ventanas de l a 6 a la 10 (segundo byte)
				activeWindows[5] = (dataByte >> 3) & 1;
  400d5c:	b2d2      	uxtb	r2, r2
  400d5e:	f3c2 03c0 	ubfx	r3, r2, #3, #1
  400d62:	492c      	ldr	r1, [pc, #176]	; (400e14 <TWI0_Handler+0x2a8>)
  400d64:	734b      	strb	r3, [r1, #13]
				activeWindows[6] = (dataByte >> 4) & 1;
  400d66:	f3c2 1300 	ubfx	r3, r2, #4, #1
  400d6a:	738b      	strb	r3, [r1, #14]
				activeWindows[7] = (dataByte >> 5) & 1;
  400d6c:	f3c2 1340 	ubfx	r3, r2, #5, #1
  400d70:	73cb      	strb	r3, [r1, #15]
				activeWindows[8] = (dataByte >> 6) & 1;
  400d72:	f3c2 1380 	ubfx	r3, r2, #6, #1
  400d76:	740b      	strb	r3, [r1, #16]
				activeWindows[9] = (dataByte >> 7) & 1;
  400d78:	09d2      	lsrs	r2, r2, #7
  400d7a:	744a      	strb	r2, [r1, #17]
				lockI2C = false;				
  400d7c:	2300      	movs	r3, #0
  400d7e:	4a23      	ldr	r2, [pc, #140]	; (400e0c <TWI0_Handler+0x2a0>)
  400d80:	f882 305f 	strb.w	r3, [r2, #95]	; 0x5f
				off = true;
  400d84:	2201      	movs	r2, #1
  400d86:	714a      	strb	r2, [r1, #5]
  400d88:	e001      	b.n	400d8e <TWI0_Handler+0x222>
				for(uint8_t ww = 0; ww < W; ww++)
  400d8a:	3301      	adds	r3, #1
  400d8c:	b2db      	uxtb	r3, r3
  400d8e:	4a1f      	ldr	r2, [pc, #124]	; (400e0c <TWI0_Handler+0x2a0>)
  400d90:	7852      	ldrb	r2, [r2, #1]
  400d92:	4293      	cmp	r3, r2
  400d94:	da08      	bge.n	400da8 <TWI0_Handler+0x23c>
				{
					if(activeWindows[ww])
  400d96:	4a1f      	ldr	r2, [pc, #124]	; (400e14 <TWI0_Handler+0x2a8>)
  400d98:	441a      	add	r2, r3
  400d9a:	7a12      	ldrb	r2, [r2, #8]
  400d9c:	2a00      	cmp	r2, #0
  400d9e:	d0f4      	beq.n	400d8a <TWI0_Handler+0x21e>
					{
						off = false;
  400da0:	2100      	movs	r1, #0
  400da2:	4a1c      	ldr	r2, [pc, #112]	; (400e14 <TWI0_Handler+0x2a8>)
  400da4:	7151      	strb	r1, [r2, #5]
  400da6:	e7f0      	b.n	400d8a <TWI0_Handler+0x21e>
					}
				}
				
				if(off)
  400da8:	4b1a      	ldr	r3, [pc, #104]	; (400e14 <TWI0_Handler+0x2a8>)
  400daa:	795b      	ldrb	r3, [r3, #5]
  400dac:	2b00      	cmp	r3, #0
  400dae:	d043      	beq.n	400e38 <TWI0_Handler+0x2cc>
				{
					SPI_transfer(0x01);
  400db0:	2001      	movs	r0, #1
  400db2:	4c1f      	ldr	r4, [pc, #124]	; (400e30 <TWI0_Handler+0x2c4>)
  400db4:	47a0      	blx	r4
					SPI_transfer(0x00);
  400db6:	2000      	movs	r0, #0
  400db8:	47a0      	blx	r4
					SPI_transfer(0x00);
  400dba:	2000      	movs	r0, #0
  400dbc:	47a0      	blx	r4
					SPI_transfer(0x00);
  400dbe:	2000      	movs	r0, #0
  400dc0:	47a0      	blx	r4
					SPI_transfer(0x00);
  400dc2:	2000      	movs	r0, #0
  400dc4:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400dc6:	4d12      	ldr	r5, [pc, #72]	; (400e10 <TWI0_Handler+0x2a4>)
  400dc8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400dca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400dce:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400dd0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400dd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400dd6:	636b      	str	r3, [r5, #52]	; 0x34
					
					//CRF1
					SPI_transfer(0x00);
  400dd8:	2000      	movs	r0, #0
  400dda:	47a0      	blx	r4
					SPI_transfer(0x00);
  400ddc:	2000      	movs	r0, #0
  400dde:	47a0      	blx	r4
					SPI_transfer(0x01);
  400de0:	2001      	movs	r0, #1
  400de2:	47a0      	blx	r4
					SPI_transfer(0x00);
  400de4:	2000      	movs	r0, #0
  400de6:	47a0      	blx	r4
					SPI_transfer(0xE8); //E8: Parada general Pedro. 88: Parada Digital solamente
  400de8:	20e8      	movs	r0, #232	; 0xe8
  400dea:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400dec:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400df2:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400df4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400df6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400dfa:	636b      	str	r3, [r5, #52]	; 0x34
					SPI_transfer(0x00);
					SPI_transfer(0x00);
					DPIN->PIO_SODR |= IOUPD;
					DPIN->PIO_CODR |= IOUPD;
				}
				delay32b(DDSDEL);
  400dfc:	200a      	movs	r0, #10
  400dfe:	4b07      	ldr	r3, [pc, #28]	; (400e1c <TWI0_Handler+0x2b0>)
  400e00:	4798      	blx	r3
			break;
  400e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e06:	bf00      	nop
  400e08:	40018030 	.word	0x40018030
  400e0c:	20000480 	.word	0x20000480
  400e10:	400e0e00 	.word	0x400e0e00
  400e14:	20000004 	.word	0x20000004
  400e18:	000186a0 	.word	0x000186a0
  400e1c:	004004a5 	.word	0x004004a5
  400e20:	0040110d 	.word	0x0040110d
  400e24:	00403251 	.word	0x00403251
  400e28:	004003d1 	.word	0x004003d1
  400e2c:	00400735 	.word	0x00400735
  400e30:	00401191 	.word	0x00401191
  400e34:	004004b9 	.word	0x004004b9
					AD9914_sweepInit(fclock, FSTEP);
  400e38:	4b62      	ldr	r3, [pc, #392]	; (400fc4 <TWI0_Handler+0x458>)
  400e3a:	8a58      	ldrh	r0, [r3, #18]
  400e3c:	4b62      	ldr	r3, [pc, #392]	; (400fc8 <TWI0_Handler+0x45c>)
  400e3e:	4798      	blx	r3
  400e40:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400e44:	4b61      	ldr	r3, [pc, #388]	; (400fcc <TWI0_Handler+0x460>)
  400e46:	4798      	blx	r3
					SPI_transfer(0x03);
  400e48:	2003      	movs	r0, #3
  400e4a:	4c61      	ldr	r4, [pc, #388]	; (400fd0 <TWI0_Handler+0x464>)
  400e4c:	47a0      	blx	r4
					SPI_transfer(0x01);
  400e4e:	2001      	movs	r0, #1
  400e50:	47a0      	blx	r4
					SPI_transfer(0x05);
  400e52:	2005      	movs	r0, #5
  400e54:	47a0      	blx	r4
					SPI_transfer(0x21);
  400e56:	2021      	movs	r0, #33	; 0x21
  400e58:	47a0      	blx	r4
					SPI_transfer(0x20);
  400e5a:	2020      	movs	r0, #32
  400e5c:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400e5e:	4d5d      	ldr	r5, [pc, #372]	; (400fd4 <TWI0_Handler+0x468>)
  400e60:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400e66:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400e68:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400e6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400e6e:	636b      	str	r3, [r5, #52]	; 0x34
					SPI_transfer(0x03); //CFR3 Address
  400e70:	2003      	movs	r0, #3
  400e72:	47a0      	blx	r4
					SPI_transfer(0x00);
  400e74:	2000      	movs	r0, #0
  400e76:	47a0      	blx	r4
					SPI_transfer(0x05);
  400e78:	2005      	movs	r0, #5
  400e7a:	47a0      	blx	r4
					SPI_transfer(0x21);
  400e7c:	2021      	movs	r0, #33	; 0x21
  400e7e:	47a0      	blx	r4
					SPI_transfer(0x20);
  400e80:	2020      	movs	r0, #32
  400e82:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400e84:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400e86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400e8a:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400e8c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400e8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400e92:	636b      	str	r3, [r5, #52]	; 0x34
					SPI_transfer(0x00);
  400e94:	2000      	movs	r0, #0
  400e96:	47a0      	blx	r4
					SPI_transfer(0x00);
  400e98:	2000      	movs	r0, #0
  400e9a:	47a0      	blx	r4
					SPI_transfer(0x01);
  400e9c:	2001      	movs	r0, #1
  400e9e:	47a0      	blx	r4
					SPI_transfer(0x00);
  400ea0:	2000      	movs	r0, #0
  400ea2:	47a0      	blx	r4
					SPI_transfer(0x08); 
  400ea4:	2008      	movs	r0, #8
  400ea6:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400ea8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400eaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400eae:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400eb0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400eb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400eb6:	636b      	str	r3, [r5, #52]	; 0x34
					SPI_transfer(0x01);
  400eb8:	2001      	movs	r0, #1
  400eba:	47a0      	blx	r4
					SPI_transfer(0x00);
  400ebc:	2000      	movs	r0, #0
  400ebe:	47a0      	blx	r4
					SPI_transfer(0x0E);
  400ec0:	200e      	movs	r0, #14
  400ec2:	47a0      	blx	r4
					SPI_transfer(0x00);
  400ec4:	2000      	movs	r0, #0
  400ec6:	47a0      	blx	r4
					SPI_transfer(0x00);
  400ec8:	2000      	movs	r0, #0
  400eca:	47a0      	blx	r4
					DPIN->PIO_SODR |= IOUPD;
  400ecc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400ece:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400ed2:	632b      	str	r3, [r5, #48]	; 0x30
					DPIN->PIO_CODR |= IOUPD;
  400ed4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400eda:	636b      	str	r3, [r5, #52]	; 0x34
  400edc:	e78e      	b.n	400dfc <TWI0_Handler+0x290>
			
			case MISC:
				switch(subcommand)
  400ede:	4a3e      	ldr	r2, [pc, #248]	; (400fd8 <TWI0_Handler+0x46c>)
  400ee0:	f892 2061 	ldrb.w	r2, [r2, #97]	; 0x61
  400ee4:	2a01      	cmp	r2, #1
  400ee6:	f47f aea0 	bne.w	400c2a <TWI0_Handler+0xbe>
				{
					case JAMMING_PARAMETERS_OP:
						bufferParams[commandByte] = dataByte;
  400eea:	493b      	ldr	r1, [pc, #236]	; (400fd8 <TWI0_Handler+0x46c>)
  400eec:	f891 2062 	ldrb.w	r2, [r1, #98]	; 0x62
  400ef0:	1888      	adds	r0, r1, r2
  400ef2:	f880 30cc 	strb.w	r3, [r0, #204]	; 0xcc
						commandByte++;
  400ef6:	1c53      	adds	r3, r2, #1
  400ef8:	b2db      	uxtb	r3, r3
  400efa:	f881 3062 	strb.w	r3, [r1, #98]	; 0x62
						
						if(commandByte >= SIZE_PARAMS)
  400efe:	2b0a      	cmp	r3, #10
  400f00:	f67f ae93 	bls.w	400c2a <TWI0_Handler+0xbe>
						{
							parametroDwelling = bufferParams[0];
  400f04:	460b      	mov	r3, r1
  400f06:	f891 20cc 	ldrb.w	r2, [r1, #204]	; 0xcc
							parametroDwelling = (parametroDwelling << 8) | bufferParams[1];
  400f0a:	f891 10cd 	ldrb.w	r1, [r1, #205]	; 0xcd
  400f0e:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  400f12:	4a2c      	ldr	r2, [pc, #176]	; (400fc4 <TWI0_Handler+0x458>)
  400f14:	8011      	strh	r1, [r2, #0]
							tiempoRampa = bufferParams[2];
  400f16:	f893 00ce 	ldrb.w	r0, [r3, #206]	; 0xce
							tiempoRampa = (tiempoRampa << 8) | bufferParams[3];
  400f1a:	f893 10cf 	ldrb.w	r1, [r3, #207]	; 0xcf
  400f1e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  400f22:	8051      	strh	r1, [r2, #2]
							tiempoBarrido = bufferParams[4];
  400f24:	f893 10d0 	ldrb.w	r1, [r3, #208]	; 0xd0
							tiempoBarrido = (tiempoBarrido << 8) | bufferParams[5];
  400f28:	f893 00d1 	ldrb.w	r0, [r3, #209]	; 0xd1
  400f2c:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
							tiempoBarrido = (tiempoBarrido << 8) | bufferParams[6];
  400f30:	f893 10d2 	ldrb.w	r1, [r3, #210]	; 0xd2
  400f34:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
							tiempoBarrido = (tiempoBarrido << 8) | bufferParams[7];
  400f38:	f893 10d3 	ldrb.w	r1, [r3, #211]	; 0xd3
  400f3c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  400f40:	61d1      	str	r1, [r2, #28]
							sentidoBarrido = bufferParams[8];
  400f42:	f893 10d4 	ldrb.w	r1, [r3, #212]	; 0xd4
  400f46:	7111      	strb	r1, [r2, #4]
							fclock = bufferParams[9];
  400f48:	f893 00d5 	ldrb.w	r0, [r3, #213]	; 0xd5
							fclock = (fclock << 8) | bufferParams[10];
  400f4c:	f893 10d6 	ldrb.w	r1, [r3, #214]	; 0xd6
  400f50:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  400f54:	8251      	strh	r1, [r2, #18]
							
							if(alimentacion_AD4350)
  400f56:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
  400f5a:	b9bb      	cbnz	r3, 400f8c <TWI0_Handler+0x420>
								delay32b(GPIODEL);
								ADF4350_synthetizer(FOSC, fclock, PCLOCK, CSCLK);
								delay32b(GPIODEL);
							}
							
							if(finProg && !off && (W > 0)) // Expresion que equivale a si hay RF
  400f5c:	4b1e      	ldr	r3, [pc, #120]	; (400fd8 <TWI0_Handler+0x46c>)
  400f5e:	781b      	ldrb	r3, [r3, #0]
  400f60:	b16b      	cbz	r3, 400f7e <TWI0_Handler+0x412>
  400f62:	4b18      	ldr	r3, [pc, #96]	; (400fc4 <TWI0_Handler+0x458>)
  400f64:	795b      	ldrb	r3, [r3, #5]
  400f66:	b953      	cbnz	r3, 400f7e <TWI0_Handler+0x412>
  400f68:	4b1b      	ldr	r3, [pc, #108]	; (400fd8 <TWI0_Handler+0x46c>)
  400f6a:	785b      	ldrb	r3, [r3, #1]
  400f6c:	b13b      	cbz	r3, 400f7e <TWI0_Handler+0x412>
							{
								AD9914_sweepInit(fclock, FSTEP);
  400f6e:	4b15      	ldr	r3, [pc, #84]	; (400fc4 <TWI0_Handler+0x458>)
  400f70:	8a58      	ldrh	r0, [r3, #18]
  400f72:	4b15      	ldr	r3, [pc, #84]	; (400fc8 <TWI0_Handler+0x45c>)
  400f74:	4798      	blx	r3
  400f76:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400f7a:	4b14      	ldr	r3, [pc, #80]	; (400fcc <TWI0_Handler+0x460>)
  400f7c:	4798      	blx	r3
							}
							
							commandByte = 0;
  400f7e:	4b16      	ldr	r3, [pc, #88]	; (400fd8 <TWI0_Handler+0x46c>)
  400f80:	2200      	movs	r2, #0
  400f82:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
							lockI2C = false;
  400f86:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
					break;
				}
			break;
		}
	}
  400f8a:	e64e      	b.n	400c2a <TWI0_Handler+0xbe>
								delay32b(GPIODEL);
  400f8c:	4d13      	ldr	r5, [pc, #76]	; (400fdc <TWI0_Handler+0x470>)
  400f8e:	4628      	mov	r0, r5
  400f90:	4c13      	ldr	r4, [pc, #76]	; (400fe0 <TWI0_Handler+0x474>)
  400f92:	47a0      	blx	r4
								SPI_Init(0, 0, 1);	//different 1 en esclavo (6)
  400f94:	2201      	movs	r2, #1
  400f96:	2100      	movs	r1, #0
  400f98:	4608      	mov	r0, r1
  400f9a:	4b12      	ldr	r3, [pc, #72]	; (400fe4 <TWI0_Handler+0x478>)
  400f9c:	4798      	blx	r3
								delay32b(GPIODEL);
  400f9e:	4628      	mov	r0, r5
  400fa0:	47a0      	blx	r4
								ADF4350_synthetizer(FOSC, fclock, PCLOCK, CSCLK);
  400fa2:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <TWI0_Handler+0x458>)
  400fa4:	8a58      	ldrh	r0, [r3, #18]
  400fa6:	4b08      	ldr	r3, [pc, #32]	; (400fc8 <TWI0_Handler+0x45c>)
  400fa8:	4798      	blx	r3
  400faa:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400fae:	2203      	movs	r2, #3
  400fb0:	4601      	mov	r1, r0
  400fb2:	f04f 4083 	mov.w	r0, #1098907648	; 0x41800000
  400fb6:	4e0c      	ldr	r6, [pc, #48]	; (400fe8 <TWI0_Handler+0x47c>)
  400fb8:	47b0      	blx	r6
								delay32b(GPIODEL);
  400fba:	4628      	mov	r0, r5
  400fbc:	47a0      	blx	r4
  400fbe:	e7cd      	b.n	400f5c <TWI0_Handler+0x3f0>
  400fc0:	4770      	bx	lr
  400fc2:	bf00      	nop
  400fc4:	20000004 	.word	0x20000004
  400fc8:	00403251 	.word	0x00403251
  400fcc:	00400735 	.word	0x00400735
  400fd0:	00401191 	.word	0x00401191
  400fd4:	400e0e00 	.word	0x400e0e00
  400fd8:	20000480 	.word	0x20000480
  400fdc:	000186a0 	.word	0x000186a0
  400fe0:	004004a5 	.word	0x004004a5
  400fe4:	0040110d 	.word	0x0040110d
  400fe8:	004004b9 	.word	0x004004b9

00400fec <_Z8rtt_initP3Rttt>:
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400fec:	4b03      	ldr	r3, [pc, #12]	; (400ffc <_Z8rtt_initP3Rttt+0x10>)
  400fee:	681b      	ldr	r3, [r3, #0]
  400ff0:	4319      	orrs	r1, r3
  400ff2:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
  400ff6:	6001      	str	r1, [r0, #0]
	return 0;
}
  400ff8:	2000      	movs	r0, #0
  400ffa:	4770      	bx	lr
  400ffc:	20000558 	.word	0x20000558

00401000 <_Z14rtt_sel_sourceP3Rttb>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  401000:	b941      	cbnz	r1, 401014 <_Z14rtt_sel_sourceP3Rttb+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  401002:	4a09      	ldr	r2, [pc, #36]	; (401028 <_Z14rtt_sel_sourceP3Rttb+0x28>)
  401004:	6813      	ldr	r3, [r2, #0]
  401006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  40100a:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40100c:	6802      	ldr	r2, [r0, #0]
  40100e:	4313      	orrs	r3, r2
  401010:	6003      	str	r3, [r0, #0]
  401012:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  401014:	4a04      	ldr	r2, [pc, #16]	; (401028 <_Z14rtt_sel_sourceP3Rttb+0x28>)
  401016:	6813      	ldr	r3, [r2, #0]
  401018:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40101c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40101e:	6802      	ldr	r2, [r0, #0]
  401020:	4313      	orrs	r3, r2
  401022:	6003      	str	r3, [r0, #0]
  401024:	4770      	bx	lr
  401026:	bf00      	nop
  401028:	20000558 	.word	0x20000558

0040102c <_Z10rtt_enableP3Rtt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 */
void rtt_enable(Rtt *p_rtt)
{
	g_wobits_in_rtt_mr &= ~RTT_MR_RTTDIS;
  40102c:	4a04      	ldr	r2, [pc, #16]	; (401040 <_Z10rtt_enableP3Rtt+0x14>)
  40102e:	6813      	ldr	r3, [r2, #0]
  401030:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  401034:	6013      	str	r3, [r2, #0]
	p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  401036:	6802      	ldr	r2, [r0, #0]
  401038:	4313      	orrs	r3, r2
  40103a:	6003      	str	r3, [r0, #0]
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop
  401040:	20000558 	.word	0x20000558

00401044 <_Z20rtt_enable_interruptP3Rttm>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  401044:	6803      	ldr	r3, [r0, #0]
	temp |= ul_sources;
  401046:	4319      	orrs	r1, r3
	temp |= g_wobits_in_rtt_mr;
  401048:	4b02      	ldr	r3, [pc, #8]	; (401054 <_Z20rtt_enable_interruptP3Rttm+0x10>)
  40104a:	681b      	ldr	r3, [r3, #0]
  40104c:	4319      	orrs	r1, r3
	p_rtt->RTT_MR = temp;
  40104e:	6001      	str	r1, [r0, #0]
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	20000558 	.word	0x20000558

00401058 <_Z14rtt_get_statusP3Rtt>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  401058:	68c0      	ldr	r0, [r0, #12]
}
  40105a:	4770      	bx	lr

0040105c <_Z11SPI_setModehh>:
#include "sam.h"

void SPI_setMode(uint8_t mode, uint8_t peripheral)
{
	switch(mode)
  40105c:	2803      	cmp	r0, #3
  40105e:	d81a      	bhi.n	401096 <_Z11SPI_setModehh+0x3a>
  401060:	e8df f000 	tbb	[pc, r0]
  401064:	140e0802 	.word	0x140e0802
	{
		case 0:
		SPI->SPI_CSR[peripheral] = SPI_CSR_NCPHA;
  401068:	310c      	adds	r1, #12
  40106a:	2202      	movs	r2, #2
  40106c:	4b0a      	ldr	r3, [pc, #40]	; (401098 <_Z11SPI_setModehh+0x3c>)
  40106e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  401072:	4770      	bx	lr
		
		case 1:
		SPI->SPI_CSR[peripheral] = 0;
  401074:	310c      	adds	r1, #12
  401076:	2200      	movs	r2, #0
  401078:	4b07      	ldr	r3, [pc, #28]	; (401098 <_Z11SPI_setModehh+0x3c>)
  40107a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  40107e:	4770      	bx	lr
		
		case 2:
		SPI->SPI_CSR[peripheral] = SPI_CSR_CPOL | SPI_CSR_NCPHA;
  401080:	310c      	adds	r1, #12
  401082:	2203      	movs	r2, #3
  401084:	4b04      	ldr	r3, [pc, #16]	; (401098 <_Z11SPI_setModehh+0x3c>)
  401086:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  40108a:	4770      	bx	lr
		
		case 3:
		SPI->SPI_CSR[peripheral]  = SPI_CSR_CPOL;
  40108c:	310c      	adds	r1, #12
  40108e:	2201      	movs	r2, #1
  401090:	4b01      	ldr	r3, [pc, #4]	; (401098 <_Z11SPI_setModehh+0x3c>)
  401092:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  401096:	4770      	bx	lr
  401098:	40008000 	.word	0x40008000

0040109c <_Z20SPI_selectPeripheralh>:
void SPI_selectPeripheral(uint8_t peripheral)
{
	// Chose peripheral
	// This only works if SPI_MR.PS = 0
	// if SPI_MR.PS = 1 then peripheral selection is done in SPI_THR.PCS
	if (peripheral == 0)
  40109c:	b130      	cbz	r0, 4010ac <_Z20SPI_selectPeripheralh+0x10>
	{
		// Choose NPCS0
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
	}
	else if(peripheral == 1)
  40109e:	2801      	cmp	r0, #1
  4010a0:	d012      	beq.n	4010c8 <_Z20SPI_selectPeripheralh+0x2c>
		// Choose NPCS1
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
	}
	else if(peripheral == 2)
  4010a2:	2802      	cmp	r0, #2
  4010a4:	d024      	beq.n	4010f0 <_Z20SPI_selectPeripheralh+0x54>
	{
		//Choose NPCS2
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
	}
	else if (peripheral == 3)
  4010a6:	2803      	cmp	r0, #3
  4010a8:	d028      	beq.n	4010fc <_Z20SPI_selectPeripheralh+0x60>
  4010aa:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
  4010ac:	4a16      	ldr	r2, [pc, #88]	; (401108 <_Z20SPI_selectPeripheralh+0x6c>)
  4010ae:	6813      	ldr	r3, [r2, #0]
  4010b0:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
  4010b4:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
  4010b6:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  4010ba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  4010be:	6813      	ldr	r3, [r2, #0]
  4010c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4010c4:	6013      	str	r3, [r2, #0]
  4010c6:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
  4010c8:	4a0f      	ldr	r2, [pc, #60]	; (401108 <_Z20SPI_selectPeripheralh+0x6c>)
  4010ca:	6813      	ldr	r3, [r2, #0]
  4010cc:	f443 2350 	orr.w	r3, r3, #851968	; 0xd0000
  4010d0:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
  4010d2:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  4010d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  4010da:	6813      	ldr	r3, [r2, #0]
  4010dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4010e0:	6013      	str	r3, [r2, #0]
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
  4010e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4010e6:	6813      	ldr	r3, [r2, #0]
  4010e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4010ec:	6013      	str	r3, [r2, #0]
  4010ee:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
  4010f0:	4a05      	ldr	r2, [pc, #20]	; (401108 <_Z20SPI_selectPeripheralh+0x6c>)
  4010f2:	6813      	ldr	r3, [r2, #0]
  4010f4:	f443 2330 	orr.w	r3, r3, #720896	; 0xb0000
  4010f8:	6013      	str	r3, [r2, #0]
  4010fa:	4770      	bx	lr
	{
		//Choose NPCS3
		REG_SPI_MR |= SPI_MR_PCS(0b0111);
  4010fc:	4a02      	ldr	r2, [pc, #8]	; (401108 <_Z20SPI_selectPeripheralh+0x6c>)
  4010fe:	6813      	ldr	r3, [r2, #0]
  401100:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  401104:	6013      	str	r3, [r2, #0]
	}
}
  401106:	e7d0      	b.n	4010aa <_Z20SPI_selectPeripheralh+0xe>
  401108:	40008004 	.word	0x40008004

0040110c <_Z8SPI_Inithhh>:

void SPI_Init(uint8_t mode, uint8_t peripheral, uint8_t spibitrate)
{
  40110c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40110e:	4607      	mov	r7, r0
  401110:	460c      	mov	r4, r1
  401112:	4616      	mov	r6, r2
	// Enable peripheral clock
	REG_PMC_PCER0 |= PMC_PCER0_PID21;
  401114:	4a18      	ldr	r2, [pc, #96]	; (401178 <_Z8SPI_Inithhh+0x6c>)
  401116:	6813      	ldr	r3, [r2, #0]
  401118:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  40111c:	6013      	str	r3, [r2, #0]
	
	// Give peripheral control of pins (Chip select pins are optional)
	REG_PIOA_PDR |= PIO_PDR_P12; //MISO
  40111e:	4b17      	ldr	r3, [pc, #92]	; (40117c <_Z8SPI_Inithhh+0x70>)
  401120:	681a      	ldr	r2, [r3, #0]
  401122:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401126:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P13; //MOSI
  401128:	681a      	ldr	r2, [r3, #0]
  40112a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40112e:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P14; //SCK
  401130:	681a      	ldr	r2, [r3, #0]
  401132:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401136:	601a      	str	r2, [r3, #0]
	
	REG_SPI_CR = SPI_CR_SPIDIS;
  401138:	4d11      	ldr	r5, [pc, #68]	; (401180 <_Z8SPI_Inithhh+0x74>)
  40113a:	2302      	movs	r3, #2
  40113c:	602b      	str	r3, [r5, #0]
	
	// Set SPI master mode
	REG_SPI_MR = SPI_MR_MSTR;
  40113e:	4b11      	ldr	r3, [pc, #68]	; (401184 <_Z8SPI_Inithhh+0x78>)
  401140:	2201      	movs	r2, #1
  401142:	601a      	str	r2, [r3, #0]
	
	// Set fixed peripheral select(peripheral chosen in SP_MR.PCS instead of SPI_THR.PCS)
	REG_SPI_MR &= ~SPI_MR_PS;
  401144:	681a      	ldr	r2, [r3, #0]
  401146:	f022 0202 	bic.w	r2, r2, #2
  40114a:	601a      	str	r2, [r3, #0]
	
	//Peripheral select, default 0
	SPI_selectPeripheral(peripheral);
  40114c:	4608      	mov	r0, r1
  40114e:	4b0e      	ldr	r3, [pc, #56]	; (401188 <_Z8SPI_Inithhh+0x7c>)
  401150:	4798      	blx	r3
	
	//set polarity and clock phase
	SPI_setMode(mode, peripheral);
  401152:	4621      	mov	r1, r4
  401154:	4638      	mov	r0, r7
  401156:	4b0d      	ldr	r3, [pc, #52]	; (40118c <_Z8SPI_Inithhh+0x80>)
  401158:	4798      	blx	r3
	
	// Set clock generator (1 = peripheral clock rate), otherwise a divisor
	// SCBR = fperipheral clock / SPCK Bit Rate ; chip select not active after transfer
	SPI->SPI_CSR[peripheral] |= SPI_CSR_SCBR(spibitrate) | SPI_CSR_CSNAAT;
  40115a:	340c      	adds	r4, #12
  40115c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  401160:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  401164:	f042 0204 	orr.w	r2, r2, #4
  401168:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	
	// Enable SPI
	REG_SPI_CR |= SPI_CR_SPIEN;
  40116c:	682b      	ldr	r3, [r5, #0]
  40116e:	f043 0301 	orr.w	r3, r3, #1
  401172:	602b      	str	r3, [r5, #0]
  401174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401176:	bf00      	nop
  401178:	400e0410 	.word	0x400e0410
  40117c:	400e0e04 	.word	0x400e0e04
  401180:	40008000 	.word	0x40008000
  401184:	40008004 	.word	0x40008004
  401188:	0040109d 	.word	0x0040109d
  40118c:	0040105d 	.word	0x0040105d

00401190 <_Z12SPI_transferh>:
}

void SPI_transfer(uint8_t data)
{
	// Wait for transmit register to be empty
	while(!(REG_SPI_SR & SPI_SR_TDRE));
  401190:	4b04      	ldr	r3, [pc, #16]	; (4011a4 <_Z12SPI_transferh+0x14>)
  401192:	681b      	ldr	r3, [r3, #0]
  401194:	f013 0f02 	tst.w	r3, #2
  401198:	d0fa      	beq.n	401190 <_Z12SPI_transferh>
	
	// Send data to transmit register
	REG_SPI_TDR |= data;
  40119a:	4b03      	ldr	r3, [pc, #12]	; (4011a8 <_Z12SPI_transferh+0x18>)
  40119c:	681a      	ldr	r2, [r3, #0]
  40119e:	4310      	orrs	r0, r2
  4011a0:	6018      	str	r0, [r3, #0]
  4011a2:	4770      	bx	lr
  4011a4:	40008010 	.word	0x40008010
  4011a8:	4000800c 	.word	0x4000800c

004011ac <log>:
  4011ac:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  4011b0:	b08a      	sub	sp, #40	; 0x28
  4011b2:	4604      	mov	r4, r0
  4011b4:	460d      	mov	r5, r1
  4011b6:	f000 f9f3 	bl	4015a0 <__ieee754_log>
  4011ba:	4b35      	ldr	r3, [pc, #212]	; (401290 <log+0xe4>)
  4011bc:	f993 6000 	ldrsb.w	r6, [r3]
  4011c0:	1c73      	adds	r3, r6, #1
  4011c2:	4680      	mov	r8, r0
  4011c4:	4689      	mov	r9, r1
  4011c6:	d00d      	beq.n	4011e4 <log+0x38>
  4011c8:	4622      	mov	r2, r4
  4011ca:	462b      	mov	r3, r5
  4011cc:	4620      	mov	r0, r4
  4011ce:	4629      	mov	r1, r5
  4011d0:	f001 ff52 	bl	403078 <__aeabi_dcmpun>
  4011d4:	b930      	cbnz	r0, 4011e4 <log+0x38>
  4011d6:	2200      	movs	r2, #0
  4011d8:	2300      	movs	r3, #0
  4011da:	4620      	mov	r0, r4
  4011dc:	4629      	mov	r1, r5
  4011de:	f001 ff41 	bl	403064 <__aeabi_dcmpgt>
  4011e2:	b120      	cbz	r0, 4011ee <log+0x42>
  4011e4:	4640      	mov	r0, r8
  4011e6:	4649      	mov	r1, r9
  4011e8:	b00a      	add	sp, #40	; 0x28
  4011ea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  4011ee:	4b29      	ldr	r3, [pc, #164]	; (401294 <log+0xe8>)
  4011f0:	9008      	str	r0, [sp, #32]
  4011f2:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4011f6:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4011fa:	9301      	str	r3, [sp, #4]
  4011fc:	4620      	mov	r0, r4
  4011fe:	4629      	mov	r1, r5
  401200:	b9ce      	cbnz	r6, 401236 <log+0x8a>
  401202:	4d25      	ldr	r5, [pc, #148]	; (401298 <log+0xec>)
  401204:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
  401208:	2200      	movs	r2, #0
  40120a:	2300      	movs	r3, #0
  40120c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401210:	f001 ff00 	bl	403014 <__aeabi_dcmpeq>
  401214:	2800      	cmp	r0, #0
  401216:	d033      	beq.n	401280 <log+0xd4>
  401218:	2302      	movs	r3, #2
  40121a:	9300      	str	r3, [sp, #0]
  40121c:	4668      	mov	r0, sp
  40121e:	f001 f9bf 	bl	4025a0 <matherr>
  401222:	b1a8      	cbz	r0, 401250 <log+0xa4>
  401224:	9b08      	ldr	r3, [sp, #32]
  401226:	b9c3      	cbnz	r3, 40125a <log+0xae>
  401228:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  40122c:	4640      	mov	r0, r8
  40122e:	4649      	mov	r1, r9
  401230:	b00a      	add	sp, #40	; 0x28
  401232:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  401236:	4d19      	ldr	r5, [pc, #100]	; (40129c <log+0xf0>)
  401238:	2400      	movs	r4, #0
  40123a:	2200      	movs	r2, #0
  40123c:	2300      	movs	r3, #0
  40123e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401242:	f001 fee7 	bl	403014 <__aeabi_dcmpeq>
  401246:	b168      	cbz	r0, 401264 <log+0xb8>
  401248:	2302      	movs	r3, #2
  40124a:	429e      	cmp	r6, r3
  40124c:	9300      	str	r3, [sp, #0]
  40124e:	d1e5      	bne.n	40121c <log+0x70>
  401250:	f002 f9c6 	bl	4035e0 <__errno>
  401254:	2322      	movs	r3, #34	; 0x22
  401256:	6003      	str	r3, [r0, #0]
  401258:	e7e4      	b.n	401224 <log+0x78>
  40125a:	f002 f9c1 	bl	4035e0 <__errno>
  40125e:	9b08      	ldr	r3, [sp, #32]
  401260:	6003      	str	r3, [r0, #0]
  401262:	e7e1      	b.n	401228 <log+0x7c>
  401264:	2301      	movs	r3, #1
  401266:	2e02      	cmp	r6, #2
  401268:	9300      	str	r3, [sp, #0]
  40126a:	d10b      	bne.n	401284 <log+0xd8>
  40126c:	f002 f9b8 	bl	4035e0 <__errno>
  401270:	2321      	movs	r3, #33	; 0x21
  401272:	6003      	str	r3, [r0, #0]
  401274:	480a      	ldr	r0, [pc, #40]	; (4012a0 <log+0xf4>)
  401276:	f001 f995 	bl	4025a4 <nan>
  40127a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40127e:	e7d1      	b.n	401224 <log+0x78>
  401280:	2301      	movs	r3, #1
  401282:	9300      	str	r3, [sp, #0]
  401284:	4668      	mov	r0, sp
  401286:	f001 f98b 	bl	4025a0 <matherr>
  40128a:	2800      	cmp	r0, #0
  40128c:	d1f2      	bne.n	401274 <log+0xc8>
  40128e:	e7ed      	b.n	40126c <log+0xc0>
  401290:	2000002a 	.word	0x2000002a
  401294:	0040375c 	.word	0x0040375c
  401298:	c7efffff 	.word	0xc7efffff
  40129c:	fff00000 	.word	0xfff00000
  4012a0:	00403760 	.word	0x00403760

004012a4 <pow>:
  4012a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012a8:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 40159c <pow+0x2f8>
  4012ac:	b08d      	sub	sp, #52	; 0x34
  4012ae:	4606      	mov	r6, r0
  4012b0:	460f      	mov	r7, r1
  4012b2:	4614      	mov	r4, r2
  4012b4:	461d      	mov	r5, r3
  4012b6:	f000 fb67 	bl	401988 <__ieee754_pow>
  4012ba:	f999 8000 	ldrsb.w	r8, [r9]
  4012be:	f1b8 3fff 	cmp.w	r8, #4294967295
  4012c2:	e9cd 0100 	strd	r0, r1, [sp]
  4012c6:	d036      	beq.n	401336 <pow+0x92>
  4012c8:	4622      	mov	r2, r4
  4012ca:	462b      	mov	r3, r5
  4012cc:	4620      	mov	r0, r4
  4012ce:	4629      	mov	r1, r5
  4012d0:	f001 fed2 	bl	403078 <__aeabi_dcmpun>
  4012d4:	4683      	mov	fp, r0
  4012d6:	bb70      	cbnz	r0, 401336 <pow+0x92>
  4012d8:	4632      	mov	r2, r6
  4012da:	463b      	mov	r3, r7
  4012dc:	4630      	mov	r0, r6
  4012de:	4639      	mov	r1, r7
  4012e0:	f001 feca 	bl	403078 <__aeabi_dcmpun>
  4012e4:	2200      	movs	r2, #0
  4012e6:	4682      	mov	sl, r0
  4012e8:	2300      	movs	r3, #0
  4012ea:	2800      	cmp	r0, #0
  4012ec:	f040 80a0 	bne.w	401430 <pow+0x18c>
  4012f0:	4630      	mov	r0, r6
  4012f2:	4639      	mov	r1, r7
  4012f4:	f001 fe8e 	bl	403014 <__aeabi_dcmpeq>
  4012f8:	b310      	cbz	r0, 401340 <pow+0x9c>
  4012fa:	2200      	movs	r2, #0
  4012fc:	2300      	movs	r3, #0
  4012fe:	4620      	mov	r0, r4
  401300:	4629      	mov	r1, r5
  401302:	f001 fe87 	bl	403014 <__aeabi_dcmpeq>
  401306:	4683      	mov	fp, r0
  401308:	2800      	cmp	r0, #0
  40130a:	d06a      	beq.n	4013e2 <pow+0x13e>
  40130c:	2201      	movs	r2, #1
  40130e:	4b9c      	ldr	r3, [pc, #624]	; (401580 <pow+0x2dc>)
  401310:	9202      	str	r2, [sp, #8]
  401312:	2100      	movs	r1, #0
  401314:	2200      	movs	r2, #0
  401316:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40131a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40131e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401322:	e9cd 1208 	strd	r1, r2, [sp, #32]
  401326:	9303      	str	r3, [sp, #12]
  401328:	f1b8 0f00 	cmp.w	r8, #0
  40132c:	d045      	beq.n	4013ba <pow+0x116>
  40132e:	4c95      	ldr	r4, [pc, #596]	; (401584 <pow+0x2e0>)
  401330:	2300      	movs	r3, #0
  401332:	e9cd 3400 	strd	r3, r4, [sp]
  401336:	e9dd 0100 	ldrd	r0, r1, [sp]
  40133a:	b00d      	add	sp, #52	; 0x34
  40133c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401340:	e9dd 0100 	ldrd	r0, r1, [sp]
  401344:	f001 f926 	bl	402594 <finite>
  401348:	4680      	mov	r8, r0
  40134a:	2800      	cmp	r0, #0
  40134c:	f000 808b 	beq.w	401466 <pow+0x1c2>
  401350:	f04f 0a00 	mov.w	sl, #0
  401354:	f04f 0b00 	mov.w	fp, #0
  401358:	4652      	mov	r2, sl
  40135a:	465b      	mov	r3, fp
  40135c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401360:	f001 fe58 	bl	403014 <__aeabi_dcmpeq>
  401364:	2800      	cmp	r0, #0
  401366:	d0e6      	beq.n	401336 <pow+0x92>
  401368:	4630      	mov	r0, r6
  40136a:	4639      	mov	r1, r7
  40136c:	f001 f912 	bl	402594 <finite>
  401370:	2800      	cmp	r0, #0
  401372:	d0e0      	beq.n	401336 <pow+0x92>
  401374:	4620      	mov	r0, r4
  401376:	4629      	mov	r1, r5
  401378:	f001 f90c 	bl	402594 <finite>
  40137c:	2800      	cmp	r0, #0
  40137e:	d0da      	beq.n	401336 <pow+0x92>
  401380:	f999 3000 	ldrsb.w	r3, [r9]
  401384:	4a7e      	ldr	r2, [pc, #504]	; (401580 <pow+0x2dc>)
  401386:	9203      	str	r2, [sp, #12]
  401388:	2104      	movs	r1, #4
  40138a:	2200      	movs	r2, #0
  40138c:	2b02      	cmp	r3, #2
  40138e:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401392:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401396:	e9cd ab08 	strd	sl, fp, [sp, #32]
  40139a:	9102      	str	r1, [sp, #8]
  40139c:	920a      	str	r2, [sp, #40]	; 0x28
  40139e:	d003      	beq.n	4013a8 <pow+0x104>
  4013a0:	a802      	add	r0, sp, #8
  4013a2:	f001 f8fd 	bl	4025a0 <matherr>
  4013a6:	b968      	cbnz	r0, 4013c4 <pow+0x120>
  4013a8:	f002 f91a 	bl	4035e0 <__errno>
  4013ac:	2322      	movs	r3, #34	; 0x22
  4013ae:	6003      	str	r3, [r0, #0]
  4013b0:	e008      	b.n	4013c4 <pow+0x120>
  4013b2:	2300      	movs	r3, #0
  4013b4:	2400      	movs	r4, #0
  4013b6:	e9cd 3408 	strd	r3, r4, [sp, #32]
  4013ba:	a802      	add	r0, sp, #8
  4013bc:	f001 f8f0 	bl	4025a0 <matherr>
  4013c0:	2800      	cmp	r0, #0
  4013c2:	d030      	beq.n	401426 <pow+0x182>
  4013c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4013c6:	b11b      	cbz	r3, 4013d0 <pow+0x12c>
  4013c8:	f002 f90a 	bl	4035e0 <__errno>
  4013cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4013ce:	6003      	str	r3, [r0, #0]
  4013d0:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  4013d4:	e9cd 3400 	strd	r3, r4, [sp]
  4013d8:	e9dd 0100 	ldrd	r0, r1, [sp]
  4013dc:	b00d      	add	sp, #52	; 0x34
  4013de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013e2:	4620      	mov	r0, r4
  4013e4:	4629      	mov	r1, r5
  4013e6:	f001 f8d5 	bl	402594 <finite>
  4013ea:	2800      	cmp	r0, #0
  4013ec:	d0a3      	beq.n	401336 <pow+0x92>
  4013ee:	2200      	movs	r2, #0
  4013f0:	2300      	movs	r3, #0
  4013f2:	4620      	mov	r0, r4
  4013f4:	4629      	mov	r1, r5
  4013f6:	f001 fe17 	bl	403028 <__aeabi_dcmplt>
  4013fa:	2800      	cmp	r0, #0
  4013fc:	d09b      	beq.n	401336 <pow+0x92>
  4013fe:	f999 3000 	ldrsb.w	r3, [r9]
  401402:	4a5f      	ldr	r2, [pc, #380]	; (401580 <pow+0x2dc>)
  401404:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  401408:	2101      	movs	r1, #1
  40140a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40140e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401412:	9102      	str	r1, [sp, #8]
  401414:	9203      	str	r2, [sp, #12]
  401416:	2b00      	cmp	r3, #0
  401418:	d0cb      	beq.n	4013b2 <pow+0x10e>
  40141a:	495b      	ldr	r1, [pc, #364]	; (401588 <pow+0x2e4>)
  40141c:	2000      	movs	r0, #0
  40141e:	2b02      	cmp	r3, #2
  401420:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401424:	d1c9      	bne.n	4013ba <pow+0x116>
  401426:	f002 f8db 	bl	4035e0 <__errno>
  40142a:	2321      	movs	r3, #33	; 0x21
  40142c:	6003      	str	r3, [r0, #0]
  40142e:	e7c9      	b.n	4013c4 <pow+0x120>
  401430:	4620      	mov	r0, r4
  401432:	4629      	mov	r1, r5
  401434:	f001 fdee 	bl	403014 <__aeabi_dcmpeq>
  401438:	2800      	cmp	r0, #0
  40143a:	f43f af7c 	beq.w	401336 <pow+0x92>
  40143e:	4b51      	ldr	r3, [pc, #324]	; (401584 <pow+0x2e0>)
  401440:	494f      	ldr	r1, [pc, #316]	; (401580 <pow+0x2dc>)
  401442:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  401446:	2001      	movs	r0, #1
  401448:	2200      	movs	r2, #0
  40144a:	f1b8 0f02 	cmp.w	r8, #2
  40144e:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401452:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401456:	9002      	str	r0, [sp, #8]
  401458:	9103      	str	r1, [sp, #12]
  40145a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40145e:	d1ac      	bne.n	4013ba <pow+0x116>
  401460:	e9cd 2300 	strd	r2, r3, [sp]
  401464:	e767      	b.n	401336 <pow+0x92>
  401466:	4630      	mov	r0, r6
  401468:	4639      	mov	r1, r7
  40146a:	f001 f893 	bl	402594 <finite>
  40146e:	2800      	cmp	r0, #0
  401470:	f43f af6e 	beq.w	401350 <pow+0xac>
  401474:	4620      	mov	r0, r4
  401476:	4629      	mov	r1, r5
  401478:	f001 f88c 	bl	402594 <finite>
  40147c:	2800      	cmp	r0, #0
  40147e:	f43f af67 	beq.w	401350 <pow+0xac>
  401482:	e9dd 2300 	ldrd	r2, r3, [sp]
  401486:	4610      	mov	r0, r2
  401488:	4619      	mov	r1, r3
  40148a:	f001 fdf5 	bl	403078 <__aeabi_dcmpun>
  40148e:	2800      	cmp	r0, #0
  401490:	d158      	bne.n	401544 <pow+0x2a0>
  401492:	2303      	movs	r3, #3
  401494:	f999 8000 	ldrsb.w	r8, [r9]
  401498:	9302      	str	r3, [sp, #8]
  40149a:	4b39      	ldr	r3, [pc, #228]	; (401580 <pow+0x2dc>)
  40149c:	900a      	str	r0, [sp, #40]	; 0x28
  40149e:	9303      	str	r3, [sp, #12]
  4014a0:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4014a4:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4014a8:	2200      	movs	r2, #0
  4014aa:	2300      	movs	r3, #0
  4014ac:	4630      	mov	r0, r6
  4014ae:	4639      	mov	r1, r7
  4014b0:	f1b8 0f00 	cmp.w	r8, #0
  4014b4:	d126      	bne.n	401504 <pow+0x260>
  4014b6:	4f35      	ldr	r7, [pc, #212]	; (40158c <pow+0x2e8>)
  4014b8:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  4014bc:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4014c0:	f001 fdb2 	bl	403028 <__aeabi_dcmplt>
  4014c4:	2800      	cmp	r0, #0
  4014c6:	f43f af6b 	beq.w	4013a0 <pow+0xfc>
  4014ca:	2200      	movs	r2, #0
  4014cc:	4b30      	ldr	r3, [pc, #192]	; (401590 <pow+0x2ec>)
  4014ce:	4620      	mov	r0, r4
  4014d0:	4629      	mov	r1, r5
  4014d2:	f001 fb37 	bl	402b44 <__aeabi_dmul>
  4014d6:	4604      	mov	r4, r0
  4014d8:	460d      	mov	r5, r1
  4014da:	f001 f869 	bl	4025b0 <rint>
  4014de:	4602      	mov	r2, r0
  4014e0:	460b      	mov	r3, r1
  4014e2:	4620      	mov	r0, r4
  4014e4:	4629      	mov	r1, r5
  4014e6:	f001 fd95 	bl	403014 <__aeabi_dcmpeq>
  4014ea:	bb40      	cbnz	r0, 40153e <pow+0x29a>
  4014ec:	4b29      	ldr	r3, [pc, #164]	; (401594 <pow+0x2f0>)
  4014ee:	f999 8000 	ldrsb.w	r8, [r9]
  4014f2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  4014f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4014fa:	f1b8 0f02 	cmp.w	r8, #2
  4014fe:	f47f af4f 	bne.w	4013a0 <pow+0xfc>
  401502:	e751      	b.n	4013a8 <pow+0x104>
  401504:	4f24      	ldr	r7, [pc, #144]	; (401598 <pow+0x2f4>)
  401506:	2600      	movs	r6, #0
  401508:	e9cd 6708 	strd	r6, r7, [sp, #32]
  40150c:	f001 fd8c 	bl	403028 <__aeabi_dcmplt>
  401510:	2800      	cmp	r0, #0
  401512:	d0f2      	beq.n	4014fa <pow+0x256>
  401514:	2200      	movs	r2, #0
  401516:	4b1e      	ldr	r3, [pc, #120]	; (401590 <pow+0x2ec>)
  401518:	4620      	mov	r0, r4
  40151a:	4629      	mov	r1, r5
  40151c:	f001 fb12 	bl	402b44 <__aeabi_dmul>
  401520:	4604      	mov	r4, r0
  401522:	460d      	mov	r5, r1
  401524:	f001 f844 	bl	4025b0 <rint>
  401528:	4602      	mov	r2, r0
  40152a:	460b      	mov	r3, r1
  40152c:	4620      	mov	r0, r4
  40152e:	4629      	mov	r1, r5
  401530:	f001 fd70 	bl	403014 <__aeabi_dcmpeq>
  401534:	b918      	cbnz	r0, 40153e <pow+0x29a>
  401536:	4b14      	ldr	r3, [pc, #80]	; (401588 <pow+0x2e4>)
  401538:	2200      	movs	r2, #0
  40153a:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40153e:	f999 8000 	ldrsb.w	r8, [r9]
  401542:	e7da      	b.n	4014fa <pow+0x256>
  401544:	f999 9000 	ldrsb.w	r9, [r9]
  401548:	4b0d      	ldr	r3, [pc, #52]	; (401580 <pow+0x2dc>)
  40154a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40154e:	2201      	movs	r2, #1
  401550:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401554:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401558:	9202      	str	r2, [sp, #8]
  40155a:	9303      	str	r3, [sp, #12]
  40155c:	f1b9 0f00 	cmp.w	r9, #0
  401560:	f43f af27 	beq.w	4013b2 <pow+0x10e>
  401564:	2200      	movs	r2, #0
  401566:	2300      	movs	r3, #0
  401568:	4610      	mov	r0, r2
  40156a:	4619      	mov	r1, r3
  40156c:	f001 fc14 	bl	402d98 <__aeabi_ddiv>
  401570:	f1b9 0f02 	cmp.w	r9, #2
  401574:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401578:	f43f af55 	beq.w	401426 <pow+0x182>
  40157c:	e71d      	b.n	4013ba <pow+0x116>
  40157e:	bf00      	nop
  401580:	00403764 	.word	0x00403764
  401584:	3ff00000 	.word	0x3ff00000
  401588:	fff00000 	.word	0xfff00000
  40158c:	47efffff 	.word	0x47efffff
  401590:	3fe00000 	.word	0x3fe00000
  401594:	c7efffff 	.word	0xc7efffff
  401598:	7ff00000 	.word	0x7ff00000
  40159c:	2000002a 	.word	0x2000002a

004015a0 <__ieee754_log>:
  4015a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4015a8:	b085      	sub	sp, #20
  4015aa:	4606      	mov	r6, r0
  4015ac:	460f      	mov	r7, r1
  4015ae:	460b      	mov	r3, r1
  4015b0:	da5a      	bge.n	401668 <__ieee754_log+0xc8>
  4015b2:	4602      	mov	r2, r0
  4015b4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4015b8:	4322      	orrs	r2, r4
  4015ba:	f000 80f8 	beq.w	4017ae <__ieee754_log+0x20e>
  4015be:	2900      	cmp	r1, #0
  4015c0:	f2c0 817a 	blt.w	4018b8 <__ieee754_log+0x318>
  4015c4:	2200      	movs	r2, #0
  4015c6:	4bd6      	ldr	r3, [pc, #856]	; (401920 <__ieee754_log+0x380>)
  4015c8:	f001 fabc 	bl	402b44 <__aeabi_dmul>
  4015cc:	4ad5      	ldr	r2, [pc, #852]	; (401924 <__ieee754_log+0x384>)
  4015ce:	460b      	mov	r3, r1
  4015d0:	4293      	cmp	r3, r2
  4015d2:	4606      	mov	r6, r0
  4015d4:	460f      	mov	r7, r1
  4015d6:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  4015da:	dc4a      	bgt.n	401672 <__ieee754_log+0xd2>
  4015dc:	f3c3 0513 	ubfx	r5, r3, #0, #20
  4015e0:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  4015e4:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  4015e8:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  4015ec:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  4015f0:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  4015f4:	151c      	asrs	r4, r3, #20
  4015f6:	ea42 0705 	orr.w	r7, r2, r5
  4015fa:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4015fe:	4464      	add	r4, ip
  401600:	2200      	movs	r2, #0
  401602:	4bc9      	ldr	r3, [pc, #804]	; (401928 <__ieee754_log+0x388>)
  401604:	4630      	mov	r0, r6
  401606:	4639      	mov	r1, r7
  401608:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  40160c:	f001 f8e6 	bl	4027dc <__aeabi_dsub>
  401610:	1cab      	adds	r3, r5, #2
  401612:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401616:	2b02      	cmp	r3, #2
  401618:	4682      	mov	sl, r0
  40161a:	468b      	mov	fp, r1
  40161c:	f04f 0200 	mov.w	r2, #0
  401620:	dc30      	bgt.n	401684 <__ieee754_log+0xe4>
  401622:	2300      	movs	r3, #0
  401624:	f001 fcf6 	bl	403014 <__aeabi_dcmpeq>
  401628:	2800      	cmp	r0, #0
  40162a:	f000 80c9 	beq.w	4017c0 <__ieee754_log+0x220>
  40162e:	2c00      	cmp	r4, #0
  401630:	f000 814b 	beq.w	4018ca <__ieee754_log+0x32a>
  401634:	4620      	mov	r0, r4
  401636:	f001 fa1f 	bl	402a78 <__aeabi_i2d>
  40163a:	a3a5      	add	r3, pc, #660	; (adr r3, 4018d0 <__ieee754_log+0x330>)
  40163c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401640:	4606      	mov	r6, r0
  401642:	460f      	mov	r7, r1
  401644:	f001 fa7e 	bl	402b44 <__aeabi_dmul>
  401648:	a3a3      	add	r3, pc, #652	; (adr r3, 4018d8 <__ieee754_log+0x338>)
  40164a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40164e:	4604      	mov	r4, r0
  401650:	460d      	mov	r5, r1
  401652:	4630      	mov	r0, r6
  401654:	4639      	mov	r1, r7
  401656:	f001 fa75 	bl	402b44 <__aeabi_dmul>
  40165a:	4602      	mov	r2, r0
  40165c:	460b      	mov	r3, r1
  40165e:	4620      	mov	r0, r4
  401660:	4629      	mov	r1, r5
  401662:	f001 f8bd 	bl	4027e0 <__adddf3>
  401666:	e00a      	b.n	40167e <__ieee754_log+0xde>
  401668:	4aae      	ldr	r2, [pc, #696]	; (401924 <__ieee754_log+0x384>)
  40166a:	4293      	cmp	r3, r2
  40166c:	f04f 0c00 	mov.w	ip, #0
  401670:	ddb4      	ble.n	4015dc <__ieee754_log+0x3c>
  401672:	4632      	mov	r2, r6
  401674:	463b      	mov	r3, r7
  401676:	4630      	mov	r0, r6
  401678:	4639      	mov	r1, r7
  40167a:	f001 f8b1 	bl	4027e0 <__adddf3>
  40167e:	b005      	add	sp, #20
  401680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401684:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401688:	f001 f8aa 	bl	4027e0 <__adddf3>
  40168c:	4602      	mov	r2, r0
  40168e:	460b      	mov	r3, r1
  401690:	4650      	mov	r0, sl
  401692:	4659      	mov	r1, fp
  401694:	f001 fb80 	bl	402d98 <__aeabi_ddiv>
  401698:	4606      	mov	r6, r0
  40169a:	4620      	mov	r0, r4
  40169c:	460f      	mov	r7, r1
  40169e:	f001 f9eb 	bl	402a78 <__aeabi_i2d>
  4016a2:	4632      	mov	r2, r6
  4016a4:	e9cd 0100 	strd	r0, r1, [sp]
  4016a8:	463b      	mov	r3, r7
  4016aa:	4630      	mov	r0, r6
  4016ac:	4639      	mov	r1, r7
  4016ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4016b2:	f001 fa47 	bl	402b44 <__aeabi_dmul>
  4016b6:	4602      	mov	r2, r0
  4016b8:	460b      	mov	r3, r1
  4016ba:	4680      	mov	r8, r0
  4016bc:	4689      	mov	r9, r1
  4016be:	f001 fa41 	bl	402b44 <__aeabi_dmul>
  4016c2:	a387      	add	r3, pc, #540	; (adr r3, 4018e0 <__ieee754_log+0x340>)
  4016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016c8:	4606      	mov	r6, r0
  4016ca:	460f      	mov	r7, r1
  4016cc:	f001 fa3a 	bl	402b44 <__aeabi_dmul>
  4016d0:	a385      	add	r3, pc, #532	; (adr r3, 4018e8 <__ieee754_log+0x348>)
  4016d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016d6:	f001 f883 	bl	4027e0 <__adddf3>
  4016da:	4632      	mov	r2, r6
  4016dc:	463b      	mov	r3, r7
  4016de:	f001 fa31 	bl	402b44 <__aeabi_dmul>
  4016e2:	a383      	add	r3, pc, #524	; (adr r3, 4018f0 <__ieee754_log+0x350>)
  4016e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016e8:	f001 f87a 	bl	4027e0 <__adddf3>
  4016ec:	4632      	mov	r2, r6
  4016ee:	463b      	mov	r3, r7
  4016f0:	f001 fa28 	bl	402b44 <__aeabi_dmul>
  4016f4:	a380      	add	r3, pc, #512	; (adr r3, 4018f8 <__ieee754_log+0x358>)
  4016f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016fa:	f001 f871 	bl	4027e0 <__adddf3>
  4016fe:	4642      	mov	r2, r8
  401700:	464b      	mov	r3, r9
  401702:	f001 fa1f 	bl	402b44 <__aeabi_dmul>
  401706:	a37e      	add	r3, pc, #504	; (adr r3, 401900 <__ieee754_log+0x360>)
  401708:	e9d3 2300 	ldrd	r2, r3, [r3]
  40170c:	4680      	mov	r8, r0
  40170e:	4689      	mov	r9, r1
  401710:	4630      	mov	r0, r6
  401712:	4639      	mov	r1, r7
  401714:	f001 fa16 	bl	402b44 <__aeabi_dmul>
  401718:	a37b      	add	r3, pc, #492	; (adr r3, 401908 <__ieee754_log+0x368>)
  40171a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40171e:	f001 f85f 	bl	4027e0 <__adddf3>
  401722:	4632      	mov	r2, r6
  401724:	463b      	mov	r3, r7
  401726:	f001 fa0d 	bl	402b44 <__aeabi_dmul>
  40172a:	a379      	add	r3, pc, #484	; (adr r3, 401910 <__ieee754_log+0x370>)
  40172c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401730:	f001 f856 	bl	4027e0 <__adddf3>
  401734:	4632      	mov	r2, r6
  401736:	463b      	mov	r3, r7
  401738:	f001 fa04 	bl	402b44 <__aeabi_dmul>
  40173c:	460b      	mov	r3, r1
  40173e:	4602      	mov	r2, r0
  401740:	4649      	mov	r1, r9
  401742:	4640      	mov	r0, r8
  401744:	f001 f84c 	bl	4027e0 <__adddf3>
  401748:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  40174c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  401750:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  401754:	3551      	adds	r5, #81	; 0x51
  401756:	431d      	orrs	r5, r3
  401758:	2d00      	cmp	r5, #0
  40175a:	4680      	mov	r8, r0
  40175c:	4689      	mov	r9, r1
  40175e:	dd56      	ble.n	40180e <__ieee754_log+0x26e>
  401760:	2200      	movs	r2, #0
  401762:	4b72      	ldr	r3, [pc, #456]	; (40192c <__ieee754_log+0x38c>)
  401764:	4650      	mov	r0, sl
  401766:	4659      	mov	r1, fp
  401768:	f001 f9ec 	bl	402b44 <__aeabi_dmul>
  40176c:	4652      	mov	r2, sl
  40176e:	465b      	mov	r3, fp
  401770:	f001 f9e8 	bl	402b44 <__aeabi_dmul>
  401774:	4606      	mov	r6, r0
  401776:	460f      	mov	r7, r1
  401778:	2c00      	cmp	r4, #0
  40177a:	d168      	bne.n	40184e <__ieee754_log+0x2ae>
  40177c:	4632      	mov	r2, r6
  40177e:	463b      	mov	r3, r7
  401780:	4640      	mov	r0, r8
  401782:	4649      	mov	r1, r9
  401784:	f001 f82c 	bl	4027e0 <__adddf3>
  401788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40178c:	f001 f9da 	bl	402b44 <__aeabi_dmul>
  401790:	4602      	mov	r2, r0
  401792:	460b      	mov	r3, r1
  401794:	4630      	mov	r0, r6
  401796:	4639      	mov	r1, r7
  401798:	f001 f820 	bl	4027dc <__aeabi_dsub>
  40179c:	4602      	mov	r2, r0
  40179e:	460b      	mov	r3, r1
  4017a0:	4650      	mov	r0, sl
  4017a2:	4659      	mov	r1, fp
  4017a4:	f001 f81a 	bl	4027dc <__aeabi_dsub>
  4017a8:	b005      	add	sp, #20
  4017aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017ae:	2200      	movs	r2, #0
  4017b0:	2300      	movs	r3, #0
  4017b2:	2000      	movs	r0, #0
  4017b4:	495e      	ldr	r1, [pc, #376]	; (401930 <__ieee754_log+0x390>)
  4017b6:	f001 faef 	bl	402d98 <__aeabi_ddiv>
  4017ba:	b005      	add	sp, #20
  4017bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017c0:	a355      	add	r3, pc, #340	; (adr r3, 401918 <__ieee754_log+0x378>)
  4017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017c6:	4650      	mov	r0, sl
  4017c8:	4659      	mov	r1, fp
  4017ca:	f001 f9bb 	bl	402b44 <__aeabi_dmul>
  4017ce:	4602      	mov	r2, r0
  4017d0:	460b      	mov	r3, r1
  4017d2:	2000      	movs	r0, #0
  4017d4:	4955      	ldr	r1, [pc, #340]	; (40192c <__ieee754_log+0x38c>)
  4017d6:	f001 f801 	bl	4027dc <__aeabi_dsub>
  4017da:	4652      	mov	r2, sl
  4017dc:	4606      	mov	r6, r0
  4017de:	460f      	mov	r7, r1
  4017e0:	465b      	mov	r3, fp
  4017e2:	4650      	mov	r0, sl
  4017e4:	4659      	mov	r1, fp
  4017e6:	f001 f9ad 	bl	402b44 <__aeabi_dmul>
  4017ea:	4602      	mov	r2, r0
  4017ec:	460b      	mov	r3, r1
  4017ee:	4630      	mov	r0, r6
  4017f0:	4639      	mov	r1, r7
  4017f2:	f001 f9a7 	bl	402b44 <__aeabi_dmul>
  4017f6:	4606      	mov	r6, r0
  4017f8:	460f      	mov	r7, r1
  4017fa:	2c00      	cmp	r4, #0
  4017fc:	f040 809a 	bne.w	401934 <__ieee754_log+0x394>
  401800:	4602      	mov	r2, r0
  401802:	460b      	mov	r3, r1
  401804:	4650      	mov	r0, sl
  401806:	4659      	mov	r1, fp
  401808:	f000 ffe8 	bl	4027dc <__aeabi_dsub>
  40180c:	e737      	b.n	40167e <__ieee754_log+0xde>
  40180e:	2c00      	cmp	r4, #0
  401810:	f000 80a4 	beq.w	40195c <__ieee754_log+0x3bc>
  401814:	a32e      	add	r3, pc, #184	; (adr r3, 4018d0 <__ieee754_log+0x330>)
  401816:	e9d3 2300 	ldrd	r2, r3, [r3]
  40181a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40181e:	f001 f991 	bl	402b44 <__aeabi_dmul>
  401822:	4642      	mov	r2, r8
  401824:	464b      	mov	r3, r9
  401826:	4604      	mov	r4, r0
  401828:	460d      	mov	r5, r1
  40182a:	4650      	mov	r0, sl
  40182c:	4659      	mov	r1, fp
  40182e:	f000 ffd5 	bl	4027dc <__aeabi_dsub>
  401832:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401836:	f001 f985 	bl	402b44 <__aeabi_dmul>
  40183a:	a327      	add	r3, pc, #156	; (adr r3, 4018d8 <__ieee754_log+0x338>)
  40183c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401840:	4606      	mov	r6, r0
  401842:	460f      	mov	r7, r1
  401844:	e9dd 0100 	ldrd	r0, r1, [sp]
  401848:	f001 f97c 	bl	402b44 <__aeabi_dmul>
  40184c:	e021      	b.n	401892 <__ieee754_log+0x2f2>
  40184e:	a320      	add	r3, pc, #128	; (adr r3, 4018d0 <__ieee754_log+0x330>)
  401850:	e9d3 2300 	ldrd	r2, r3, [r3]
  401854:	e9dd 0100 	ldrd	r0, r1, [sp]
  401858:	f001 f974 	bl	402b44 <__aeabi_dmul>
  40185c:	4632      	mov	r2, r6
  40185e:	463b      	mov	r3, r7
  401860:	4604      	mov	r4, r0
  401862:	460d      	mov	r5, r1
  401864:	4640      	mov	r0, r8
  401866:	4649      	mov	r1, r9
  401868:	f000 ffba 	bl	4027e0 <__adddf3>
  40186c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401870:	f001 f968 	bl	402b44 <__aeabi_dmul>
  401874:	a318      	add	r3, pc, #96	; (adr r3, 4018d8 <__ieee754_log+0x338>)
  401876:	e9d3 2300 	ldrd	r2, r3, [r3]
  40187a:	4680      	mov	r8, r0
  40187c:	4689      	mov	r9, r1
  40187e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401882:	f001 f95f 	bl	402b44 <__aeabi_dmul>
  401886:	4602      	mov	r2, r0
  401888:	460b      	mov	r3, r1
  40188a:	4640      	mov	r0, r8
  40188c:	4649      	mov	r1, r9
  40188e:	f000 ffa7 	bl	4027e0 <__adddf3>
  401892:	4602      	mov	r2, r0
  401894:	460b      	mov	r3, r1
  401896:	4630      	mov	r0, r6
  401898:	4639      	mov	r1, r7
  40189a:	f000 ff9f 	bl	4027dc <__aeabi_dsub>
  40189e:	4652      	mov	r2, sl
  4018a0:	465b      	mov	r3, fp
  4018a2:	f000 ff9b 	bl	4027dc <__aeabi_dsub>
  4018a6:	4602      	mov	r2, r0
  4018a8:	460b      	mov	r3, r1
  4018aa:	4620      	mov	r0, r4
  4018ac:	4629      	mov	r1, r5
  4018ae:	f000 ff95 	bl	4027dc <__aeabi_dsub>
  4018b2:	b005      	add	sp, #20
  4018b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018b8:	4602      	mov	r2, r0
  4018ba:	460b      	mov	r3, r1
  4018bc:	f000 ff8e 	bl	4027dc <__aeabi_dsub>
  4018c0:	2200      	movs	r2, #0
  4018c2:	2300      	movs	r3, #0
  4018c4:	f001 fa68 	bl	402d98 <__aeabi_ddiv>
  4018c8:	e6d9      	b.n	40167e <__ieee754_log+0xde>
  4018ca:	2000      	movs	r0, #0
  4018cc:	2100      	movs	r1, #0
  4018ce:	e6d6      	b.n	40167e <__ieee754_log+0xde>
  4018d0:	fee00000 	.word	0xfee00000
  4018d4:	3fe62e42 	.word	0x3fe62e42
  4018d8:	35793c76 	.word	0x35793c76
  4018dc:	3dea39ef 	.word	0x3dea39ef
  4018e0:	df3e5244 	.word	0xdf3e5244
  4018e4:	3fc2f112 	.word	0x3fc2f112
  4018e8:	96cb03de 	.word	0x96cb03de
  4018ec:	3fc74664 	.word	0x3fc74664
  4018f0:	94229359 	.word	0x94229359
  4018f4:	3fd24924 	.word	0x3fd24924
  4018f8:	55555593 	.word	0x55555593
  4018fc:	3fe55555 	.word	0x3fe55555
  401900:	d078c69f 	.word	0xd078c69f
  401904:	3fc39a09 	.word	0x3fc39a09
  401908:	1d8e78af 	.word	0x1d8e78af
  40190c:	3fcc71c5 	.word	0x3fcc71c5
  401910:	9997fa04 	.word	0x9997fa04
  401914:	3fd99999 	.word	0x3fd99999
  401918:	55555555 	.word	0x55555555
  40191c:	3fd55555 	.word	0x3fd55555
  401920:	43500000 	.word	0x43500000
  401924:	7fefffff 	.word	0x7fefffff
  401928:	3ff00000 	.word	0x3ff00000
  40192c:	3fe00000 	.word	0x3fe00000
  401930:	c3500000 	.word	0xc3500000
  401934:	4620      	mov	r0, r4
  401936:	f001 f89f 	bl	402a78 <__aeabi_i2d>
  40193a:	a30f      	add	r3, pc, #60	; (adr r3, 401978 <__ieee754_log+0x3d8>)
  40193c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401940:	4680      	mov	r8, r0
  401942:	4689      	mov	r9, r1
  401944:	f001 f8fe 	bl	402b44 <__aeabi_dmul>
  401948:	a30d      	add	r3, pc, #52	; (adr r3, 401980 <__ieee754_log+0x3e0>)
  40194a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40194e:	4604      	mov	r4, r0
  401950:	460d      	mov	r5, r1
  401952:	4640      	mov	r0, r8
  401954:	4649      	mov	r1, r9
  401956:	f001 f8f5 	bl	402b44 <__aeabi_dmul>
  40195a:	e79a      	b.n	401892 <__ieee754_log+0x2f2>
  40195c:	4602      	mov	r2, r0
  40195e:	460b      	mov	r3, r1
  401960:	4650      	mov	r0, sl
  401962:	4659      	mov	r1, fp
  401964:	f000 ff3a 	bl	4027dc <__aeabi_dsub>
  401968:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40196c:	f001 f8ea 	bl	402b44 <__aeabi_dmul>
  401970:	e714      	b.n	40179c <__ieee754_log+0x1fc>
  401972:	bf00      	nop
  401974:	f3af 8000 	nop.w
  401978:	fee00000 	.word	0xfee00000
  40197c:	3fe62e42 	.word	0x3fe62e42
  401980:	35793c76 	.word	0x35793c76
  401984:	3dea39ef 	.word	0x3dea39ef

00401988 <__ieee754_pow>:
  401988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40198c:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401990:	ea57 0402 	orrs.w	r4, r7, r2
  401994:	b093      	sub	sp, #76	; 0x4c
  401996:	d037      	beq.n	401a08 <__ieee754_pow+0x80>
  401998:	4c67      	ldr	r4, [pc, #412]	; (401b38 <__ieee754_pow+0x1b0>)
  40199a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40199e:	42a6      	cmp	r6, r4
  4019a0:	4683      	mov	fp, r0
  4019a2:	460d      	mov	r5, r1
  4019a4:	dc29      	bgt.n	4019fa <__ieee754_pow+0x72>
  4019a6:	469a      	mov	sl, r3
  4019a8:	4696      	mov	lr, r2
  4019aa:	d025      	beq.n	4019f8 <__ieee754_pow+0x70>
  4019ac:	42a7      	cmp	r7, r4
  4019ae:	dc24      	bgt.n	4019fa <__ieee754_pow+0x72>
  4019b0:	4c61      	ldr	r4, [pc, #388]	; (401b38 <__ieee754_pow+0x1b0>)
  4019b2:	42a7      	cmp	r7, r4
  4019b4:	d079      	beq.n	401aaa <__ieee754_pow+0x122>
  4019b6:	2d00      	cmp	r5, #0
  4019b8:	4689      	mov	r9, r1
  4019ba:	4680      	mov	r8, r0
  4019bc:	e9cd 2300 	strd	r2, r3, [sp]
  4019c0:	db77      	blt.n	401ab2 <__ieee754_pow+0x12a>
  4019c2:	2400      	movs	r4, #0
  4019c4:	f1be 0f00 	cmp.w	lr, #0
  4019c8:	d12c      	bne.n	401a24 <__ieee754_pow+0x9c>
  4019ca:	4b5b      	ldr	r3, [pc, #364]	; (401b38 <__ieee754_pow+0x1b0>)
  4019cc:	429f      	cmp	r7, r3
  4019ce:	f000 808b 	beq.w	401ae8 <__ieee754_pow+0x160>
  4019d2:	4b5a      	ldr	r3, [pc, #360]	; (401b3c <__ieee754_pow+0x1b4>)
  4019d4:	429f      	cmp	r7, r3
  4019d6:	d061      	beq.n	401a9c <__ieee754_pow+0x114>
  4019d8:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  4019dc:	f000 83ba 	beq.w	402154 <__ieee754_pow+0x7cc>
  4019e0:	4b57      	ldr	r3, [pc, #348]	; (401b40 <__ieee754_pow+0x1b8>)
  4019e2:	459a      	cmp	sl, r3
  4019e4:	d11e      	bne.n	401a24 <__ieee754_pow+0x9c>
  4019e6:	2d00      	cmp	r5, #0
  4019e8:	db1c      	blt.n	401a24 <__ieee754_pow+0x9c>
  4019ea:	4640      	mov	r0, r8
  4019ec:	4649      	mov	r1, r9
  4019ee:	b013      	add	sp, #76	; 0x4c
  4019f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019f4:	f000 bd0e 	b.w	402414 <__ieee754_sqrt>
  4019f8:	b158      	cbz	r0, 401a12 <__ieee754_pow+0x8a>
  4019fa:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  4019fe:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  401a02:	ea56 030b 	orrs.w	r3, r6, fp
  401a06:	d106      	bne.n	401a16 <__ieee754_pow+0x8e>
  401a08:	494c      	ldr	r1, [pc, #304]	; (401b3c <__ieee754_pow+0x1b4>)
  401a0a:	2000      	movs	r0, #0
  401a0c:	b013      	add	sp, #76	; 0x4c
  401a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a12:	42b7      	cmp	r7, r6
  401a14:	ddcc      	ble.n	4019b0 <__ieee754_pow+0x28>
  401a16:	484b      	ldr	r0, [pc, #300]	; (401b44 <__ieee754_pow+0x1bc>)
  401a18:	b013      	add	sp, #76	; 0x4c
  401a1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a1e:	f000 bdc1 	b.w	4025a4 <nan>
  401a22:	2400      	movs	r4, #0
  401a24:	4640      	mov	r0, r8
  401a26:	4649      	mov	r1, r9
  401a28:	f000 fdb0 	bl	40258c <fabs>
  401a2c:	f1bb 0f00 	cmp.w	fp, #0
  401a30:	d119      	bne.n	401a66 <__ieee754_pow+0xde>
  401a32:	b126      	cbz	r6, 401a3e <__ieee754_pow+0xb6>
  401a34:	4b41      	ldr	r3, [pc, #260]	; (401b3c <__ieee754_pow+0x1b4>)
  401a36:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  401a3a:	429a      	cmp	r2, r3
  401a3c:	d113      	bne.n	401a66 <__ieee754_pow+0xde>
  401a3e:	f1ba 0f00 	cmp.w	sl, #0
  401a42:	f2c0 83bc 	blt.w	4021be <__ieee754_pow+0x836>
  401a46:	2d00      	cmp	r5, #0
  401a48:	dae0      	bge.n	401a0c <__ieee754_pow+0x84>
  401a4a:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  401a4e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  401a52:	ea56 0304 	orrs.w	r3, r6, r4
  401a56:	f000 848f 	beq.w	402378 <__ieee754_pow+0x9f0>
  401a5a:	2c01      	cmp	r4, #1
  401a5c:	d1d6      	bne.n	401a0c <__ieee754_pow+0x84>
  401a5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  401a62:	4619      	mov	r1, r3
  401a64:	e7d2      	b.n	401a0c <__ieee754_pow+0x84>
  401a66:	0fed      	lsrs	r5, r5, #31
  401a68:	3d01      	subs	r5, #1
  401a6a:	ea54 0305 	orrs.w	r3, r4, r5
  401a6e:	d04e      	beq.n	401b0e <__ieee754_pow+0x186>
  401a70:	4b35      	ldr	r3, [pc, #212]	; (401b48 <__ieee754_pow+0x1c0>)
  401a72:	429f      	cmp	r7, r3
  401a74:	dd6e      	ble.n	401b54 <__ieee754_pow+0x1cc>
  401a76:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  401a7a:	429f      	cmp	r7, r3
  401a7c:	f340 83e8 	ble.w	402250 <__ieee754_pow+0x8c8>
  401a80:	4b32      	ldr	r3, [pc, #200]	; (401b4c <__ieee754_pow+0x1c4>)
  401a82:	429e      	cmp	r6, r3
  401a84:	dd4e      	ble.n	401b24 <__ieee754_pow+0x19c>
  401a86:	f1ba 0f00 	cmp.w	sl, #0
  401a8a:	dd4e      	ble.n	401b2a <__ieee754_pow+0x1a2>
  401a8c:	a328      	add	r3, pc, #160	; (adr r3, 401b30 <__ieee754_pow+0x1a8>)
  401a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a92:	4610      	mov	r0, r2
  401a94:	4619      	mov	r1, r3
  401a96:	f001 f855 	bl	402b44 <__aeabi_dmul>
  401a9a:	e7b7      	b.n	401a0c <__ieee754_pow+0x84>
  401a9c:	f1ba 0f00 	cmp.w	sl, #0
  401aa0:	f2c0 843c 	blt.w	40231c <__ieee754_pow+0x994>
  401aa4:	4640      	mov	r0, r8
  401aa6:	4649      	mov	r1, r9
  401aa8:	e7b0      	b.n	401a0c <__ieee754_pow+0x84>
  401aaa:	f1be 0f00 	cmp.w	lr, #0
  401aae:	d082      	beq.n	4019b6 <__ieee754_pow+0x2e>
  401ab0:	e7a3      	b.n	4019fa <__ieee754_pow+0x72>
  401ab2:	4b27      	ldr	r3, [pc, #156]	; (401b50 <__ieee754_pow+0x1c8>)
  401ab4:	429f      	cmp	r7, r3
  401ab6:	dc28      	bgt.n	401b0a <__ieee754_pow+0x182>
  401ab8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  401abc:	429f      	cmp	r7, r3
  401abe:	dd80      	ble.n	4019c2 <__ieee754_pow+0x3a>
  401ac0:	153b      	asrs	r3, r7, #20
  401ac2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401ac6:	2b14      	cmp	r3, #20
  401ac8:	f340 843e 	ble.w	402348 <__ieee754_pow+0x9c0>
  401acc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  401ad0:	fa2e f203 	lsr.w	r2, lr, r3
  401ad4:	fa02 f303 	lsl.w	r3, r2, r3
  401ad8:	459e      	cmp	lr, r3
  401ada:	f47f af72 	bne.w	4019c2 <__ieee754_pow+0x3a>
  401ade:	f002 0201 	and.w	r2, r2, #1
  401ae2:	f1c2 0402 	rsb	r4, r2, #2
  401ae6:	e76d      	b.n	4019c4 <__ieee754_pow+0x3c>
  401ae8:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  401aec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  401af0:	ea53 030b 	orrs.w	r3, r3, fp
  401af4:	d088      	beq.n	401a08 <__ieee754_pow+0x80>
  401af6:	4b15      	ldr	r3, [pc, #84]	; (401b4c <__ieee754_pow+0x1c4>)
  401af8:	429e      	cmp	r6, r3
  401afa:	f340 8332 	ble.w	402162 <__ieee754_pow+0x7da>
  401afe:	f1ba 0f00 	cmp.w	sl, #0
  401b02:	db12      	blt.n	401b2a <__ieee754_pow+0x1a2>
  401b04:	e9dd 0100 	ldrd	r0, r1, [sp]
  401b08:	e780      	b.n	401a0c <__ieee754_pow+0x84>
  401b0a:	2402      	movs	r4, #2
  401b0c:	e75a      	b.n	4019c4 <__ieee754_pow+0x3c>
  401b0e:	4642      	mov	r2, r8
  401b10:	464b      	mov	r3, r9
  401b12:	4640      	mov	r0, r8
  401b14:	4649      	mov	r1, r9
  401b16:	f000 fe61 	bl	4027dc <__aeabi_dsub>
  401b1a:	4602      	mov	r2, r0
  401b1c:	460b      	mov	r3, r1
  401b1e:	f001 f93b 	bl	402d98 <__aeabi_ddiv>
  401b22:	e773      	b.n	401a0c <__ieee754_pow+0x84>
  401b24:	f1ba 0f00 	cmp.w	sl, #0
  401b28:	dbb0      	blt.n	401a8c <__ieee754_pow+0x104>
  401b2a:	2000      	movs	r0, #0
  401b2c:	2100      	movs	r1, #0
  401b2e:	e76d      	b.n	401a0c <__ieee754_pow+0x84>
  401b30:	8800759c 	.word	0x8800759c
  401b34:	7e37e43c 	.word	0x7e37e43c
  401b38:	7ff00000 	.word	0x7ff00000
  401b3c:	3ff00000 	.word	0x3ff00000
  401b40:	3fe00000 	.word	0x3fe00000
  401b44:	00403760 	.word	0x00403760
  401b48:	41e00000 	.word	0x41e00000
  401b4c:	3fefffff 	.word	0x3fefffff
  401b50:	433fffff 	.word	0x433fffff
  401b54:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  401b58:	f04f 0200 	mov.w	r2, #0
  401b5c:	da05      	bge.n	401b6a <__ieee754_pow+0x1e2>
  401b5e:	4bd4      	ldr	r3, [pc, #848]	; (401eb0 <__ieee754_pow+0x528>)
  401b60:	f000 fff0 	bl	402b44 <__aeabi_dmul>
  401b64:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401b68:	460e      	mov	r6, r1
  401b6a:	1533      	asrs	r3, r6, #20
  401b6c:	4fd1      	ldr	r7, [pc, #836]	; (401eb4 <__ieee754_pow+0x52c>)
  401b6e:	f3c6 0613 	ubfx	r6, r6, #0, #20
  401b72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401b76:	4413      	add	r3, r2
  401b78:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  401b7c:	42be      	cmp	r6, r7
  401b7e:	461a      	mov	r2, r3
  401b80:	930d      	str	r3, [sp, #52]	; 0x34
  401b82:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  401b86:	f340 8321 	ble.w	4021cc <__ieee754_pow+0x844>
  401b8a:	4bcb      	ldr	r3, [pc, #812]	; (401eb8 <__ieee754_pow+0x530>)
  401b8c:	429e      	cmp	r6, r3
  401b8e:	f340 83fd 	ble.w	40238c <__ieee754_pow+0xa04>
  401b92:	4613      	mov	r3, r2
  401b94:	3301      	adds	r3, #1
  401b96:	930d      	str	r3, [sp, #52]	; 0x34
  401b98:	4bc8      	ldr	r3, [pc, #800]	; (401ebc <__ieee754_pow+0x534>)
  401b9a:	2200      	movs	r2, #0
  401b9c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401ba0:	2700      	movs	r7, #0
  401ba2:	2600      	movs	r6, #0
  401ba4:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401ba8:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  401bac:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  401bb0:	2700      	movs	r7, #0
  401bb2:	4602      	mov	r2, r0
  401bb4:	4653      	mov	r3, sl
  401bb6:	4651      	mov	r1, sl
  401bb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  401bbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401bc0:	f000 fe0c 	bl	4027dc <__aeabi_dsub>
  401bc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401bc8:	4680      	mov	r8, r0
  401bca:	4689      	mov	r9, r1
  401bcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401bd0:	f000 fe06 	bl	4027e0 <__adddf3>
  401bd4:	4602      	mov	r2, r0
  401bd6:	460b      	mov	r3, r1
  401bd8:	2000      	movs	r0, #0
  401bda:	49b8      	ldr	r1, [pc, #736]	; (401ebc <__ieee754_pow+0x534>)
  401bdc:	f001 f8dc 	bl	402d98 <__aeabi_ddiv>
  401be0:	460a      	mov	r2, r1
  401be2:	4601      	mov	r1, r0
  401be4:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  401be8:	4613      	mov	r3, r2
  401bea:	4649      	mov	r1, r9
  401bec:	4602      	mov	r2, r0
  401bee:	4640      	mov	r0, r8
  401bf0:	f000 ffa8 	bl	402b44 <__aeabi_dmul>
  401bf4:	ea4f 036a 	mov.w	r3, sl, asr #1
  401bf8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401bfc:	468c      	mov	ip, r1
  401bfe:	4683      	mov	fp, r0
  401c00:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  401c04:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401c08:	46da      	mov	sl, fp
  401c0a:	468b      	mov	fp, r1
  401c0c:	19d9      	adds	r1, r3, r7
  401c0e:	2300      	movs	r3, #0
  401c10:	e9cd ab02 	strd	sl, fp, [sp, #8]
  401c14:	9302      	str	r3, [sp, #8]
  401c16:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401c1a:	2000      	movs	r0, #0
  401c1c:	4606      	mov	r6, r0
  401c1e:	460f      	mov	r7, r1
  401c20:	4602      	mov	r2, r0
  401c22:	460b      	mov	r3, r1
  401c24:	4650      	mov	r0, sl
  401c26:	4659      	mov	r1, fp
  401c28:	f000 ff8c 	bl	402b44 <__aeabi_dmul>
  401c2c:	4602      	mov	r2, r0
  401c2e:	460b      	mov	r3, r1
  401c30:	4640      	mov	r0, r8
  401c32:	4649      	mov	r1, r9
  401c34:	f000 fdd2 	bl	4027dc <__aeabi_dsub>
  401c38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401c3c:	4680      	mov	r8, r0
  401c3e:	4689      	mov	r9, r1
  401c40:	4630      	mov	r0, r6
  401c42:	4639      	mov	r1, r7
  401c44:	f000 fdca 	bl	4027dc <__aeabi_dsub>
  401c48:	4602      	mov	r2, r0
  401c4a:	460b      	mov	r3, r1
  401c4c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401c50:	f000 fdc4 	bl	4027dc <__aeabi_dsub>
  401c54:	4652      	mov	r2, sl
  401c56:	465b      	mov	r3, fp
  401c58:	f000 ff74 	bl	402b44 <__aeabi_dmul>
  401c5c:	4602      	mov	r2, r0
  401c5e:	460b      	mov	r3, r1
  401c60:	4640      	mov	r0, r8
  401c62:	4649      	mov	r1, r9
  401c64:	f000 fdba 	bl	4027dc <__aeabi_dsub>
  401c68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401c6c:	f000 ff6a 	bl	402b44 <__aeabi_dmul>
  401c70:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  401c74:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401c78:	4632      	mov	r2, r6
  401c7a:	463b      	mov	r3, r7
  401c7c:	4630      	mov	r0, r6
  401c7e:	4639      	mov	r1, r7
  401c80:	f000 ff60 	bl	402b44 <__aeabi_dmul>
  401c84:	a378      	add	r3, pc, #480	; (adr r3, 401e68 <__ieee754_pow+0x4e0>)
  401c86:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c8a:	4606      	mov	r6, r0
  401c8c:	460f      	mov	r7, r1
  401c8e:	f000 ff59 	bl	402b44 <__aeabi_dmul>
  401c92:	a377      	add	r3, pc, #476	; (adr r3, 401e70 <__ieee754_pow+0x4e8>)
  401c94:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c98:	f000 fda2 	bl	4027e0 <__adddf3>
  401c9c:	4632      	mov	r2, r6
  401c9e:	463b      	mov	r3, r7
  401ca0:	f000 ff50 	bl	402b44 <__aeabi_dmul>
  401ca4:	a374      	add	r3, pc, #464	; (adr r3, 401e78 <__ieee754_pow+0x4f0>)
  401ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401caa:	f000 fd99 	bl	4027e0 <__adddf3>
  401cae:	4632      	mov	r2, r6
  401cb0:	463b      	mov	r3, r7
  401cb2:	f000 ff47 	bl	402b44 <__aeabi_dmul>
  401cb6:	a372      	add	r3, pc, #456	; (adr r3, 401e80 <__ieee754_pow+0x4f8>)
  401cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cbc:	f000 fd90 	bl	4027e0 <__adddf3>
  401cc0:	4632      	mov	r2, r6
  401cc2:	463b      	mov	r3, r7
  401cc4:	f000 ff3e 	bl	402b44 <__aeabi_dmul>
  401cc8:	a36f      	add	r3, pc, #444	; (adr r3, 401e88 <__ieee754_pow+0x500>)
  401cca:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cce:	f000 fd87 	bl	4027e0 <__adddf3>
  401cd2:	4632      	mov	r2, r6
  401cd4:	463b      	mov	r3, r7
  401cd6:	f000 ff35 	bl	402b44 <__aeabi_dmul>
  401cda:	a36d      	add	r3, pc, #436	; (adr r3, 401e90 <__ieee754_pow+0x508>)
  401cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ce0:	f000 fd7e 	bl	4027e0 <__adddf3>
  401ce4:	4632      	mov	r2, r6
  401ce6:	4680      	mov	r8, r0
  401ce8:	4689      	mov	r9, r1
  401cea:	463b      	mov	r3, r7
  401cec:	4630      	mov	r0, r6
  401cee:	4639      	mov	r1, r7
  401cf0:	f000 ff28 	bl	402b44 <__aeabi_dmul>
  401cf4:	4602      	mov	r2, r0
  401cf6:	460b      	mov	r3, r1
  401cf8:	4640      	mov	r0, r8
  401cfa:	4649      	mov	r1, r9
  401cfc:	f000 ff22 	bl	402b44 <__aeabi_dmul>
  401d00:	4652      	mov	r2, sl
  401d02:	4606      	mov	r6, r0
  401d04:	460f      	mov	r7, r1
  401d06:	465b      	mov	r3, fp
  401d08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401d0c:	f000 fd68 	bl	4027e0 <__adddf3>
  401d10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401d14:	f000 ff16 	bl	402b44 <__aeabi_dmul>
  401d18:	4632      	mov	r2, r6
  401d1a:	463b      	mov	r3, r7
  401d1c:	f000 fd60 	bl	4027e0 <__adddf3>
  401d20:	4652      	mov	r2, sl
  401d22:	4680      	mov	r8, r0
  401d24:	4689      	mov	r9, r1
  401d26:	465b      	mov	r3, fp
  401d28:	4650      	mov	r0, sl
  401d2a:	4659      	mov	r1, fp
  401d2c:	f000 ff0a 	bl	402b44 <__aeabi_dmul>
  401d30:	2200      	movs	r2, #0
  401d32:	4b63      	ldr	r3, [pc, #396]	; (401ec0 <__ieee754_pow+0x538>)
  401d34:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401d38:	f000 fd52 	bl	4027e0 <__adddf3>
  401d3c:	4642      	mov	r2, r8
  401d3e:	464b      	mov	r3, r9
  401d40:	f000 fd4e 	bl	4027e0 <__adddf3>
  401d44:	9802      	ldr	r0, [sp, #8]
  401d46:	460f      	mov	r7, r1
  401d48:	4606      	mov	r6, r0
  401d4a:	4632      	mov	r2, r6
  401d4c:	463b      	mov	r3, r7
  401d4e:	4650      	mov	r0, sl
  401d50:	4659      	mov	r1, fp
  401d52:	f000 fef7 	bl	402b44 <__aeabi_dmul>
  401d56:	2200      	movs	r2, #0
  401d58:	4682      	mov	sl, r0
  401d5a:	468b      	mov	fp, r1
  401d5c:	4b58      	ldr	r3, [pc, #352]	; (401ec0 <__ieee754_pow+0x538>)
  401d5e:	4630      	mov	r0, r6
  401d60:	4639      	mov	r1, r7
  401d62:	f000 fd3b 	bl	4027dc <__aeabi_dsub>
  401d66:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401d6a:	f000 fd37 	bl	4027dc <__aeabi_dsub>
  401d6e:	4602      	mov	r2, r0
  401d70:	460b      	mov	r3, r1
  401d72:	4640      	mov	r0, r8
  401d74:	4649      	mov	r1, r9
  401d76:	f000 fd31 	bl	4027dc <__aeabi_dsub>
  401d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401d7e:	f000 fee1 	bl	402b44 <__aeabi_dmul>
  401d82:	4632      	mov	r2, r6
  401d84:	4680      	mov	r8, r0
  401d86:	4689      	mov	r9, r1
  401d88:	463b      	mov	r3, r7
  401d8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401d8e:	f000 fed9 	bl	402b44 <__aeabi_dmul>
  401d92:	4602      	mov	r2, r0
  401d94:	460b      	mov	r3, r1
  401d96:	4640      	mov	r0, r8
  401d98:	4649      	mov	r1, r9
  401d9a:	f000 fd21 	bl	4027e0 <__adddf3>
  401d9e:	4680      	mov	r8, r0
  401da0:	4689      	mov	r9, r1
  401da2:	4602      	mov	r2, r0
  401da4:	460b      	mov	r3, r1
  401da6:	4650      	mov	r0, sl
  401da8:	4659      	mov	r1, fp
  401daa:	e9cd ab04 	strd	sl, fp, [sp, #16]
  401dae:	f000 fd17 	bl	4027e0 <__adddf3>
  401db2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401db6:	a338      	add	r3, pc, #224	; (adr r3, 401e98 <__ieee754_pow+0x510>)
  401db8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401dbc:	4650      	mov	r0, sl
  401dbe:	460f      	mov	r7, r1
  401dc0:	f000 fec0 	bl	402b44 <__aeabi_dmul>
  401dc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401dcc:	4639      	mov	r1, r7
  401dce:	4650      	mov	r0, sl
  401dd0:	f000 fd04 	bl	4027dc <__aeabi_dsub>
  401dd4:	4602      	mov	r2, r0
  401dd6:	460b      	mov	r3, r1
  401dd8:	4640      	mov	r0, r8
  401dda:	4649      	mov	r1, r9
  401ddc:	f000 fcfe 	bl	4027dc <__aeabi_dsub>
  401de0:	a32f      	add	r3, pc, #188	; (adr r3, 401ea0 <__ieee754_pow+0x518>)
  401de2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401de6:	f000 fead 	bl	402b44 <__aeabi_dmul>
  401dea:	a32f      	add	r3, pc, #188	; (adr r3, 401ea8 <__ieee754_pow+0x520>)
  401dec:	e9d3 2300 	ldrd	r2, r3, [r3]
  401df0:	4680      	mov	r8, r0
  401df2:	4689      	mov	r9, r1
  401df4:	4650      	mov	r0, sl
  401df6:	4639      	mov	r1, r7
  401df8:	f000 fea4 	bl	402b44 <__aeabi_dmul>
  401dfc:	4602      	mov	r2, r0
  401dfe:	460b      	mov	r3, r1
  401e00:	4640      	mov	r0, r8
  401e02:	4649      	mov	r1, r9
  401e04:	f000 fcec 	bl	4027e0 <__adddf3>
  401e08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  401e0c:	f000 fce8 	bl	4027e0 <__adddf3>
  401e10:	4680      	mov	r8, r0
  401e12:	980d      	ldr	r0, [sp, #52]	; 0x34
  401e14:	4689      	mov	r9, r1
  401e16:	f000 fe2f 	bl	402a78 <__aeabi_i2d>
  401e1a:	4642      	mov	r2, r8
  401e1c:	4606      	mov	r6, r0
  401e1e:	460f      	mov	r7, r1
  401e20:	464b      	mov	r3, r9
  401e22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401e26:	f000 fcdb 	bl	4027e0 <__adddf3>
  401e2a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401e2e:	f000 fcd7 	bl	4027e0 <__adddf3>
  401e32:	4632      	mov	r2, r6
  401e34:	463b      	mov	r3, r7
  401e36:	f000 fcd3 	bl	4027e0 <__adddf3>
  401e3a:	4632      	mov	r2, r6
  401e3c:	463b      	mov	r3, r7
  401e3e:	4650      	mov	r0, sl
  401e40:	468b      	mov	fp, r1
  401e42:	f000 fccb 	bl	4027dc <__aeabi_dsub>
  401e46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401e4a:	f000 fcc7 	bl	4027dc <__aeabi_dsub>
  401e4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401e52:	f000 fcc3 	bl	4027dc <__aeabi_dsub>
  401e56:	4602      	mov	r2, r0
  401e58:	460b      	mov	r3, r1
  401e5a:	4640      	mov	r0, r8
  401e5c:	4649      	mov	r1, r9
  401e5e:	f000 fcbd 	bl	4027dc <__aeabi_dsub>
  401e62:	4680      	mov	r8, r0
  401e64:	e02e      	b.n	401ec4 <__ieee754_pow+0x53c>
  401e66:	bf00      	nop
  401e68:	4a454eef 	.word	0x4a454eef
  401e6c:	3fca7e28 	.word	0x3fca7e28
  401e70:	93c9db65 	.word	0x93c9db65
  401e74:	3fcd864a 	.word	0x3fcd864a
  401e78:	a91d4101 	.word	0xa91d4101
  401e7c:	3fd17460 	.word	0x3fd17460
  401e80:	518f264d 	.word	0x518f264d
  401e84:	3fd55555 	.word	0x3fd55555
  401e88:	db6fabff 	.word	0xdb6fabff
  401e8c:	3fdb6db6 	.word	0x3fdb6db6
  401e90:	33333303 	.word	0x33333303
  401e94:	3fe33333 	.word	0x3fe33333
  401e98:	e0000000 	.word	0xe0000000
  401e9c:	3feec709 	.word	0x3feec709
  401ea0:	dc3a03fd 	.word	0xdc3a03fd
  401ea4:	3feec709 	.word	0x3feec709
  401ea8:	145b01f5 	.word	0x145b01f5
  401eac:	be3e2fe0 	.word	0xbe3e2fe0
  401eb0:	43400000 	.word	0x43400000
  401eb4:	0003988e 	.word	0x0003988e
  401eb8:	000bb679 	.word	0x000bb679
  401ebc:	3ff00000 	.word	0x3ff00000
  401ec0:	40080000 	.word	0x40080000
  401ec4:	4689      	mov	r9, r1
  401ec6:	3c01      	subs	r4, #1
  401ec8:	ea54 0305 	orrs.w	r3, r4, r5
  401ecc:	e9dd 0100 	ldrd	r0, r1, [sp]
  401ed0:	bf14      	ite	ne
  401ed2:	4cd9      	ldrne	r4, [pc, #868]	; (402238 <__ieee754_pow+0x8b0>)
  401ed4:	4cd9      	ldreq	r4, [pc, #868]	; (40223c <__ieee754_pow+0x8b4>)
  401ed6:	2300      	movs	r3, #0
  401ed8:	e9cd 3404 	strd	r3, r4, [sp, #16]
  401edc:	4603      	mov	r3, r0
  401ede:	460c      	mov	r4, r1
  401ee0:	e9cd 3402 	strd	r3, r4, [sp, #8]
  401ee4:	2300      	movs	r3, #0
  401ee6:	9302      	str	r3, [sp, #8]
  401ee8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  401eec:	4622      	mov	r2, r4
  401eee:	462b      	mov	r3, r5
  401ef0:	f000 fc74 	bl	4027dc <__aeabi_dsub>
  401ef4:	4652      	mov	r2, sl
  401ef6:	465b      	mov	r3, fp
  401ef8:	f000 fe24 	bl	402b44 <__aeabi_dmul>
  401efc:	e9dd 2300 	ldrd	r2, r3, [sp]
  401f00:	4606      	mov	r6, r0
  401f02:	460f      	mov	r7, r1
  401f04:	4640      	mov	r0, r8
  401f06:	4649      	mov	r1, r9
  401f08:	f000 fe1c 	bl	402b44 <__aeabi_dmul>
  401f0c:	4602      	mov	r2, r0
  401f0e:	460b      	mov	r3, r1
  401f10:	4630      	mov	r0, r6
  401f12:	4639      	mov	r1, r7
  401f14:	f000 fc64 	bl	4027e0 <__adddf3>
  401f18:	4622      	mov	r2, r4
  401f1a:	4680      	mov	r8, r0
  401f1c:	4689      	mov	r9, r1
  401f1e:	462b      	mov	r3, r5
  401f20:	4650      	mov	r0, sl
  401f22:	4659      	mov	r1, fp
  401f24:	e9cd 8900 	strd	r8, r9, [sp]
  401f28:	f000 fe0c 	bl	402b44 <__aeabi_dmul>
  401f2c:	460b      	mov	r3, r1
  401f2e:	4602      	mov	r2, r0
  401f30:	4606      	mov	r6, r0
  401f32:	460f      	mov	r7, r1
  401f34:	4640      	mov	r0, r8
  401f36:	4649      	mov	r1, r9
  401f38:	f000 fc52 	bl	4027e0 <__adddf3>
  401f3c:	4bc0      	ldr	r3, [pc, #768]	; (402240 <__ieee754_pow+0x8b8>)
  401f3e:	4299      	cmp	r1, r3
  401f40:	4604      	mov	r4, r0
  401f42:	460d      	mov	r5, r1
  401f44:	468a      	mov	sl, r1
  401f46:	f340 8116 	ble.w	402176 <__ieee754_pow+0x7ee>
  401f4a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  401f4e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  401f52:	4303      	orrs	r3, r0
  401f54:	f040 81ea 	bne.w	40232c <__ieee754_pow+0x9a4>
  401f58:	a3a3      	add	r3, pc, #652	; (adr r3, 4021e8 <__ieee754_pow+0x860>)
  401f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f5e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401f62:	f000 fc3d 	bl	4027e0 <__adddf3>
  401f66:	4632      	mov	r2, r6
  401f68:	4680      	mov	r8, r0
  401f6a:	4689      	mov	r9, r1
  401f6c:	463b      	mov	r3, r7
  401f6e:	4620      	mov	r0, r4
  401f70:	4629      	mov	r1, r5
  401f72:	f000 fc33 	bl	4027dc <__aeabi_dsub>
  401f76:	4602      	mov	r2, r0
  401f78:	460b      	mov	r3, r1
  401f7a:	4640      	mov	r0, r8
  401f7c:	4649      	mov	r1, r9
  401f7e:	f001 f871 	bl	403064 <__aeabi_dcmpgt>
  401f82:	2800      	cmp	r0, #0
  401f84:	f040 81d2 	bne.w	40232c <__ieee754_pow+0x9a4>
  401f88:	46a8      	mov	r8, r5
  401f8a:	ea4f 5328 	mov.w	r3, r8, asr #20
  401f8e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401f92:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  401f96:	fa42 f303 	asr.w	r3, r2, r3
  401f9a:	4453      	add	r3, sl
  401f9c:	f3c3 520a 	ubfx	r2, r3, #20, #11
  401fa0:	4da8      	ldr	r5, [pc, #672]	; (402244 <__ieee754_pow+0x8bc>)
  401fa2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  401fa6:	4115      	asrs	r5, r2
  401fa8:	f3c3 0413 	ubfx	r4, r3, #0, #20
  401fac:	ea23 0105 	bic.w	r1, r3, r5
  401fb0:	2000      	movs	r0, #0
  401fb2:	f1c2 0b14 	rsb	fp, r2, #20
  401fb6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401fba:	f1ba 0f00 	cmp.w	sl, #0
  401fbe:	4602      	mov	r2, r0
  401fc0:	460b      	mov	r3, r1
  401fc2:	fa44 fb0b 	asr.w	fp, r4, fp
  401fc6:	4630      	mov	r0, r6
  401fc8:	4639      	mov	r1, r7
  401fca:	bfb8      	it	lt
  401fcc:	f1cb 0b00 	rsblt	fp, fp, #0
  401fd0:	f000 fc04 	bl	4027dc <__aeabi_dsub>
  401fd4:	4602      	mov	r2, r0
  401fd6:	460b      	mov	r3, r1
  401fd8:	4606      	mov	r6, r0
  401fda:	460f      	mov	r7, r1
  401fdc:	e9dd 0100 	ldrd	r0, r1, [sp]
  401fe0:	f000 fbfe 	bl	4027e0 <__adddf3>
  401fe4:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  401fe8:	460d      	mov	r5, r1
  401fea:	2400      	movs	r4, #0
  401fec:	a380      	add	r3, pc, #512	; (adr r3, 4021f0 <__ieee754_pow+0x868>)
  401fee:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ff2:	4620      	mov	r0, r4
  401ff4:	4629      	mov	r1, r5
  401ff6:	f000 fda5 	bl	402b44 <__aeabi_dmul>
  401ffa:	4632      	mov	r2, r6
  401ffc:	4680      	mov	r8, r0
  401ffe:	4689      	mov	r9, r1
  402000:	463b      	mov	r3, r7
  402002:	4620      	mov	r0, r4
  402004:	4629      	mov	r1, r5
  402006:	f000 fbe9 	bl	4027dc <__aeabi_dsub>
  40200a:	4602      	mov	r2, r0
  40200c:	460b      	mov	r3, r1
  40200e:	e9dd 0100 	ldrd	r0, r1, [sp]
  402012:	f000 fbe3 	bl	4027dc <__aeabi_dsub>
  402016:	a378      	add	r3, pc, #480	; (adr r3, 4021f8 <__ieee754_pow+0x870>)
  402018:	e9d3 2300 	ldrd	r2, r3, [r3]
  40201c:	f000 fd92 	bl	402b44 <__aeabi_dmul>
  402020:	a377      	add	r3, pc, #476	; (adr r3, 402200 <__ieee754_pow+0x878>)
  402022:	e9d3 2300 	ldrd	r2, r3, [r3]
  402026:	4606      	mov	r6, r0
  402028:	460f      	mov	r7, r1
  40202a:	4620      	mov	r0, r4
  40202c:	4629      	mov	r1, r5
  40202e:	f000 fd89 	bl	402b44 <__aeabi_dmul>
  402032:	4602      	mov	r2, r0
  402034:	460b      	mov	r3, r1
  402036:	4630      	mov	r0, r6
  402038:	4639      	mov	r1, r7
  40203a:	f000 fbd1 	bl	4027e0 <__adddf3>
  40203e:	4606      	mov	r6, r0
  402040:	460f      	mov	r7, r1
  402042:	4602      	mov	r2, r0
  402044:	460b      	mov	r3, r1
  402046:	4640      	mov	r0, r8
  402048:	4649      	mov	r1, r9
  40204a:	f000 fbc9 	bl	4027e0 <__adddf3>
  40204e:	4642      	mov	r2, r8
  402050:	464b      	mov	r3, r9
  402052:	4604      	mov	r4, r0
  402054:	460d      	mov	r5, r1
  402056:	f000 fbc1 	bl	4027dc <__aeabi_dsub>
  40205a:	4602      	mov	r2, r0
  40205c:	460b      	mov	r3, r1
  40205e:	4630      	mov	r0, r6
  402060:	4639      	mov	r1, r7
  402062:	f000 fbbb 	bl	4027dc <__aeabi_dsub>
  402066:	4622      	mov	r2, r4
  402068:	4680      	mov	r8, r0
  40206a:	4689      	mov	r9, r1
  40206c:	462b      	mov	r3, r5
  40206e:	4620      	mov	r0, r4
  402070:	4629      	mov	r1, r5
  402072:	f000 fd67 	bl	402b44 <__aeabi_dmul>
  402076:	a364      	add	r3, pc, #400	; (adr r3, 402208 <__ieee754_pow+0x880>)
  402078:	e9d3 2300 	ldrd	r2, r3, [r3]
  40207c:	4606      	mov	r6, r0
  40207e:	460f      	mov	r7, r1
  402080:	f000 fd60 	bl	402b44 <__aeabi_dmul>
  402084:	a362      	add	r3, pc, #392	; (adr r3, 402210 <__ieee754_pow+0x888>)
  402086:	e9d3 2300 	ldrd	r2, r3, [r3]
  40208a:	f000 fba7 	bl	4027dc <__aeabi_dsub>
  40208e:	4632      	mov	r2, r6
  402090:	463b      	mov	r3, r7
  402092:	f000 fd57 	bl	402b44 <__aeabi_dmul>
  402096:	a360      	add	r3, pc, #384	; (adr r3, 402218 <__ieee754_pow+0x890>)
  402098:	e9d3 2300 	ldrd	r2, r3, [r3]
  40209c:	f000 fba0 	bl	4027e0 <__adddf3>
  4020a0:	4632      	mov	r2, r6
  4020a2:	463b      	mov	r3, r7
  4020a4:	f000 fd4e 	bl	402b44 <__aeabi_dmul>
  4020a8:	a35d      	add	r3, pc, #372	; (adr r3, 402220 <__ieee754_pow+0x898>)
  4020aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020ae:	f000 fb95 	bl	4027dc <__aeabi_dsub>
  4020b2:	4632      	mov	r2, r6
  4020b4:	463b      	mov	r3, r7
  4020b6:	f000 fd45 	bl	402b44 <__aeabi_dmul>
  4020ba:	a35b      	add	r3, pc, #364	; (adr r3, 402228 <__ieee754_pow+0x8a0>)
  4020bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020c0:	f000 fb8e 	bl	4027e0 <__adddf3>
  4020c4:	4632      	mov	r2, r6
  4020c6:	463b      	mov	r3, r7
  4020c8:	f000 fd3c 	bl	402b44 <__aeabi_dmul>
  4020cc:	4602      	mov	r2, r0
  4020ce:	460b      	mov	r3, r1
  4020d0:	4620      	mov	r0, r4
  4020d2:	4629      	mov	r1, r5
  4020d4:	f000 fb82 	bl	4027dc <__aeabi_dsub>
  4020d8:	4606      	mov	r6, r0
  4020da:	460f      	mov	r7, r1
  4020dc:	4602      	mov	r2, r0
  4020de:	460b      	mov	r3, r1
  4020e0:	4620      	mov	r0, r4
  4020e2:	4629      	mov	r1, r5
  4020e4:	f000 fd2e 	bl	402b44 <__aeabi_dmul>
  4020e8:	2200      	movs	r2, #0
  4020ea:	e9cd 0100 	strd	r0, r1, [sp]
  4020ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4020f2:	4630      	mov	r0, r6
  4020f4:	4639      	mov	r1, r7
  4020f6:	f000 fb71 	bl	4027dc <__aeabi_dsub>
  4020fa:	4602      	mov	r2, r0
  4020fc:	460b      	mov	r3, r1
  4020fe:	e9dd 0100 	ldrd	r0, r1, [sp]
  402102:	f000 fe49 	bl	402d98 <__aeabi_ddiv>
  402106:	4642      	mov	r2, r8
  402108:	4606      	mov	r6, r0
  40210a:	460f      	mov	r7, r1
  40210c:	464b      	mov	r3, r9
  40210e:	4620      	mov	r0, r4
  402110:	4629      	mov	r1, r5
  402112:	f000 fd17 	bl	402b44 <__aeabi_dmul>
  402116:	4642      	mov	r2, r8
  402118:	464b      	mov	r3, r9
  40211a:	f000 fb61 	bl	4027e0 <__adddf3>
  40211e:	4602      	mov	r2, r0
  402120:	460b      	mov	r3, r1
  402122:	4630      	mov	r0, r6
  402124:	4639      	mov	r1, r7
  402126:	f000 fb59 	bl	4027dc <__aeabi_dsub>
  40212a:	4622      	mov	r2, r4
  40212c:	462b      	mov	r3, r5
  40212e:	f000 fb55 	bl	4027dc <__aeabi_dsub>
  402132:	4602      	mov	r2, r0
  402134:	460b      	mov	r3, r1
  402136:	2000      	movs	r0, #0
  402138:	493f      	ldr	r1, [pc, #252]	; (402238 <__ieee754_pow+0x8b0>)
  40213a:	f000 fb4f 	bl	4027dc <__aeabi_dsub>
  40213e:	448a      	add	sl, r1
  402140:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  402144:	f2c0 8133 	blt.w	4023ae <__ieee754_pow+0xa26>
  402148:	4651      	mov	r1, sl
  40214a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40214e:	f000 fcf9 	bl	402b44 <__aeabi_dmul>
  402152:	e45b      	b.n	401a0c <__ieee754_pow+0x84>
  402154:	4642      	mov	r2, r8
  402156:	4640      	mov	r0, r8
  402158:	464b      	mov	r3, r9
  40215a:	4649      	mov	r1, r9
  40215c:	f000 fcf2 	bl	402b44 <__aeabi_dmul>
  402160:	e454      	b.n	401a0c <__ieee754_pow+0x84>
  402162:	f1ba 0f00 	cmp.w	sl, #0
  402166:	f6bf ace0 	bge.w	401b2a <__ieee754_pow+0x1a2>
  40216a:	e9dd 3400 	ldrd	r3, r4, [sp]
  40216e:	4618      	mov	r0, r3
  402170:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  402174:	e44a      	b.n	401a0c <__ieee754_pow+0x84>
  402176:	4b34      	ldr	r3, [pc, #208]	; (402248 <__ieee754_pow+0x8c0>)
  402178:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  40217c:	4598      	cmp	r8, r3
  40217e:	f340 80f2 	ble.w	402366 <__ieee754_pow+0x9de>
  402182:	4b32      	ldr	r3, [pc, #200]	; (40224c <__ieee754_pow+0x8c4>)
  402184:	440b      	add	r3, r1
  402186:	4303      	orrs	r3, r0
  402188:	d10c      	bne.n	4021a4 <__ieee754_pow+0x81c>
  40218a:	4632      	mov	r2, r6
  40218c:	463b      	mov	r3, r7
  40218e:	f000 fb25 	bl	4027dc <__aeabi_dsub>
  402192:	4602      	mov	r2, r0
  402194:	460b      	mov	r3, r1
  402196:	e9dd 0100 	ldrd	r0, r1, [sp]
  40219a:	f000 ff4f 	bl	40303c <__aeabi_dcmple>
  40219e:	2800      	cmp	r0, #0
  4021a0:	f43f aef3 	beq.w	401f8a <__ieee754_pow+0x602>
  4021a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4021a8:	a321      	add	r3, pc, #132	; (adr r3, 402230 <__ieee754_pow+0x8a8>)
  4021aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021ae:	f000 fcc9 	bl	402b44 <__aeabi_dmul>
  4021b2:	a31f      	add	r3, pc, #124	; (adr r3, 402230 <__ieee754_pow+0x8a8>)
  4021b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021b8:	f000 fcc4 	bl	402b44 <__aeabi_dmul>
  4021bc:	e426      	b.n	401a0c <__ieee754_pow+0x84>
  4021be:	4602      	mov	r2, r0
  4021c0:	460b      	mov	r3, r1
  4021c2:	2000      	movs	r0, #0
  4021c4:	491c      	ldr	r1, [pc, #112]	; (402238 <__ieee754_pow+0x8b0>)
  4021c6:	f000 fde7 	bl	402d98 <__aeabi_ddiv>
  4021ca:	e43c      	b.n	401a46 <__ieee754_pow+0xbe>
  4021cc:	2200      	movs	r2, #0
  4021ce:	2300      	movs	r3, #0
  4021d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4021d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4021d8:	4b17      	ldr	r3, [pc, #92]	; (402238 <__ieee754_pow+0x8b0>)
  4021da:	2200      	movs	r2, #0
  4021dc:	2700      	movs	r7, #0
  4021de:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4021e2:	e4e6      	b.n	401bb2 <__ieee754_pow+0x22a>
  4021e4:	f3af 8000 	nop.w
  4021e8:	652b82fe 	.word	0x652b82fe
  4021ec:	3c971547 	.word	0x3c971547
  4021f0:	00000000 	.word	0x00000000
  4021f4:	3fe62e43 	.word	0x3fe62e43
  4021f8:	fefa39ef 	.word	0xfefa39ef
  4021fc:	3fe62e42 	.word	0x3fe62e42
  402200:	0ca86c39 	.word	0x0ca86c39
  402204:	be205c61 	.word	0xbe205c61
  402208:	72bea4d0 	.word	0x72bea4d0
  40220c:	3e663769 	.word	0x3e663769
  402210:	c5d26bf1 	.word	0xc5d26bf1
  402214:	3ebbbd41 	.word	0x3ebbbd41
  402218:	af25de2c 	.word	0xaf25de2c
  40221c:	3f11566a 	.word	0x3f11566a
  402220:	16bebd93 	.word	0x16bebd93
  402224:	3f66c16c 	.word	0x3f66c16c
  402228:	5555553e 	.word	0x5555553e
  40222c:	3fc55555 	.word	0x3fc55555
  402230:	c2f8f359 	.word	0xc2f8f359
  402234:	01a56e1f 	.word	0x01a56e1f
  402238:	3ff00000 	.word	0x3ff00000
  40223c:	bff00000 	.word	0xbff00000
  402240:	408fffff 	.word	0x408fffff
  402244:	000fffff 	.word	0x000fffff
  402248:	4090cbff 	.word	0x4090cbff
  40224c:	3f6f3400 	.word	0x3f6f3400
  402250:	4b6b      	ldr	r3, [pc, #428]	; (402400 <__ieee754_pow+0xa78>)
  402252:	429e      	cmp	r6, r3
  402254:	f77f ac66 	ble.w	401b24 <__ieee754_pow+0x19c>
  402258:	4b6a      	ldr	r3, [pc, #424]	; (402404 <__ieee754_pow+0xa7c>)
  40225a:	429e      	cmp	r6, r3
  40225c:	f73f ac13 	bgt.w	401a86 <__ieee754_pow+0xfe>
  402260:	2200      	movs	r2, #0
  402262:	4b68      	ldr	r3, [pc, #416]	; (402404 <__ieee754_pow+0xa7c>)
  402264:	f000 faba 	bl	4027dc <__aeabi_dsub>
  402268:	a357      	add	r3, pc, #348	; (adr r3, 4023c8 <__ieee754_pow+0xa40>)
  40226a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40226e:	4606      	mov	r6, r0
  402270:	460f      	mov	r7, r1
  402272:	f000 fc67 	bl	402b44 <__aeabi_dmul>
  402276:	a356      	add	r3, pc, #344	; (adr r3, 4023d0 <__ieee754_pow+0xa48>)
  402278:	e9d3 2300 	ldrd	r2, r3, [r3]
  40227c:	4680      	mov	r8, r0
  40227e:	4689      	mov	r9, r1
  402280:	4630      	mov	r0, r6
  402282:	4639      	mov	r1, r7
  402284:	f000 fc5e 	bl	402b44 <__aeabi_dmul>
  402288:	2200      	movs	r2, #0
  40228a:	4682      	mov	sl, r0
  40228c:	468b      	mov	fp, r1
  40228e:	4b5e      	ldr	r3, [pc, #376]	; (402408 <__ieee754_pow+0xa80>)
  402290:	4630      	mov	r0, r6
  402292:	4639      	mov	r1, r7
  402294:	f000 fc56 	bl	402b44 <__aeabi_dmul>
  402298:	4602      	mov	r2, r0
  40229a:	460b      	mov	r3, r1
  40229c:	a14e      	add	r1, pc, #312	; (adr r1, 4023d8 <__ieee754_pow+0xa50>)
  40229e:	e9d1 0100 	ldrd	r0, r1, [r1]
  4022a2:	f000 fa9b 	bl	4027dc <__aeabi_dsub>
  4022a6:	4632      	mov	r2, r6
  4022a8:	463b      	mov	r3, r7
  4022aa:	f000 fc4b 	bl	402b44 <__aeabi_dmul>
  4022ae:	4602      	mov	r2, r0
  4022b0:	460b      	mov	r3, r1
  4022b2:	2000      	movs	r0, #0
  4022b4:	4955      	ldr	r1, [pc, #340]	; (40240c <__ieee754_pow+0xa84>)
  4022b6:	f000 fa91 	bl	4027dc <__aeabi_dsub>
  4022ba:	4632      	mov	r2, r6
  4022bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4022c0:	463b      	mov	r3, r7
  4022c2:	4630      	mov	r0, r6
  4022c4:	4639      	mov	r1, r7
  4022c6:	f000 fc3d 	bl	402b44 <__aeabi_dmul>
  4022ca:	4602      	mov	r2, r0
  4022cc:	460b      	mov	r3, r1
  4022ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4022d2:	f000 fc37 	bl	402b44 <__aeabi_dmul>
  4022d6:	a342      	add	r3, pc, #264	; (adr r3, 4023e0 <__ieee754_pow+0xa58>)
  4022d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4022dc:	f000 fc32 	bl	402b44 <__aeabi_dmul>
  4022e0:	4602      	mov	r2, r0
  4022e2:	460b      	mov	r3, r1
  4022e4:	4650      	mov	r0, sl
  4022e6:	4659      	mov	r1, fp
  4022e8:	f000 fa78 	bl	4027dc <__aeabi_dsub>
  4022ec:	4602      	mov	r2, r0
  4022ee:	460b      	mov	r3, r1
  4022f0:	4606      	mov	r6, r0
  4022f2:	460f      	mov	r7, r1
  4022f4:	4640      	mov	r0, r8
  4022f6:	4649      	mov	r1, r9
  4022f8:	f000 fa72 	bl	4027e0 <__adddf3>
  4022fc:	4642      	mov	r2, r8
  4022fe:	464b      	mov	r3, r9
  402300:	2000      	movs	r0, #0
  402302:	4682      	mov	sl, r0
  402304:	468b      	mov	fp, r1
  402306:	f000 fa69 	bl	4027dc <__aeabi_dsub>
  40230a:	4602      	mov	r2, r0
  40230c:	460b      	mov	r3, r1
  40230e:	4630      	mov	r0, r6
  402310:	4639      	mov	r1, r7
  402312:	f000 fa63 	bl	4027dc <__aeabi_dsub>
  402316:	4680      	mov	r8, r0
  402318:	4689      	mov	r9, r1
  40231a:	e5d4      	b.n	401ec6 <__ieee754_pow+0x53e>
  40231c:	4642      	mov	r2, r8
  40231e:	464b      	mov	r3, r9
  402320:	2000      	movs	r0, #0
  402322:	4938      	ldr	r1, [pc, #224]	; (402404 <__ieee754_pow+0xa7c>)
  402324:	f000 fd38 	bl	402d98 <__aeabi_ddiv>
  402328:	f7ff bb70 	b.w	401a0c <__ieee754_pow+0x84>
  40232c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402330:	a32d      	add	r3, pc, #180	; (adr r3, 4023e8 <__ieee754_pow+0xa60>)
  402332:	e9d3 2300 	ldrd	r2, r3, [r3]
  402336:	f000 fc05 	bl	402b44 <__aeabi_dmul>
  40233a:	a32b      	add	r3, pc, #172	; (adr r3, 4023e8 <__ieee754_pow+0xa60>)
  40233c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402340:	f000 fc00 	bl	402b44 <__aeabi_dmul>
  402344:	f7ff bb62 	b.w	401a0c <__ieee754_pow+0x84>
  402348:	f1be 0f00 	cmp.w	lr, #0
  40234c:	f47f ab69 	bne.w	401a22 <__ieee754_pow+0x9a>
  402350:	f1c3 0314 	rsb	r3, r3, #20
  402354:	fa47 f203 	asr.w	r2, r7, r3
  402358:	fa02 f303 	lsl.w	r3, r2, r3
  40235c:	429f      	cmp	r7, r3
  40235e:	d02a      	beq.n	4023b6 <__ieee754_pow+0xa2e>
  402360:	4674      	mov	r4, lr
  402362:	f7ff bb36 	b.w	4019d2 <__ieee754_pow+0x4a>
  402366:	4b29      	ldr	r3, [pc, #164]	; (40240c <__ieee754_pow+0xa84>)
  402368:	4598      	cmp	r8, r3
  40236a:	f73f ae0e 	bgt.w	401f8a <__ieee754_pow+0x602>
  40236e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402372:	4692      	mov	sl, r2
  402374:	4693      	mov	fp, r2
  402376:	e638      	b.n	401fea <__ieee754_pow+0x662>
  402378:	4602      	mov	r2, r0
  40237a:	460b      	mov	r3, r1
  40237c:	f000 fa2e 	bl	4027dc <__aeabi_dsub>
  402380:	4602      	mov	r2, r0
  402382:	460b      	mov	r3, r1
  402384:	f000 fd08 	bl	402d98 <__aeabi_ddiv>
  402388:	f7ff bb40 	b.w	401a0c <__ieee754_pow+0x84>
  40238c:	a318      	add	r3, pc, #96	; (adr r3, 4023f0 <__ieee754_pow+0xa68>)
  40238e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402392:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402396:	a318      	add	r3, pc, #96	; (adr r3, 4023f8 <__ieee754_pow+0xa70>)
  402398:	e9d3 2300 	ldrd	r2, r3, [r3]
  40239c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4023a0:	4b1b      	ldr	r3, [pc, #108]	; (402410 <__ieee754_pow+0xa88>)
  4023a2:	2200      	movs	r2, #0
  4023a4:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  4023a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4023ac:	e401      	b.n	401bb2 <__ieee754_pow+0x22a>
  4023ae:	465a      	mov	r2, fp
  4023b0:	f000 f98a 	bl	4026c8 <scalbn>
  4023b4:	e6c9      	b.n	40214a <__ieee754_pow+0x7c2>
  4023b6:	f002 0201 	and.w	r2, r2, #1
  4023ba:	f1c2 0402 	rsb	r4, r2, #2
  4023be:	f7ff bb08 	b.w	4019d2 <__ieee754_pow+0x4a>
  4023c2:	bf00      	nop
  4023c4:	f3af 8000 	nop.w
  4023c8:	60000000 	.word	0x60000000
  4023cc:	3ff71547 	.word	0x3ff71547
  4023d0:	f85ddf44 	.word	0xf85ddf44
  4023d4:	3e54ae0b 	.word	0x3e54ae0b
  4023d8:	55555555 	.word	0x55555555
  4023dc:	3fd55555 	.word	0x3fd55555
  4023e0:	652b82fe 	.word	0x652b82fe
  4023e4:	3ff71547 	.word	0x3ff71547
  4023e8:	8800759c 	.word	0x8800759c
  4023ec:	7e37e43c 	.word	0x7e37e43c
  4023f0:	40000000 	.word	0x40000000
  4023f4:	3fe2b803 	.word	0x3fe2b803
  4023f8:	43cfd006 	.word	0x43cfd006
  4023fc:	3e4cfdeb 	.word	0x3e4cfdeb
  402400:	3feffffe 	.word	0x3feffffe
  402404:	3ff00000 	.word	0x3ff00000
  402408:	3fd00000 	.word	0x3fd00000
  40240c:	3fe00000 	.word	0x3fe00000
  402410:	3ff80000 	.word	0x3ff80000

00402414 <__ieee754_sqrt>:
  402414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402418:	4f5b      	ldr	r7, [pc, #364]	; (402588 <__ieee754_sqrt+0x174>)
  40241a:	438f      	bics	r7, r1
  40241c:	4605      	mov	r5, r0
  40241e:	460c      	mov	r4, r1
  402420:	f000 8092 	beq.w	402548 <__ieee754_sqrt+0x134>
  402424:	2900      	cmp	r1, #0
  402426:	460b      	mov	r3, r1
  402428:	4602      	mov	r2, r0
  40242a:	dd6f      	ble.n	40250c <__ieee754_sqrt+0xf8>
  40242c:	150f      	asrs	r7, r1, #20
  40242e:	d07b      	beq.n	402528 <__ieee754_sqrt+0x114>
  402430:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  402434:	f3c3 0313 	ubfx	r3, r3, #0, #20
  402438:	07f8      	lsls	r0, r7, #31
  40243a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40243e:	d45c      	bmi.n	4024fa <__ieee754_sqrt+0xe6>
  402440:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  402444:	2600      	movs	r6, #0
  402446:	440b      	add	r3, r1
  402448:	107f      	asrs	r7, r7, #1
  40244a:	0052      	lsls	r2, r2, #1
  40244c:	46b6      	mov	lr, r6
  40244e:	2016      	movs	r0, #22
  402450:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402454:	eb0e 0401 	add.w	r4, lr, r1
  402458:	429c      	cmp	r4, r3
  40245a:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40245e:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402462:	dc03      	bgt.n	40246c <__ieee754_sqrt+0x58>
  402464:	1b1b      	subs	r3, r3, r4
  402466:	eb04 0e01 	add.w	lr, r4, r1
  40246a:	440e      	add	r6, r1
  40246c:	3801      	subs	r0, #1
  40246e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  402472:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402476:	d1ed      	bne.n	402454 <__ieee754_sqrt+0x40>
  402478:	4684      	mov	ip, r0
  40247a:	2420      	movs	r4, #32
  40247c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402480:	e009      	b.n	402496 <__ieee754_sqrt+0x82>
  402482:	d020      	beq.n	4024c6 <__ieee754_sqrt+0xb2>
  402484:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  402488:	3c01      	subs	r4, #1
  40248a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40248e:	442b      	add	r3, r5
  402490:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402494:	d020      	beq.n	4024d8 <__ieee754_sqrt+0xc4>
  402496:	4573      	cmp	r3, lr
  402498:	eb01 050c 	add.w	r5, r1, ip
  40249c:	ddf1      	ble.n	402482 <__ieee754_sqrt+0x6e>
  40249e:	2d00      	cmp	r5, #0
  4024a0:	eb05 0c01 	add.w	ip, r5, r1
  4024a4:	db09      	blt.n	4024ba <__ieee754_sqrt+0xa6>
  4024a6:	46f0      	mov	r8, lr
  4024a8:	4295      	cmp	r5, r2
  4024aa:	eba3 030e 	sub.w	r3, r3, lr
  4024ae:	d900      	bls.n	4024b2 <__ieee754_sqrt+0x9e>
  4024b0:	3b01      	subs	r3, #1
  4024b2:	1b52      	subs	r2, r2, r5
  4024b4:	4408      	add	r0, r1
  4024b6:	46c6      	mov	lr, r8
  4024b8:	e7e4      	b.n	402484 <__ieee754_sqrt+0x70>
  4024ba:	f1bc 0f00 	cmp.w	ip, #0
  4024be:	dbf2      	blt.n	4024a6 <__ieee754_sqrt+0x92>
  4024c0:	f10e 0801 	add.w	r8, lr, #1
  4024c4:	e7f0      	b.n	4024a8 <__ieee754_sqrt+0x94>
  4024c6:	4295      	cmp	r5, r2
  4024c8:	d8dc      	bhi.n	402484 <__ieee754_sqrt+0x70>
  4024ca:	2d00      	cmp	r5, #0
  4024cc:	eb05 0c01 	add.w	ip, r5, r1
  4024d0:	db44      	blt.n	40255c <__ieee754_sqrt+0x148>
  4024d2:	4698      	mov	r8, r3
  4024d4:	2300      	movs	r3, #0
  4024d6:	e7ec      	b.n	4024b2 <__ieee754_sqrt+0x9e>
  4024d8:	4313      	orrs	r3, r2
  4024da:	d113      	bne.n	402504 <__ieee754_sqrt+0xf0>
  4024dc:	0840      	lsrs	r0, r0, #1
  4024de:	1073      	asrs	r3, r6, #1
  4024e0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4024e4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4024e8:	07f2      	lsls	r2, r6, #31
  4024ea:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4024ee:	bf48      	it	mi
  4024f0:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4024f4:	4649      	mov	r1, r9
  4024f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4024fa:	005b      	lsls	r3, r3, #1
  4024fc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  402500:	0052      	lsls	r2, r2, #1
  402502:	e79d      	b.n	402440 <__ieee754_sqrt+0x2c>
  402504:	1c41      	adds	r1, r0, #1
  402506:	d02d      	beq.n	402564 <__ieee754_sqrt+0x150>
  402508:	3001      	adds	r0, #1
  40250a:	e7e7      	b.n	4024dc <__ieee754_sqrt+0xc8>
  40250c:	4606      	mov	r6, r0
  40250e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  402512:	433e      	orrs	r6, r7
  402514:	d0ef      	beq.n	4024f6 <__ieee754_sqrt+0xe2>
  402516:	bb69      	cbnz	r1, 402574 <__ieee754_sqrt+0x160>
  402518:	460f      	mov	r7, r1
  40251a:	0ad3      	lsrs	r3, r2, #11
  40251c:	3f15      	subs	r7, #21
  40251e:	0552      	lsls	r2, r2, #21
  402520:	2b00      	cmp	r3, #0
  402522:	d0fa      	beq.n	40251a <__ieee754_sqrt+0x106>
  402524:	02de      	lsls	r6, r3, #11
  402526:	d420      	bmi.n	40256a <__ieee754_sqrt+0x156>
  402528:	2400      	movs	r4, #0
  40252a:	e000      	b.n	40252e <__ieee754_sqrt+0x11a>
  40252c:	4604      	mov	r4, r0
  40252e:	005b      	lsls	r3, r3, #1
  402530:	02dd      	lsls	r5, r3, #11
  402532:	f104 0001 	add.w	r0, r4, #1
  402536:	d5f9      	bpl.n	40252c <__ieee754_sqrt+0x118>
  402538:	f1c0 0120 	rsb	r1, r0, #32
  40253c:	fa22 f101 	lsr.w	r1, r2, r1
  402540:	430b      	orrs	r3, r1
  402542:	1b3f      	subs	r7, r7, r4
  402544:	4082      	lsls	r2, r0
  402546:	e773      	b.n	402430 <__ieee754_sqrt+0x1c>
  402548:	4602      	mov	r2, r0
  40254a:	460b      	mov	r3, r1
  40254c:	f000 fafa 	bl	402b44 <__aeabi_dmul>
  402550:	462a      	mov	r2, r5
  402552:	4623      	mov	r3, r4
  402554:	f000 f944 	bl	4027e0 <__adddf3>
  402558:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40255c:	f1bc 0f00 	cmp.w	ip, #0
  402560:	daae      	bge.n	4024c0 <__ieee754_sqrt+0xac>
  402562:	e7b6      	b.n	4024d2 <__ieee754_sqrt+0xbe>
  402564:	3601      	adds	r6, #1
  402566:	4620      	mov	r0, r4
  402568:	e7b9      	b.n	4024de <__ieee754_sqrt+0xca>
  40256a:	2000      	movs	r0, #0
  40256c:	2120      	movs	r1, #32
  40256e:	f04f 34ff 	mov.w	r4, #4294967295
  402572:	e7e3      	b.n	40253c <__ieee754_sqrt+0x128>
  402574:	4602      	mov	r2, r0
  402576:	460b      	mov	r3, r1
  402578:	f000 f930 	bl	4027dc <__aeabi_dsub>
  40257c:	4602      	mov	r2, r0
  40257e:	460b      	mov	r3, r1
  402580:	f000 fc0a 	bl	402d98 <__aeabi_ddiv>
  402584:	e7b7      	b.n	4024f6 <__ieee754_sqrt+0xe2>
  402586:	bf00      	nop
  402588:	7ff00000 	.word	0x7ff00000

0040258c <fabs>:
  40258c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402590:	4770      	bx	lr
  402592:	bf00      	nop

00402594 <finite>:
  402594:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  402598:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  40259c:	0fc0      	lsrs	r0, r0, #31
  40259e:	4770      	bx	lr

004025a0 <matherr>:
  4025a0:	2000      	movs	r0, #0
  4025a2:	4770      	bx	lr

004025a4 <nan>:
  4025a4:	2000      	movs	r0, #0
  4025a6:	4901      	ldr	r1, [pc, #4]	; (4025ac <nan+0x8>)
  4025a8:	4770      	bx	lr
  4025aa:	bf00      	nop
  4025ac:	7ff80000 	.word	0x7ff80000

004025b0 <rint>:
  4025b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4025b2:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  4025b6:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  4025ba:	2e13      	cmp	r6, #19
  4025bc:	b083      	sub	sp, #12
  4025be:	4602      	mov	r2, r0
  4025c0:	460b      	mov	r3, r1
  4025c2:	460c      	mov	r4, r1
  4025c4:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  4025c8:	4607      	mov	r7, r0
  4025ca:	dc2e      	bgt.n	40262a <rint+0x7a>
  4025cc:	2e00      	cmp	r6, #0
  4025ce:	db49      	blt.n	402664 <rint+0xb4>
  4025d0:	493a      	ldr	r1, [pc, #232]	; (4026bc <rint+0x10c>)
  4025d2:	4131      	asrs	r1, r6
  4025d4:	ea03 0001 	and.w	r0, r3, r1
  4025d8:	4310      	orrs	r0, r2
  4025da:	d02b      	beq.n	402634 <rint+0x84>
  4025dc:	0849      	lsrs	r1, r1, #1
  4025de:	400b      	ands	r3, r1
  4025e0:	ea53 0702 	orrs.w	r7, r3, r2
  4025e4:	d00c      	beq.n	402600 <rint+0x50>
  4025e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4025ea:	2e13      	cmp	r6, #19
  4025ec:	ea24 0101 	bic.w	r1, r4, r1
  4025f0:	fa43 f406 	asr.w	r4, r3, r6
  4025f4:	ea44 0401 	orr.w	r4, r4, r1
  4025f8:	bf0c      	ite	eq
  4025fa:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  4025fe:	2700      	movne	r7, #0
  402600:	4b2f      	ldr	r3, [pc, #188]	; (4026c0 <rint+0x110>)
  402602:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  402606:	4621      	mov	r1, r4
  402608:	e9d5 4500 	ldrd	r4, r5, [r5]
  40260c:	4638      	mov	r0, r7
  40260e:	4622      	mov	r2, r4
  402610:	462b      	mov	r3, r5
  402612:	f000 f8e5 	bl	4027e0 <__adddf3>
  402616:	e9cd 0100 	strd	r0, r1, [sp]
  40261a:	4622      	mov	r2, r4
  40261c:	462b      	mov	r3, r5
  40261e:	e9dd 0100 	ldrd	r0, r1, [sp]
  402622:	f000 f8db 	bl	4027dc <__aeabi_dsub>
  402626:	b003      	add	sp, #12
  402628:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40262a:	2e33      	cmp	r6, #51	; 0x33
  40262c:	dd06      	ble.n	40263c <rint+0x8c>
  40262e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  402632:	d040      	beq.n	4026b6 <rint+0x106>
  402634:	4610      	mov	r0, r2
  402636:	4619      	mov	r1, r3
  402638:	b003      	add	sp, #12
  40263a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40263c:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  402640:	f04f 31ff 	mov.w	r1, #4294967295
  402644:	fa21 f10e 	lsr.w	r1, r1, lr
  402648:	4208      	tst	r0, r1
  40264a:	d0f3      	beq.n	402634 <rint+0x84>
  40264c:	0849      	lsrs	r1, r1, #1
  40264e:	4208      	tst	r0, r1
  402650:	d0d6      	beq.n	402600 <rint+0x50>
  402652:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  402656:	ea20 0101 	bic.w	r1, r0, r1
  40265a:	fa43 fe0e 	asr.w	lr, r3, lr
  40265e:	ea4e 0701 	orr.w	r7, lr, r1
  402662:	e7cd      	b.n	402600 <rint+0x50>
  402664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402668:	4301      	orrs	r1, r0
  40266a:	d0e3      	beq.n	402634 <rint+0x84>
  40266c:	f3c3 0113 	ubfx	r1, r3, #0, #20
  402670:	4e13      	ldr	r6, [pc, #76]	; (4026c0 <rint+0x110>)
  402672:	4301      	orrs	r1, r0
  402674:	f1c1 0c00 	rsb	ip, r1, #0
  402678:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  40267c:	e9d6 6700 	ldrd	r6, r7, [r6]
  402680:	ea4c 0c01 	orr.w	ip, ip, r1
  402684:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  402688:	0c5c      	lsrs	r4, r3, #17
  40268a:	0464      	lsls	r4, r4, #17
  40268c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  402690:	ea43 0104 	orr.w	r1, r3, r4
  402694:	4632      	mov	r2, r6
  402696:	463b      	mov	r3, r7
  402698:	f000 f8a2 	bl	4027e0 <__adddf3>
  40269c:	e9cd 0100 	strd	r0, r1, [sp]
  4026a0:	4632      	mov	r2, r6
  4026a2:	463b      	mov	r3, r7
  4026a4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4026a8:	f000 f898 	bl	4027dc <__aeabi_dsub>
  4026ac:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4026b0:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  4026b4:	e7c0      	b.n	402638 <rint+0x88>
  4026b6:	f000 f893 	bl	4027e0 <__adddf3>
  4026ba:	e7bd      	b.n	402638 <rint+0x88>
  4026bc:	000fffff 	.word	0x000fffff
  4026c0:	00403768 	.word	0x00403768
  4026c4:	00000000 	.word	0x00000000

004026c8 <scalbn>:
  4026c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026ca:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4026ce:	4604      	mov	r4, r0
  4026d0:	460d      	mov	r5, r1
  4026d2:	460b      	mov	r3, r1
  4026d4:	4617      	mov	r7, r2
  4026d6:	bb0e      	cbnz	r6, 40271c <scalbn+0x54>
  4026d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4026dc:	4303      	orrs	r3, r0
  4026de:	4686      	mov	lr, r0
  4026e0:	d025      	beq.n	40272e <scalbn+0x66>
  4026e2:	2200      	movs	r2, #0
  4026e4:	4b34      	ldr	r3, [pc, #208]	; (4027b8 <scalbn+0xf0>)
  4026e6:	f000 fa2d 	bl	402b44 <__aeabi_dmul>
  4026ea:	4a34      	ldr	r2, [pc, #208]	; (4027bc <scalbn+0xf4>)
  4026ec:	4297      	cmp	r7, r2
  4026ee:	4604      	mov	r4, r0
  4026f0:	460d      	mov	r5, r1
  4026f2:	460b      	mov	r3, r1
  4026f4:	db2a      	blt.n	40274c <scalbn+0x84>
  4026f6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4026fa:	3e36      	subs	r6, #54	; 0x36
  4026fc:	443e      	add	r6, r7
  4026fe:	f240 72fe 	movw	r2, #2046	; 0x7fe
  402702:	4296      	cmp	r6, r2
  402704:	dc28      	bgt.n	402758 <scalbn+0x90>
  402706:	2e00      	cmp	r6, #0
  402708:	dd12      	ble.n	402730 <scalbn+0x68>
  40270a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40270e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402712:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402716:	4620      	mov	r0, r4
  402718:	4629      	mov	r1, r5
  40271a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40271c:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402720:	4296      	cmp	r6, r2
  402722:	d1eb      	bne.n	4026fc <scalbn+0x34>
  402724:	4602      	mov	r2, r0
  402726:	460b      	mov	r3, r1
  402728:	f000 f85a 	bl	4027e0 <__adddf3>
  40272c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40272e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402730:	f116 0f35 	cmn.w	r6, #53	; 0x35
  402734:	da1d      	bge.n	402772 <scalbn+0xaa>
  402736:	f24c 3350 	movw	r3, #50000	; 0xc350
  40273a:	429f      	cmp	r7, r3
  40273c:	4622      	mov	r2, r4
  40273e:	462b      	mov	r3, r5
  402740:	dc25      	bgt.n	40278e <scalbn+0xc6>
  402742:	a119      	add	r1, pc, #100	; (adr r1, 4027a8 <scalbn+0xe0>)
  402744:	e9d1 0100 	ldrd	r0, r1, [r1]
  402748:	f000 f83c 	bl	4027c4 <copysign>
  40274c:	a316      	add	r3, pc, #88	; (adr r3, 4027a8 <scalbn+0xe0>)
  40274e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402752:	f000 f9f7 	bl	402b44 <__aeabi_dmul>
  402756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402758:	4622      	mov	r2, r4
  40275a:	462b      	mov	r3, r5
  40275c:	a114      	add	r1, pc, #80	; (adr r1, 4027b0 <scalbn+0xe8>)
  40275e:	e9d1 0100 	ldrd	r0, r1, [r1]
  402762:	f000 f82f 	bl	4027c4 <copysign>
  402766:	a312      	add	r3, pc, #72	; (adr r3, 4027b0 <scalbn+0xe8>)
  402768:	e9d3 2300 	ldrd	r2, r3, [r3]
  40276c:	f000 f9ea 	bl	402b44 <__aeabi_dmul>
  402770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402772:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402776:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40277a:	3636      	adds	r6, #54	; 0x36
  40277c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402780:	4620      	mov	r0, r4
  402782:	4629      	mov	r1, r5
  402784:	2200      	movs	r2, #0
  402786:	4b0e      	ldr	r3, [pc, #56]	; (4027c0 <scalbn+0xf8>)
  402788:	f000 f9dc 	bl	402b44 <__aeabi_dmul>
  40278c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40278e:	a108      	add	r1, pc, #32	; (adr r1, 4027b0 <scalbn+0xe8>)
  402790:	e9d1 0100 	ldrd	r0, r1, [r1]
  402794:	f000 f816 	bl	4027c4 <copysign>
  402798:	a305      	add	r3, pc, #20	; (adr r3, 4027b0 <scalbn+0xe8>)
  40279a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40279e:	f000 f9d1 	bl	402b44 <__aeabi_dmul>
  4027a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027a4:	f3af 8000 	nop.w
  4027a8:	c2f8f359 	.word	0xc2f8f359
  4027ac:	01a56e1f 	.word	0x01a56e1f
  4027b0:	8800759c 	.word	0x8800759c
  4027b4:	7e37e43c 	.word	0x7e37e43c
  4027b8:	43500000 	.word	0x43500000
  4027bc:	ffff3cb0 	.word	0xffff3cb0
  4027c0:	3c900000 	.word	0x3c900000

004027c4 <copysign>:
  4027c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4027c8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4027cc:	ea42 0103 	orr.w	r1, r2, r3
  4027d0:	4770      	bx	lr
  4027d2:	bf00      	nop

004027d4 <__aeabi_drsub>:
  4027d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4027d8:	e002      	b.n	4027e0 <__adddf3>
  4027da:	bf00      	nop

004027dc <__aeabi_dsub>:
  4027dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004027e0 <__adddf3>:
  4027e0:	b530      	push	{r4, r5, lr}
  4027e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4027e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4027ea:	ea94 0f05 	teq	r4, r5
  4027ee:	bf08      	it	eq
  4027f0:	ea90 0f02 	teqeq	r0, r2
  4027f4:	bf1f      	itttt	ne
  4027f6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4027fa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4027fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402802:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402806:	f000 80e2 	beq.w	4029ce <__adddf3+0x1ee>
  40280a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40280e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402812:	bfb8      	it	lt
  402814:	426d      	neglt	r5, r5
  402816:	dd0c      	ble.n	402832 <__adddf3+0x52>
  402818:	442c      	add	r4, r5
  40281a:	ea80 0202 	eor.w	r2, r0, r2
  40281e:	ea81 0303 	eor.w	r3, r1, r3
  402822:	ea82 0000 	eor.w	r0, r2, r0
  402826:	ea83 0101 	eor.w	r1, r3, r1
  40282a:	ea80 0202 	eor.w	r2, r0, r2
  40282e:	ea81 0303 	eor.w	r3, r1, r3
  402832:	2d36      	cmp	r5, #54	; 0x36
  402834:	bf88      	it	hi
  402836:	bd30      	pophi	{r4, r5, pc}
  402838:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40283c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402840:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402844:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402848:	d002      	beq.n	402850 <__adddf3+0x70>
  40284a:	4240      	negs	r0, r0
  40284c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402850:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402854:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402858:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40285c:	d002      	beq.n	402864 <__adddf3+0x84>
  40285e:	4252      	negs	r2, r2
  402860:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402864:	ea94 0f05 	teq	r4, r5
  402868:	f000 80a7 	beq.w	4029ba <__adddf3+0x1da>
  40286c:	f1a4 0401 	sub.w	r4, r4, #1
  402870:	f1d5 0e20 	rsbs	lr, r5, #32
  402874:	db0d      	blt.n	402892 <__adddf3+0xb2>
  402876:	fa02 fc0e 	lsl.w	ip, r2, lr
  40287a:	fa22 f205 	lsr.w	r2, r2, r5
  40287e:	1880      	adds	r0, r0, r2
  402880:	f141 0100 	adc.w	r1, r1, #0
  402884:	fa03 f20e 	lsl.w	r2, r3, lr
  402888:	1880      	adds	r0, r0, r2
  40288a:	fa43 f305 	asr.w	r3, r3, r5
  40288e:	4159      	adcs	r1, r3
  402890:	e00e      	b.n	4028b0 <__adddf3+0xd0>
  402892:	f1a5 0520 	sub.w	r5, r5, #32
  402896:	f10e 0e20 	add.w	lr, lr, #32
  40289a:	2a01      	cmp	r2, #1
  40289c:	fa03 fc0e 	lsl.w	ip, r3, lr
  4028a0:	bf28      	it	cs
  4028a2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4028a6:	fa43 f305 	asr.w	r3, r3, r5
  4028aa:	18c0      	adds	r0, r0, r3
  4028ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4028b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4028b4:	d507      	bpl.n	4028c6 <__adddf3+0xe6>
  4028b6:	f04f 0e00 	mov.w	lr, #0
  4028ba:	f1dc 0c00 	rsbs	ip, ip, #0
  4028be:	eb7e 0000 	sbcs.w	r0, lr, r0
  4028c2:	eb6e 0101 	sbc.w	r1, lr, r1
  4028c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4028ca:	d31b      	bcc.n	402904 <__adddf3+0x124>
  4028cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4028d0:	d30c      	bcc.n	4028ec <__adddf3+0x10c>
  4028d2:	0849      	lsrs	r1, r1, #1
  4028d4:	ea5f 0030 	movs.w	r0, r0, rrx
  4028d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4028dc:	f104 0401 	add.w	r4, r4, #1
  4028e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4028e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4028e8:	f080 809a 	bcs.w	402a20 <__adddf3+0x240>
  4028ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4028f0:	bf08      	it	eq
  4028f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4028f6:	f150 0000 	adcs.w	r0, r0, #0
  4028fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4028fe:	ea41 0105 	orr.w	r1, r1, r5
  402902:	bd30      	pop	{r4, r5, pc}
  402904:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402908:	4140      	adcs	r0, r0
  40290a:	eb41 0101 	adc.w	r1, r1, r1
  40290e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402912:	f1a4 0401 	sub.w	r4, r4, #1
  402916:	d1e9      	bne.n	4028ec <__adddf3+0x10c>
  402918:	f091 0f00 	teq	r1, #0
  40291c:	bf04      	itt	eq
  40291e:	4601      	moveq	r1, r0
  402920:	2000      	moveq	r0, #0
  402922:	fab1 f381 	clz	r3, r1
  402926:	bf08      	it	eq
  402928:	3320      	addeq	r3, #32
  40292a:	f1a3 030b 	sub.w	r3, r3, #11
  40292e:	f1b3 0220 	subs.w	r2, r3, #32
  402932:	da0c      	bge.n	40294e <__adddf3+0x16e>
  402934:	320c      	adds	r2, #12
  402936:	dd08      	ble.n	40294a <__adddf3+0x16a>
  402938:	f102 0c14 	add.w	ip, r2, #20
  40293c:	f1c2 020c 	rsb	r2, r2, #12
  402940:	fa01 f00c 	lsl.w	r0, r1, ip
  402944:	fa21 f102 	lsr.w	r1, r1, r2
  402948:	e00c      	b.n	402964 <__adddf3+0x184>
  40294a:	f102 0214 	add.w	r2, r2, #20
  40294e:	bfd8      	it	le
  402950:	f1c2 0c20 	rsble	ip, r2, #32
  402954:	fa01 f102 	lsl.w	r1, r1, r2
  402958:	fa20 fc0c 	lsr.w	ip, r0, ip
  40295c:	bfdc      	itt	le
  40295e:	ea41 010c 	orrle.w	r1, r1, ip
  402962:	4090      	lslle	r0, r2
  402964:	1ae4      	subs	r4, r4, r3
  402966:	bfa2      	ittt	ge
  402968:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40296c:	4329      	orrge	r1, r5
  40296e:	bd30      	popge	{r4, r5, pc}
  402970:	ea6f 0404 	mvn.w	r4, r4
  402974:	3c1f      	subs	r4, #31
  402976:	da1c      	bge.n	4029b2 <__adddf3+0x1d2>
  402978:	340c      	adds	r4, #12
  40297a:	dc0e      	bgt.n	40299a <__adddf3+0x1ba>
  40297c:	f104 0414 	add.w	r4, r4, #20
  402980:	f1c4 0220 	rsb	r2, r4, #32
  402984:	fa20 f004 	lsr.w	r0, r0, r4
  402988:	fa01 f302 	lsl.w	r3, r1, r2
  40298c:	ea40 0003 	orr.w	r0, r0, r3
  402990:	fa21 f304 	lsr.w	r3, r1, r4
  402994:	ea45 0103 	orr.w	r1, r5, r3
  402998:	bd30      	pop	{r4, r5, pc}
  40299a:	f1c4 040c 	rsb	r4, r4, #12
  40299e:	f1c4 0220 	rsb	r2, r4, #32
  4029a2:	fa20 f002 	lsr.w	r0, r0, r2
  4029a6:	fa01 f304 	lsl.w	r3, r1, r4
  4029aa:	ea40 0003 	orr.w	r0, r0, r3
  4029ae:	4629      	mov	r1, r5
  4029b0:	bd30      	pop	{r4, r5, pc}
  4029b2:	fa21 f004 	lsr.w	r0, r1, r4
  4029b6:	4629      	mov	r1, r5
  4029b8:	bd30      	pop	{r4, r5, pc}
  4029ba:	f094 0f00 	teq	r4, #0
  4029be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4029c2:	bf06      	itte	eq
  4029c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4029c8:	3401      	addeq	r4, #1
  4029ca:	3d01      	subne	r5, #1
  4029cc:	e74e      	b.n	40286c <__adddf3+0x8c>
  4029ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4029d2:	bf18      	it	ne
  4029d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4029d8:	d029      	beq.n	402a2e <__adddf3+0x24e>
  4029da:	ea94 0f05 	teq	r4, r5
  4029de:	bf08      	it	eq
  4029e0:	ea90 0f02 	teqeq	r0, r2
  4029e4:	d005      	beq.n	4029f2 <__adddf3+0x212>
  4029e6:	ea54 0c00 	orrs.w	ip, r4, r0
  4029ea:	bf04      	itt	eq
  4029ec:	4619      	moveq	r1, r3
  4029ee:	4610      	moveq	r0, r2
  4029f0:	bd30      	pop	{r4, r5, pc}
  4029f2:	ea91 0f03 	teq	r1, r3
  4029f6:	bf1e      	ittt	ne
  4029f8:	2100      	movne	r1, #0
  4029fa:	2000      	movne	r0, #0
  4029fc:	bd30      	popne	{r4, r5, pc}
  4029fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402a02:	d105      	bne.n	402a10 <__adddf3+0x230>
  402a04:	0040      	lsls	r0, r0, #1
  402a06:	4149      	adcs	r1, r1
  402a08:	bf28      	it	cs
  402a0a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402a0e:	bd30      	pop	{r4, r5, pc}
  402a10:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402a14:	bf3c      	itt	cc
  402a16:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402a1a:	bd30      	popcc	{r4, r5, pc}
  402a1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402a20:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402a24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402a28:	f04f 0000 	mov.w	r0, #0
  402a2c:	bd30      	pop	{r4, r5, pc}
  402a2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402a32:	bf1a      	itte	ne
  402a34:	4619      	movne	r1, r3
  402a36:	4610      	movne	r0, r2
  402a38:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402a3c:	bf1c      	itt	ne
  402a3e:	460b      	movne	r3, r1
  402a40:	4602      	movne	r2, r0
  402a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402a46:	bf06      	itte	eq
  402a48:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402a4c:	ea91 0f03 	teqeq	r1, r3
  402a50:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402a54:	bd30      	pop	{r4, r5, pc}
  402a56:	bf00      	nop

00402a58 <__aeabi_ui2d>:
  402a58:	f090 0f00 	teq	r0, #0
  402a5c:	bf04      	itt	eq
  402a5e:	2100      	moveq	r1, #0
  402a60:	4770      	bxeq	lr
  402a62:	b530      	push	{r4, r5, lr}
  402a64:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402a68:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402a6c:	f04f 0500 	mov.w	r5, #0
  402a70:	f04f 0100 	mov.w	r1, #0
  402a74:	e750      	b.n	402918 <__adddf3+0x138>
  402a76:	bf00      	nop

00402a78 <__aeabi_i2d>:
  402a78:	f090 0f00 	teq	r0, #0
  402a7c:	bf04      	itt	eq
  402a7e:	2100      	moveq	r1, #0
  402a80:	4770      	bxeq	lr
  402a82:	b530      	push	{r4, r5, lr}
  402a84:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402a88:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402a8c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402a90:	bf48      	it	mi
  402a92:	4240      	negmi	r0, r0
  402a94:	f04f 0100 	mov.w	r1, #0
  402a98:	e73e      	b.n	402918 <__adddf3+0x138>
  402a9a:	bf00      	nop

00402a9c <__aeabi_f2d>:
  402a9c:	0042      	lsls	r2, r0, #1
  402a9e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402aa2:	ea4f 0131 	mov.w	r1, r1, rrx
  402aa6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402aaa:	bf1f      	itttt	ne
  402aac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402ab0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402ab4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402ab8:	4770      	bxne	lr
  402aba:	f092 0f00 	teq	r2, #0
  402abe:	bf14      	ite	ne
  402ac0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402ac4:	4770      	bxeq	lr
  402ac6:	b530      	push	{r4, r5, lr}
  402ac8:	f44f 7460 	mov.w	r4, #896	; 0x380
  402acc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402ad0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ad4:	e720      	b.n	402918 <__adddf3+0x138>
  402ad6:	bf00      	nop

00402ad8 <__aeabi_ul2d>:
  402ad8:	ea50 0201 	orrs.w	r2, r0, r1
  402adc:	bf08      	it	eq
  402ade:	4770      	bxeq	lr
  402ae0:	b530      	push	{r4, r5, lr}
  402ae2:	f04f 0500 	mov.w	r5, #0
  402ae6:	e00a      	b.n	402afe <__aeabi_l2d+0x16>

00402ae8 <__aeabi_l2d>:
  402ae8:	ea50 0201 	orrs.w	r2, r0, r1
  402aec:	bf08      	it	eq
  402aee:	4770      	bxeq	lr
  402af0:	b530      	push	{r4, r5, lr}
  402af2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402af6:	d502      	bpl.n	402afe <__aeabi_l2d+0x16>
  402af8:	4240      	negs	r0, r0
  402afa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402afe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402b02:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402b06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402b0a:	f43f aedc 	beq.w	4028c6 <__adddf3+0xe6>
  402b0e:	f04f 0203 	mov.w	r2, #3
  402b12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402b16:	bf18      	it	ne
  402b18:	3203      	addne	r2, #3
  402b1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402b1e:	bf18      	it	ne
  402b20:	3203      	addne	r2, #3
  402b22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402b26:	f1c2 0320 	rsb	r3, r2, #32
  402b2a:	fa00 fc03 	lsl.w	ip, r0, r3
  402b2e:	fa20 f002 	lsr.w	r0, r0, r2
  402b32:	fa01 fe03 	lsl.w	lr, r1, r3
  402b36:	ea40 000e 	orr.w	r0, r0, lr
  402b3a:	fa21 f102 	lsr.w	r1, r1, r2
  402b3e:	4414      	add	r4, r2
  402b40:	e6c1      	b.n	4028c6 <__adddf3+0xe6>
  402b42:	bf00      	nop

00402b44 <__aeabi_dmul>:
  402b44:	b570      	push	{r4, r5, r6, lr}
  402b46:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402b4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402b4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402b52:	bf1d      	ittte	ne
  402b54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402b58:	ea94 0f0c 	teqne	r4, ip
  402b5c:	ea95 0f0c 	teqne	r5, ip
  402b60:	f000 f8de 	bleq	402d20 <__aeabi_dmul+0x1dc>
  402b64:	442c      	add	r4, r5
  402b66:	ea81 0603 	eor.w	r6, r1, r3
  402b6a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402b6e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402b72:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402b76:	bf18      	it	ne
  402b78:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402b7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402b80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402b84:	d038      	beq.n	402bf8 <__aeabi_dmul+0xb4>
  402b86:	fba0 ce02 	umull	ip, lr, r0, r2
  402b8a:	f04f 0500 	mov.w	r5, #0
  402b8e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402b92:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402b96:	fbe0 e503 	umlal	lr, r5, r0, r3
  402b9a:	f04f 0600 	mov.w	r6, #0
  402b9e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402ba2:	f09c 0f00 	teq	ip, #0
  402ba6:	bf18      	it	ne
  402ba8:	f04e 0e01 	orrne.w	lr, lr, #1
  402bac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402bb0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402bb4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402bb8:	d204      	bcs.n	402bc4 <__aeabi_dmul+0x80>
  402bba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402bbe:	416d      	adcs	r5, r5
  402bc0:	eb46 0606 	adc.w	r6, r6, r6
  402bc4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402bc8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402bcc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402bd0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402bd4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402bd8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402bdc:	bf88      	it	hi
  402bde:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402be2:	d81e      	bhi.n	402c22 <__aeabi_dmul+0xde>
  402be4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402be8:	bf08      	it	eq
  402bea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402bee:	f150 0000 	adcs.w	r0, r0, #0
  402bf2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402bf6:	bd70      	pop	{r4, r5, r6, pc}
  402bf8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402bfc:	ea46 0101 	orr.w	r1, r6, r1
  402c00:	ea40 0002 	orr.w	r0, r0, r2
  402c04:	ea81 0103 	eor.w	r1, r1, r3
  402c08:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402c0c:	bfc2      	ittt	gt
  402c0e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402c12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402c16:	bd70      	popgt	{r4, r5, r6, pc}
  402c18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402c1c:	f04f 0e00 	mov.w	lr, #0
  402c20:	3c01      	subs	r4, #1
  402c22:	f300 80ab 	bgt.w	402d7c <__aeabi_dmul+0x238>
  402c26:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402c2a:	bfde      	ittt	le
  402c2c:	2000      	movle	r0, #0
  402c2e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402c32:	bd70      	pople	{r4, r5, r6, pc}
  402c34:	f1c4 0400 	rsb	r4, r4, #0
  402c38:	3c20      	subs	r4, #32
  402c3a:	da35      	bge.n	402ca8 <__aeabi_dmul+0x164>
  402c3c:	340c      	adds	r4, #12
  402c3e:	dc1b      	bgt.n	402c78 <__aeabi_dmul+0x134>
  402c40:	f104 0414 	add.w	r4, r4, #20
  402c44:	f1c4 0520 	rsb	r5, r4, #32
  402c48:	fa00 f305 	lsl.w	r3, r0, r5
  402c4c:	fa20 f004 	lsr.w	r0, r0, r4
  402c50:	fa01 f205 	lsl.w	r2, r1, r5
  402c54:	ea40 0002 	orr.w	r0, r0, r2
  402c58:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402c5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402c60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402c64:	fa21 f604 	lsr.w	r6, r1, r4
  402c68:	eb42 0106 	adc.w	r1, r2, r6
  402c6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402c70:	bf08      	it	eq
  402c72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402c76:	bd70      	pop	{r4, r5, r6, pc}
  402c78:	f1c4 040c 	rsb	r4, r4, #12
  402c7c:	f1c4 0520 	rsb	r5, r4, #32
  402c80:	fa00 f304 	lsl.w	r3, r0, r4
  402c84:	fa20 f005 	lsr.w	r0, r0, r5
  402c88:	fa01 f204 	lsl.w	r2, r1, r4
  402c8c:	ea40 0002 	orr.w	r0, r0, r2
  402c90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402c94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402c98:	f141 0100 	adc.w	r1, r1, #0
  402c9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402ca0:	bf08      	it	eq
  402ca2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402ca6:	bd70      	pop	{r4, r5, r6, pc}
  402ca8:	f1c4 0520 	rsb	r5, r4, #32
  402cac:	fa00 f205 	lsl.w	r2, r0, r5
  402cb0:	ea4e 0e02 	orr.w	lr, lr, r2
  402cb4:	fa20 f304 	lsr.w	r3, r0, r4
  402cb8:	fa01 f205 	lsl.w	r2, r1, r5
  402cbc:	ea43 0302 	orr.w	r3, r3, r2
  402cc0:	fa21 f004 	lsr.w	r0, r1, r4
  402cc4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402cc8:	fa21 f204 	lsr.w	r2, r1, r4
  402ccc:	ea20 0002 	bic.w	r0, r0, r2
  402cd0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402cd4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402cd8:	bf08      	it	eq
  402cda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402cde:	bd70      	pop	{r4, r5, r6, pc}
  402ce0:	f094 0f00 	teq	r4, #0
  402ce4:	d10f      	bne.n	402d06 <__aeabi_dmul+0x1c2>
  402ce6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402cea:	0040      	lsls	r0, r0, #1
  402cec:	eb41 0101 	adc.w	r1, r1, r1
  402cf0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402cf4:	bf08      	it	eq
  402cf6:	3c01      	subeq	r4, #1
  402cf8:	d0f7      	beq.n	402cea <__aeabi_dmul+0x1a6>
  402cfa:	ea41 0106 	orr.w	r1, r1, r6
  402cfe:	f095 0f00 	teq	r5, #0
  402d02:	bf18      	it	ne
  402d04:	4770      	bxne	lr
  402d06:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402d0a:	0052      	lsls	r2, r2, #1
  402d0c:	eb43 0303 	adc.w	r3, r3, r3
  402d10:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402d14:	bf08      	it	eq
  402d16:	3d01      	subeq	r5, #1
  402d18:	d0f7      	beq.n	402d0a <__aeabi_dmul+0x1c6>
  402d1a:	ea43 0306 	orr.w	r3, r3, r6
  402d1e:	4770      	bx	lr
  402d20:	ea94 0f0c 	teq	r4, ip
  402d24:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402d28:	bf18      	it	ne
  402d2a:	ea95 0f0c 	teqne	r5, ip
  402d2e:	d00c      	beq.n	402d4a <__aeabi_dmul+0x206>
  402d30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402d34:	bf18      	it	ne
  402d36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402d3a:	d1d1      	bne.n	402ce0 <__aeabi_dmul+0x19c>
  402d3c:	ea81 0103 	eor.w	r1, r1, r3
  402d40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402d44:	f04f 0000 	mov.w	r0, #0
  402d48:	bd70      	pop	{r4, r5, r6, pc}
  402d4a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402d4e:	bf06      	itte	eq
  402d50:	4610      	moveq	r0, r2
  402d52:	4619      	moveq	r1, r3
  402d54:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402d58:	d019      	beq.n	402d8e <__aeabi_dmul+0x24a>
  402d5a:	ea94 0f0c 	teq	r4, ip
  402d5e:	d102      	bne.n	402d66 <__aeabi_dmul+0x222>
  402d60:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402d64:	d113      	bne.n	402d8e <__aeabi_dmul+0x24a>
  402d66:	ea95 0f0c 	teq	r5, ip
  402d6a:	d105      	bne.n	402d78 <__aeabi_dmul+0x234>
  402d6c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402d70:	bf1c      	itt	ne
  402d72:	4610      	movne	r0, r2
  402d74:	4619      	movne	r1, r3
  402d76:	d10a      	bne.n	402d8e <__aeabi_dmul+0x24a>
  402d78:	ea81 0103 	eor.w	r1, r1, r3
  402d7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402d80:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402d84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402d88:	f04f 0000 	mov.w	r0, #0
  402d8c:	bd70      	pop	{r4, r5, r6, pc}
  402d8e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402d92:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402d96:	bd70      	pop	{r4, r5, r6, pc}

00402d98 <__aeabi_ddiv>:
  402d98:	b570      	push	{r4, r5, r6, lr}
  402d9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402d9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402da2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402da6:	bf1d      	ittte	ne
  402da8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402dac:	ea94 0f0c 	teqne	r4, ip
  402db0:	ea95 0f0c 	teqne	r5, ip
  402db4:	f000 f8a7 	bleq	402f06 <__aeabi_ddiv+0x16e>
  402db8:	eba4 0405 	sub.w	r4, r4, r5
  402dbc:	ea81 0e03 	eor.w	lr, r1, r3
  402dc0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402dc4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402dc8:	f000 8088 	beq.w	402edc <__aeabi_ddiv+0x144>
  402dcc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402dd0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402dd4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402dd8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402ddc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402de0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402de4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402de8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402dec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402df0:	429d      	cmp	r5, r3
  402df2:	bf08      	it	eq
  402df4:	4296      	cmpeq	r6, r2
  402df6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402dfa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402dfe:	d202      	bcs.n	402e06 <__aeabi_ddiv+0x6e>
  402e00:	085b      	lsrs	r3, r3, #1
  402e02:	ea4f 0232 	mov.w	r2, r2, rrx
  402e06:	1ab6      	subs	r6, r6, r2
  402e08:	eb65 0503 	sbc.w	r5, r5, r3
  402e0c:	085b      	lsrs	r3, r3, #1
  402e0e:	ea4f 0232 	mov.w	r2, r2, rrx
  402e12:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402e16:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402e1a:	ebb6 0e02 	subs.w	lr, r6, r2
  402e1e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402e22:	bf22      	ittt	cs
  402e24:	1ab6      	subcs	r6, r6, r2
  402e26:	4675      	movcs	r5, lr
  402e28:	ea40 000c 	orrcs.w	r0, r0, ip
  402e2c:	085b      	lsrs	r3, r3, #1
  402e2e:	ea4f 0232 	mov.w	r2, r2, rrx
  402e32:	ebb6 0e02 	subs.w	lr, r6, r2
  402e36:	eb75 0e03 	sbcs.w	lr, r5, r3
  402e3a:	bf22      	ittt	cs
  402e3c:	1ab6      	subcs	r6, r6, r2
  402e3e:	4675      	movcs	r5, lr
  402e40:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402e44:	085b      	lsrs	r3, r3, #1
  402e46:	ea4f 0232 	mov.w	r2, r2, rrx
  402e4a:	ebb6 0e02 	subs.w	lr, r6, r2
  402e4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402e52:	bf22      	ittt	cs
  402e54:	1ab6      	subcs	r6, r6, r2
  402e56:	4675      	movcs	r5, lr
  402e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402e5c:	085b      	lsrs	r3, r3, #1
  402e5e:	ea4f 0232 	mov.w	r2, r2, rrx
  402e62:	ebb6 0e02 	subs.w	lr, r6, r2
  402e66:	eb75 0e03 	sbcs.w	lr, r5, r3
  402e6a:	bf22      	ittt	cs
  402e6c:	1ab6      	subcs	r6, r6, r2
  402e6e:	4675      	movcs	r5, lr
  402e70:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402e74:	ea55 0e06 	orrs.w	lr, r5, r6
  402e78:	d018      	beq.n	402eac <__aeabi_ddiv+0x114>
  402e7a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402e7e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402e82:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402e86:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402e8a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402e8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402e92:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402e96:	d1c0      	bne.n	402e1a <__aeabi_ddiv+0x82>
  402e98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402e9c:	d10b      	bne.n	402eb6 <__aeabi_ddiv+0x11e>
  402e9e:	ea41 0100 	orr.w	r1, r1, r0
  402ea2:	f04f 0000 	mov.w	r0, #0
  402ea6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402eaa:	e7b6      	b.n	402e1a <__aeabi_ddiv+0x82>
  402eac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402eb0:	bf04      	itt	eq
  402eb2:	4301      	orreq	r1, r0
  402eb4:	2000      	moveq	r0, #0
  402eb6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402eba:	bf88      	it	hi
  402ebc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402ec0:	f63f aeaf 	bhi.w	402c22 <__aeabi_dmul+0xde>
  402ec4:	ebb5 0c03 	subs.w	ip, r5, r3
  402ec8:	bf04      	itt	eq
  402eca:	ebb6 0c02 	subseq.w	ip, r6, r2
  402ece:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402ed2:	f150 0000 	adcs.w	r0, r0, #0
  402ed6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402eda:	bd70      	pop	{r4, r5, r6, pc}
  402edc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402ee0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402ee4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402ee8:	bfc2      	ittt	gt
  402eea:	ebd4 050c 	rsbsgt	r5, r4, ip
  402eee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402ef2:	bd70      	popgt	{r4, r5, r6, pc}
  402ef4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402ef8:	f04f 0e00 	mov.w	lr, #0
  402efc:	3c01      	subs	r4, #1
  402efe:	e690      	b.n	402c22 <__aeabi_dmul+0xde>
  402f00:	ea45 0e06 	orr.w	lr, r5, r6
  402f04:	e68d      	b.n	402c22 <__aeabi_dmul+0xde>
  402f06:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402f0a:	ea94 0f0c 	teq	r4, ip
  402f0e:	bf08      	it	eq
  402f10:	ea95 0f0c 	teqeq	r5, ip
  402f14:	f43f af3b 	beq.w	402d8e <__aeabi_dmul+0x24a>
  402f18:	ea94 0f0c 	teq	r4, ip
  402f1c:	d10a      	bne.n	402f34 <__aeabi_ddiv+0x19c>
  402f1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402f22:	f47f af34 	bne.w	402d8e <__aeabi_dmul+0x24a>
  402f26:	ea95 0f0c 	teq	r5, ip
  402f2a:	f47f af25 	bne.w	402d78 <__aeabi_dmul+0x234>
  402f2e:	4610      	mov	r0, r2
  402f30:	4619      	mov	r1, r3
  402f32:	e72c      	b.n	402d8e <__aeabi_dmul+0x24a>
  402f34:	ea95 0f0c 	teq	r5, ip
  402f38:	d106      	bne.n	402f48 <__aeabi_ddiv+0x1b0>
  402f3a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402f3e:	f43f aefd 	beq.w	402d3c <__aeabi_dmul+0x1f8>
  402f42:	4610      	mov	r0, r2
  402f44:	4619      	mov	r1, r3
  402f46:	e722      	b.n	402d8e <__aeabi_dmul+0x24a>
  402f48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402f4c:	bf18      	it	ne
  402f4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402f52:	f47f aec5 	bne.w	402ce0 <__aeabi_dmul+0x19c>
  402f56:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402f5a:	f47f af0d 	bne.w	402d78 <__aeabi_dmul+0x234>
  402f5e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402f62:	f47f aeeb 	bne.w	402d3c <__aeabi_dmul+0x1f8>
  402f66:	e712      	b.n	402d8e <__aeabi_dmul+0x24a>

00402f68 <__gedf2>:
  402f68:	f04f 3cff 	mov.w	ip, #4294967295
  402f6c:	e006      	b.n	402f7c <__cmpdf2+0x4>
  402f6e:	bf00      	nop

00402f70 <__ledf2>:
  402f70:	f04f 0c01 	mov.w	ip, #1
  402f74:	e002      	b.n	402f7c <__cmpdf2+0x4>
  402f76:	bf00      	nop

00402f78 <__cmpdf2>:
  402f78:	f04f 0c01 	mov.w	ip, #1
  402f7c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402f80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402f84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402f88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402f8c:	bf18      	it	ne
  402f8e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402f92:	d01b      	beq.n	402fcc <__cmpdf2+0x54>
  402f94:	b001      	add	sp, #4
  402f96:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402f9a:	bf0c      	ite	eq
  402f9c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402fa0:	ea91 0f03 	teqne	r1, r3
  402fa4:	bf02      	ittt	eq
  402fa6:	ea90 0f02 	teqeq	r0, r2
  402faa:	2000      	moveq	r0, #0
  402fac:	4770      	bxeq	lr
  402fae:	f110 0f00 	cmn.w	r0, #0
  402fb2:	ea91 0f03 	teq	r1, r3
  402fb6:	bf58      	it	pl
  402fb8:	4299      	cmppl	r1, r3
  402fba:	bf08      	it	eq
  402fbc:	4290      	cmpeq	r0, r2
  402fbe:	bf2c      	ite	cs
  402fc0:	17d8      	asrcs	r0, r3, #31
  402fc2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402fc6:	f040 0001 	orr.w	r0, r0, #1
  402fca:	4770      	bx	lr
  402fcc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402fd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402fd4:	d102      	bne.n	402fdc <__cmpdf2+0x64>
  402fd6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402fda:	d107      	bne.n	402fec <__cmpdf2+0x74>
  402fdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402fe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402fe4:	d1d6      	bne.n	402f94 <__cmpdf2+0x1c>
  402fe6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402fea:	d0d3      	beq.n	402f94 <__cmpdf2+0x1c>
  402fec:	f85d 0b04 	ldr.w	r0, [sp], #4
  402ff0:	4770      	bx	lr
  402ff2:	bf00      	nop

00402ff4 <__aeabi_cdrcmple>:
  402ff4:	4684      	mov	ip, r0
  402ff6:	4610      	mov	r0, r2
  402ff8:	4662      	mov	r2, ip
  402ffa:	468c      	mov	ip, r1
  402ffc:	4619      	mov	r1, r3
  402ffe:	4663      	mov	r3, ip
  403000:	e000      	b.n	403004 <__aeabi_cdcmpeq>
  403002:	bf00      	nop

00403004 <__aeabi_cdcmpeq>:
  403004:	b501      	push	{r0, lr}
  403006:	f7ff ffb7 	bl	402f78 <__cmpdf2>
  40300a:	2800      	cmp	r0, #0
  40300c:	bf48      	it	mi
  40300e:	f110 0f00 	cmnmi.w	r0, #0
  403012:	bd01      	pop	{r0, pc}

00403014 <__aeabi_dcmpeq>:
  403014:	f84d ed08 	str.w	lr, [sp, #-8]!
  403018:	f7ff fff4 	bl	403004 <__aeabi_cdcmpeq>
  40301c:	bf0c      	ite	eq
  40301e:	2001      	moveq	r0, #1
  403020:	2000      	movne	r0, #0
  403022:	f85d fb08 	ldr.w	pc, [sp], #8
  403026:	bf00      	nop

00403028 <__aeabi_dcmplt>:
  403028:	f84d ed08 	str.w	lr, [sp, #-8]!
  40302c:	f7ff ffea 	bl	403004 <__aeabi_cdcmpeq>
  403030:	bf34      	ite	cc
  403032:	2001      	movcc	r0, #1
  403034:	2000      	movcs	r0, #0
  403036:	f85d fb08 	ldr.w	pc, [sp], #8
  40303a:	bf00      	nop

0040303c <__aeabi_dcmple>:
  40303c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403040:	f7ff ffe0 	bl	403004 <__aeabi_cdcmpeq>
  403044:	bf94      	ite	ls
  403046:	2001      	movls	r0, #1
  403048:	2000      	movhi	r0, #0
  40304a:	f85d fb08 	ldr.w	pc, [sp], #8
  40304e:	bf00      	nop

00403050 <__aeabi_dcmpge>:
  403050:	f84d ed08 	str.w	lr, [sp, #-8]!
  403054:	f7ff ffce 	bl	402ff4 <__aeabi_cdrcmple>
  403058:	bf94      	ite	ls
  40305a:	2001      	movls	r0, #1
  40305c:	2000      	movhi	r0, #0
  40305e:	f85d fb08 	ldr.w	pc, [sp], #8
  403062:	bf00      	nop

00403064 <__aeabi_dcmpgt>:
  403064:	f84d ed08 	str.w	lr, [sp, #-8]!
  403068:	f7ff ffc4 	bl	402ff4 <__aeabi_cdrcmple>
  40306c:	bf34      	ite	cc
  40306e:	2001      	movcc	r0, #1
  403070:	2000      	movcs	r0, #0
  403072:	f85d fb08 	ldr.w	pc, [sp], #8
  403076:	bf00      	nop

00403078 <__aeabi_dcmpun>:
  403078:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40307c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403080:	d102      	bne.n	403088 <__aeabi_dcmpun+0x10>
  403082:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403086:	d10a      	bne.n	40309e <__aeabi_dcmpun+0x26>
  403088:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40308c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403090:	d102      	bne.n	403098 <__aeabi_dcmpun+0x20>
  403092:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403096:	d102      	bne.n	40309e <__aeabi_dcmpun+0x26>
  403098:	f04f 0000 	mov.w	r0, #0
  40309c:	4770      	bx	lr
  40309e:	f04f 0001 	mov.w	r0, #1
  4030a2:	4770      	bx	lr

004030a4 <__aeabi_d2uiz>:
  4030a4:	004a      	lsls	r2, r1, #1
  4030a6:	d211      	bcs.n	4030cc <__aeabi_d2uiz+0x28>
  4030a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4030ac:	d211      	bcs.n	4030d2 <__aeabi_d2uiz+0x2e>
  4030ae:	d50d      	bpl.n	4030cc <__aeabi_d2uiz+0x28>
  4030b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4030b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4030b8:	d40e      	bmi.n	4030d8 <__aeabi_d2uiz+0x34>
  4030ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4030be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4030c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4030c6:	fa23 f002 	lsr.w	r0, r3, r2
  4030ca:	4770      	bx	lr
  4030cc:	f04f 0000 	mov.w	r0, #0
  4030d0:	4770      	bx	lr
  4030d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4030d6:	d102      	bne.n	4030de <__aeabi_d2uiz+0x3a>
  4030d8:	f04f 30ff 	mov.w	r0, #4294967295
  4030dc:	4770      	bx	lr
  4030de:	f04f 0000 	mov.w	r0, #0
  4030e2:	4770      	bx	lr

004030e4 <__aeabi_frsub>:
  4030e4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4030e8:	e002      	b.n	4030f0 <__addsf3>
  4030ea:	bf00      	nop

004030ec <__aeabi_fsub>:
  4030ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004030f0 <__addsf3>:
  4030f0:	0042      	lsls	r2, r0, #1
  4030f2:	bf1f      	itttt	ne
  4030f4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4030f8:	ea92 0f03 	teqne	r2, r3
  4030fc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  403100:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403104:	d06a      	beq.n	4031dc <__addsf3+0xec>
  403106:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40310a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40310e:	bfc1      	itttt	gt
  403110:	18d2      	addgt	r2, r2, r3
  403112:	4041      	eorgt	r1, r0
  403114:	4048      	eorgt	r0, r1
  403116:	4041      	eorgt	r1, r0
  403118:	bfb8      	it	lt
  40311a:	425b      	neglt	r3, r3
  40311c:	2b19      	cmp	r3, #25
  40311e:	bf88      	it	hi
  403120:	4770      	bxhi	lr
  403122:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  403126:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40312a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40312e:	bf18      	it	ne
  403130:	4240      	negne	r0, r0
  403132:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403136:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40313a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40313e:	bf18      	it	ne
  403140:	4249      	negne	r1, r1
  403142:	ea92 0f03 	teq	r2, r3
  403146:	d03f      	beq.n	4031c8 <__addsf3+0xd8>
  403148:	f1a2 0201 	sub.w	r2, r2, #1
  40314c:	fa41 fc03 	asr.w	ip, r1, r3
  403150:	eb10 000c 	adds.w	r0, r0, ip
  403154:	f1c3 0320 	rsb	r3, r3, #32
  403158:	fa01 f103 	lsl.w	r1, r1, r3
  40315c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  403160:	d502      	bpl.n	403168 <__addsf3+0x78>
  403162:	4249      	negs	r1, r1
  403164:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  403168:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40316c:	d313      	bcc.n	403196 <__addsf3+0xa6>
  40316e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  403172:	d306      	bcc.n	403182 <__addsf3+0x92>
  403174:	0840      	lsrs	r0, r0, #1
  403176:	ea4f 0131 	mov.w	r1, r1, rrx
  40317a:	f102 0201 	add.w	r2, r2, #1
  40317e:	2afe      	cmp	r2, #254	; 0xfe
  403180:	d251      	bcs.n	403226 <__addsf3+0x136>
  403182:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  403186:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40318a:	bf08      	it	eq
  40318c:	f020 0001 	biceq.w	r0, r0, #1
  403190:	ea40 0003 	orr.w	r0, r0, r3
  403194:	4770      	bx	lr
  403196:	0049      	lsls	r1, r1, #1
  403198:	eb40 0000 	adc.w	r0, r0, r0
  40319c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4031a0:	f1a2 0201 	sub.w	r2, r2, #1
  4031a4:	d1ed      	bne.n	403182 <__addsf3+0x92>
  4031a6:	fab0 fc80 	clz	ip, r0
  4031aa:	f1ac 0c08 	sub.w	ip, ip, #8
  4031ae:	ebb2 020c 	subs.w	r2, r2, ip
  4031b2:	fa00 f00c 	lsl.w	r0, r0, ip
  4031b6:	bfaa      	itet	ge
  4031b8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4031bc:	4252      	neglt	r2, r2
  4031be:	4318      	orrge	r0, r3
  4031c0:	bfbc      	itt	lt
  4031c2:	40d0      	lsrlt	r0, r2
  4031c4:	4318      	orrlt	r0, r3
  4031c6:	4770      	bx	lr
  4031c8:	f092 0f00 	teq	r2, #0
  4031cc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4031d0:	bf06      	itte	eq
  4031d2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4031d6:	3201      	addeq	r2, #1
  4031d8:	3b01      	subne	r3, #1
  4031da:	e7b5      	b.n	403148 <__addsf3+0x58>
  4031dc:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4031e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4031e4:	bf18      	it	ne
  4031e6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4031ea:	d021      	beq.n	403230 <__addsf3+0x140>
  4031ec:	ea92 0f03 	teq	r2, r3
  4031f0:	d004      	beq.n	4031fc <__addsf3+0x10c>
  4031f2:	f092 0f00 	teq	r2, #0
  4031f6:	bf08      	it	eq
  4031f8:	4608      	moveq	r0, r1
  4031fa:	4770      	bx	lr
  4031fc:	ea90 0f01 	teq	r0, r1
  403200:	bf1c      	itt	ne
  403202:	2000      	movne	r0, #0
  403204:	4770      	bxne	lr
  403206:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40320a:	d104      	bne.n	403216 <__addsf3+0x126>
  40320c:	0040      	lsls	r0, r0, #1
  40320e:	bf28      	it	cs
  403210:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  403214:	4770      	bx	lr
  403216:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40321a:	bf3c      	itt	cc
  40321c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  403220:	4770      	bxcc	lr
  403222:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  403226:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40322a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40322e:	4770      	bx	lr
  403230:	ea7f 6222 	mvns.w	r2, r2, asr #24
  403234:	bf16      	itet	ne
  403236:	4608      	movne	r0, r1
  403238:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40323c:	4601      	movne	r1, r0
  40323e:	0242      	lsls	r2, r0, #9
  403240:	bf06      	itte	eq
  403242:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  403246:	ea90 0f01 	teqeq	r0, r1
  40324a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40324e:	4770      	bx	lr

00403250 <__aeabi_ui2f>:
  403250:	f04f 0300 	mov.w	r3, #0
  403254:	e004      	b.n	403260 <__aeabi_i2f+0x8>
  403256:	bf00      	nop

00403258 <__aeabi_i2f>:
  403258:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40325c:	bf48      	it	mi
  40325e:	4240      	negmi	r0, r0
  403260:	ea5f 0c00 	movs.w	ip, r0
  403264:	bf08      	it	eq
  403266:	4770      	bxeq	lr
  403268:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40326c:	4601      	mov	r1, r0
  40326e:	f04f 0000 	mov.w	r0, #0
  403272:	e01c      	b.n	4032ae <__aeabi_l2f+0x2a>

00403274 <__aeabi_ul2f>:
  403274:	ea50 0201 	orrs.w	r2, r0, r1
  403278:	bf08      	it	eq
  40327a:	4770      	bxeq	lr
  40327c:	f04f 0300 	mov.w	r3, #0
  403280:	e00a      	b.n	403298 <__aeabi_l2f+0x14>
  403282:	bf00      	nop

00403284 <__aeabi_l2f>:
  403284:	ea50 0201 	orrs.w	r2, r0, r1
  403288:	bf08      	it	eq
  40328a:	4770      	bxeq	lr
  40328c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403290:	d502      	bpl.n	403298 <__aeabi_l2f+0x14>
  403292:	4240      	negs	r0, r0
  403294:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403298:	ea5f 0c01 	movs.w	ip, r1
  40329c:	bf02      	ittt	eq
  40329e:	4684      	moveq	ip, r0
  4032a0:	4601      	moveq	r1, r0
  4032a2:	2000      	moveq	r0, #0
  4032a4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4032a8:	bf08      	it	eq
  4032aa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4032ae:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4032b2:	fabc f28c 	clz	r2, ip
  4032b6:	3a08      	subs	r2, #8
  4032b8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4032bc:	db10      	blt.n	4032e0 <__aeabi_l2f+0x5c>
  4032be:	fa01 fc02 	lsl.w	ip, r1, r2
  4032c2:	4463      	add	r3, ip
  4032c4:	fa00 fc02 	lsl.w	ip, r0, r2
  4032c8:	f1c2 0220 	rsb	r2, r2, #32
  4032cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4032d0:	fa20 f202 	lsr.w	r2, r0, r2
  4032d4:	eb43 0002 	adc.w	r0, r3, r2
  4032d8:	bf08      	it	eq
  4032da:	f020 0001 	biceq.w	r0, r0, #1
  4032de:	4770      	bx	lr
  4032e0:	f102 0220 	add.w	r2, r2, #32
  4032e4:	fa01 fc02 	lsl.w	ip, r1, r2
  4032e8:	f1c2 0220 	rsb	r2, r2, #32
  4032ec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4032f0:	fa21 f202 	lsr.w	r2, r1, r2
  4032f4:	eb43 0002 	adc.w	r0, r3, r2
  4032f8:	bf08      	it	eq
  4032fa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4032fe:	4770      	bx	lr

00403300 <__aeabi_fmul>:
  403300:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403304:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403308:	bf1e      	ittt	ne
  40330a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40330e:	ea92 0f0c 	teqne	r2, ip
  403312:	ea93 0f0c 	teqne	r3, ip
  403316:	d06f      	beq.n	4033f8 <__aeabi_fmul+0xf8>
  403318:	441a      	add	r2, r3
  40331a:	ea80 0c01 	eor.w	ip, r0, r1
  40331e:	0240      	lsls	r0, r0, #9
  403320:	bf18      	it	ne
  403322:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  403326:	d01e      	beq.n	403366 <__aeabi_fmul+0x66>
  403328:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40332c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  403330:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  403334:	fba0 3101 	umull	r3, r1, r0, r1
  403338:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40333c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  403340:	bf3e      	ittt	cc
  403342:	0049      	lslcc	r1, r1, #1
  403344:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  403348:	005b      	lslcc	r3, r3, #1
  40334a:	ea40 0001 	orr.w	r0, r0, r1
  40334e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  403352:	2afd      	cmp	r2, #253	; 0xfd
  403354:	d81d      	bhi.n	403392 <__aeabi_fmul+0x92>
  403356:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40335a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40335e:	bf08      	it	eq
  403360:	f020 0001 	biceq.w	r0, r0, #1
  403364:	4770      	bx	lr
  403366:	f090 0f00 	teq	r0, #0
  40336a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40336e:	bf08      	it	eq
  403370:	0249      	lsleq	r1, r1, #9
  403372:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403376:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40337a:	3a7f      	subs	r2, #127	; 0x7f
  40337c:	bfc2      	ittt	gt
  40337e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403382:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403386:	4770      	bxgt	lr
  403388:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40338c:	f04f 0300 	mov.w	r3, #0
  403390:	3a01      	subs	r2, #1
  403392:	dc5d      	bgt.n	403450 <__aeabi_fmul+0x150>
  403394:	f112 0f19 	cmn.w	r2, #25
  403398:	bfdc      	itt	le
  40339a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40339e:	4770      	bxle	lr
  4033a0:	f1c2 0200 	rsb	r2, r2, #0
  4033a4:	0041      	lsls	r1, r0, #1
  4033a6:	fa21 f102 	lsr.w	r1, r1, r2
  4033aa:	f1c2 0220 	rsb	r2, r2, #32
  4033ae:	fa00 fc02 	lsl.w	ip, r0, r2
  4033b2:	ea5f 0031 	movs.w	r0, r1, rrx
  4033b6:	f140 0000 	adc.w	r0, r0, #0
  4033ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4033be:	bf08      	it	eq
  4033c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4033c4:	4770      	bx	lr
  4033c6:	f092 0f00 	teq	r2, #0
  4033ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4033ce:	bf02      	ittt	eq
  4033d0:	0040      	lsleq	r0, r0, #1
  4033d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4033d6:	3a01      	subeq	r2, #1
  4033d8:	d0f9      	beq.n	4033ce <__aeabi_fmul+0xce>
  4033da:	ea40 000c 	orr.w	r0, r0, ip
  4033de:	f093 0f00 	teq	r3, #0
  4033e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4033e6:	bf02      	ittt	eq
  4033e8:	0049      	lsleq	r1, r1, #1
  4033ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4033ee:	3b01      	subeq	r3, #1
  4033f0:	d0f9      	beq.n	4033e6 <__aeabi_fmul+0xe6>
  4033f2:	ea41 010c 	orr.w	r1, r1, ip
  4033f6:	e78f      	b.n	403318 <__aeabi_fmul+0x18>
  4033f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4033fc:	ea92 0f0c 	teq	r2, ip
  403400:	bf18      	it	ne
  403402:	ea93 0f0c 	teqne	r3, ip
  403406:	d00a      	beq.n	40341e <__aeabi_fmul+0x11e>
  403408:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40340c:	bf18      	it	ne
  40340e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403412:	d1d8      	bne.n	4033c6 <__aeabi_fmul+0xc6>
  403414:	ea80 0001 	eor.w	r0, r0, r1
  403418:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40341c:	4770      	bx	lr
  40341e:	f090 0f00 	teq	r0, #0
  403422:	bf17      	itett	ne
  403424:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  403428:	4608      	moveq	r0, r1
  40342a:	f091 0f00 	teqne	r1, #0
  40342e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  403432:	d014      	beq.n	40345e <__aeabi_fmul+0x15e>
  403434:	ea92 0f0c 	teq	r2, ip
  403438:	d101      	bne.n	40343e <__aeabi_fmul+0x13e>
  40343a:	0242      	lsls	r2, r0, #9
  40343c:	d10f      	bne.n	40345e <__aeabi_fmul+0x15e>
  40343e:	ea93 0f0c 	teq	r3, ip
  403442:	d103      	bne.n	40344c <__aeabi_fmul+0x14c>
  403444:	024b      	lsls	r3, r1, #9
  403446:	bf18      	it	ne
  403448:	4608      	movne	r0, r1
  40344a:	d108      	bne.n	40345e <__aeabi_fmul+0x15e>
  40344c:	ea80 0001 	eor.w	r0, r0, r1
  403450:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  403454:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403458:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40345c:	4770      	bx	lr
  40345e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403462:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  403466:	4770      	bx	lr

00403468 <__aeabi_fdiv>:
  403468:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40346c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403470:	bf1e      	ittt	ne
  403472:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403476:	ea92 0f0c 	teqne	r2, ip
  40347a:	ea93 0f0c 	teqne	r3, ip
  40347e:	d069      	beq.n	403554 <__aeabi_fdiv+0xec>
  403480:	eba2 0203 	sub.w	r2, r2, r3
  403484:	ea80 0c01 	eor.w	ip, r0, r1
  403488:	0249      	lsls	r1, r1, #9
  40348a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40348e:	d037      	beq.n	403500 <__aeabi_fdiv+0x98>
  403490:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403494:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403498:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40349c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4034a0:	428b      	cmp	r3, r1
  4034a2:	bf38      	it	cc
  4034a4:	005b      	lslcc	r3, r3, #1
  4034a6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4034aa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4034ae:	428b      	cmp	r3, r1
  4034b0:	bf24      	itt	cs
  4034b2:	1a5b      	subcs	r3, r3, r1
  4034b4:	ea40 000c 	orrcs.w	r0, r0, ip
  4034b8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4034bc:	bf24      	itt	cs
  4034be:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4034c2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4034c6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4034ca:	bf24      	itt	cs
  4034cc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4034d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4034d4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4034d8:	bf24      	itt	cs
  4034da:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4034de:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4034e2:	011b      	lsls	r3, r3, #4
  4034e4:	bf18      	it	ne
  4034e6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4034ea:	d1e0      	bne.n	4034ae <__aeabi_fdiv+0x46>
  4034ec:	2afd      	cmp	r2, #253	; 0xfd
  4034ee:	f63f af50 	bhi.w	403392 <__aeabi_fmul+0x92>
  4034f2:	428b      	cmp	r3, r1
  4034f4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4034f8:	bf08      	it	eq
  4034fa:	f020 0001 	biceq.w	r0, r0, #1
  4034fe:	4770      	bx	lr
  403500:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403504:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403508:	327f      	adds	r2, #127	; 0x7f
  40350a:	bfc2      	ittt	gt
  40350c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403510:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403514:	4770      	bxgt	lr
  403516:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40351a:	f04f 0300 	mov.w	r3, #0
  40351e:	3a01      	subs	r2, #1
  403520:	e737      	b.n	403392 <__aeabi_fmul+0x92>
  403522:	f092 0f00 	teq	r2, #0
  403526:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40352a:	bf02      	ittt	eq
  40352c:	0040      	lsleq	r0, r0, #1
  40352e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  403532:	3a01      	subeq	r2, #1
  403534:	d0f9      	beq.n	40352a <__aeabi_fdiv+0xc2>
  403536:	ea40 000c 	orr.w	r0, r0, ip
  40353a:	f093 0f00 	teq	r3, #0
  40353e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403542:	bf02      	ittt	eq
  403544:	0049      	lsleq	r1, r1, #1
  403546:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40354a:	3b01      	subeq	r3, #1
  40354c:	d0f9      	beq.n	403542 <__aeabi_fdiv+0xda>
  40354e:	ea41 010c 	orr.w	r1, r1, ip
  403552:	e795      	b.n	403480 <__aeabi_fdiv+0x18>
  403554:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403558:	ea92 0f0c 	teq	r2, ip
  40355c:	d108      	bne.n	403570 <__aeabi_fdiv+0x108>
  40355e:	0242      	lsls	r2, r0, #9
  403560:	f47f af7d 	bne.w	40345e <__aeabi_fmul+0x15e>
  403564:	ea93 0f0c 	teq	r3, ip
  403568:	f47f af70 	bne.w	40344c <__aeabi_fmul+0x14c>
  40356c:	4608      	mov	r0, r1
  40356e:	e776      	b.n	40345e <__aeabi_fmul+0x15e>
  403570:	ea93 0f0c 	teq	r3, ip
  403574:	d104      	bne.n	403580 <__aeabi_fdiv+0x118>
  403576:	024b      	lsls	r3, r1, #9
  403578:	f43f af4c 	beq.w	403414 <__aeabi_fmul+0x114>
  40357c:	4608      	mov	r0, r1
  40357e:	e76e      	b.n	40345e <__aeabi_fmul+0x15e>
  403580:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403584:	bf18      	it	ne
  403586:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40358a:	d1ca      	bne.n	403522 <__aeabi_fdiv+0xba>
  40358c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403590:	f47f af5c 	bne.w	40344c <__aeabi_fmul+0x14c>
  403594:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403598:	f47f af3c 	bne.w	403414 <__aeabi_fmul+0x114>
  40359c:	e75f      	b.n	40345e <__aeabi_fmul+0x15e>
  40359e:	bf00      	nop

004035a0 <__aeabi_f2uiz>:
  4035a0:	0042      	lsls	r2, r0, #1
  4035a2:	d20e      	bcs.n	4035c2 <__aeabi_f2uiz+0x22>
  4035a4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4035a8:	d30b      	bcc.n	4035c2 <__aeabi_f2uiz+0x22>
  4035aa:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4035ae:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4035b2:	d409      	bmi.n	4035c8 <__aeabi_f2uiz+0x28>
  4035b4:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4035b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4035bc:	fa23 f002 	lsr.w	r0, r3, r2
  4035c0:	4770      	bx	lr
  4035c2:	f04f 0000 	mov.w	r0, #0
  4035c6:	4770      	bx	lr
  4035c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4035cc:	d101      	bne.n	4035d2 <__aeabi_f2uiz+0x32>
  4035ce:	0242      	lsls	r2, r0, #9
  4035d0:	d102      	bne.n	4035d8 <__aeabi_f2uiz+0x38>
  4035d2:	f04f 30ff 	mov.w	r0, #4294967295
  4035d6:	4770      	bx	lr
  4035d8:	f04f 0000 	mov.w	r0, #0
  4035dc:	4770      	bx	lr
  4035de:	bf00      	nop

004035e0 <__errno>:
  4035e0:	4b01      	ldr	r3, [pc, #4]	; (4035e8 <__errno+0x8>)
  4035e2:	6818      	ldr	r0, [r3, #0]
  4035e4:	4770      	bx	lr
  4035e6:	bf00      	nop
  4035e8:	2000002c 	.word	0x2000002c

004035ec <__libc_init_array>:
  4035ec:	b570      	push	{r4, r5, r6, lr}
  4035ee:	4e0f      	ldr	r6, [pc, #60]	; (40362c <__libc_init_array+0x40>)
  4035f0:	4d0f      	ldr	r5, [pc, #60]	; (403630 <__libc_init_array+0x44>)
  4035f2:	1b76      	subs	r6, r6, r5
  4035f4:	10b6      	asrs	r6, r6, #2
  4035f6:	bf18      	it	ne
  4035f8:	2400      	movne	r4, #0
  4035fa:	d005      	beq.n	403608 <__libc_init_array+0x1c>
  4035fc:	3401      	adds	r4, #1
  4035fe:	f855 3b04 	ldr.w	r3, [r5], #4
  403602:	4798      	blx	r3
  403604:	42a6      	cmp	r6, r4
  403606:	d1f9      	bne.n	4035fc <__libc_init_array+0x10>
  403608:	4e0a      	ldr	r6, [pc, #40]	; (403634 <__libc_init_array+0x48>)
  40360a:	4d0b      	ldr	r5, [pc, #44]	; (403638 <__libc_init_array+0x4c>)
  40360c:	1b76      	subs	r6, r6, r5
  40360e:	f000 f8b5 	bl	40377c <_init>
  403612:	10b6      	asrs	r6, r6, #2
  403614:	bf18      	it	ne
  403616:	2400      	movne	r4, #0
  403618:	d006      	beq.n	403628 <__libc_init_array+0x3c>
  40361a:	3401      	adds	r4, #1
  40361c:	f855 3b04 	ldr.w	r3, [r5], #4
  403620:	4798      	blx	r3
  403622:	42a6      	cmp	r6, r4
  403624:	d1f9      	bne.n	40361a <__libc_init_array+0x2e>
  403626:	bd70      	pop	{r4, r5, r6, pc}
  403628:	bd70      	pop	{r4, r5, r6, pc}
  40362a:	bf00      	nop
  40362c:	00403788 	.word	0x00403788
  403630:	00403788 	.word	0x00403788
  403634:	00403790 	.word	0x00403790
  403638:	00403788 	.word	0x00403788

0040363c <register_fini>:
  40363c:	4b02      	ldr	r3, [pc, #8]	; (403648 <register_fini+0xc>)
  40363e:	b113      	cbz	r3, 403646 <register_fini+0xa>
  403640:	4802      	ldr	r0, [pc, #8]	; (40364c <register_fini+0x10>)
  403642:	f000 b805 	b.w	403650 <atexit>
  403646:	4770      	bx	lr
  403648:	00000000 	.word	0x00000000
  40364c:	0040365d 	.word	0x0040365d

00403650 <atexit>:
  403650:	2300      	movs	r3, #0
  403652:	4601      	mov	r1, r0
  403654:	461a      	mov	r2, r3
  403656:	4618      	mov	r0, r3
  403658:	f000 b81e 	b.w	403698 <__register_exitproc>

0040365c <__libc_fini_array>:
  40365c:	b538      	push	{r3, r4, r5, lr}
  40365e:	4c0a      	ldr	r4, [pc, #40]	; (403688 <__libc_fini_array+0x2c>)
  403660:	4d0a      	ldr	r5, [pc, #40]	; (40368c <__libc_fini_array+0x30>)
  403662:	1b64      	subs	r4, r4, r5
  403664:	10a4      	asrs	r4, r4, #2
  403666:	d00a      	beq.n	40367e <__libc_fini_array+0x22>
  403668:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40366c:	3b01      	subs	r3, #1
  40366e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403672:	3c01      	subs	r4, #1
  403674:	f855 3904 	ldr.w	r3, [r5], #-4
  403678:	4798      	blx	r3
  40367a:	2c00      	cmp	r4, #0
  40367c:	d1f9      	bne.n	403672 <__libc_fini_array+0x16>
  40367e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403682:	f000 b885 	b.w	403790 <_fini>
  403686:	bf00      	nop
  403688:	004037a0 	.word	0x004037a0
  40368c:	0040379c 	.word	0x0040379c

00403690 <__retarget_lock_acquire_recursive>:
  403690:	4770      	bx	lr
  403692:	bf00      	nop

00403694 <__retarget_lock_release_recursive>:
  403694:	4770      	bx	lr
  403696:	bf00      	nop

00403698 <__register_exitproc>:
  403698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40369c:	4d2c      	ldr	r5, [pc, #176]	; (403750 <__register_exitproc+0xb8>)
  40369e:	4606      	mov	r6, r0
  4036a0:	6828      	ldr	r0, [r5, #0]
  4036a2:	4698      	mov	r8, r3
  4036a4:	460f      	mov	r7, r1
  4036a6:	4691      	mov	r9, r2
  4036a8:	f7ff fff2 	bl	403690 <__retarget_lock_acquire_recursive>
  4036ac:	4b29      	ldr	r3, [pc, #164]	; (403754 <__register_exitproc+0xbc>)
  4036ae:	681c      	ldr	r4, [r3, #0]
  4036b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4036b4:	2b00      	cmp	r3, #0
  4036b6:	d03e      	beq.n	403736 <__register_exitproc+0x9e>
  4036b8:	685a      	ldr	r2, [r3, #4]
  4036ba:	2a1f      	cmp	r2, #31
  4036bc:	dc1c      	bgt.n	4036f8 <__register_exitproc+0x60>
  4036be:	f102 0e01 	add.w	lr, r2, #1
  4036c2:	b176      	cbz	r6, 4036e2 <__register_exitproc+0x4a>
  4036c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4036c8:	2401      	movs	r4, #1
  4036ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4036ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4036d2:	4094      	lsls	r4, r2
  4036d4:	4320      	orrs	r0, r4
  4036d6:	2e02      	cmp	r6, #2
  4036d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4036dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4036e0:	d023      	beq.n	40372a <__register_exitproc+0x92>
  4036e2:	3202      	adds	r2, #2
  4036e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4036e8:	6828      	ldr	r0, [r5, #0]
  4036ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4036ee:	f7ff ffd1 	bl	403694 <__retarget_lock_release_recursive>
  4036f2:	2000      	movs	r0, #0
  4036f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4036f8:	4b17      	ldr	r3, [pc, #92]	; (403758 <__register_exitproc+0xc0>)
  4036fa:	b30b      	cbz	r3, 403740 <__register_exitproc+0xa8>
  4036fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403700:	f3af 8000 	nop.w
  403704:	4603      	mov	r3, r0
  403706:	b1d8      	cbz	r0, 403740 <__register_exitproc+0xa8>
  403708:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40370c:	6002      	str	r2, [r0, #0]
  40370e:	2100      	movs	r1, #0
  403710:	6041      	str	r1, [r0, #4]
  403712:	460a      	mov	r2, r1
  403714:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403718:	f04f 0e01 	mov.w	lr, #1
  40371c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403720:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403724:	2e00      	cmp	r6, #0
  403726:	d0dc      	beq.n	4036e2 <__register_exitproc+0x4a>
  403728:	e7cc      	b.n	4036c4 <__register_exitproc+0x2c>
  40372a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40372e:	430c      	orrs	r4, r1
  403730:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403734:	e7d5      	b.n	4036e2 <__register_exitproc+0x4a>
  403736:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40373a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40373e:	e7bb      	b.n	4036b8 <__register_exitproc+0x20>
  403740:	6828      	ldr	r0, [r5, #0]
  403742:	f7ff ffa7 	bl	403694 <__retarget_lock_release_recursive>
  403746:	f04f 30ff 	mov.w	r0, #4294967295
  40374a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40374e:	bf00      	nop
  403750:	20000458 	.word	0x20000458
  403754:	00403778 	.word	0x00403778
  403758:	00000000 	.word	0x00000000
  40375c:	00676f6c 	.word	0x00676f6c
  403760:	00000000 	.word	0x00000000
  403764:	00776f70 	.word	0x00776f70

00403768 <TWO52>:
  403768:	00000000 43300000 00000000 c3300000     ......0C......0.

00403778 <_global_impure_ptr>:
  403778:	20000030                                0.. 

0040377c <_init>:
  40377c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40377e:	bf00      	nop
  403780:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403782:	bc08      	pop	{r3}
  403784:	469e      	mov	lr, r3
  403786:	4770      	bx	lr

00403788 <__init_array_start>:
  403788:	0040363d 	.word	0x0040363d

0040378c <__frame_dummy_init_array_entry>:
  40378c:	004000f1                                ..@.

00403790 <_fini>:
  403790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403792:	bf00      	nop
  403794:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403796:	bc08      	pop	{r3}
  403798:	469e      	mov	lr, r3
  40379a:	4770      	bx	lr

0040379c <__fini_array_start>:
  40379c:	004000cd 	.word	0x004000cd
