<stg><name>PEG_Xvec_Pipeline_computation</name>


<trans_list>

<trans id="318" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="657" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i657 %fifo_aXvec, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_A_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %end_32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %end_32

]]></Node>
<StgValue><ssdm name="end_32_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %start_32_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_32_3

]]></Node>
<StgValue><ssdm name="start_32_3_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 %start_32_3_read, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.cond73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond73:0 %j_3 = load i32 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond73:1 %icmp_ln362 = icmp_slt  i32 %j_3, i32 %end_32_read

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond73:2 %br_ln362 = br i1 %icmp_ln362, void %for.inc109.exitStub, void %for.body76

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body76:0 %specpipeline_ln364 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln364"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body76:1 %speclooptripcount_ln363 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 200, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln363"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body76:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
for.body76:3 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_A_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body76:4 %br_ln365 = br i1 %tmp_s, void %if.end107, void %if.then78_ifconv

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="514" op_0_bw="514" op_1_bw="513" op_2_bw="0">
<![CDATA[
if.then78_ifconv:0 %fifo_A_s_read = nbread i514 @_ssdm_op_NbRead.ap_fifo.volatile.i513P0A, i513 %fifo_A_s

]]></Node>
<StgValue><ssdm name="fifo_A_s_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="513" op_0_bw="514">
<![CDATA[
if.then78_ifconv:1 %p_s = extractvalue i514 %fifo_A_s_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:2 %a_row_V = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 32, i32 49

]]></Node>
<StgValue><ssdm name="a_row_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="513">
<![CDATA[
if.then78_ifconv:3 %a_val_V = trunc i513 %p_s

]]></Node>
<StgValue><ssdm name="a_val_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:6 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 52, i32 61

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:12 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 50, i32 51

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:20 %a_row_V_1 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 96, i32 113

]]></Node>
<StgValue><ssdm name="a_row_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:21 %a_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="a_val_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:25 %lshr_ln377_1 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 116, i32 125

]]></Node>
<StgValue><ssdm name="lshr_ln377_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:31 %trunc_ln377_1 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 114, i32 115

]]></Node>
<StgValue><ssdm name="trunc_ln377_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:41 %a_row_V_2 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 160, i32 177

]]></Node>
<StgValue><ssdm name="a_row_V_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:42 %a_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="a_val_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:46 %lshr_ln377_2 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 180, i32 189

]]></Node>
<StgValue><ssdm name="lshr_ln377_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:52 %trunc_ln377_2 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 178, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln377_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:60 %a_row_V_3 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 224, i32 241

]]></Node>
<StgValue><ssdm name="a_row_V_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:61 %a_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="a_val_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:62 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 241

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:65 %lshr_ln377_3 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 244, i32 253

]]></Node>
<StgValue><ssdm name="lshr_ln377_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:71 %trunc_ln377_3 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 242, i32 243

]]></Node>
<StgValue><ssdm name="trunc_ln377_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:87 %a_row_V_4 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 288, i32 305

]]></Node>
<StgValue><ssdm name="a_row_V_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:88 %a_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="a_val_V_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:89 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 305

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:92 %lshr_ln377_4 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 308, i32 317

]]></Node>
<StgValue><ssdm name="lshr_ln377_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:98 %trunc_ln377_4 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 306, i32 307

]]></Node>
<StgValue><ssdm name="trunc_ln377_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:107 %a_row_V_5 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 352, i32 369

]]></Node>
<StgValue><ssdm name="a_row_V_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:108 %a_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="a_val_V_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:109 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 369

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:112 %lshr_ln377_5 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 372, i32 381

]]></Node>
<StgValue><ssdm name="lshr_ln377_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:118 %trunc_ln377_5 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 370, i32 371

]]></Node>
<StgValue><ssdm name="trunc_ln377_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:126 %a_row_V_6 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 416, i32 433

]]></Node>
<StgValue><ssdm name="a_row_V_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:127 %a_val_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="a_val_V_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:128 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 433

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:131 %lshr_ln377_6 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 436, i32 445

]]></Node>
<StgValue><ssdm name="lshr_ln377_6"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:137 %trunc_ln377_6 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 434, i32 435

]]></Node>
<StgValue><ssdm name="trunc_ln377_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:145 %a_row_V_7 = partselect i18 @_ssdm_op_PartSelect.i18.i513.i32.i32, i513 %p_s, i32 480, i32 497

]]></Node>
<StgValue><ssdm name="a_row_V_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:146 %a_val_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i513.i32.i32, i513 %p_s, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="a_val_V_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:147 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 497

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:150 %lshr_ln377_7 = partselect i10 @_ssdm_op_PartSelect.i10.i513.i32.i32, i513 %p_s, i32 500, i32 509

]]></Node>
<StgValue><ssdm name="lshr_ln377_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="513" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:156 %trunc_ln377_7 = partselect i2 @_ssdm_op_PartSelect.i2.i513.i32.i32, i513 %p_s, i32 498, i32 499

]]></Node>
<StgValue><ssdm name="trunc_ln377_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then78_ifconv:178 %j_4 = add i32 %j_3, i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then78_ifconv:179 %store_ln382 = store i32 %j_4, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
if.end107:0 %br_ln362 = br void %for.cond73

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:4 %empty = bitcast i32 %a_val_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:5 %a_val_f64 = fpext i32 %empty

]]></Node>
<StgValue><ssdm name="a_val_f64"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:7 %zext_ln377 = zext i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:8 %local_X_addr = getelementptr i64 %local_X, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="local_X_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:9 %local_X_1_addr = getelementptr i64 %local_X_1, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="local_X_1_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:10 %local_X_2_addr = getelementptr i64 %local_X_2, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="local_X_2_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:11 %local_X_3_addr = getelementptr i64 %local_X_3, i64 0, i64 %zext_ln377

]]></Node>
<StgValue><ssdm name="local_X_3_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:13 %local_X_load = load i10 %local_X_addr

]]></Node>
<StgValue><ssdm name="local_X_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:14 %local_X_1_load = load i10 %local_X_1_addr

]]></Node>
<StgValue><ssdm name="local_X_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:15 %local_X_2_load = load i10 %local_X_2_addr

]]></Node>
<StgValue><ssdm name="local_X_2_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:16 %local_X_3_load = load i10 %local_X_3_addr

]]></Node>
<StgValue><ssdm name="local_X_3_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:23 %empty_130 = bitcast i32 %a_val_V_1

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:24 %a_val_f64_1 = fpext i32 %empty_130

]]></Node>
<StgValue><ssdm name="a_val_f64_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:26 %zext_ln377_1 = zext i10 %lshr_ln377_1

]]></Node>
<StgValue><ssdm name="zext_ln377_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:27 %local_X_addr_2 = getelementptr i64 %local_X, i64 0, i64 %zext_ln377_1

]]></Node>
<StgValue><ssdm name="local_X_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:28 %local_X_1_addr_2 = getelementptr i64 %local_X_1, i64 0, i64 %zext_ln377_1

]]></Node>
<StgValue><ssdm name="local_X_1_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:29 %local_X_2_addr_2 = getelementptr i64 %local_X_2, i64 0, i64 %zext_ln377_1

]]></Node>
<StgValue><ssdm name="local_X_2_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:30 %local_X_3_addr_2 = getelementptr i64 %local_X_3, i64 0, i64 %zext_ln377_1

]]></Node>
<StgValue><ssdm name="local_X_3_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:32 %local_X_load_1 = load i10 %local_X_addr_2

]]></Node>
<StgValue><ssdm name="local_X_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:33 %local_X_1_load_1 = load i10 %local_X_1_addr_2

]]></Node>
<StgValue><ssdm name="local_X_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:34 %local_X_2_load_1 = load i10 %local_X_2_addr_2

]]></Node>
<StgValue><ssdm name="local_X_2_load_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:35 %local_X_3_load_1 = load i10 %local_X_3_addr_2

]]></Node>
<StgValue><ssdm name="local_X_3_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:44 %empty_131 = bitcast i32 %a_val_V_2

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:45 %a_val_f64_2 = fpext i32 %empty_131

]]></Node>
<StgValue><ssdm name="a_val_f64_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:47 %zext_ln377_2 = zext i10 %lshr_ln377_2

]]></Node>
<StgValue><ssdm name="zext_ln377_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:48 %local_X_4_addr = getelementptr i64 %local_X_4, i64 0, i64 %zext_ln377_2

]]></Node>
<StgValue><ssdm name="local_X_4_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:49 %local_X_5_addr = getelementptr i64 %local_X_5, i64 0, i64 %zext_ln377_2

]]></Node>
<StgValue><ssdm name="local_X_5_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:50 %local_X_6_addr = getelementptr i64 %local_X_6, i64 0, i64 %zext_ln377_2

]]></Node>
<StgValue><ssdm name="local_X_6_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:51 %local_X_7_addr = getelementptr i64 %local_X_7, i64 0, i64 %zext_ln377_2

]]></Node>
<StgValue><ssdm name="local_X_7_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:53 %local_X_4_load = load i10 %local_X_4_addr

]]></Node>
<StgValue><ssdm name="local_X_4_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:54 %local_X_5_load = load i10 %local_X_5_addr

]]></Node>
<StgValue><ssdm name="local_X_5_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:55 %local_X_6_load = load i10 %local_X_6_addr

]]></Node>
<StgValue><ssdm name="local_X_6_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:56 %local_X_7_load = load i10 %local_X_7_addr

]]></Node>
<StgValue><ssdm name="local_X_7_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:63 %empty_132 = bitcast i32 %a_val_V_3

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:64 %a_val_f64_3 = fpext i32 %empty_132

]]></Node>
<StgValue><ssdm name="a_val_f64_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:66 %zext_ln377_3 = zext i10 %lshr_ln377_3

]]></Node>
<StgValue><ssdm name="zext_ln377_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:67 %local_X_4_addr_2 = getelementptr i64 %local_X_4, i64 0, i64 %zext_ln377_3

]]></Node>
<StgValue><ssdm name="local_X_4_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:68 %local_X_5_addr_2 = getelementptr i64 %local_X_5, i64 0, i64 %zext_ln377_3

]]></Node>
<StgValue><ssdm name="local_X_5_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:69 %local_X_6_addr_2 = getelementptr i64 %local_X_6, i64 0, i64 %zext_ln377_3

]]></Node>
<StgValue><ssdm name="local_X_6_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:70 %local_X_7_addr_2 = getelementptr i64 %local_X_7, i64 0, i64 %zext_ln377_3

]]></Node>
<StgValue><ssdm name="local_X_7_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:72 %local_X_4_load_1 = load i10 %local_X_4_addr_2

]]></Node>
<StgValue><ssdm name="local_X_4_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:73 %local_X_5_load_1 = load i10 %local_X_5_addr_2

]]></Node>
<StgValue><ssdm name="local_X_5_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:74 %local_X_6_load_1 = load i10 %local_X_6_addr_2

]]></Node>
<StgValue><ssdm name="local_X_6_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:75 %local_X_7_load_1 = load i10 %local_X_7_addr_2

]]></Node>
<StgValue><ssdm name="local_X_7_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:90 %empty_133 = bitcast i32 %a_val_V_4

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:91 %a_val_f64_4 = fpext i32 %empty_133

]]></Node>
<StgValue><ssdm name="a_val_f64_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:93 %zext_ln377_4 = zext i10 %lshr_ln377_4

]]></Node>
<StgValue><ssdm name="zext_ln377_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:94 %local_X_8_addr = getelementptr i64 %local_X_8, i64 0, i64 %zext_ln377_4

]]></Node>
<StgValue><ssdm name="local_X_8_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:95 %local_X_9_addr = getelementptr i64 %local_X_9, i64 0, i64 %zext_ln377_4

]]></Node>
<StgValue><ssdm name="local_X_9_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:96 %local_X_10_addr = getelementptr i64 %local_X_10, i64 0, i64 %zext_ln377_4

]]></Node>
<StgValue><ssdm name="local_X_10_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:97 %local_X_11_addr = getelementptr i64 %local_X_11, i64 0, i64 %zext_ln377_4

]]></Node>
<StgValue><ssdm name="local_X_11_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:99 %local_X_8_load = load i10 %local_X_8_addr

]]></Node>
<StgValue><ssdm name="local_X_8_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:100 %local_X_9_load = load i10 %local_X_9_addr

]]></Node>
<StgValue><ssdm name="local_X_9_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:101 %local_X_10_load = load i10 %local_X_10_addr

]]></Node>
<StgValue><ssdm name="local_X_10_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:102 %local_X_11_load = load i10 %local_X_11_addr

]]></Node>
<StgValue><ssdm name="local_X_11_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="126" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:5 %a_val_f64 = fpext i32 %empty

]]></Node>
<StgValue><ssdm name="a_val_f64"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:13 %local_X_load = load i10 %local_X_addr

]]></Node>
<StgValue><ssdm name="local_X_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:14 %local_X_1_load = load i10 %local_X_1_addr

]]></Node>
<StgValue><ssdm name="local_X_1_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:15 %local_X_2_load = load i10 %local_X_2_addr

]]></Node>
<StgValue><ssdm name="local_X_2_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:16 %local_X_3_load = load i10 %local_X_3_addr

]]></Node>
<StgValue><ssdm name="local_X_3_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:17 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_load, i64 %local_X_1_load, i64 %local_X_2_load, i64 %local_X_3_load, i2 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:24 %a_val_f64_1 = fpext i32 %empty_130

]]></Node>
<StgValue><ssdm name="a_val_f64_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:32 %local_X_load_1 = load i10 %local_X_addr_2

]]></Node>
<StgValue><ssdm name="local_X_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:33 %local_X_1_load_1 = load i10 %local_X_1_addr_2

]]></Node>
<StgValue><ssdm name="local_X_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:34 %local_X_2_load_1 = load i10 %local_X_2_addr_2

]]></Node>
<StgValue><ssdm name="local_X_2_load_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:35 %local_X_3_load_1 = load i10 %local_X_3_addr_2

]]></Node>
<StgValue><ssdm name="local_X_3_load_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:36 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_load_1, i64 %local_X_1_load_1, i64 %local_X_2_load_1, i64 %local_X_3_load_1, i2 %trunc_ln377_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:45 %a_val_f64_2 = fpext i32 %empty_131

]]></Node>
<StgValue><ssdm name="a_val_f64_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:53 %local_X_4_load = load i10 %local_X_4_addr

]]></Node>
<StgValue><ssdm name="local_X_4_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:54 %local_X_5_load = load i10 %local_X_5_addr

]]></Node>
<StgValue><ssdm name="local_X_5_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:55 %local_X_6_load = load i10 %local_X_6_addr

]]></Node>
<StgValue><ssdm name="local_X_6_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:56 %local_X_7_load = load i10 %local_X_7_addr

]]></Node>
<StgValue><ssdm name="local_X_7_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:57 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_4_load, i64 %local_X_5_load, i64 %local_X_6_load, i64 %local_X_7_load, i2 %trunc_ln377_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:64 %a_val_f64_3 = fpext i32 %empty_132

]]></Node>
<StgValue><ssdm name="a_val_f64_3"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:72 %local_X_4_load_1 = load i10 %local_X_4_addr_2

]]></Node>
<StgValue><ssdm name="local_X_4_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:73 %local_X_5_load_1 = load i10 %local_X_5_addr_2

]]></Node>
<StgValue><ssdm name="local_X_5_load_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:74 %local_X_6_load_1 = load i10 %local_X_6_addr_2

]]></Node>
<StgValue><ssdm name="local_X_6_load_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:75 %local_X_7_load_1 = load i10 %local_X_7_addr_2

]]></Node>
<StgValue><ssdm name="local_X_7_load_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:76 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_4_load_1, i64 %local_X_5_load_1, i64 %local_X_6_load_1, i64 %local_X_7_load_1, i2 %trunc_ln377_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:91 %a_val_f64_4 = fpext i32 %empty_133

]]></Node>
<StgValue><ssdm name="a_val_f64_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:99 %local_X_8_load = load i10 %local_X_8_addr

]]></Node>
<StgValue><ssdm name="local_X_8_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:100 %local_X_9_load = load i10 %local_X_9_addr

]]></Node>
<StgValue><ssdm name="local_X_9_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:101 %local_X_10_load = load i10 %local_X_10_addr

]]></Node>
<StgValue><ssdm name="local_X_10_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:102 %local_X_11_load = load i10 %local_X_11_addr

]]></Node>
<StgValue><ssdm name="local_X_11_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:103 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_8_load, i64 %local_X_9_load, i64 %local_X_10_load, i64 %local_X_11_load, i2 %trunc_ln377_4

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:110 %empty_134 = bitcast i32 %a_val_V_5

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:111 %a_val_f64_5 = fpext i32 %empty_134

]]></Node>
<StgValue><ssdm name="a_val_f64_5"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:113 %zext_ln377_5 = zext i10 %lshr_ln377_5

]]></Node>
<StgValue><ssdm name="zext_ln377_5"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:114 %local_X_8_addr_2 = getelementptr i64 %local_X_8, i64 0, i64 %zext_ln377_5

]]></Node>
<StgValue><ssdm name="local_X_8_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:115 %local_X_9_addr_2 = getelementptr i64 %local_X_9, i64 0, i64 %zext_ln377_5

]]></Node>
<StgValue><ssdm name="local_X_9_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:116 %local_X_10_addr_2 = getelementptr i64 %local_X_10, i64 0, i64 %zext_ln377_5

]]></Node>
<StgValue><ssdm name="local_X_10_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:117 %local_X_11_addr_2 = getelementptr i64 %local_X_11, i64 0, i64 %zext_ln377_5

]]></Node>
<StgValue><ssdm name="local_X_11_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:119 %local_X_8_load_1 = load i10 %local_X_8_addr_2

]]></Node>
<StgValue><ssdm name="local_X_8_load_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:120 %local_X_9_load_1 = load i10 %local_X_9_addr_2

]]></Node>
<StgValue><ssdm name="local_X_9_load_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:121 %local_X_10_load_1 = load i10 %local_X_10_addr_2

]]></Node>
<StgValue><ssdm name="local_X_10_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:122 %local_X_11_load_1 = load i10 %local_X_11_addr_2

]]></Node>
<StgValue><ssdm name="local_X_11_load_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:129 %empty_135 = bitcast i32 %a_val_V_6

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:130 %a_val_f64_6 = fpext i32 %empty_135

]]></Node>
<StgValue><ssdm name="a_val_f64_6"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:132 %zext_ln377_6 = zext i10 %lshr_ln377_6

]]></Node>
<StgValue><ssdm name="zext_ln377_6"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:133 %local_X_12_addr = getelementptr i64 %local_X_12, i64 0, i64 %zext_ln377_6

]]></Node>
<StgValue><ssdm name="local_X_12_addr"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:134 %local_X_13_addr = getelementptr i64 %local_X_13, i64 0, i64 %zext_ln377_6

]]></Node>
<StgValue><ssdm name="local_X_13_addr"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:135 %local_X_14_addr = getelementptr i64 %local_X_14, i64 0, i64 %zext_ln377_6

]]></Node>
<StgValue><ssdm name="local_X_14_addr"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:136 %local_X_15_addr = getelementptr i64 %local_X_15, i64 0, i64 %zext_ln377_6

]]></Node>
<StgValue><ssdm name="local_X_15_addr"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:138 %local_X_12_load = load i10 %local_X_12_addr

]]></Node>
<StgValue><ssdm name="local_X_12_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:139 %local_X_13_load = load i10 %local_X_13_addr

]]></Node>
<StgValue><ssdm name="local_X_13_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:140 %local_X_14_load = load i10 %local_X_14_addr

]]></Node>
<StgValue><ssdm name="local_X_14_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:141 %local_X_15_load = load i10 %local_X_15_addr

]]></Node>
<StgValue><ssdm name="local_X_15_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
if.then78_ifconv:148 %empty_136 = bitcast i32 %a_val_V_7

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:149 %a_val_f64_7 = fpext i32 %empty_136

]]></Node>
<StgValue><ssdm name="a_val_f64_7"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:151 %zext_ln377_7 = zext i10 %lshr_ln377_7

]]></Node>
<StgValue><ssdm name="zext_ln377_7"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:152 %local_X_12_addr_2 = getelementptr i64 %local_X_12, i64 0, i64 %zext_ln377_7

]]></Node>
<StgValue><ssdm name="local_X_12_addr_2"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:153 %local_X_13_addr_2 = getelementptr i64 %local_X_13, i64 0, i64 %zext_ln377_7

]]></Node>
<StgValue><ssdm name="local_X_13_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:154 %local_X_14_addr_2 = getelementptr i64 %local_X_14, i64 0, i64 %zext_ln377_7

]]></Node>
<StgValue><ssdm name="local_X_14_addr_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:155 %local_X_15_addr_2 = getelementptr i64 %local_X_15, i64 0, i64 %zext_ln377_7

]]></Node>
<StgValue><ssdm name="local_X_15_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:157 %local_X_12_load_1 = load i10 %local_X_12_addr_2

]]></Node>
<StgValue><ssdm name="local_X_12_load_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:158 %local_X_13_load_1 = load i10 %local_X_13_addr_2

]]></Node>
<StgValue><ssdm name="local_X_13_load_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:159 %local_X_14_load_1 = load i10 %local_X_14_addr_2

]]></Node>
<StgValue><ssdm name="local_X_14_load_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:160 %local_X_15_load_1 = load i10 %local_X_15_addr_2

]]></Node>
<StgValue><ssdm name="local_X_15_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="189" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:111 %a_val_f64_5 = fpext i32 %empty_134

]]></Node>
<StgValue><ssdm name="a_val_f64_5"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:119 %local_X_8_load_1 = load i10 %local_X_8_addr_2

]]></Node>
<StgValue><ssdm name="local_X_8_load_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:120 %local_X_9_load_1 = load i10 %local_X_9_addr_2

]]></Node>
<StgValue><ssdm name="local_X_9_load_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:121 %local_X_10_load_1 = load i10 %local_X_10_addr_2

]]></Node>
<StgValue><ssdm name="local_X_10_load_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:122 %local_X_11_load_1 = load i10 %local_X_11_addr_2

]]></Node>
<StgValue><ssdm name="local_X_11_load_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:123 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_8_load_1, i64 %local_X_9_load_1, i64 %local_X_10_load_1, i64 %local_X_11_load_1, i2 %trunc_ln377_5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:130 %a_val_f64_6 = fpext i32 %empty_135

]]></Node>
<StgValue><ssdm name="a_val_f64_6"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:138 %local_X_12_load = load i10 %local_X_12_addr

]]></Node>
<StgValue><ssdm name="local_X_12_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:139 %local_X_13_load = load i10 %local_X_13_addr

]]></Node>
<StgValue><ssdm name="local_X_13_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:140 %local_X_14_load = load i10 %local_X_14_addr

]]></Node>
<StgValue><ssdm name="local_X_14_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:141 %local_X_15_load = load i10 %local_X_15_addr

]]></Node>
<StgValue><ssdm name="local_X_15_load"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:142 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_12_load, i64 %local_X_13_load, i64 %local_X_14_load, i64 %local_X_15_load, i2 %trunc_ln377_6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
if.then78_ifconv:149 %a_val_f64_7 = fpext i32 %empty_136

]]></Node>
<StgValue><ssdm name="a_val_f64_7"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:157 %local_X_12_load_1 = load i10 %local_X_12_addr_2

]]></Node>
<StgValue><ssdm name="local_X_12_load_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:158 %local_X_13_load_1 = load i10 %local_X_13_addr_2

]]></Node>
<StgValue><ssdm name="local_X_13_load_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:159 %local_X_14_load_1 = load i10 %local_X_14_addr_2

]]></Node>
<StgValue><ssdm name="local_X_14_load_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
if.then78_ifconv:160 %local_X_15_load_1 = load i10 %local_X_15_addr_2

]]></Node>
<StgValue><ssdm name="local_X_15_load_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
if.then78_ifconv:161 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4f64.i2, i64 %local_X_12_load_1, i64 %local_X_13_load_1, i64 %local_X_14_load_1, i64 %local_X_15_load_1, i2 %trunc_ln377_7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="212" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="220" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="228" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="236" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="244" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:18 %mul1 = dmul i64 %a_val_f64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:37 %mul100_1 = dmul i64 %a_val_f64_1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul100_1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:58 %mul100_2 = dmul i64 %a_val_f64_2, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul100_2"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:77 %mul100_3 = dmul i64 %a_val_f64_3, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul100_3"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:104 %mul100_4 = dmul i64 %a_val_f64_4, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul100_4"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:19 %bitcast_ln377 = bitcast i64 %mul1

]]></Node>
<StgValue><ssdm name="bitcast_ln377"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:22 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 113

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:38 %bitcast_ln377_1 = bitcast i64 %mul100_1

]]></Node>
<StgValue><ssdm name="bitcast_ln377_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:39 %shl_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %bitcast_ln377_1, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then78_ifconv:40 %select_ln779 = select i1 %p_Result_s, i128 0, i128 %shl_ln1

]]></Node>
<StgValue><ssdm name="select_ln779"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
if.then78_ifconv:43 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i513.i32, i513 %p_s, i32 177

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:59 %bitcast_ln377_2 = bitcast i64 %mul100_2

]]></Node>
<StgValue><ssdm name="bitcast_ln377_2"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:78 %bitcast_ln377_3 = bitcast i64 %mul100_3

]]></Node>
<StgValue><ssdm name="bitcast_ln377_3"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="192">
<![CDATA[
if.then78_ifconv:79 %shl_ln377_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i192, i64 %bitcast_ln377_3, i192 0

]]></Node>
<StgValue><ssdm name="shl_ln377_2"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then78_ifconv:80 %select_ln779_1 = select i1 %p_Result_2, i256 0, i256 %shl_ln377_2

]]></Node>
<StgValue><ssdm name="select_ln779_1"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:81 %select_ln779_2 = select i1 %p_Result_1, i64 0, i64 %bitcast_ln377_2

]]></Node>
<StgValue><ssdm name="select_ln779_2"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="192" op_0_bw="192" op_1_bw="64" op_2_bw="128">
<![CDATA[
if.then78_ifconv:82 %tmp8 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %select_ln779_2, i128 %select_ln779

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="128" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:83 %tmp_9 = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %select_ln779_1, i32 64, i32 191

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="192" op_0_bw="192" op_1_bw="128" op_2_bw="64">
<![CDATA[
if.then78_ifconv:84 %tmp_10 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i128.i64, i128 %tmp_9, i64 %bitcast_ln377

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
if.then78_ifconv:85 %or_ln779 = or i192 %tmp_10, i192 %tmp8

]]></Node>
<StgValue><ssdm name="or_ln779"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:86 %tmp_11 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %select_ln779_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:105 %bitcast_ln377_4 = bitcast i64 %mul100_4

]]></Node>
<StgValue><ssdm name="bitcast_ln377_4"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then78_ifconv:106 %select_ln779_3 = select i1 %p_Result_3, i64 0, i64 %bitcast_ln377_4

]]></Node>
<StgValue><ssdm name="select_ln779_3"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:124 %mul100_5 = dmul i64 %a_val_f64_5, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul100_5"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:143 %mul100_6 = dmul i64 %a_val_f64_6, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul100_6"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then78_ifconv:162 %mul100_7 = dmul i64 %a_val_f64_7, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul100_7"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:164 %tmp = partselect i128 @_ssdm_op_PartSelect.i128.i192.i32.i32, i192 %or_ln779, i32 64, i32 191

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then78_ifconv:167 %tmp_2 = partselect i128 @_ssdm_op_PartSelect.i128.i192.i32.i32, i192 %or_ln779, i32 64, i32 191

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0">
<![CDATA[
for.inc109.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:125 %bitcast_ln377_5 = bitcast i64 %mul100_5

]]></Node>
<StgValue><ssdm name="bitcast_ln377_5"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:144 %bitcast_ln377_6 = bitcast i64 %mul100_6

]]></Node>
<StgValue><ssdm name="bitcast_ln377_6"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
if.then78_ifconv:163 %bitcast_ln377_7 = bitcast i64 %mul100_7

]]></Node>
<StgValue><ssdm name="bitcast_ln377_7"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="128">
<![CDATA[
if.then78_ifconv:165 %tmp_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i128, i64 %select_ln779_3, i64 %tmp_11, i128 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="320" op_0_bw="256">
<![CDATA[
if.then78_ifconv:166 %zext_ln151_1 = zext i256 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="320" op_0_bw="320" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="128">
<![CDATA[
if.then78_ifconv:168 %tmp_3 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i64.i64.i64.i128, i64 %bitcast_ln377_5, i64 %select_ln779_3, i64 %tmp_11, i128 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
if.then78_ifconv:169 %select_ln779_4 = select i1 %p_Result_4, i320 %zext_ln151_1, i320 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln779_4"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="384" op_0_bw="320">
<![CDATA[
if.then78_ifconv:170 %zext_ln151_2 = zext i320 %select_ln779_4

]]></Node>
<StgValue><ssdm name="zext_ln151_2"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="384" op_0_bw="384" op_1_bw="64" op_2_bw="320">
<![CDATA[
if.then78_ifconv:171 %tmp_4 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i64.i320, i64 %bitcast_ln377_6, i320 %select_ln779_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="384" op_0_bw="1" op_1_bw="384" op_2_bw="384">
<![CDATA[
if.then78_ifconv:172 %select_ln779_5 = select i1 %p_Result_5, i384 %zext_ln151_2, i384 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln779_5"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="448" op_0_bw="384">
<![CDATA[
if.then78_ifconv:173 %zext_ln151 = zext i384 %select_ln779_5

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="p_Result_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="448" op_0_bw="448" op_1_bw="64" op_2_bw="384">
<![CDATA[
if.then78_ifconv:174 %tmp_16 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i64.i384, i64 %bitcast_ln377_7, i384 %select_ln779_5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="448" op_0_bw="1" op_1_bw="448" op_2_bw="448">
<![CDATA[
if.then78_ifconv:175 %select_ln779_6 = select i1 %p_Result_6, i448 %zext_ln151, i448 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln779_6"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="657" op_0_bw="657" op_1_bw="1" op_2_bw="448" op_3_bw="64" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18">
<![CDATA[
if.then78_ifconv:176 %p_0 = bitconcatenate i657 @_ssdm_op_BitConcatenate.i657.i1.i448.i64.i18.i18.i18.i18.i18.i18.i18.i18, i1 0, i448 %select_ln779_6, i64 %bitcast_ln377, i18 %a_row_V_7, i18 %a_row_V_6, i18 %a_row_V_5, i18 %a_row_V_4, i18 %a_row_V_3, i18 %a_row_V_2, i18 %a_row_V_1, i18 %a_row_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="657" op_2_bw="657">
<![CDATA[
if.then78_ifconv:177 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i657P0A, i657 %fifo_aXvec, i657 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
if.then78_ifconv:180 %br_ln382 = br void %if.end107

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
