INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-uart-8bit/src/tt_um_uart_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_uart_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-uart-8bit/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-uart-8bit/src/uart_rx_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-uart-8bit/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-uart-8bit/src/tt_um_uart_8bit_tb_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_uart_8bit
