

================================================================
== Vivado HLS Report for 'cv_hw'
================================================================
* Date:           Tue Oct 30 08:37:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cv_hw
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        22|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    925|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     25|    1657|   2137|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    527|    -|
|Register         |        -|      -|     660|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     26|    2317|   3589|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |cv_hw_CTRL_BUS_s_axi_U   |cv_hw_CTRL_BUS_s_axi  |        0|      0|   94|  120|
    |cv_hw_dadd_64ns_6bkb_U1  |cv_hw_dadd_64ns_6bkb  |        0|      3|  445|  781|
    |cv_hw_dmul_64ns_6cud_U2  |cv_hw_dmul_64ns_6cud  |        0|     11|  299|  203|
    |cv_hw_dmul_64ns_6cud_U3  |cv_hw_dmul_64ns_6cud  |        0|     11|  299|  203|
    |cv_hw_sitodp_32nsdEe_U4  |cv_hw_sitodp_32nsdEe  |        0|      0|  260|  415|
    |cv_hw_sitodp_32nsdEe_U5  |cv_hw_sitodp_32nsdEe  |        0|      0|  260|  415|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     25| 1657| 2137|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cv_hw_mul_mul_16neOg_U6  |cv_hw_mul_mul_16neOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_322_p2                  |     +    |      0|  0|   19|          11|          12|
    |tmp_3_i_i_i_fu_336_p2                |     -    |      0|  0|   18|          10|          11|
    |ap_block_state23_io                  |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_data_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_data_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_dest_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_dest_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_id_V_0_load_A            |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_id_V_0_load_B            |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_keep_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_keep_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_last_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_last_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_strb_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_strb_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_user_V_0_load_A          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_user_V_0_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_dest_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_dest_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_id_V_1_load_A            |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_id_V_1_load_B            |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_keep_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_keep_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_strb_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_strb_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_user_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |op_stream_V_user_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |in_stream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_keep_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_strb_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |in_stream_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |op_stream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |tmp_2_fu_211_p2                      |   icmp   |      0|  0|   11|           8|           1|
    |tmp_8_fu_217_p2                      |   icmp   |      0|  0|   20|          32|           1|
    |tmp_6_i_i_i_fu_365_p2                |   lshr   |      0|  0|  167|          54|          54|
    |ap_block_state23                     |    or    |      0|  0|    2|           1|           1|
    |p_Val2_4_fu_399_p3                   |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_345_p3                |  select  |      0|  0|   12|           1|          12|
    |tmp_8_i_i_i_fu_371_p2                |    shl   |      0|  0|  474|         137|         137|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0|  925|         312|         304|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  113|         24|    1|         24|
    |grp_fu_171_p0                  |   15|          3|   64|        192|
    |grp_fu_171_p1                  |   15|          3|   64|        192|
    |grp_fu_175_p1                  |   15|          3|   64|        192|
    |grp_fu_186_p0                  |   15|          3|   32|         96|
    |in_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |in_stream_V_data_V_0_data_out  |    9|          2|   32|         64|
    |in_stream_V_data_V_0_state     |   15|          3|    2|          6|
    |in_stream_V_dest_V_0_data_out  |    9|          2|    1|          2|
    |in_stream_V_dest_V_0_state     |   15|          3|    2|          6|
    |in_stream_V_id_V_0_data_out    |    9|          2|    1|          2|
    |in_stream_V_id_V_0_state       |   15|          3|    2|          6|
    |in_stream_V_keep_V_0_data_out  |    9|          2|    4|          8|
    |in_stream_V_keep_V_0_state     |   15|          3|    2|          6|
    |in_stream_V_last_V_0_data_out  |    9|          2|    1|          2|
    |in_stream_V_last_V_0_state     |   15|          3|    2|          6|
    |in_stream_V_strb_V_0_data_out  |    9|          2|    4|          8|
    |in_stream_V_strb_V_0_state     |   15|          3|    2|          6|
    |in_stream_V_user_V_0_data_out  |    9|          2|    1|          2|
    |in_stream_V_user_V_0_state     |   15|          3|    2|          6|
    |op_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |op_stream_V_data_V_1_data_out  |    9|          2|   32|         64|
    |op_stream_V_data_V_1_state     |   15|          3|    2|          6|
    |op_stream_V_dest_V_1_data_out  |    9|          2|    1|          2|
    |op_stream_V_dest_V_1_state     |   15|          3|    2|          6|
    |op_stream_V_id_V_1_data_out    |    9|          2|    1|          2|
    |op_stream_V_id_V_1_state       |   15|          3|    2|          6|
    |op_stream_V_keep_V_1_data_out  |    9|          2|    4|          8|
    |op_stream_V_keep_V_1_state     |   15|          3|    2|          6|
    |op_stream_V_last_V_1_data_out  |    9|          2|    1|          2|
    |op_stream_V_last_V_1_state     |   15|          3|    2|          6|
    |op_stream_V_strb_V_1_data_out  |    9|          2|    4|          8|
    |op_stream_V_strb_V_1_state     |   15|          3|    2|          6|
    |op_stream_V_user_V_1_data_out  |    9|          2|    1|          2|
    |op_stream_V_user_V_1_state     |   15|          3|    2|          6|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  527|        110|  343|        960|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |in_stream_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_dest_V_0_payload_A  |   1|   0|    1|          0|
    |in_stream_V_dest_V_0_payload_B  |   1|   0|    1|          0|
    |in_stream_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_dest_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_id_V_0_payload_A    |   1|   0|    1|          0|
    |in_stream_V_id_V_0_payload_B    |   1|   0|    1|          0|
    |in_stream_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |in_stream_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |in_stream_V_id_V_0_state        |   2|   0|    2|          0|
    |in_stream_V_keep_V_0_payload_A  |   4|   0|    4|          0|
    |in_stream_V_keep_V_0_payload_B  |   4|   0|    4|          0|
    |in_stream_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_keep_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |in_stream_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |in_stream_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_last_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_strb_V_0_payload_A  |   4|   0|    4|          0|
    |in_stream_V_strb_V_0_payload_B  |   4|   0|    4|          0|
    |in_stream_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_strb_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |in_stream_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |in_stream_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_user_V_0_state      |   2|   0|    2|          0|
    |loc_V_1_reg_494                 |  52|   0|   52|          0|
    |loc_V_reg_488                   |  11|   0|   11|          0|
    |op_stream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |op_stream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |op_stream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_data_V_1_state      |   2|   0|    2|          0|
    |op_stream_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |op_stream_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |op_stream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_dest_V_1_state      |   2|   0|    2|          0|
    |op_stream_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |op_stream_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |op_stream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |op_stream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |op_stream_V_id_V_1_state        |   2|   0|    2|          0|
    |op_stream_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |op_stream_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |op_stream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_keep_V_1_state      |   2|   0|    2|          0|
    |op_stream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |op_stream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |op_stream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_last_V_1_state      |   2|   0|    2|          0|
    |op_stream_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |op_stream_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |op_stream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_strb_V_1_state      |   2|   0|    2|          0|
    |op_stream_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |op_stream_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |op_stream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |op_stream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |op_stream_V_user_V_1_state      |   2|   0|    2|          0|
    |reg_192                         |  64|   0|   64|          0|
    |reg_197                         |  64|   0|   64|          0|
    |tmp_10_reg_468                  |  64|   0|   64|          0|
    |tmp_11_reg_478                  |  64|   0|   64|          0|
    |tmp_12_reg_483                  |  64|   0|   64|          0|
    |tmp_13_reg_463                  |   8|   0|    8|          0|
    |tmp_2_reg_415                   |   1|   0|    1|          0|
    |tmp_8_reg_419                   |   1|   0|    1|          0|
    |tmp_dest_V_reg_448              |   1|   0|    1|          0|
    |tmp_id_V_reg_443                |   1|   0|    1|          0|
    |tmp_keep_V_reg_423              |   4|   0|    4|          0|
    |tmp_last_V_reg_438              |   1|   0|    1|          0|
    |tmp_strb_V_reg_428              |   4|   0|    4|          0|
    |tmp_user_V_reg_433              |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 660|   0|  660|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |      CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |      CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |        cv_hw       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        cv_hw       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        cv_hw       | return value |
|in_stream_TDATA         |  in |   32|    axis    | in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    1|    axis    | in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    4|    axis    | in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    4|    axis    | in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    1|    axis    | in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    | in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    1|    axis    |  in_stream_V_id_V  |    pointer   |
|op_stream_TDATA         | out |   32|    axis    | op_stream_V_data_V |    pointer   |
|op_stream_TVALID        | out |    1|    axis    | op_stream_V_dest_V |    pointer   |
|op_stream_TREADY        |  in |    1|    axis    | op_stream_V_dest_V |    pointer   |
|op_stream_TDEST         | out |    1|    axis    | op_stream_V_dest_V |    pointer   |
|op_stream_TKEEP         | out |    4|    axis    | op_stream_V_keep_V |    pointer   |
|op_stream_TSTRB         | out |    4|    axis    | op_stream_V_strb_V |    pointer   |
|op_stream_TUSER         | out |    1|    axis    | op_stream_V_user_V |    pointer   |
|op_stream_TLAST         | out |    1|    axis    | op_stream_V_last_V |    pointer   |
|op_stream_TID           | out |    1|    axis    |  op_stream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	23  / (!tmp_2)
	2  / (tmp_2)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	2  / (tmp_2 & !tmp_8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !48"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !52"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !56"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_user_V), !map !60"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !64"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_id_V), !map !68"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_dest_V), !map !72"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %op_stream_V_data_V), !map !76"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %op_stream_V_keep_V), !map !80"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %op_stream_V_strb_V), !map !84"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_user_V), !map !88"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_last_V), !map !92"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_id_V), !map !96"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %op_stream_V_dest_V), !map !100"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %rows), !map !104"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %cols), !map !110"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %flag), !map !114"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @cv_hw_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%flag_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %flag)"   --->   Operation 42 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%cols_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %cols)"   --->   Operation 43 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%rows_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %rows)"   --->   Operation 44 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %flag, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:6]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %cols_read to i32" [cv_hw.cpp:7]   --->   Operation 46 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %cols, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:7]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %rows_read to i32" [cv_hw.cpp:8]   --->   Operation 48 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %rows, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:8]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:9]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:10]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [cv_hw.cpp:11]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%tmp_2 = icmp eq i8 %flag_read, 1" [cv_hw.cpp:13]   --->   Operation 53 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [cv_hw.cpp:13]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.84ns)   --->   "%tmp_3 = mul nsw i32 %tmp_s, %tmp_1" [cv_hw.cpp:23]   --->   Operation 55 'mul' 'tmp_3' <Predicate = (tmp_2)> <Delay = 2.84> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (1.11ns)   --->   "%tmp_8 = icmp eq i32 %tmp_3, 1" [cv_hw.cpp:23]   --->   Operation 56 'icmp' 'tmp_8' <Predicate = (tmp_2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [cv_hw.cpp:15]   --->   Operation 57 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [cv_hw.cpp:16]   --->   Operation 58 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V)" [cv_hw.cpp:16]   --->   Operation 59 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [cv_hw.cpp:16]   --->   Operation 60 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1" [cv_hw.cpp:16]   --->   Operation 61 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2" [cv_hw.cpp:16]   --->   Operation 62 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [cv_hw.cpp:16]   --->   Operation 63 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [cv_hw.cpp:16]   --->   Operation 64 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5" [cv_hw.cpp:16]   --->   Operation 65 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6" [cv_hw.cpp:16]   --->   Operation 66 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_data_V_1 to i8" [cv_hw.cpp:20]   --->   Operation 67 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %tmp to i32" [cv_hw.cpp:20]   --->   Operation 68 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [4/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 69 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_1, i32 8, i32 15)" [cv_hw.cpp:20]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_9 to i32" [cv_hw.cpp:20]   --->   Operation 71 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [4/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 72 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 23)" [cv_hw.cpp:20]   --->   Operation 73 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 74 [3/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 74 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 75 [3/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 75 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 76 [2/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 76 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 77 [2/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 77 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 78 [1/4] (7.09ns)   --->   "%tmp_6 = sitofp i32 %tmp_5 to double" [cv_hw.cpp:20]   --->   Operation 78 'sitodp' 'tmp_6' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/4] (7.09ns)   --->   "%tmp_10 = sitofp i32 %tmp_4 to double" [cv_hw.cpp:20]   --->   Operation 79 'sitodp' 'tmp_10' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.33>
ST_7 : Operation 80 [5/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 80 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [5/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 81 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.33>
ST_8 : Operation 82 [4/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 82 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [4/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 83 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %tmp_13 to i32" [cv_hw.cpp:20]   --->   Operation 84 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [4/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 85 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.33>
ST_9 : Operation 86 [3/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 86 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [3/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 87 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [3/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 88 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.33>
ST_10 : Operation 89 [2/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 89 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [2/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 90 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [2/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 91 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.33>
ST_11 : Operation 92 [1/5] (8.33ns)   --->   "%tmp_7 = fmul double %tmp_6, 3.000000e-01" [cv_hw.cpp:20]   --->   Operation 92 'dmul' 'tmp_7' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/5] (8.33ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.900000e-01" [cv_hw.cpp:20]   --->   Operation 93 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/4] (7.09ns)   --->   "%tmp_15 = sitofp i32 %tmp_14 to double" [cv_hw.cpp:20]   --->   Operation 94 'sitodp' 'tmp_15' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.33>
ST_12 : Operation 95 [5/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 95 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [5/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 96 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.33>
ST_13 : Operation 97 [4/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 97 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [4/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 98 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.33>
ST_14 : Operation 99 [3/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 99 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [3/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 100 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.33>
ST_15 : Operation 101 [2/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 101 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [2/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 102 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.33>
ST_16 : Operation 103 [1/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_7, %tmp_11" [cv_hw.cpp:20]   --->   Operation 103 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/5] (8.33ns)   --->   "%tmp_16 = fmul double %tmp_15, 1.100000e-01" [cv_hw.cpp:20]   --->   Operation 104 'dmul' 'tmp_16' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 105 [5/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 105 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 106 [4/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 106 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 107 [3/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 107 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 108 [2/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 108 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 109 [1/5] (6.91ns)   --->   "%val_assign = fadd double %tmp_12, %tmp_16" [cv_hw.cpp:20]   --->   Operation 109 'dadd' 'val_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %val_assign to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 110 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 111 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 112 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.07>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 113 'bitconcatenate' 'tmp_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_1_i_i_i_cast = zext i54 %tmp_1_i_i_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 114 'zext' 'tmp_1_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast1 = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 115 'zext' 'tmp_i_i_i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.94ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 116 'add' 'sh_assign' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 117 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.94ns)   --->   "%tmp_3_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 118 'sub' 'tmp_3_i_i_i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i_cast = sext i11 %tmp_3_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 119 'sext' 'tmp_3_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.43ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_3_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 120 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 121 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_5_i_i_i = zext i32 %sh_assign_1_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 122 'zext' 'tmp_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_5_i_i_i_cast = zext i32 %sh_assign_1_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 123 'zext' 'tmp_5_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_6_i_i_i = lshr i54 %tmp_1_i_i_i, %tmp_5_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 124 'lshr' 'tmp_6_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_8_i_i_i = shl i137 %tmp_1_i_i_i_cast, %tmp_5_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 125 'shl' 'tmp_8_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_6_i_i_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 126 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_17 = zext i1 %tmp_21 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 127 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_8_i_i_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:64->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 128 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %isNeg, i32 %tmp_17, i32 %tmp_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->cv_hw.cpp:20]   --->   Operation 129 'select' 'p_Val2_4' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 130 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, i32 %p_Val2_4, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [cv_hw.cpp:21]   --->   Operation 130 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 131 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %op_stream_V_data_V, i4* %op_stream_V_keep_V, i4* %op_stream_V_strb_V, i1* %op_stream_V_user_V, i1* %op_stream_V_last_V, i1* %op_stream_V_id_V, i1* %op_stream_V_dest_V, i32 %p_Val2_4, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [cv_hw.cpp:21]   --->   Operation 131 'write' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %._crit_edge.loopexit, label %._crit_edge22" [cv_hw.cpp:23]   --->   Operation 132 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 133 'br' <Predicate = (tmp_2 & tmp_8)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [cv_hw.cpp:30]   --->   Operation 134 'ret' <Predicate = (!tmp_2) | (tmp_8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ op_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24       (specbitsmap   ) [ 000000000000000000000000]
StgValue_25       (specbitsmap   ) [ 000000000000000000000000]
StgValue_26       (specbitsmap   ) [ 000000000000000000000000]
StgValue_27       (specbitsmap   ) [ 000000000000000000000000]
StgValue_28       (specbitsmap   ) [ 000000000000000000000000]
StgValue_29       (specbitsmap   ) [ 000000000000000000000000]
StgValue_30       (specbitsmap   ) [ 000000000000000000000000]
StgValue_31       (specbitsmap   ) [ 000000000000000000000000]
StgValue_32       (specbitsmap   ) [ 000000000000000000000000]
StgValue_33       (specbitsmap   ) [ 000000000000000000000000]
StgValue_34       (specbitsmap   ) [ 000000000000000000000000]
StgValue_35       (specbitsmap   ) [ 000000000000000000000000]
StgValue_36       (specbitsmap   ) [ 000000000000000000000000]
StgValue_37       (specbitsmap   ) [ 000000000000000000000000]
StgValue_38       (specbitsmap   ) [ 000000000000000000000000]
StgValue_39       (specbitsmap   ) [ 000000000000000000000000]
StgValue_40       (specbitsmap   ) [ 000000000000000000000000]
StgValue_41       (spectopmodule ) [ 000000000000000000000000]
flag_read         (read          ) [ 000000000000000000000000]
cols_read         (read          ) [ 000000000000000000000000]
rows_read         (read          ) [ 000000000000000000000000]
StgValue_45       (specinterface ) [ 000000000000000000000000]
tmp_s             (zext          ) [ 000000000000000000000000]
StgValue_47       (specinterface ) [ 000000000000000000000000]
tmp_1             (zext          ) [ 000000000000000000000000]
StgValue_49       (specinterface ) [ 000000000000000000000000]
StgValue_50       (specinterface ) [ 000000000000000000000000]
StgValue_51       (specinterface ) [ 000000000000000000000000]
StgValue_52       (specinterface ) [ 000000000000000000000000]
tmp_2             (icmp          ) [ 011111111111111111111111]
StgValue_54       (br            ) [ 000000000000000000000000]
tmp_3             (mul           ) [ 000000000000000000000000]
tmp_8             (icmp          ) [ 001111111111111111111111]
StgValue_57       (br            ) [ 000000000000000000000000]
empty             (read          ) [ 000000000000000000000000]
tmp_data_V_1      (extractvalue  ) [ 000000000000000000000000]
tmp_keep_V        (extractvalue  ) [ 000011111111111111111111]
tmp_strb_V        (extractvalue  ) [ 000011111111111111111111]
tmp_user_V        (extractvalue  ) [ 000011111111111111111111]
tmp_last_V        (extractvalue  ) [ 000011111111111111111111]
tmp_id_V          (extractvalue  ) [ 000011111111111111111111]
tmp_dest_V        (extractvalue  ) [ 000011111111111111111111]
tmp               (trunc         ) [ 000000000000000000000000]
tmp_5             (zext          ) [ 000011100000000000000000]
tmp_9             (partselect    ) [ 000000000000000000000000]
tmp_4             (zext          ) [ 000011100000000000000000]
tmp_13            (partselect    ) [ 000011111000000000000000]
tmp_6             (sitodp        ) [ 000000011111000000000000]
tmp_10            (sitodp        ) [ 000000011111000000000000]
tmp_14            (zext          ) [ 000000000111000000000000]
tmp_7             (dmul          ) [ 000000000000111110000000]
tmp_11            (dmul          ) [ 000000000000111110000000]
tmp_15            (sitodp        ) [ 000000000000111110000000]
tmp_12            (dadd          ) [ 000000000000000001111100]
tmp_16            (dmul          ) [ 000000000000000001111100]
val_assign        (dadd          ) [ 000000000000000000000000]
p_Val2_s          (bitcast       ) [ 000000000000000000000000]
loc_V             (partselect    ) [ 000000000000000000000010]
loc_V_1           (trunc         ) [ 000000000000000000000010]
tmp_1_i_i_i       (bitconcatenate) [ 000000000000000000000000]
tmp_1_i_i_i_cast  (zext          ) [ 000000000000000000000000]
tmp_i_i_i_i_cast1 (zext          ) [ 000000000000000000000000]
sh_assign         (add           ) [ 000000000000000000000000]
isNeg             (bitselect     ) [ 000000000000000000000000]
tmp_3_i_i_i       (sub           ) [ 000000000000000000000000]
tmp_3_i_i_i_cast  (sext          ) [ 000000000000000000000000]
sh_assign_1       (select        ) [ 000000000000000000000000]
sh_assign_1_cast  (sext          ) [ 000000000000000000000000]
tmp_5_i_i_i       (zext          ) [ 000000000000000000000000]
tmp_5_i_i_i_cast  (zext          ) [ 000000000000000000000000]
tmp_6_i_i_i       (lshr          ) [ 000000000000000000000000]
tmp_8_i_i_i       (shl           ) [ 000000000000000000000000]
tmp_21            (bitselect     ) [ 000000000000000000000000]
tmp_17            (zext          ) [ 000000000000000000000000]
tmp_18            (partselect    ) [ 000000000000000000000000]
p_Val2_4          (select        ) [ 000000000000000000000001]
StgValue_131      (write         ) [ 000000000000000000000000]
StgValue_132      (br            ) [ 000000000000000000000000]
StgValue_133      (br            ) [ 000000000000000000000000]
StgValue_134      (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="op_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="op_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="op_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="op_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="op_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="op_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="op_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="flag">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cv_hw_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="flag_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cols_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="rows_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="44" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="4" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="1" slack="0"/>
<pin id="136" dir="0" index="7" bw="1" slack="0"/>
<pin id="137" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="0" index="8" bw="32" slack="0"/>
<pin id="156" dir="0" index="9" bw="4" slack="19"/>
<pin id="157" dir="0" index="10" bw="4" slack="19"/>
<pin id="158" dir="0" index="11" bw="1" slack="19"/>
<pin id="159" dir="0" index="12" bw="1" slack="19"/>
<pin id="160" dir="0" index="13" bw="1" slack="19"/>
<pin id="161" dir="0" index="14" bw="1" slack="19"/>
<pin id="162" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_130/22 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="0" index="1" bw="64" slack="1"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_12/12 val_assign/17 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_7/7 tmp_16/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_6/3 tmp_15/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_15 "/>
</bind>
</comp>

<comp id="197" class="1005" name="reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_16 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_8_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_data_V_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="44" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_keep_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="44" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_strb_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="44" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_user_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="44" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_last_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="44" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_id_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="44" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_dest_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="44" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="5" slack="0"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_13_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="5"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="loc_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="loc_V_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_1_i_i_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="54" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="52" slack="1"/>
<pin id="310" dir="0" index="3" bw="1" slack="0"/>
<pin id="311" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i_i_i/22 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_i_i_i_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="54" slack="0"/>
<pin id="317" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i_i_cast/22 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_i_i_i_i_cast1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast1/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sh_assign_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/22 "/>
</bind>
</comp>

<comp id="328" class="1004" name="isNeg_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/22 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_3_i_i_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="1"/>
<pin id="339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3_i_i_i/22 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_3_i_i_i_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_i_i_i_cast/22 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sh_assign_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="0" index="2" bw="12" slack="0"/>
<pin id="349" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/22 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sh_assign_1_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/22 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_5_i_i_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i/22 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_5_i_i_i_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i_cast/22 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_6_i_i_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="54" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_6_i_i_i/22 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_8_i_i_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="54" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8_i_i_i/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_21_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="54" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/22 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_17_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/22 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_18_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="137" slack="0"/>
<pin id="392" dir="0" index="2" bw="7" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/22 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Val2_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/22 "/>
</bind>
</comp>

<comp id="408" class="1007" name="tmp_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="22"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_8_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="22"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_keep_V_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="19"/>
<pin id="425" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_strb_V_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="19"/>
<pin id="430" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_user_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="19"/>
<pin id="435" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_last_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="19"/>
<pin id="440" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_id_V_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="19"/>
<pin id="445" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_dest_V_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="19"/>
<pin id="450" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_5_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_4_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_13_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="5"/>
<pin id="465" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_10_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_14_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_11_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_12_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="488" class="1005" name="loc_V_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="1"/>
<pin id="490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="494" class="1005" name="loc_V_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="52" slack="1"/>
<pin id="496" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_Val2_4_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="200"><net_src comp="175" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="206"><net_src comp="116" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="122" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="110" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="128" pin="8"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="128" pin="8"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="128" pin="8"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="128" pin="8"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="128" pin="8"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="128" pin="8"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="128" pin="8"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="222" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="222" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="222" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="291"><net_src comp="171" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="82" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="84" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="288" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="318"><net_src comp="306" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="94" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="96" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="98" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="328" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="322" pin="2"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="306" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="315" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="100" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="365" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="102" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="104" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="371" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="102" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="106" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="328" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="385" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="389" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="399" pin="3"/><net_sink comp="146" pin=8"/></net>

<net id="412"><net_src comp="203" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="207" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="408" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="418"><net_src comp="211" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="217" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="226" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="431"><net_src comp="230" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="436"><net_src comp="234" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="441"><net_src comp="238" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="446"><net_src comp="242" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="146" pin=13"/></net>

<net id="451"><net_src comp="246" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="456"><net_src comp="254" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="461"><net_src comp="269" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="466"><net_src comp="274" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="471"><net_src comp="189" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="476"><net_src comp="284" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="481"><net_src comp="180" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="486"><net_src comp="171" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="491"><net_src comp="292" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="497"><net_src comp="302" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="502"><net_src comp="399" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="146" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: op_stream_V_data_V | {23 }
	Port: op_stream_V_keep_V | {23 }
	Port: op_stream_V_strb_V | {23 }
	Port: op_stream_V_user_V | {23 }
	Port: op_stream_V_last_V | {23 }
	Port: op_stream_V_id_V | {23 }
	Port: op_stream_V_dest_V | {23 }
 - Input state : 
	Port: cv_hw : in_stream_V_data_V | {2 }
	Port: cv_hw : in_stream_V_keep_V | {2 }
	Port: cv_hw : in_stream_V_strb_V | {2 }
	Port: cv_hw : in_stream_V_user_V | {2 }
	Port: cv_hw : in_stream_V_last_V | {2 }
	Port: cv_hw : in_stream_V_id_V | {2 }
	Port: cv_hw : in_stream_V_dest_V | {2 }
	Port: cv_hw : rows | {1 }
	Port: cv_hw : cols | {1 }
	Port: cv_hw : flag | {1 }
  - Chain level:
	State 1
		StgValue_54 : 1
		tmp_3 : 1
		tmp_8 : 2
	State 2
	State 3
		tmp : 1
		tmp_5 : 2
		tmp_6 : 3
		tmp_9 : 1
		tmp_4 : 2
		tmp_10 : 3
		tmp_13 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_15 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
	State 22
		tmp_1_i_i_i_cast : 1
		sh_assign : 1
		isNeg : 2
		tmp_3_i_i_i_cast : 1
		sh_assign_1 : 3
		sh_assign_1_cast : 4
		tmp_5_i_i_i : 5
		tmp_5_i_i_i_cast : 5
		tmp_6_i_i_i : 6
		tmp_8_i_i_i : 6
		tmp_21 : 7
		tmp_17 : 8
		tmp_18 : 7
		p_Val2_4 : 9
		StgValue_130 : 10
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|  sitodp  |        grp_fu_186        |    0    |   260   |   415   |
|          |        grp_fu_189        |    0    |   260   |   415   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_171        |    3    |   445   |   781   |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_175        |    11   |   299   |   203   |
|          |        grp_fu_180        |    11   |   299   |   203   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |    tmp_6_i_i_i_fu_365    |    0    |    0    |   167   |
|----------|--------------------------|---------|---------|---------|
|    shl   |    tmp_8_i_i_i_fu_371    |    0    |    0    |   167   |
|----------|--------------------------|---------|---------|---------|
|  select  |    sh_assign_1_fu_345    |    0    |    0    |    12   |
|          |      p_Val2_4_fu_399     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |       tmp_2_fu_211       |    0    |    0    |    11   |
|          |       tmp_8_fu_217       |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|    add   |     sh_assign_fu_322     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    sub   |    tmp_3_i_i_i_fu_336    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       tmp_3_fu_408       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   flag_read_read_fu_110  |    0    |    0    |    0    |
|   read   |   cols_read_read_fu_116  |    0    |    0    |    0    |
|          |   rows_read_read_fu_122  |    0    |    0    |    0    |
|          |      grp_read_fu_128     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |     grp_write_fu_146     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_203       |    0    |    0    |    0    |
|          |       tmp_1_fu_207       |    0    |    0    |    0    |
|          |       tmp_5_fu_254       |    0    |    0    |    0    |
|          |       tmp_4_fu_269       |    0    |    0    |    0    |
|   zext   |       tmp_14_fu_284      |    0    |    0    |    0    |
|          |  tmp_1_i_i_i_cast_fu_315 |    0    |    0    |    0    |
|          | tmp_i_i_i_i_cast1_fu_319 |    0    |    0    |    0    |
|          |    tmp_5_i_i_i_fu_357    |    0    |    0    |    0    |
|          |  tmp_5_i_i_i_cast_fu_361 |    0    |    0    |    0    |
|          |       tmp_17_fu_385      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_V_1_fu_222   |    0    |    0    |    0    |
|          |     tmp_keep_V_fu_226    |    0    |    0    |    0    |
|          |     tmp_strb_V_fu_230    |    0    |    0    |    0    |
|extractvalue|     tmp_user_V_fu_234    |    0    |    0    |    0    |
|          |     tmp_last_V_fu_238    |    0    |    0    |    0    |
|          |      tmp_id_V_fu_242     |    0    |    0    |    0    |
|          |     tmp_dest_V_fu_246    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_250        |    0    |    0    |    0    |
|          |      loc_V_1_fu_302      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_9_fu_259       |    0    |    0    |    0    |
|partselect|       tmp_13_fu_274      |    0    |    0    |    0    |
|          |       loc_V_fu_292       |    0    |    0    |    0    |
|          |       tmp_18_fu_389      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_i_i_i_fu_306    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       isNeg_fu_328       |    0    |    0    |    0    |
|          |       tmp_21_fu_377      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |  tmp_3_i_i_i_cast_fu_341 |    0    |    0    |    0    |
|          |  sh_assign_1_cast_fu_353 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    26   |   1563  |   2462  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  loc_V_1_reg_494 |   52   |
|   loc_V_reg_488  |   11   |
| p_Val2_4_reg_499 |   32   |
|      reg_192     |   64   |
|      reg_197     |   64   |
|  tmp_10_reg_468  |   64   |
|  tmp_11_reg_478  |   64   |
|  tmp_12_reg_483  |   64   |
|  tmp_13_reg_463  |    8   |
|  tmp_14_reg_473  |   32   |
|   tmp_2_reg_415  |    1   |
|   tmp_4_reg_458  |   32   |
|   tmp_5_reg_453  |   32   |
|   tmp_8_reg_419  |    1   |
|tmp_dest_V_reg_448|    1   |
| tmp_id_V_reg_443 |    1   |
|tmp_keep_V_reg_423|    4   |
|tmp_last_V_reg_438|    1   |
|tmp_strb_V_reg_428|    4   |
|tmp_user_V_reg_433|    1   |
+------------------+--------+
|       Total      |   533  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_146 |  p8  |   2  |  32  |   64   ||    9    |
|    grp_fu_171    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_171    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_175    |  p1  |   2  |  64  |   128  |
|    grp_fu_186    |  p0  |   4  |   8  |   32   ||    21   |
|    grp_fu_189    |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   496  ||  5.3895 ||    57   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1563  |  2462  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   57   |
|  Register |    -   |    -   |   533  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    5   |  2096  |  2519  |
+-----------+--------+--------+--------+--------+
