Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 15 11:17:01 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -hierarchical -file reports/utilization.rpt
| Design       : fpgaTop
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                        Instance                                        |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| fpgaTop                                                                                |                                                              (top) |      49118 |      48232 |     666 |  220 | 30351 |     67 |     34 |         25 |
|   (fpgaTop)                                                                            |                                                              (top) |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|   ahbaxibridge                                                                         |                                                       ahbaxibridge |        187 |        187 |       0 |    0 |   302 |      0 |      0 |          0 |
|     (ahbaxibridge)                                                                     |                                                       ahbaxibridge |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     U0                                                                                 |                                    ahbaxibridge_ahblite_axi_bridge |        187 |        187 |       0 |    0 |   302 |      0 |      0 |          0 |
|       (U0)                                                                             |                                    ahbaxibridge_ahblite_axi_bridge |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       AHBLITE_AXI_CONTROL                                                              |                                   ahbaxibridge_ahblite_axi_control |         18 |         18 |       0 |    0 |     9 |      0 |      0 |          0 |
|       AHB_DATA_COUNTER                                                                 |                                      ahbaxibridge_ahb_data_counter |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|         AHB_SAMPLE_CNT_MODULE                                                          |                                           ahbaxibridge_counter_f_0 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|       AHB_IF                                                                           |                                                ahbaxibridge_ahb_if |         60 |         60 |       0 |    0 |   133 |      0 |      0 |          0 |
|       AXI_RCHANNEL                                                                     |                                          ahbaxibridge_axi_rchannel |         19 |         19 |       0 |    0 |     9 |      0 |      0 |          0 |
|       AXI_WCHANNEL                                                                     |                                          ahbaxibridge_axi_wchannel |         85 |         85 |       0 |    0 |   146 |      0 |      0 |          0 |
|         (AXI_WCHANNEL)                                                                 |                                          ahbaxibridge_axi_wchannel |         75 |         75 |       0 |    0 |   141 |      0 |      0 |          0 |
|         AXI_WRITE_CNT_MODULE                                                           |                                             ahbaxibridge_counter_f |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|   clkconverter                                                                         |                                                       clkconverter |        442 |        252 |     190 |    0 |  1070 |      0 |      0 |          0 |
|     (clkconverter)                                                                     |                                                       clkconverter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |       clkconverter_axi_clock_converter_v2_1_30_axi_clock_converter |        442 |        252 |     190 |    0 |  1070 |      0 |      0 |          0 |
|       (inst)                                                                           |       clkconverter_axi_clock_converter_v2_1_30_axi_clock_converter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |                               clkconverter_fifo_generator_v13_2_10 |        441 |        251 |     190 |    0 |  1070 |      0 |      0 |          0 |
|         (gen_clock_conv.gen_async_conv.asyncfifo_axi)                                  |                               clkconverter_fifo_generator_v13_2_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst_fifo_gen                                                                  |                         clkconverter_fifo_generator_v13_2_10_synth |        441 |        251 |     190 |    0 |  1070 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                      |                                    clkconverter_fifo_generator_top |         94 |         50 |      44 |    0 |   229 |      0 |      0 |          0 |
|             grf.rf                                                                     |                                clkconverter_fifo_generator_ramfifo |         94 |         50 |      44 |    0 |   229 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                           clkconverter_rd_logic_21 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_27 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                           clkconverter_wr_logic_22 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                 clkconverter_wr_status_flags_as_25 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                             clkconverter_memory_23 |         44 |          0 |      44 |    0 |   130 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                             clkconverter_memory_23 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                               clkconverter_dmem_24 |         44 |          0 |      44 |    0 |    65 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__4 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__4 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                 clkconverter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                 clkconverter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3     |                                        clkconverter_xpm_cdc_single |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |                    clkconverter_fifo_generator_top__parameterized2 |         99 |         51 |      48 |    0 |   241 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized2 |         99 |         51 |      48 |    0 |   241 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                           clkconverter_clk_x_pntrs |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                           clkconverter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                          clkconverter_xpm_cdc_gray |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                           clkconverter_rd_logic_14 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_18 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                           clkconverter_wr_logic_15 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                 clkconverter_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized2 |         48 |          0 |      48 |    0 |   142 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized2 |          0 |          0 |       0 |    0 |    71 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized2 |         48 |          0 |      48 |    0 |    71 |      0 |      0 |          0 |
|               rstblk                                                                   |                                     clkconverter_reset_blk_ramfifo |         16 |         16 |       0 |    0 |    27 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                     clkconverter_reset_blk_ramfifo |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                     clkconverter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                        clkconverter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                 clkconverter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |                         clkconverter_fifo_generator_top__xdcDup__1 |         94 |         50 |      44 |    0 |   229 |      0 |      0 |          0 |
|             grf.rf                                                                     |                     clkconverter_fifo_generator_ramfifo__xdcDup__1 |         94 |         50 |      44 |    0 |   229 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                            clkconverter_rd_logic_7 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_11 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                            clkconverter_wr_logic_8 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                  clkconverter_wr_status_flags_as_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                                clkconverter_memory |         44 |          0 |      44 |    0 |   130 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                                clkconverter_memory |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                                  clkconverter_dmem |         44 |          0 |      44 |    0 |    65 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__1 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__1 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                  clkconverter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1    |                                     clkconverter_xpm_cdc_single__3 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |                    clkconverter_fifo_generator_top__parameterized0 |        100 |         50 |      50 |    0 |   245 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized0 |        100 |         50 |      50 |    0 |   245 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                            clkconverter_rd_logic_0 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                             clkconverter_rd_fwft_4 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                  clkconverter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                         clkconverter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                            clkconverter_wr_logic_1 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                  clkconverter_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                         clkconverter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized0 |         50 |          0 |      50 |    0 |   146 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized0 |         50 |          0 |      50 |    0 |    73 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__2 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__2 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                  clkconverter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2    |                                     clkconverter_xpm_cdc_single__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |                    clkconverter_fifo_generator_top__parameterized1 |         54 |         50 |       4 |    0 |   111 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized1 |         54 |         50 |       4 |    0 |   111 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                              clkconverter_rd_logic |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                               clkconverter_rd_fwft |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                    clkconverter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                           clkconverter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                              clkconverter_wr_logic |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                    clkconverter_wr_status_flags_as |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                           clkconverter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized1 |          4 |          0 |       4 |    0 |    12 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized1 |          4 |          0 |       4 |    0 |     6 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__3 |         15 |         15 |       0 |    0 |    27 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__3 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                 clkconverter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   ddr3                                                                                 |                                                               ddr3 |       5921 |       5250 |     452 |  219 |  5172 |      0 |      0 |          0 |
|     (ddr3)                                                                             |                                                               ddr3 |        216 |          0 |     216 |    0 |     0 |      0 |      0 |          0 |
|     u_ddr3_mig                                                                         |                                                           ddr3_mig |       5705 |       5250 |     236 |  219 |  5172 |      0 |      0 |          0 |
|       temp_mon_enabled.u_tempmon                                                       |                                      ddr3_mig_7series_v4_2_tempmon |         39 |         39 |       0 |    0 |   122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                                                                  |                                     ddr3_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                                                            |                               ddr3_mig_7series_v4_2_infrastructure |         27 |         27 |       0 |    0 |    58 |      0 |      0 |          0 |
|       u_iodelay_ctrl                                                                   |                                 ddr3_mig_7series_v4_2_iodelay_ctrl |          2 |          2 |       0 |    0 |    15 |      0 |      0 |          0 |
|       u_memc_ui_top_axi                                                                |                              ddr3_mig_7series_v4_2_memc_ui_top_axi |       5637 |       5182 |     236 |  219 |  4977 |      0 |      0 |          0 |
|         (u_memc_ui_top_axi)                                                            |                              ddr3_mig_7series_v4_2_memc_ui_top_axi |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|         mem_intfc0                                                                     |                                    ddr3_mig_7series_v4_2_mem_intfc |       3683 |       3626 |      40 |   17 |  2902 |      0 |      0 |          0 |
|           ddr_phy_top0                                                                 |                                  ddr3_mig_7series_v4_2_ddr_phy_top |       3047 |       2999 |      32 |   16 |  2370 |      0 |      0 |          0 |
|             (ddr_phy_top0)                                                             |                                  ddr3_mig_7series_v4_2_ddr_phy_top |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|             u_ddr_calib_top                                                            |                                ddr3_mig_7series_v4_2_ddr_calib_top |       2376 |       2362 |       0 |   14 |  1986 |      0 |      0 |          0 |
|               (u_ddr_calib_top)                                                        |                                ddr3_mig_7series_v4_2_ddr_calib_top |        107 |        106 |       0 |    1 |    29 |      0 |      0 |          0 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                        |                                ddr3_mig_7series_v4_2_ddr_phy_rdlvl |        543 |        543 |       0 |    0 |   872 |      0 |      0 |          0 |
|               ddr_phy_tempmon_0                                                        |                              ddr3_mig_7series_v4_2_ddr_phy_tempmon |        258 |        258 |       0 |    0 |   229 |      0 |      0 |          0 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                            |                     ddr3_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr |        150 |        149 |       0 |    1 |    97 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                |                    ddr3_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         17 |         16 |       0 |    1 |    16 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                            |                                ddr3_mig_7series_v4_2_ddr_phy_wrlvl |        266 |        265 |       0 |    1 |   160 |      0 |      0 |          0 |
|               u_ddr_phy_init                                                           |                                 ddr3_mig_7series_v4_2_ddr_phy_init |        872 |        868 |       0 |    4 |   279 |      0 |      0 |          0 |
|               u_ddr_phy_wrcal                                                          |                                ddr3_mig_7series_v4_2_ddr_phy_wrcal |        163 |        157 |       0 |    6 |   304 |      0 |      0 |          0 |
|             u_ddr_mc_phy_wrapper                                                       |                           ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |        668 |        634 |      32 |    2 |   384 |      0 |      0 |          0 |
|               (u_ddr_mc_phy_wrapper)                                                   |                           ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|               genblk24.phy_ctl_pre_fifo_0                                              |                              ddr3_mig_7series_v4_2_ddr_of_pre_fifo |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|               genblk24.phy_ctl_pre_fifo_1                                              |              ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|               genblk24.phy_ctl_pre_fifo_2                                              |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_79 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |          0 |
|               u_ddr_mc_phy                                                             |                                   ddr3_mig_7series_v4_2_ddr_mc_phy |        569 |        535 |      32 |    2 |   297 |      0 |      0 |          0 |
|                 (u_ddr_mc_phy)                                                         |                                   ddr3_mig_7series_v4_2_ddr_mc_phy |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                      |                               ddr3_mig_7series_v4_2_ddr_phy_4lanes |        569 |        535 |      32 |    2 |   281 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                                  |                               ddr3_mig_7series_v4_2_ddr_phy_4lanes |         10 |          9 |       0 |    1 |    20 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                      |                                ddr3_mig_7series_v4_2_ddr_byte_lane |         55 |         23 |      32 |    0 |    20 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                  |                                ddr3_mig_7series_v4_2_ddr_byte_lane |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                            ddr3_mig_7series_v4_2_ddr_byte_group_io |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_84 |         54 |         22 |      32 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         25 |         25 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |            ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_83 |         16 |         16 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |        241 |        241 |       0 |    0 |   111 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |          7 |          7 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |         ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1_80 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                          ddr3_mig_7series_v4_2_ddr_if_post_fifo_81 |        212 |        212 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_82 |         22 |         22 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |        238 |        237 |       0 |    1 |   111 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |            ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                             ddr3_mig_7series_v4_2_ddr_if_post_fifo |        215 |        215 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |              ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         21 |         21 |       0 |    0 |    24 |      0 |      0 |          0 |
|           mc0                                                                          |                                           ddr3_mig_7series_v4_2_mc |        636 |        627 |       8 |    1 |   532 |      0 |      0 |          0 |
|             (mc0)                                                                      |                                           ddr3_mig_7series_v4_2_mc |          8 |          8 |       0 |    0 |    73 |      0 |      0 |          0 |
|             bank_mach0                                                                 |                                    ddr3_mig_7series_v4_2_bank_mach |        509 |        509 |       0 |    0 |   362 |      0 |      0 |          0 |
|               arb_mux0                                                                 |                                      ddr3_mig_7series_v4_2_arb_mux |        197 |        197 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 arb_row_col0                                                           |                                  ddr3_mig_7series_v4_2_arb_row_col |        197 |        197 |       0 |    0 |    40 |      0 |      0 |          0 |
|                   (arb_row_col0)                                                       |                                  ddr3_mig_7series_v4_2_arb_row_col |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   col_arb0                                                             |              ddr3_mig_7series_v4_2_round_robin_arb__parameterized1 |         66 |         66 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   config_arb0                                                          |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_76 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   pre_4_1_1T_arb.pre_arb0                                              |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_77 |         47 |         47 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   row_arb0                                                             |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_78 |         65 |         65 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arb_select0                                                            |                                   ddr3_mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|               bank_cntrl[0].bank0                                                      |                                   ddr3_mig_7series_v4_2_bank_cntrl |         73 |         73 |       0 |    0 |    75 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_75 |          8 |          8 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                   ddr3_mig_7series_v4_2_bank_queue |         42 |         42 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                   ddr3_mig_7series_v4_2_bank_state |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|               bank_cntrl[1].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized0 |         70 |         70 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_74 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized0 |         36 |         36 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized0 |         21 |         21 |       0 |    0 |    20 |      0 |      0 |          0 |
|               bank_cntrl[2].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized1 |         71 |         71 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_73 |         10 |         10 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized1 |         33 |         33 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized1 |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|               bank_cntrl[3].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized2 |         72 |         72 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                 ddr3_mig_7series_v4_2_bank_compare |         14 |         14 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized2 |         33 |         33 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized2 |         25 |         25 |       0 |    0 |    20 |      0 |      0 |          0 |
|               bank_common0                                                             |                                  ddr3_mig_7series_v4_2_bank_common |         26 |         26 |       0 |    0 |    22 |      0 |      0 |          0 |
|             col_mach0                                                                  |                                     ddr3_mig_7series_v4_2_col_mach |         28 |         20 |       8 |    0 |    26 |      0 |      0 |          0 |
|             rank_mach0                                                                 |                                    ddr3_mig_7series_v4_2_rank_mach |         91 |         90 |       0 |    1 |    71 |      0 |      0 |          0 |
|               rank_cntrl[0].rank_cntrl0                                                |                                   ddr3_mig_7series_v4_2_rank_cntrl |         11 |         10 |       0 |    1 |    13 |      0 |      0 |          0 |
|               rank_common0                                                             |                                  ddr3_mig_7series_v4_2_rank_common |         80 |         80 |       0 |    0 |    58 |      0 |      0 |          0 |
|                 (rank_common0)                                                         |                                  ddr3_mig_7series_v4_2_rank_common |         67 |         67 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 maintenance_request.maint_arb0                                         |                              ddr3_mig_7series_v4_2_round_robin_arb |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|         u_axi_mc                                                                       |                                       ddr3_mig_7series_v4_2_axi_mc |       1469 |       1267 |       0 |  202 |  1523 |      0 |      0 |          0 |
|           (u_axi_mc)                                                                   |                                       ddr3_mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|           USE_UPSIZER.upsizer_d2                                                       |                              ddr3_mig_7series_v4_2_ddr_axi_upsizer |        920 |        855 |       0 |   65 |  1012 |      0 |      0 |          0 |
|             USE_READ.read_addr_inst                                                    |                ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        108 |         76 |       0 |   32 |    88 |      0 |      0 |          0 |
|               (USE_READ.read_addr_inst)                                                |                ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         14 |         14 |       0 |    0 |    43 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                          ddr3_mig_7series_v4_2_ddr_command_fifo_60 |         94 |         62 |       0 |   32 |    41 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                          ddr3_mig_7series_v4_2_ddr_command_fifo_60 |         84 |         52 |       0 |   32 |    40 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                        ddr3_mig_7series_v4_2_ddr_carry_latch_or_66 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_67 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_69 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_70 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                             ddr3_mig_7series_v4_2_ddr_carry_and_72 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_READ.read_data_inst                                                    |                                ddr3_mig_7series_v4_2_ddr_r_upsizer |         90 |         90 |       0 |    0 |   153 |      0 |      0 |          0 |
|               (USE_READ.read_data_inst)                                                |                                ddr3_mig_7series_v4_2_ddr_r_upsizer |         79 |         79 |       0 |    0 |   152 |      0 |      0 |          0 |
|               USE_FPGA_CTRL.cmd_ready_inst                                             |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                     |                              ddr3_mig_7series_v4_2_ddr_carry_or_39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                        ddr3_mig_7series_v4_2_ddr_comparator_sel_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        | ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_41 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_52 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_53 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_54 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_55 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                 ddr3_mig_7series_v4_2_ddr_comparator_sel_static_42 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_50 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_51 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_44 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                             ddr3_mig_7series_v4_2_ddr_carry_and_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst               |                             ddr3_mig_7series_v4_2_ddr_carry_and_46 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                          |                              ddr3_mig_7series_v4_2_ddr_carry_or_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                             ddr3_mig_7series_v4_2_ddr_carry_and_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                    |                             ddr3_mig_7series_v4_2_ddr_carry_and_49 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_addr_inst                                                  |                                ddr3_mig_7series_v4_2_ddr_a_upsizer |        139 |        106 |       0 |   33 |    89 |      0 |      0 |          0 |
|               (USE_WRITE.write_addr_inst)                                              |                                ddr3_mig_7series_v4_2_ddr_a_upsizer |         13 |         13 |       0 |    0 |    43 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                             ddr3_mig_7series_v4_2_ddr_command_fifo |        126 |         93 |       0 |   33 |    42 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                             ddr3_mig_7series_v4_2_ddr_command_fifo |        116 |         83 |       0 |   33 |    41 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                           ddr3_mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_33 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                             ddr3_mig_7series_v4_2_ddr_carry_and_36 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_data_inst                                                  |                                ddr3_mig_7series_v4_2_ddr_w_upsizer |        314 |        314 |       0 |    0 |   309 |      0 |      0 |          0 |
|               (USE_WRITE.write_data_inst)                                              |                                ddr3_mig_7series_v4_2_ddr_w_upsizer |        170 |        170 |       0 |    0 |   308 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                           ddr3_mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_25 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        |    ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_20 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_word_inst                                        |                                ddr3_mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst2                                        |                              ddr3_mig_7series_v4_2_ddr_carry_and_4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst3                                        |                              ddr3_mig_7series_v4_2_ddr_carry_and_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                     |                          ddr3_mig_7series_v4_2_ddr_carry_latch_and |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                                 |                              ddr3_mig_7series_v4_2_ddr_carry_and_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                    ddr3_mig_7series_v4_2_ddr_comparator_sel_static |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                 |                                 ddr3_mig_7series_v4_2_ddr_carry_or |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                              ddr3_mig_7series_v4_2_ddr_carry_and_7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                |                              ddr3_mig_7series_v4_2_ddr_carry_and_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                              ddr3_mig_7series_v4_2_ddr_carry_and_9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                |                             ddr3_mig_7series_v4_2_ddr_carry_and_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst               |                             ddr3_mig_7series_v4_2_ddr_carry_and_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_12 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                             ddr3_mig_7series_v4_2_ddr_carry_and_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                    |                             ddr3_mig_7series_v4_2_ddr_carry_and_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mi_register_slice_inst                                                     |       ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        144 |        144 |       0 |    0 |   276 |      0 |      0 |          0 |
|               (mi_register_slice_inst)                                                 |       ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               r_pipe                                                                   |      ddr3_mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        144 |        144 |       0 |    0 |   275 |      0 |      0 |          0 |
|             si_register_slice_inst                                                     |                       ddr3_mig_7series_v4_2_ddr_axi_register_slice |        125 |        125 |       0 |    0 |    97 |      0 |      0 |          0 |
|               (si_register_slice_inst)                                                 |                       ddr3_mig_7series_v4_2_ddr_axi_register_slice |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ar_pipe                                                                  |                      ddr3_mig_7series_v4_2_ddr_axic_register_slice |         58 |         58 |       0 |    0 |    47 |      0 |      0 |          0 |
|               aw_pipe                                                                  |                    ddr3_mig_7series_v4_2_ddr_axic_register_slice_3 |         66 |         66 |       0 |    0 |    49 |      0 |      0 |          0 |
|           axi_mc_ar_channel_0                                                          |                            ddr3_mig_7series_v4_2_axi_mc_ar_channel |        113 |        113 |       0 |    0 |    89 |      0 |      0 |          0 |
|             (axi_mc_ar_channel_0)                                                      |                            ddr3_mig_7series_v4_2_axi_mc_ar_channel |          1 |          1 |       0 |    0 |    44 |      0 |      0 |          0 |
|             ar_cmd_fsm_0                                                               |                               ddr3_mig_7series_v4_2_axi_mc_cmd_fsm |         64 |         64 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                      ddr3_mig_7series_v4_2_axi_mc_cmd_translator_0 |         49 |         49 |       0 |    0 |    44 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                            ddr3_mig_7series_v4_2_axi_mc_incr_cmd_1 |         42 |         42 |       0 |    0 |    36 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                            ddr3_mig_7series_v4_2_axi_mc_wrap_cmd_2 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_aw_channel_0                                                          |                            ddr3_mig_7series_v4_2_axi_mc_aw_channel |        117 |        117 |       0 |    0 |    87 |      0 |      0 |          0 |
|             (axi_mc_aw_channel_0)                                                      |                            ddr3_mig_7series_v4_2_axi_mc_aw_channel |          0 |          0 |       0 |    0 |    42 |      0 |      0 |          0 |
|             aw_cmd_fsm_0                                                               |                            ddr3_mig_7series_v4_2_axi_mc_wr_cmd_fsm |         63 |         63 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                        ddr3_mig_7series_v4_2_axi_mc_cmd_translator |         55 |         55 |       0 |    0 |    44 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                              ddr3_mig_7series_v4_2_axi_mc_incr_cmd |         47 |         47 |       0 |    0 |    36 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                              ddr3_mig_7series_v4_2_axi_mc_wrap_cmd |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_b_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_b_channel |         12 |          8 |       0 |    4 |     9 |      0 |      0 |          0 |
|             (axi_mc_b_channel_0)                                                       |                             ddr3_mig_7series_v4_2_axi_mc_b_channel |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             bid_fifo_0                                                                 |                                  ddr3_mig_7series_v4_2_axi_mc_fifo |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|           axi_mc_cmd_arbiter_0                                                         |                           ddr3_mig_7series_v4_2_axi_mc_cmd_arbiter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           axi_mc_r_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_r_channel |        160 |         27 |       0 |  133 |    24 |      0 |      0 |          0 |
|             (axi_mc_r_channel_0)                                                       |                             ddr3_mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             rd_data_fifo_0                                                             |                  ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized0 |        136 |          8 |       0 |  128 |     6 |      0 |      0 |          0 |
|             transaction_fifo_0                                                         |                  ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized1 |         24 |         19 |       0 |    5 |     6 |      0 |      0 |          0 |
|           axi_mc_w_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_w_channel |        147 |        147 |       0 |    0 |   292 |      0 |      0 |          0 |
|         u_ui_top                                                                       |                                       ddr3_mig_7series_v4_2_ui_top |        477 |        281 |     196 |    0 |   550 |      0 |      0 |          0 |
|           ui_cmd0                                                                      |                                       ddr3_mig_7series_v4_2_ui_cmd |         42 |         42 |       0 |    0 |    54 |      0 |      0 |          0 |
|           ui_rd_data0                                                                  |                                   ddr3_mig_7series_v4_2_ui_rd_data |        124 |         32 |      92 |    0 |   163 |      0 |      0 |          0 |
|           ui_wr_data0                                                                  |                                   ddr3_mig_7series_v4_2_ui_wr_data |        311 |        207 |     104 |    0 |   333 |      0 |      0 |          0 |
|   mmcm                                                                                 |                                                               mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |                                                       mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   sysrst                                                                               |                                                             sysrst |         16 |         15 |       0 |    1 |    34 |      0 |      0 |          0 |
|     U0                                                                                 |                                              sysrst_proc_sys_reset |         16 |         15 |       0 |    1 |    34 |      0 |      0 |          0 |
|       (U0)                                                                             |                                              sysrst_proc_sys_reset |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|       EXT_LPF                                                                          |                                                         sysrst_lpf |          3 |          2 |       0 |    1 |    11 |      0 |      0 |          0 |
|         (EXT_LPF)                                                                      |                                                         sysrst_lpf |          2 |          1 |       0 |    1 |     3 |      0 |      0 |          0 |
|         ACTIVE_HIGH_AUX.ACT_HI_AUX                                                     |                                                    sysrst_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         ACTIVE_HIGH_EXT.ACT_HI_EXT                                                     |                                                  sysrst_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|       SEQ                                                                              |                                                sysrst_sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|         (SEQ)                                                                          |                                                sysrst_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         SEQ_COUNTER                                                                    |                                                     sysrst_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|   wallypipelinedsoc                                                                    |                                                  wallypipelinedsoc |      42550 |      42526 |      24 |    0 | 23773 |     67 |     34 |         25 |
|     core                                                                               |                                                 wallypipelinedcore |      38601 |      38601 |       0 |    0 | 22016 |     64 |     34 |         25 |
|       (core)                                                                           |                                                 wallypipelinedcore |         74 |         74 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ebu.ebu                                                                          |                                                                ebu |        128 |        128 |       0 |    0 |    68 |      0 |      0 |          0 |
|         IFUInput                                                                       |                                                    controllerinput |          1 |          1 |       0 |    0 |    61 |      0 |      0 |          0 |
|           SaveReg                                                                      |                                            flopenr__parameterized2 |          1 |          1 |       0 |    0 |    61 |      0 |      0 |          0 |
|         ebufsmarb                                                                      |                                                          ebufsmarb |        127 |        127 |       0 |    0 |     7 |      0 |      0 |          0 |
|           BeatCounter                                                                  |                                                            counter |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|             cntrflop                                                                   |                                            flopenr__parameterized3 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           FinalBeatReg                                                                 |                                                         flopenr_44 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|           busreg                                                                       |                                            flopenl__parameterized0 |        112 |        112 |       0 |    0 |     1 |      0 |      0 |          0 |
|           ifureqreg                                                                    |                                                           flopr__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       fpu.fpu                                                                          |                                                                fpu |      11007 |      11007 |       0 |    0 |  3497 |      0 |      0 |          9 |
|         (fpu.fpu)                                                                      |                                                                fpu |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DEReg1                                                                         |                                        flopenrc__parameterized0_17 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         DEReg2                                                                         |                                        flopenrc__parameterized0_18 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         DEReg3                                                                         |                                        flopenrc__parameterized0_19 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMFpReg2                                                                       |                                           flopenrc__parameterized9 |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|         EMFpReg5                                                                       |                                           flopenr__parameterized12 |         36 |         36 |       0 |    0 |    13 |      0 |      0 |          0 |
|         EMFpReg6                                                                       |                                        flopenrc__parameterized0_20 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMFpReg7                                                                       |                                        flopenrc__parameterized0_21 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMRegCmpFlg                                                                    |                                           flopenrc__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         EMRegCvt                                                                       |                                          flopenrc__parameterized12 |         32 |         32 |       0 |    0 |    85 |      0 |      0 |          0 |
|         EMRegFma2                                                                      |                                          flopenrc__parameterized10 |         74 |         74 |       0 |    0 |   162 |      0 |      0 |          0 |
|         EMRegFma4                                                                      |                                          flopenrc__parameterized11 |         24 |         24 |       0 |    0 |    25 |      0 |      0 |          0 |
|         FPUFlgMux                                                                      |                                              mux2__parameterized11 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FPUResMux                                                                      |                                               mux2__parameterized1 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FResMux                                                                        |                                                               mux4 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FResultMux                                                                     |                                            mux2__parameterized1_22 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FWriteDataMReg                                                                 |                                        flopenrc__parameterized0_23 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         IntResMux                                                                      |                                                               mux3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         MWRegFp                                                                        |                                        flopenrc__parameterized0_24 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|         MWRegIntCvtRes                                                                 |                                        flopenrc__parameterized0_25 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         MWRegIntDivRes                                                                 |                                        flopenrc__parameterized0_26 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         Zfa.Fmt2EReg                                                                   |                                        flopenrc__parameterized4_27 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         Zfa.ZfaResMux                                                                  |                                            mux2__parameterized1_28 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Zfa.fli                                                                        |                                                                fli |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Zfa.fround                                                                     |                                                             fround |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fcmp                                                                           |                                                               fcmp |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fctrl                                                                          |                                                              fctrl |       4530 |       4530 |       0 |    0 |    75 |      0 |      0 |          0 |
|           DEAdrReg                                                                     |                                           flopenrc__parameterized6 |        166 |        166 |       0 |    0 |    15 |      0 |      0 |          0 |
|           DECtrlReg3                                                                   |                                           flopenrc__parameterized5 |       2988 |       2988 |       0 |    0 |    36 |      0 |      0 |          0 |
|           DEEnReg                                                                      |                                           flopenrc__parameterized7 |         49 |         49 |       0 |    0 |     3 |      0 |      0 |          0 |
|           DEFDivStartReg                                                               |                                                        flopenrc__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           EMCtrlReg                                                                    |                                           flopenrc__parameterized8 |       1319 |       1319 |       0 |    0 |    17 |      0 |      0 |          0 |
|           MWCtrlReg                                                                    |                                           flopenrc__parameterized1 |         35 |         35 |       0 |    0 |     3 |      0 |      0 |          0 |
|         fcvt                                                                           |                                                               fcvt |        106 |        106 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fdivsqrt                                                                       |                                                           fdivsqrt |       2813 |       2813 |       0 |    0 |   456 |      0 |      0 |          0 |
|           fdivsqrtfsm                                                                  |                                                        fdivsqrtfsm |         33 |         33 |       0 |    0 |     7 |      0 |      0 |          0 |
|             (fdivsqrtfsm)                                                              |                                                        fdivsqrtfsm |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|             SpecialCaseReg                                                             |                                                         flopenr_43 |         20 |         20 |       0 |    0 |     1 |      0 |      0 |          0 |
|           fdivsqrtiter                                                                 |                                                       fdivsqrtiter |       2463 |       2463 |       0 |    0 |   295 |      0 |      0 |          0 |
|             UMReg                                                                      |                                             flopen__parameterized6 |        126 |        126 |       0 |    0 |    71 |      0 |      0 |          0 |
|             UReg                                                                       |                                          flopen__parameterized6_40 |        184 |        184 |       0 |    0 |    71 |      0 |      0 |          0 |
|             creg                                                                       |                                             flopen__parameterized7 |        147 |        147 |       0 |    0 |     9 |      0 |      0 |          0 |
|             wcreg                                                                      |                                          flopen__parameterized4_41 |       1782 |       1782 |       0 |    0 |    70 |      0 |      0 |          0 |
|             wsmux                                                                      |                                               mux2__parameterized6 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|             wsreg                                                                      |                                          flopen__parameterized4_42 |        161 |        161 |       0 |    0 |    74 |      0 |      0 |          0 |
|           fdivsqrtpostproc                                                             |                                                   fdivsqrtpostproc |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             WZeroMReg                                                                  |                                                         flopenr_39 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             wspluswceq0                                                                |                                                          aplusbeq0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           fdivsqrtpreproc                                                              |                                                    fdivsqrtpreproc |        315 |        315 |       0 |    0 |   153 |      0 |      0 |          0 |
|             dreg                                                                       |                                             flopen__parameterized4 |        100 |        100 |       0 |    0 |    64 |      0 |      0 |          0 |
|             expcalc                                                                    |                                                    fdivsqrtexpcalc |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|             expreg                                                                     |                                             flopen__parameterized5 |         25 |         25 |       0 |    0 |    13 |      0 |      0 |          0 |
|             intpipelineregs.altbreg                                                    |                                             flopen__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.asignreg                                                   |                                          flopen__parameterized1_35 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.bsignreg                                                   |                                          flopen__parameterized1_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.bzeroreg                                                   |                                          flopen__parameterized1_37 |         64 |         64 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.nsreg                                                      |                                             flopen__parameterized2 |        105 |        105 |       0 |    0 |     7 |      0 |      0 |          0 |
|             intpipelineregs.srcareg                                                    |                                             flopen__parameterized3 |          8 |          8 |       0 |    0 |    64 |      0 |      0 |          0 |
|             intpipelineregs.w64reg                                                     |                                          flopen__parameterized1_38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         fma                                                                            |                                                                fma |        348 |        348 |       0 |    0 |     0 |      0 |      0 |          9 |
|           add                                                                          |                                                             fmaadd |        158 |        158 |       0 |    0 |     0 |      0 |      0 |          0 |
|           expadd                                                                       |                                                          fmaexpadd |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mult                                                                         |                                                            fmamult |        190 |        190 |       0 |    0 |     0 |      0 |      0 |          9 |
|         fonemux                                                                        |                                                            mux4_29 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fregfile                                                                       |                                                           fregfile |       1728 |       1728 |       0 |    0 |  2048 |      0 |      0 |          0 |
|         fxemux                                                                         |                                                            mux3_30 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fyaddmux                                                                       |                                            mux2__parameterized1_31 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fyemux                                                                         |                                                            mux3_32 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fzemux                                                                         |                                                            mux3_33 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fzmulmux                                                                       |                                                            mux3_34 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|         postprocess                                                                    |                                                        postprocess |        261 |        261 |       0 |    0 |     0 |      0 |      0 |          0 |
|           (postprocess)                                                                |                                                        postprocess |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cvtshiftcalc                                                                 |                                                       cvtshiftcalc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           fmashiftcalc                                                                 |                                                       fmashiftcalc |         46 |         46 |       0 |    0 |     0 |      0 |      0 |          0 |
|           negateintres                                                                 |                                                       negateintres |        160 |        160 |       0 |    0 |     0 |      0 |      0 |          0 |
|             resmux                                                                     |                                               mux2__parameterized8 |        160 |        160 |       0 |    0 |     0 |      0 |      0 |          0 |
|           shiftcorrection                                                              |                                                    shiftcorrection |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         unpack                                                                         |                                                             unpack |        413 |        413 |       0 |    0 |     0 |      0 |      0 |          0 |
|       hzu                                                                              |                                                             hazard |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ieu                                                                              |                                                                ieu |       6556 |       6556 |       0 |    0 |  2518 |      0 |      0 |          0 |
|         (ieu)                                                                          |                                                                ieu |         57 |         57 |       0 |    0 |     0 |      0 |      0 |          0 |
|         c                                                                              |                                                         controller |       4971 |       4971 |       0 |    0 |   118 |      0 |      0 |          0 |
|           (c)                                                                          |                                                         controller |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           RdEReg                                                                       |                                           flopenrc__parameterized2 |         21 |         21 |       0 |    0 |     5 |      0 |      0 |          0 |
|           RdMReg                                                                       |                                        flopenrc__parameterized2_69 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           RdWReg                                                                       |                                        flopenrc__parameterized2_70 |         31 |         31 |       0 |    0 |     5 |      0 |      0 |          0 |
|           Rs1EReg                                                                      |                                        flopenrc__parameterized2_71 |       1631 |       1631 |       0 |    0 |     5 |      0 |      0 |          0 |
|           Rs2EReg                                                                      |                                        flopenrc__parameterized2_72 |        380 |        380 |       0 |    0 |     5 |      0 |      0 |          0 |
|           bitmanipi.bmuctrl                                                            |                                                            bmuctrl |        143 |        143 |       0 |    0 |    23 |      0 |      0 |          0 |
|             controlregBMU                                                              |                                          flopenrc__parameterized13 |        143 |        143 |       0 |    0 |    23 |      0 |      0 |          0 |
|           controlregD                                                                  |                                                           flopenrc |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           controlregE                                                                  |                                          flopenrc__parameterized14 |       2535 |       2535 |       0 |    0 |    41 |      0 |      0 |          0 |
|           controlregM                                                                  |                                          flopenrc__parameterized15 |         33 |         33 |       0 |    0 |    23 |      0 |      0 |          0 |
|           controlregW                                                                  |                                        flopenrc__parameterized2_73 |        195 |        195 |       0 |    0 |     5 |      0 |      0 |          0 |
|         dp                                                                             |                                                           datapath |       1528 |       1528 |       0 |    0 |  2400 |      0 |      0 |          0 |
|           IEUResultMReg                                                                |                                        flopenrc__parameterized0_45 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           IFResultWReg                                                                 |                                        flopenrc__parameterized0_46 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|           ImmExtEReg                                                                   |                                        flopenrc__parameterized0_47 |         18 |         18 |       0 |    0 |    32 |      0 |      0 |          0 |
|           RD1EReg                                                                      |                                        flopenrc__parameterized0_48 |          5 |          5 |       0 |    0 |    64 |      0 |      0 |          0 |
|           RD2EReg                                                                      |                                        flopenrc__parameterized0_49 |          5 |          5 |       0 |    0 |    64 |      0 |      0 |          0 |
|           SrcAMReg                                                                     |                                        flopenrc__parameterized0_50 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|           WriteDataMReg                                                                |                                        flopenrc__parameterized0_51 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           alu                                                                          |                                                                alu |        330 |        330 |       0 |    0 |     0 |      0 |      0 |          0 |
|             bitmanipalu.balu                                                           |                                                        bitmanipalu |        330 |        330 |       0 |    0 |     0 |      0 |      0 |          0 |
|               (bitmanipalu.balu)                                                       |                                                        bitmanipalu |        197 |        197 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbapreshift.zextmux                                                      |                                            mux2__parameterized1_52 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbkb.ZBKB                                                                |                                                               zbkb |        124 |        124 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 zbkbresultmux                                                          |                                                            mux3_68 |        124 |        124 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbsdec.maskgen                                                           |                                            decoder__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zknde.ZKN64                                                              |                                                            zknde64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 aes64d                                                                 |                                                             aes64d |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   invsbox                                                              |                                                       aesinvsbox64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox0                                                              |                                                        aesinvsbox8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox1                                                              |                                                     aesinvsbox8_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox2                                                              |                                                     aesinvsbox8_62 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox3                                                              |                                                     aesinvsbox8_63 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox4                                                              |                                                     aesinvsbox8_64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox5                                                              |                                                     aesinvsbox8_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox6                                                              |                                                     aesinvsbox8_66 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox7                                                              |                                                     aesinvsbox8_67 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 aes64e                                                                 |                                                             aes64e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox1                                                                |                                                       aessbox32_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox0                                                              |                                                        aessbox8_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox1                                                              |                                                        aessbox8_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox2                                                              |                                                        aessbox8_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox3                                                              |                                                        aessbox8_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 sbox                                                                   |                                                          aessbox32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox0                                                                |                                                           aessbox8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox1                                                                |                                                        aessbox8_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox2                                                                |                                                        aessbox8_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox3                                                                |                                                        aessbox8_55 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           comp                                                                         |                                                         comparator |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ext                                                                          |                                                             extend |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|           regf                                                                         |                                                            regfile |       1152 |       1152 |       0 |    0 |  1984 |      0 |      0 |          0 |
|       ifu                                                                              |                                                                ifu |       7715 |       7715 |       0 |    0 |  6426 |     32 |     26 |          0 |
|         (ifu)                                                                          |                                                                ifu |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|         AlignedInstrRawDFlop                                                           |                                            flopenl__parameterized2 |        243 |        243 |       0 |    0 |    32 |      0 |      0 |          0 |
|         CompressedDReg                                                                 |                                                        flopenrc__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         CompressedEReg                                                                 |                                                        flopenrc__9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         CompressedMReg                                                                 |                                                       flopenrc__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         InstrEReg                                                                      |                                        flopenr__parameterized5_357 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |          0 |
|         InstrMReg                                                                      |                                        flopenr__parameterized5_358 |          8 |          8 |       0 |    0 |    32 |      0 |      0 |          0 |
|         InstrOrigMux                                                                   |                                              mux2__parameterized12 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|         InstrRawEReg                                                                   |                                       flopenrc__parameterized8_359 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|         InstrRawMReg                                                                   |                                       flopenrc__parameterized8_360 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|         PCDReg                                                                         |                                       flopenrc__parameterized0_361 |          3 |          3 |       0 |    0 |    63 |      0 |      0 |          0 |
|         PCEReg                                                                         |                                        flopenr__parameterized4_362 |        155 |        155 |       0 |    0 |    63 |      0 |      0 |          0 |
|         PCMReg                                                                         |                                        flopenr__parameterized4_363 |         19 |         19 |       0 |    0 |    63 |      0 |      0 |          0 |
|         Spill.SpillDReg                                                                |                                                        flopenr_364 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.SpillEReg                                                                |                                                        flopenr_365 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.SpillMReg                                                                |                                                        flopenr_366 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.pcspillmmux                                                              |                                           mux2__parameterized1_367 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Spill.spill                                                                    |                                                              spill |        859 |        859 |       0 |    0 |    80 |      0 |      0 |          0 |
|           (Spill.spill)                                                                |                                                              spill |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|           SpillInstrReg                                                                |                                       flopenr__parameterized10_626 |         12 |         12 |       0 |    0 |    16 |      0 |      0 |          0 |
|           pcplus2reg                                                                   |                                              flopr__parameterized2 |        840 |        840 |       0 |    0 |    63 |      0 |      0 |          0 |
|         bpred.bpred                                                                    |                                                              bpred |        627 |        627 |       0 |    0 |  1400 |      0 |     18 |          0 |
|           (bpred.bpred)                                                                |                                                              bpred |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           BPPredWrongRegM                                                              |                                       flopenrc__parameterized4_603 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           BPWrongMReg                                                                  |                                                        flopenrc__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           PCSrcMReg                                                                    |                                                        flopenrc__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           Predictor.DirPredictor                                                       |                                                             gshare |         80 |         80 |       0 |    0 |    33 |      0 |      1 |          0 |
|             GHRReg                                                                     |                                       flopenr__parameterized11_620 |         65 |         65 |       0 |    0 |    12 |      0 |      0 |          0 |
|             IndexWReg                                                                  |                                      flopenrc__parameterized13_621 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|             NewPredictionRegM                                                          |                                       flopenrc__parameterized4_622 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             NewPredictionRegW                                                          |                                       flopenrc__parameterized4_623 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             PCSrcMReg                                                                  |                                                        flopenrc__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             PHT                                                                        |                                                        ram2p1r1wbe |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|             PredictionRegD                                                             |                                       flopenrc__parameterized4_624 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|             PredictionRegE                                                             |                                       flopenrc__parameterized4_625 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           RASPredictor                                                                 |                                                       RASPredictor |        275 |        275 |       0 |    0 |  1017 |      0 |      0 |          0 |
|             (RASPredictor)                                                             |                                                       RASPredictor |          0 |          0 |       0 |    0 |  1008 |      0 |      0 |          0 |
|             PTR                                                                        |                                        flopenr__parameterized3_619 |        275 |        275 |       0 |    0 |     9 |      0 |      0 |          0 |
|           RASTargetDReg                                                                |                                       flopenrc__parameterized0_604 |          0 |          0 |       0 |    0 |    63 |      0 |      0 |          0 |
|           RASTargetEReg                                                                |                                       flopenrc__parameterized0_605 |         22 |         22 |       0 |    0 |    63 |      0 |      0 |          0 |
|           TargetPredictor                                                              |                                                                btb |         31 |         31 |       0 |    0 |   204 |      0 |     17 |          0 |
|             (TargetPredictor)                                                          |                                                                btb |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             BPBTAWrongMReg                                                             |                                                        flopenrc__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             BTBD                                                                       |                                       flopenrc__parameterized0_615 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|             BTBTargetEReg                                                              |                                       flopenrc__parameterized0_616 |         25 |         25 |       0 |    0 |    64 |      0 |      0 |          0 |
|             IEUAdrWReg                                                                 |                                        flopenr__parameterized4_617 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|             PCWReg                                                                     |                                        flopenr__parameterized4_618 |          1 |          1 |       0 |    0 |    11 |      0 |      0 |          0 |
|             memory                                                                     |                                        ram2p1r1wbe__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |     17 |          0 |
|           icpred                                                                       |                                                             icpred |         17 |         17 |       0 |    0 |    16 |      0 |      0 |          0 |
|             (icpred)                                                                   |                                                             icpred |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             BPClassWrongRegM                                                           |                                                        flopenrc__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             InstrClassRegE                                                             |                                       flopenrc__parameterized4_611 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             InstrClassRegM                                                             |                                       flopenrc__parameterized1_612 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             InstrClassRegW                                                             |                                       flopenrc__parameterized1_613 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|             PredInstrClassRegD                                                         |                                       flopenrc__parameterized1_614 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             WrongInstrClassRegE                                                        |                                                        flopenrc__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           pccorrectemux                                                                |                                           mux2__parameterized1_606 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmux0                                                                       |                                           mux2__parameterized1_607 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmux1                                                                       |                                           mux2__parameterized1_608 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmuxBPWrongInvalidateFlush                                                  |                                           mux2__parameterized1_609 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmuxbp                                                                      |                                           mux2__parameterized1_610 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |          0 |
|         bus.icache.ahbcacheinterface                                                   |                                                  ahbcacheinterface |         71 |         71 |       0 |    0 |   521 |      0 |      0 |          0 |
|           (bus.icache.ahbcacheinterface)                                               |                                                  ahbcacheinterface |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AHBBuscachefsm                                                               |                                                        buscachefsm |         37 |         37 |       0 |    0 |     9 |      0 |      0 |          0 |
|             (AHBBuscachefsm)                                                           |                                                        buscachefsm |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountDelayedReg                                                        |                                        flopenr__parameterized6_601 |         26 |         26 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountReg                                                               |                                        flopenr__parameterized6_602 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|           fetchbuffer[0].fb                                                            |                                         flopen__parameterized3_593 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[1].fb                                                            |                                         flopen__parameterized3_594 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[2].fb                                                            |                                         flopen__parameterized3_595 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[3].fb                                                            |                                         flopen__parameterized3_596 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[4].fb                                                            |                                         flopen__parameterized3_597 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[5].fb                                                            |                                         flopen__parameterized3_598 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[6].fb                                                            |                                         flopen__parameterized3_599 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[7].fb                                                            |                                         flopen__parameterized3_600 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         bus.icache.icache                                                              |                                                              cache |       2653 |       2653 |       0 |    0 |   473 |     32 |      8 |          0 |
|           CacheWays[0]                                                                 |                                                           cacheway |         32 |         32 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[0])                                                             |                                                           cacheway |         18 |         18 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_588 |         14 |         14 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_589 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_590 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_591 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_592 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[1]                                                                 |                                                       cacheway_567 |        153 |        153 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[1])                                                             |                                                       cacheway_567 |         95 |         95 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_583 |         58 |         58 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_584 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_585 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_586 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_587 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[2]                                                                 |                                                       cacheway_568 |         96 |         96 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[2])                                                             |                                                       cacheway_568 |         81 |         81 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_578 |         15 |         15 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_579 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_580 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_581 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_582 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[3]                                                                 |                                                       cacheway_569 |        184 |        184 |       0 |    0 |    66 |      8 |      2 |          0 |
|             (CacheWays[3])                                                             |                                                       cacheway_569 |         81 |         81 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_573 |         50 |         50 |       0 |    0 |     0 |      0 |      2 |          0 |
|             InvalidateCacheReg                                                         |                                           flop__parameterized1_574 |         53 |         53 |       0 |    0 |     1 |      0 |      0 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                          ram1p1rwe |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_575 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_576 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_577 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           ReadDataAOMux                                                                |                                            or_rows__parameterized1 |       1024 |       1024 |       0 |    0 |     0 |      0 |      0 |          0 |
|           TagAOMux                                                                     |                                            or_rows__parameterized2 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cachefsm                                                                     |                                                           cachefsm |        643 |        643 |       0 |    0 |    17 |      0 |      0 |          0 |
|             (cachefsm)                                                                 |                                                           cachefsm |        641 |        641 |       0 |    0 |    16 |      0 |      0 |          0 |
|             resetDelayReg                                                              |                                           flop__parameterized1_572 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|           subcachelineread                                                             |                                                   subcachelineread |        272 |        272 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vict.cacheLRU                                                                |                                                       cacheLRU_570 |        161 |        161 |       0 |    0 |   195 |      0 |      0 |          0 |
|             (vict.cacheLRU)                                                            |                                                       cacheLRU_570 |          1 |          1 |       0 |    0 |   192 |      0 |      0 |          0 |
|             CurrLRUReg                                                                 |                                           flop__parameterized0_571 |        160 |        160 |       0 |    0 |     3 |      0 |      0 |          0 |
|         immu.StallMReg                                                                 |                                                           flopr__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         immu.immu                                                                      |                                                                mmu |       2587 |       2587 |       0 |    0 |  3552 |      0 |      0 |          0 |
|           pmp.pmpchecker                                                               |                                                     pmpchecker_369 |         43 |         43 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlb.tlb                                                                      |                                                                tlb |       2544 |       2544 |       0 |    0 |  3552 |      0 |      0 |          0 |
|             lru                                                                        |                                                         tlblru_370 |        109 |        109 |       0 |    0 |    32 |      0 |      0 |          0 |
|               lrustate                                                                 |                                        flopenr__parameterized5_566 |        109 |        109 |       0 |    0 |    32 |      0 |      0 |          0 |
|             tlbcam                                                                     |                                                         tlbcam_371 |       1186 |       1186 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               PageTypeOr                                                               |                                                        or_rows_437 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|               camlines[0]                                                              |                                                     tlbcamline_438 |        165 |        165 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_563 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_564 |        158 |        158 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_565 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[10]                                                             |                                                     tlbcamline_439 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_560 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_561 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_562 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[11]                                                             |                                                     tlbcamline_440 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_557 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_558 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_559 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[12]                                                             |                                                     tlbcamline_441 |         12 |         12 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_554 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_555 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_556 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[13]                                                             |                                                     tlbcamline_442 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_551 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_552 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_553 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[14]                                                             |                                                     tlbcamline_443 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_548 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_549 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_550 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[15]                                                             |                                                     tlbcamline_444 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_545 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_546 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_547 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[16]                                                             |                                                     tlbcamline_445 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_542 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_543 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_544 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[17]                                                             |                                                     tlbcamline_446 |         21 |         21 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_539 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_540 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_541 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[18]                                                             |                                                     tlbcamline_447 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_536 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_537 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_538 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[19]                                                             |                                                     tlbcamline_448 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_533 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_534 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_535 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[1]                                                              |                                                     tlbcamline_449 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_530 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_531 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_532 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[20]                                                             |                                                     tlbcamline_450 |        579 |        579 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_527 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_528 |        572 |        572 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_529 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[21]                                                             |                                                     tlbcamline_451 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_524 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_525 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_526 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[22]                                                             |                                                     tlbcamline_452 |         21 |         21 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_521 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_522 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_523 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[23]                                                             |                                                     tlbcamline_453 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_518 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_519 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_520 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[24]                                                             |                                                     tlbcamline_454 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_515 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_516 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_517 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[25]                                                             |                                                     tlbcamline_455 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_512 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_513 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_514 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[26]                                                             |                                                     tlbcamline_456 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_509 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_510 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_511 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[27]                                                             |                                                     tlbcamline_457 |         11 |         11 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_506 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_507 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[28]                                                             |                                                     tlbcamline_458 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_503 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_504 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[29]                                                             |                                                     tlbcamline_459 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_500 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_501 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_502 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[2]                                                              |                                                     tlbcamline_460 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_497 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_498 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_499 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[30]                                                             |                                                     tlbcamline_461 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_494 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_495 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_496 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[31]                                                             |                                                     tlbcamline_462 |         11 |         11 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_491 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_492 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_493 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[3]                                                              |                                                     tlbcamline_463 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_488 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_489 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_490 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[4]                                                              |                                                     tlbcamline_464 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_485 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_486 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_487 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[5]                                                              |                                                     tlbcamline_465 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_482 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_483 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_484 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[6]                                                              |                                                     tlbcamline_466 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_479 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_480 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_481 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[7]                                                              |                                                     tlbcamline_467 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_476 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_477 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_478 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[8]                                                              |                                                     tlbcamline_468 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_473 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_474 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_475 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[9]                                                              |                                                     tlbcamline_469 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_470 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_471 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_472 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             tlbram                                                                     |                                                         tlbram_372 |       1249 |       1249 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               tlbramline[0]                                                            |                                                     tlbramline_373 |         18 |         18 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_436 |         18 |         18 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[10]                                                           |                                                     tlbramline_374 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_435 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[11]                                                           |                                                     tlbramline_375 |        198 |        198 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_434 |        198 |        198 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[12]                                                           |                                                     tlbramline_376 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_433 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[13]                                                           |                                                     tlbramline_377 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_432 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[14]                                                           |                                                     tlbramline_378 |        110 |        110 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_431 |        110 |        110 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[15]                                                           |                                                     tlbramline_379 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_430 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[16]                                                           |                                                     tlbramline_380 |         45 |         45 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_429 |         45 |         45 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[17]                                                           |                                                     tlbramline_381 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_428 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[18]                                                           |                                                     tlbramline_382 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_427 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[19]                                                           |                                                     tlbramline_383 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_426 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[1]                                                            |                                                     tlbramline_384 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_425 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[20]                                                           |                                                     tlbramline_385 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_424 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[21]                                                           |                                                     tlbramline_386 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_423 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[22]                                                           |                                                     tlbramline_387 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_422 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[23]                                                           |                                                     tlbramline_388 |         89 |         89 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_421 |         89 |         89 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[24]                                                           |                                                     tlbramline_389 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_420 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[25]                                                           |                                                     tlbramline_390 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_419 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[26]                                                           |                                                     tlbramline_391 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_418 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[27]                                                           |                                                     tlbramline_392 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_417 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[28]                                                           |                                                     tlbramline_393 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_416 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[29]                                                           |                                                     tlbramline_394 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_415 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[2]                                                            |                                                     tlbramline_395 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_414 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[30]                                                           |                                                     tlbramline_396 |         71 |         71 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_413 |         71 |         71 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[31]                                                           |                                                     tlbramline_397 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_412 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[3]                                                            |                                                     tlbramline_398 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_411 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[4]                                                            |                                                     tlbramline_399 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_410 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[5]                                                            |                                                     tlbramline_400 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_409 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[6]                                                            |                                                     tlbramline_401 |         91 |         91 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_408 |         91 |         91 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[7]                                                            |                                                     tlbramline_402 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_407 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[8]                                                            |                                                     tlbramline_403 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_406 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[9]                                                            |                                                     tlbramline_404 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_405 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|         pcreg                                                                          |                                         flopen__parameterized3_368 |        430 |        430 |       0 |    0 |    63 |      0 |      0 |          0 |
|       lsu                                                                              |                                                                lsu |       9024 |       9024 |       0 |    0 |  5296 |     32 |      8 |          0 |
|         (lsu)                                                                          |                                                                lsu |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          0 |
|         AddressMReg                                                                    |                                       flopenrc__parameterized0__16 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         ReadDataMWReg                                                                  |                                         flopen__parameterized3_127 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         atomic.atomic                                                                  |                                                             atomic |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|           amoalu                                                                       |                                                             amoalu |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             (amoalu)                                                                   |                                                             amoalu |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             cmp32                                                                      |                                         comparator__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             cmpupper                                                                   |                                     comparator__parameterized0_351 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           lrsc                                                                         |                                                               lrsc |          8 |          8 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (lrsc)                                                                     |                                                               lrsc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             resadrreg                                                                  |                                           flopenr__parameterized16 |          4 |          4 |       0 |    0 |    53 |      0 |      0 |          0 |
|             resvldreg                                                                  |                                                        flopenr_349 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|             squashreg                                                                  |                                                        flopenr_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         bus.dcache.ahbcacheinterface                                                   |                                  ahbcacheinterface__parameterized0 |       1423 |       1423 |       0 |    0 |   597 |      0 |      0 |          0 |
|           (bus.dcache.ahbcacheinterface)                                               |                                  ahbcacheinterface__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AHBBuscachefsm                                                               |                                        buscachefsm__parameterized0 |        315 |        315 |       0 |    0 |    13 |      0 |      0 |          0 |
|             (AHBBuscachefsm)                                                           |                                        buscachefsm__parameterized0 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             BeatCountDelayedReg                                                        |                                        flopenr__parameterized6_347 |         34 |         34 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountReg                                                               |                                        flopenr__parameterized6_348 |        273 |        273 |       0 |    0 |     3 |      0 |      0 |          0 |
|           HWSTRBReg                                                                    |                                            flopen__parameterized10 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           fetchbuffer[0].fb                                                            |                                         flopen__parameterized3_338 |        684 |        684 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[1].fb                                                            |                                         flopen__parameterized3_339 |         56 |         56 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[2].fb                                                            |                                         flopen__parameterized3_340 |         64 |         64 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[3].fb                                                            |                                         flopen__parameterized3_341 |         56 |         56 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[4].fb                                                            |                                         flopen__parameterized3_342 |         64 |         64 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[5].fb                                                            |                                         flopen__parameterized3_343 |         56 |         56 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[6].fb                                                            |                                         flopen__parameterized3_344 |         64 |         64 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[7].fb                                                            |                                         flopen__parameterized3_345 |         56 |         56 |       0 |    0 |    64 |      0 |      0 |          0 |
|           wdreg                                                                        |                                         flopen__parameterized3_346 |          5 |          5 |       0 |    0 |    64 |      0 |      0 |          0 |
|         bus.dcache.dcache                                                              |                                              cache__parameterized0 |       3470 |       3470 |       0 |    0 |   735 |     32 |      8 |          0 |
|           CacheBusAdrMux                                                               |                                               mux3__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           CacheWays[0]                                                                 |                                           cacheway__parameterized0 |        414 |        414 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[0])                                                             |                                           cacheway__parameterized0 |         44 |         44 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_333 |        369 |        369 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_334 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_335 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_336 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_337 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[1]                                                                 |                                       cacheway__parameterized0_316 |        618 |        618 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[1])                                                             |                                       cacheway__parameterized0_316 |        116 |        116 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_328 |        502 |        502 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_329 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_330 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_331 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_332 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[2]                                                                 |                                       cacheway__parameterized0_317 |        481 |        481 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[2])                                                             |                                       cacheway__parameterized0_317 |         45 |         45 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_323 |        436 |        436 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_324 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_325 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_326 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_327 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[3]                                                                 |                                       cacheway__parameterized0_318 |        398 |        398 |       0 |    0 |   136 |      8 |      2 |          0 |
|             (CacheWays[3])                                                             |                                       cacheway__parameterized0_318 |         50 |         50 |       0 |    0 |   136 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                          ram1p1rwe__parameterized0 |        348 |        348 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                         ram1p1rwbe__parameterized0 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_320 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_321 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_322 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           EarlyReturnMux                                                               |                                              mux2__parameterized15 |        512 |        512 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cachefsm                                                                     |                                           cachefsm__parameterized0 |        626 |        626 |       0 |    0 |     4 |      0 |      0 |          0 |
|             (cachefsm)                                                                 |                                           cachefsm__parameterized0 |        333 |        333 |       0 |    0 |     3 |      0 |      0 |          0 |
|             resetDelayReg                                                              |                                               flop__parameterized1 |        293 |        293 |       0 |    0 |     1 |      0 |      0 |          0 |
|           flushlogic.FlushAdrReg                                                       |                                        flopenr__parameterized1_319 |        107 |        107 |       0 |    0 |     6 |      0 |      0 |          0 |
|           flushlogic.FlushWayReg                                                       |                                            flopenl__parameterized3 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           subcachelineread                                                             |                                   subcachelineread__parameterized0 |        240 |        240 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vict.cacheLRU                                                                |                                                           cacheLRU |         73 |         73 |       0 |    0 |   195 |      0 |      0 |          0 |
|             (vict.cacheLRU)                                                            |                                                           cacheLRU |         14 |         14 |       0 |    0 |   192 |      0 |      0 |          0 |
|             CurrLRUReg                                                                 |                                               flop__parameterized0 |         59 |         59 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmmu.dmmu                                                                      |                                                mmu__parameterized0 |       3361 |       3361 |       0 |    0 |  3584 |      0 |      0 |          0 |
|           pmp.pmpchecker                                                               |                                                         pmpchecker |        218 |        218 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlb.tlb                                                                      |                                                tlb__parameterized0 |       3143 |       3143 |       0 |    0 |  3584 |      0 |      0 |          0 |
|             lru                                                                        |                                                             tlblru |        111 |        111 |       0 |    0 |    32 |      0 |      0 |          0 |
|               lrustate                                                                 |                                        flopenr__parameterized5_315 |        111 |        111 |       0 |    0 |    32 |      0 |      0 |          0 |
|             tlbcam                                                                     |                                                             tlbcam |       1497 |       1497 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               PageTypeOr                                                               |                                                            or_rows |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|               camlines[0]                                                              |                                                         tlbcamline |        665 |        665 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_312 |        665 |        665 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_313 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_314 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[10]                                                             |                                                     tlbcamline_190 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_309 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_310 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_311 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[11]                                                             |                                                     tlbcamline_191 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_306 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_307 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_308 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[12]                                                             |                                                     tlbcamline_192 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_303 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_304 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_305 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[13]                                                             |                                                     tlbcamline_193 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_300 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_301 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_302 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[14]                                                             |                                                     tlbcamline_194 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_297 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_298 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_299 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[15]                                                             |                                                     tlbcamline_195 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_294 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_295 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_296 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[16]                                                             |                                                     tlbcamline_196 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_291 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_292 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_293 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[17]                                                             |                                                     tlbcamline_197 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_288 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_289 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_290 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[18]                                                             |                                                     tlbcamline_198 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_285 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_286 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_287 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[19]                                                             |                                                     tlbcamline_199 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_282 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_283 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_284 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[1]                                                              |                                                     tlbcamline_200 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_279 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_280 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_281 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[20]                                                             |                                                     tlbcamline_201 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_276 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_277 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_278 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[21]                                                             |                                                     tlbcamline_202 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_273 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_274 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_275 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[22]                                                             |                                                     tlbcamline_203 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_270 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_271 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_272 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[23]                                                             |                                                     tlbcamline_204 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_267 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_268 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_269 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[24]                                                             |                                                     tlbcamline_205 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_264 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_265 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_266 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[25]                                                             |                                                     tlbcamline_206 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_261 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_262 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_263 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[26]                                                             |                                                     tlbcamline_207 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_258 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_259 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_260 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[27]                                                             |                                                     tlbcamline_208 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_255 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_256 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_257 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[28]                                                             |                                                     tlbcamline_209 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_252 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_253 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_254 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[29]                                                             |                                                     tlbcamline_210 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_249 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_250 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_251 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[2]                                                              |                                                     tlbcamline_211 |         34 |         34 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_246 |         33 |         33 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_247 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_248 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[30]                                                             |                                                     tlbcamline_212 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_243 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_244 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_245 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[31]                                                             |                                                     tlbcamline_213 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_240 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_241 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_242 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[3]                                                              |                                                     tlbcamline_214 |         30 |         30 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_237 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_238 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_239 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[4]                                                              |                                                     tlbcamline_215 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_234 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_235 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_236 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[5]                                                              |                                                     tlbcamline_216 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_231 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_232 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_233 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[6]                                                              |                                                     tlbcamline_217 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_228 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_229 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_230 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[7]                                                              |                                                     tlbcamline_218 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_225 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_226 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_227 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[8]                                                              |                                                     tlbcamline_219 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_222 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_223 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_224 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[9]                                                              |                                                     tlbcamline_220 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                           flopenr__parameterized14 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                           flopenr__parameterized13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_221 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             tlbcontrol                                                                 |                                         tlbcontrol__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|               (tlbcontrol)                                                             |                                         tlbcontrol__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               vm64check                                                                |                                                       vm64check__2 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|             tlbram                                                                     |                                                             tlbram |       1526 |       1526 |       0 |    0 |  1792 |      0 |      0 |          0 |
|               tlbramline[0]                                                            |                                                         tlbramline |         14 |         14 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_189 |         14 |         14 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[10]                                                           |                                                     tlbramline_128 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_188 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[11]                                                           |                                                     tlbramline_129 |        382 |        382 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_187 |        382 |        382 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[12]                                                           |                                                     tlbramline_130 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_186 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[13]                                                           |                                                     tlbramline_131 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_185 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[14]                                                           |                                                     tlbramline_132 |        112 |        112 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_184 |        112 |        112 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[15]                                                           |                                                     tlbramline_133 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_183 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[16]                                                           |                                                     tlbramline_134 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_182 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[17]                                                           |                                                     tlbramline_135 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_181 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[18]                                                           |                                                     tlbramline_136 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_180 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[19]                                                           |                                                     tlbramline_137 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_179 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[1]                                                            |                                                     tlbramline_138 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_178 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[20]                                                           |                                                     tlbramline_139 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_177 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[21]                                                           |                                                     tlbramline_140 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_176 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[22]                                                           |                                                     tlbramline_141 |         88 |         88 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_175 |         88 |         88 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[23]                                                           |                                                     tlbramline_142 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_174 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[24]                                                           |                                                     tlbramline_143 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_173 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[25]                                                           |                                                     tlbramline_144 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_172 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[26]                                                           |                                                     tlbramline_145 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_171 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[27]                                                           |                                                     tlbramline_146 |         73 |         73 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_170 |         73 |         73 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[28]                                                           |                                                     tlbramline_147 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_169 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[29]                                                           |                                                     tlbramline_148 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_168 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[2]                                                            |                                                     tlbramline_149 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_167 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[30]                                                           |                                                     tlbramline_150 |         77 |         77 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_166 |         77 |         77 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[31]                                                           |                                                     tlbramline_151 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_165 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[3]                                                            |                                                     tlbramline_152 |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_164 |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[4]                                                            |                                                     tlbramline_153 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_163 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[5]                                                            |                                                     tlbramline_154 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_162 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[6]                                                            |                                                     tlbramline_155 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_161 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[7]                                                            |                                                     tlbramline_156 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_160 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[8]                                                            |                                                     tlbramline_157 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_159 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[9]                                                            |                                                     tlbramline_158 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                           flopenr__parameterized15 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|         hptw.hptw                                                                      |                                                               hptw |        360 |        360 |       0 |    0 |   132 |      0 |      0 |          0 |
|           (hptw.hptw)                                                                  |                                                               hptw |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           HPTWAccesFaultReg                                                            |                                              flopr__parameterized3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           PTEReg                                                                       |                                        flopenr__parameterized4_352 |        155 |        155 |       0 |    0 |    64 |      0 |      0 |          0 |
|           PageTypeReg                                                                  |                                              flopr__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           TLBMissMReg                                                                  |                                                        flopenr_353 |         18 |         18 |       0 |    0 |     1 |      0 |      0 |          0 |
|           WalkerStateReg                                                               |                                        flopenl__parameterized3_354 |        177 |        177 |       0 |    0 |     5 |      0 |      0 |          0 |
|           hptwwrites.HPTWAdrWriteReg                                                   |                                        flopenr__parameterized0_355 |          1 |          1 |       0 |    0 |    53 |      0 |      0 |          0 |
|           hptwwrites.upperbitsunequalreg                                               |                                                           flopr__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           hptwwrites.vm64check                                                         |                                                          vm64check |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|         swbytemask                                                                     |                                         swbytemask__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|         ziccslm_align.align                                                            |                                                              align |        338 |        338 |       0 |    0 |    65 |      0 |      0 |          0 |
|           (ziccslm_align.align)                                                        |                                                              align |        175 |        175 |       0 |    0 |     1 |      0 |      0 |          0 |
|           SpillDataReg                                                                 |                                        flopenr__parameterized4_356 |        163 |        163 |       0 |    0 |    64 |      0 |      0 |          0 |
|       mdu.mdu                                                                          |                                                                mdu |        482 |        482 |       0 |    0 |   297 |      0 |      0 |         16 |
|         MDUResultWReg                                                                  |                                           flopenrc__parameterized0 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|         W64MReg                                                                        |                                                       flopenrc__16 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         mul                                                                            |                                                                mul |        479 |        479 |       0 |    0 |   232 |      0 |      0 |         16 |
|           (mul)                                                                        |                                                                mul |        127 |        127 |       0 |    0 |     0 |      0 |      0 |         12 |
|           PP1Reg                                                                       |                                           flopenrc__parameterized3 |        220 |        220 |       0 |    0 |   102 |      0 |      0 |          4 |
|           PP2Reg                                                                       |                                        flopenrc__parameterized3_14 |          2 |          2 |       0 |    0 |    63 |      0 |      0 |          0 |
|           PP3Reg                                                                       |                                        flopenrc__parameterized3_15 |        128 |        128 |       0 |    0 |    63 |      0 |      0 |          0 |
|           PP4Reg                                                                       |                                        flopenrc__parameterized3_16 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|       priv.priv                                                                        |                                                         privileged |       3604 |       3604 |       0 |    0 |  3914 |      0 |      0 |          0 |
|         (priv.priv)                                                                    |                                                         privileged |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         csr                                                                            |                                                                csr |       3474 |       3474 |       0 |    0 |  3880 |      0 |      0 |          0 |
|           CSRValWReg                                                                   |                                        flopenrc__parameterized0_78 |          3 |          3 |       0 |    0 |    64 |      0 |      0 |          0 |
|           counters.counters                                                            |                                                               csrc |        641 |        641 |       0 |    0 |  2052 |      0 |      0 |          0 |
|             (counters.counters)                                                        |                                                               csrc |        637 |        637 |       0 |    0 |  2048 |      0 |      0 |          0 |
|             LoadStallEReg                                                              |                                                       flopenrc__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             LoadStallMReg                                                              |                                                       flopenrc__12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             StoreStallEReg                                                             |                                                       flopenrc__13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             StoreStallMReg                                                             |                                                       flopenrc__14 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           csri                                                                         |                                                               csri |        148 |        148 |       0 |    0 |     9 |      0 |      0 |          0 |
|           csrm                                                                         |                                                               csrm |       1447 |       1447 |       0 |    0 |  1305 |      0 |      0 |          0 |
|             MCAUSEreg                                                                  |                                         flopenr__parameterized4_89 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             MCOUNTINHIBITreg                                                           |                                         flopenr__parameterized5_90 |        142 |        142 |       0 |    0 |    31 |      0 |      0 |          0 |
|             MENVCFGreg                                                                 |                                         flopenr__parameterized4_91 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             MEPCreg                                                                    |                                         flopenr__parameterized4_92 |          8 |          8 |       0 |    0 |    63 |      0 |      0 |          0 |
|             MSCRATCHreg                                                                |                                         flopenr__parameterized4_93 |         88 |         88 |       0 |    0 |    64 |      0 |      0 |          0 |
|             MTVALreg                                                                   |                                         flopenr__parameterized4_94 |         33 |         33 |       0 |    0 |    64 |      0 |      0 |          0 |
|             MTVECreg                                                                   |                                         flopenr__parameterized4_95 |        120 |        120 |       0 |    0 |    63 |      0 |      0 |          0 |
|             deleg.MEDELEGreg                                                           |                                           flopenr__parameterized10 |         75 |         75 |       0 |    0 |    12 |      0 |      0 |          0 |
|             deleg.MIDELEGreg                                                           |                                           flopenr__parameterized11 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             mcounteren.MCOUNTERENreg                                                   |                                         flopenr__parameterized5_96 |        155 |        155 |       0 |    0 |    32 |      0 |      0 |          0 |
|             pmp.pmp[0].PMPADDRreg                                                      |                                            flopenr__parameterized8 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[0].PMPCFGreg                                                       |                                            flopenr__parameterized9 |         35 |         35 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[10].PMPADDRreg                                                     |                                         flopenr__parameterized8_97 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[10].PMPCFGreg                                                      |                                         flopenr__parameterized9_98 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[11].PMPADDRreg                                                     |                                         flopenr__parameterized8_99 |         56 |         56 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[11].PMPCFGreg                                                      |                                        flopenr__parameterized9_100 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[12].PMPADDRreg                                                     |                                        flopenr__parameterized8_101 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[12].PMPCFGreg                                                      |                                        flopenr__parameterized9_102 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[13].PMPADDRreg                                                     |                                        flopenr__parameterized8_103 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[13].PMPCFGreg                                                      |                                        flopenr__parameterized9_104 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[14].PMPADDRreg                                                     |                                        flopenr__parameterized8_105 |          2 |          2 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[14].PMPCFGreg                                                      |                                        flopenr__parameterized9_106 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[15].PMPADDRreg                                                     |                                        flopenr__parameterized8_107 |         54 |         54 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[15].PMPCFGreg                                                      |                                        flopenr__parameterized9_108 |         30 |         30 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[1].PMPADDRreg                                                      |                                        flopenr__parameterized8_109 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[1].PMPCFGreg                                                       |                                        flopenr__parameterized9_110 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[2].PMPADDRreg                                                      |                                        flopenr__parameterized8_111 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[2].PMPCFGreg                                                       |                                        flopenr__parameterized9_112 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[3].PMPADDRreg                                                      |                                        flopenr__parameterized8_113 |        533 |        533 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[3].PMPCFGreg                                                       |                                        flopenr__parameterized9_114 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[4].PMPADDRreg                                                      |                                        flopenr__parameterized8_115 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[4].PMPCFGreg                                                       |                                        flopenr__parameterized9_116 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[5].PMPADDRreg                                                      |                                        flopenr__parameterized8_117 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[5].PMPCFGreg                                                       |                                        flopenr__parameterized9_118 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[6].PMPADDRreg                                                      |                                        flopenr__parameterized8_119 |          2 |          2 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[6].PMPCFGreg                                                       |                                        flopenr__parameterized9_120 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[7].PMPADDRreg                                                      |                                        flopenr__parameterized8_121 |         55 |         55 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[7].PMPCFGreg                                                       |                                        flopenr__parameterized9_122 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[8].PMPADDRreg                                                      |                                        flopenr__parameterized8_123 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[8].PMPCFGreg                                                       |                                        flopenr__parameterized9_124 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[9].PMPADDRreg                                                      |                                        flopenr__parameterized8_125 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[9].PMPCFGreg                                                       |                                        flopenr__parameterized9_126 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|           csrs.csrs                                                                    |                                                               csrs |       1038 |       1038 |       0 |    0 |   424 |      0 |      0 |          0 |
|             SATPreg                                                                    |                                            flopenr__parameterized4 |         38 |         38 |       0 |    0 |    64 |      0 |      0 |          0 |
|             SCAUSEreg                                                                  |                                         flopenr__parameterized4_82 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             SCOUNTERENreg                                                              |                                            flopenr__parameterized5 |         45 |         45 |       0 |    0 |    32 |      0 |      0 |          0 |
|             SENVCFGreg                                                                 |                                         flopenr__parameterized4_83 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|             SEPCreg                                                                    |                                         flopenr__parameterized4_84 |         25 |         25 |       0 |    0 |    63 |      0 |      0 |          0 |
|             SSCRATCHreg                                                                |                                         flopenr__parameterized4_85 |         20 |         20 |       0 |    0 |    64 |      0 |      0 |          0 |
|             STVALreg                                                                   |                                         flopenr__parameterized4_86 |        380 |        380 |       0 |    0 |    64 |      0 |      0 |          0 |
|             STVECreg                                                                   |                                         flopenr__parameterized4_87 |        487 |        487 |       0 |    0 |    63 |      0 |      0 |          0 |
|             sstc.sstc64.STIMECMPreg                                                    |                                         flopenr__parameterized4_88 |         40 |         40 |       0 |    0 |    64 |      0 |      0 |          0 |
|           csrsr                                                                        |                                                              csrsr |         94 |         94 |       0 |    0 |    18 |      0 |      0 |          0 |
|           csru.csru                                                                    |                                                               csru |         37 |         37 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FFLAGSreg                                                                  |                                            flopenr__parameterized7 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FRMreg                                                                     |                                            flopenr__parameterized6 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|           epcmux                                                                       |                                            mux2__parameterized1_79 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tvecmux                                                                      |                                            mux2__parameterized1_80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vec.trapvecmux                                                               |                                            mux2__parameterized1_81 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|         pmd                                                                            |                                                            privdec |         42 |         42 |       0 |    0 |    18 |      0 |      0 |          0 |
|           (pmd)                                                                        |                                                            privdec |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          0 |
|           wfi.wficountreg                                                              |                                              flopr__parameterized1 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|           wfiWReg                                                                      |                                                       flopenrc__15 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ppr                                                                            |                                                       privpiperegs |         12 |         12 |       0 |    0 |    14 |      0 |      0 |          0 |
|           faultregD                                                                    |                                        flopenrc__parameterized1_75 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|           faultregE                                                                    |                                        flopenrc__parameterized2_76 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|           faultregM                                                                    |                                        flopenrc__parameterized2_77 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|         privmode                                                                       |                                                           privmode |         76 |         76 |       0 |    0 |     2 |      0 |      0 |          0 |
|           privmode.privmodereg                                                         |                                         flopenl__parameterized0_74 |         76 |         76 |       0 |    0 |     2 |      0 |      0 |          0 |
|     resetsync                                                                          |                                                       synchronizer |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|     uncoregen.uncore                                                                   |                                                             uncore |       3947 |       3923 |      24 |    0 |  1755 |      3 |      0 |          0 |
|       (uncoregen.uncore)                                                               |                                                             uncore |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ahbapbbridge                                                                     |                                                       ahbapbbridge |        713 |        713 |       0 |    0 |    35 |      0 |      0 |          0 |
|         (ahbapbbridge)                                                                 |                                                       ahbapbbridge |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         addrreg                                                                        |                                             flopen__parameterized0 |        473 |        473 |       0 |    0 |    24 |      0 |      0 |          0 |
|         enablereg                                                                      |                                                           flopr__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         inittransreg                                                                   |                                                           flopr__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         selreg                                                                         |                                            flopenr__parameterized1 |        160 |        160 |       0 |    0 |     6 |      0 |      0 |          0 |
|         writereg                                                                       |                                                         flopenr_13 |         77 |         77 |       0 |    0 |     3 |      0 |      0 |          0 |
|       bootrom.bootrom                                                                  |                                                            rom_ahb |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         memory                                                                         |                                                            rom1p1r |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|       clint.clint                                                                      |                                                          clint_apb |         33 |         33 |       0 |    0 |   193 |      0 |      0 |          0 |
|       gpio.gpio                                                                        |                                                           gpio_apb |        228 |        228 |       0 |    0 |   420 |      0 |      0 |          0 |
|         (gpio.gpio)                                                                    |                                                           gpio_apb |        192 |        192 |       0 |    0 |   402 |      0 |      0 |          0 |
|         sync1                                                                          |                                                               flop |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sync2                                                                          |                                                            flop_11 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sync3                                                                          |                                                            flop_12 |         24 |         24 |       0 |    0 |     6 |      0 |      0 |          0 |
|       hselbridgedelayreg                                                               |                                                            flopenr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       hseldelayreg                                                                     |                                                            flopenl |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|       plic.plic                                                                        |                                                           plic_apb |       2024 |       2024 |       0 |    0 |   409 |      0 |      0 |          0 |
|         (plic.plic)                                                                    |                                                           plic_apb |       2024 |       2024 |       0 |    0 |   356 |      0 |      0 |          0 |
|         intPendingFlop                                                                 |                                              flopr__parameterized0 |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|       ram.ram                                                                          |                                                            ram_ahb |         26 |         26 |       0 |    0 |    12 |      2 |      0 |          0 |
|         adrmux                                                                         |                                                               mux2 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|         haddrreg                                                                       |                                            flopenr__parameterized0 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|         memory                                                                         |                                                         ram1p1rwbe |          8 |          8 |       0 |    0 |     0 |      2 |      0 |          0 |
|         memwritereg                                                                    |                                                          flopenr_9 |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
|         readyreg                                                                       |                                                           flopr_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       sdc.sdc                                                                          |                                                            spi_apb |        177 |        161 |      16 |    0 |   174 |      0 |      0 |          0 |
|         (sdc.sdc)                                                                      |                                                            spi_apb |         21 |         21 |       0 |    0 |   118 |      0 |      0 |          0 |
|         controller                                                                     |                                                   spi_controller_4 |         81 |         81 |       0 |    0 |    32 |      0 |      0 |          0 |
|         rxFIFO                                                                         |                                                         spi_fifo_5 |         41 |         33 |       8 |    0 |    10 |      0 |      0 |          0 |
|         rxfiforincreg                                                                  |                                                           flopr__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         rxfifowincreg                                                                  |                                                          flopenr_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txFIFO                                                                         |                                                         spi_fifo_7 |         32 |         24 |       8 |    0 |    10 |      0 |      0 |          0 |
|         txrincreg                                                                      |                                                          flopenr_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txwincreg                                                                      |                                                           flopr__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       spi.spi                                                                          |                                                          spi_apb_0 |        129 |        129 |       0 |    0 |   149 |      0 |      0 |          0 |
|         (spi.spi)                                                                      |                                                          spi_apb_0 |         20 |         20 |       0 |    0 |    94 |      0 |      0 |          0 |
|         controller                                                                     |                                                     spi_controller |         77 |         77 |       0 |    0 |    31 |      0 |      0 |          0 |
|         rxFIFO                                                                         |                                                           spi_fifo |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|         rxfiforincreg                                                                  |                                                          flopr__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         rxfifowincreg                                                                  |                                                          flopenr_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txFIFO                                                                         |                                                         spi_fifo_2 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|         txrincreg                                                                      |                                                          flopenr_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txwincreg                                                                      |                                                          flopr__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       uartgen.uart                                                                     |                                                           uart_apb |        548 |        540 |       8 |    0 |   358 |      0 |      0 |          0 |
|         (uartgen.uart)                                                                 |                                                           uart_apb |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         uartPC                                                                         |                                                       uartPC16550D |        548 |        540 |       8 |    0 |   358 |      0 |      0 |          0 |
|           (uartPC)                                                                     |                                                       uartPC16550D |        538 |        530 |       8 |    0 |   356 |      0 |      0 |          0 |
|           squashRXerrIPreg                                                             |                                                           flopr__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           squashTHRE_IPreg                                                             |                                                              flopr |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


