git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX4_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313070893
git clone --depth 1 --no-tags https://github.com/emwilbanks/SE16_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313069593
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX3_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313065765
git clone --depth 1 --no-tags https://github.com/emwilbanks/SL2_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313071459
git clone --depth 1 --no-tags https://github.com/roberto-dibella-polito/isa-lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313250473
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_Lab1_group14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313278477
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/KNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313908977
git clone --depth 1 --no-tags https://github.com/HETFADIA/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313916397
git clone --depth 1 --no-tags https://github.com/hkhashoo/Iverilog-EvenCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313577533
git clone --depth 1 --no-tags https://github.com/otreblan/lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313620737
git clone --depth 1 --no-tags https://github.com/huanghj78/-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315221901
git clone --depth 1 --no-tags https://github.com/zigon15/VSM-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315134047
git clone --depth 1 --no-tags https://github.com/Filipedgeraldo/iob_soc_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313764431
git clone --depth 1 --no-tags https://github.com/tizentos/SSP-Module-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314765830
git clone --depth 1 --no-tags https://github.com/cclienti/verilog-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314777547
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314866469
git clone --depth 1 --no-tags https://github.com/bggillmore/CECS361_GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313430687
git clone --depth 1 --no-tags https://github.com/FlyingFrank515/Verilog_Project_2020Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315678950
git clone --depth 1 --no-tags https://github.com/pdf21/FPGA-Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312428540
git clone --depth 1 --no-tags https://github.com/JulioAv/Procesador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314968943
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/state_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314285560
git clone --depth 1 --no-tags https://github.com/xunaijie/adda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314585959
git clone --depth 1 --no-tags https://github.com/TylerMoua/5-Stage-Pipelined-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313142839
git clone --depth 1 --no-tags https://github.com/kartika-nair/EvenNumberGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313082744
git clone --depth 1 --no-tags https://github.com/Filipedgeraldo/iob-soc-teste-pratico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313093771
git clone --depth 1 --no-tags https://github.com/emwilbanks/Flopenr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313058867
git clone --depth 1 --no-tags https://github.com/emwilbanks/DESwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313053723
git clone --depth 1 --no-tags https://github.com/alirezasalamat/4-4multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313864893
git clone --depth 1 --no-tags https://github.com/DeborahVolpe/ISA_group6_Gabriele_Qin_Volpe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312673122
git clone --depth 1 --no-tags https://github.com/PEAK-UPV/DataNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312270394
git clone --depth 1 --no-tags https://github.com/ColdfireMC/netacq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312382866
git clone --depth 1 --no-tags https://github.com/rezaBarzgar/single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312528668
git clone --depth 1 --no-tags https://github.com/Deepakmanjunath855/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316692894
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316655975
git clone --depth 1 --no-tags https://github.com/sedakanikk/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314646233
git clone --depth 1 --no-tags https://github.com/fscapolla/traffic-lights-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315956003
git clone --depth 1 --no-tags https://github.com/Tatev2919/FSM_for_2_or_more_1-s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314309289
git clone --depth 1 --no-tags https://github.com/DDHHZ/PPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312973279
git clone --depth 1 --no-tags https://github.com/mukheshpugal/async_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315061402
git clone --depth 1 --no-tags https://github.com/men18023/Proyecto_uP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315192195
git clone --depth 1 --no-tags https://github.com/justinkoh/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316466541
git clone --depth 1 --no-tags https://github.com/bobdadada/vlsrc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316276207
git clone --depth 1 --no-tags https://github.com/Calerbucci/DigitalPhotoFrameLab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316209544
git clone --depth 1 --no-tags https://github.com/jena-thinman/alarm_24hrclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314089955
git clone --depth 1 --no-tags https://github.com/kojima0615/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313990185
git clone --depth 1 --no-tags https://github.com/anonymized-hierarchical-verification/TODAES2023_submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314365209
git clone --depth 1 --no-tags https://github.com/Asfagus/Network-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314705922
git clone --depth 1 --no-tags https://github.com/lianattily/Computer-Organization-and-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313987916
git clone --depth 1 --no-tags https://github.com/frnk033/Lab1_ISA_Group27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313910158
git clone --depth 1 --no-tags https://github.com/marcelats/SistemasEmbarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315623261
git clone --depth 1 --no-tags https://github.com/fyazici/max1k-sdr-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316074111
git clone --depth 1 --no-tags https://github.com/relisqu/ca_lab13_innopolis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316252125
git clone --depth 1 --no-tags https://github.com/dwadeiv/DE10-Standard-Audio-Codec-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316692622
git clone --depth 1 --no-tags https://github.com/NahianAlindo/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316761862
git clone --depth 1 --no-tags https://github.com/Velkaobet/ISA_Group40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313321526
git clone --depth 1 --no-tags https://github.com/DamienNB/gfg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313363871
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX2_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313062262
git clone --depth 1 --no-tags https://github.com/emwilbanks/INC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313071042
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313068469
git clone --depth 1 --no-tags https://github.com/vmazashvili/seven-segment-display-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312671450
git clone --depth 1 --no-tags https://github.com/aishwaryachawariya15/verilog-perl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313570762
git clone --depth 1 --no-tags https://github.com/LeonTenorio/LabSO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315355585
git clone --depth 1 --no-tags https://github.com/tizentos/Arbiter-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314768282
git clone --depth 1 --no-tags https://github.com/hafizdir101/IGTDC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314641074
git clone --depth 1 --no-tags https://github.com/simon-staal/MAPS-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315154179
git clone --depth 1 --no-tags https://github.com/tariqryousuf/M216A-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315153552
git clone --depth 1 --no-tags https://github.com/jamih/EC311_SnowFall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315417791
git clone --depth 1 --no-tags https://github.com/Rakkshab/4-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315994187
git clone --depth 1 --no-tags https://github.com/AndresMasis/Fundamentos-de-Organizaci-n-de-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312156573
git clone --depth 1 --no-tags https://github.com/Jb591/Simple-Matrix-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312435965
git clone --depth 1 --no-tags https://github.com/manuelblancovalentin/ALU32_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312169208
git clone --depth 1 --no-tags https://github.com/tyko-everest/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313738859
git clone --depth 1 --no-tags https://github.com/Bilallbayrakdar/CSE-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314231496
git clone --depth 1 --no-tags https://github.com/shananjana/FPGA_image-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314437249
git clone --depth 1 --no-tags https://github.com/Tatev2919/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314306128
git clone --depth 1 --no-tags https://github.com/naffins/50.002-HoneyCombs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312999722
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314284518
git clone --depth 1 --no-tags https://github.com/alaric4224/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315132682
git clone --depth 1 --no-tags https://github.com/daliawk/Verilog-Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315242465
git clone --depth 1 --no-tags https://github.com/gouldbryce18/FPGA-video-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315448113
git clone --depth 1 --no-tags https://github.com/mun19508/Proyecto_uP-en-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316177617
git clone --depth 1 --no-tags https://github.com/cac1837/Proyecto_2_nibbler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315100423
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX32_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313066371
git clone --depth 1 --no-tags https://github.com/emwilbanks/CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313061673
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/mips_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316513436
git clone --depth 1 --no-tags https://github.com/wasabi315/flappy-bird-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312144415
git clone --depth 1 --no-tags https://github.com/resnets/Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312164979
git clone --depth 1 --no-tags https://github.com/weizhangccnu/GBCR2_SEU-SEE_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312678144
git clone --depth 1 --no-tags https://github.com/emwilbanks/Flopr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313055478
git clone --depth 1 --no-tags https://github.com/yukikwi/cpe223_pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312753007
git clone --depth 1 --no-tags https://github.com/Aquablue13/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316659093
git clone --depth 1 --no-tags https://github.com/yxgi5/video_interlacer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316176993
git clone --depth 1 --no-tags https://github.com/fernando19030/Proyecto_Up_Digital_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315100093
git clone --depth 1 --no-tags https://github.com/vel18352/Proyecto-2---Procesador-Nibbler-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314906903
git clone --depth 1 --no-tags https://github.com/faranrizvi/Digital_Logic_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312856323
git clone --depth 1 --no-tags https://github.com/emwilbanks/CPU_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313048357
git clone --depth 1 --no-tags https://github.com/TheBigSwig/Endless-Wave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313123023
