<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V向量函数接口: riscv_vector.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="compiler2.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V向量函数接口
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">riscv_vector.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv__vector_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef __RISCV_VECTOR_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define __RISCV_VECTOR_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef __RISCV_VECTOR__</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#error &quot;RISCV vector support not enabled&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span> int8_t;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uint8_t;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">short</span> int16_t;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> uint16_t;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">int</span> int32_t;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> uint32_t;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">float</span> float32_t;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//LMUL = 1</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">typedef</span> __attribute__((riscv_vector_type(16))) int8_t vint8m1_t;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;typedef __attribute__((riscv_vector_type(16))) uint8_t vuint8m1_t;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;typedef __attribute__((riscv_vector_type(8))) int16_t vint16m1_t;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;typedef __attribute__((riscv_vector_type(8))) uint16_t vuint16m1_t;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;typedef __attribute__((riscv_vector_type(4))) int32_t vint32m1_t;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;typedef __attribute__((riscv_vector_type(4))) uint32_t vuint32m1_t;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;typedef __attribute__((riscv_vector_type(4))) float32_t vfloat32m1_t;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//LMUL = 2 </span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;typedef __attribute__((riscv_vector_type(32))) int8_t vint8m2_t;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;typedef __attribute__((riscv_vector_type(32))) uint8_t vuint8m2_t;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;typedef __attribute__((riscv_vector_type(16))) int16_t vint16m2_t;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;typedef __attribute__((riscv_vector_type(16))) uint16_t vuint16m2_t;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;typedef __attribute__((riscv_vector_type(8))) int32_t vint32m2_t;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;typedef __attribute__((riscv_vector_type(8))) uint32_t vuint32m2_t;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;typedef __attribute__((riscv_vector_type(8))) float32_t vfloat32m2_t;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//LMUL = 4 </span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;typedef __attribute__((riscv_vector_type(64))) int8_t vint8m4_t;  </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;typedef __attribute__((riscv_vector_type(64))) uint8_t vuint8m4_t;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;typedef __attribute__((riscv_vector_type(32))) int16_t vint16m4_t;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;typedef __attribute__((riscv_vector_type(32))) uint16_t vuint16m4_t;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;typedef __attribute__((riscv_vector_type(16))) int32_t vint32m4_t;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;typedef __attribute__((riscv_vector_type(16))) uint32_t vuint32m4_t;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;typedef __attribute__((riscv_vector_type(16))) float32_t vfloat32m4_t;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//LMUL = 8 </span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;typedef __attribute__((riscv_vector_type(128))) int8_t vint8m8_t;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;typedef __attribute__((riscv_vector_type(128))) uint8_t vuint8m8_t;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;typedef __attribute__((riscv_vector_type(64))) int16_t vint16m8_t;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;typedef __attribute__((riscv_vector_type(64))) uint16_t vuint16m8_t;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;typedef __attribute__((riscv_vector_type(32))) int32_t vint32m8_t;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;typedef __attribute__((riscv_vector_type(32))) uint32_t vuint32m8_t;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;typedef __attribute__((riscv_vector_type(32))) float32_t vfloat32m8_t;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//mask</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;typedef __attribute__((riscv_vector_type(16))) uint8_t vmask_t;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __rv32 static __inline__ __attribute__((__always_inline__, __nodebug__))</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    RVV_E8 = 0,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    RVV_E16,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    RVV_E32,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    RVV_E64,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    RVV_E128,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    RVV_E256,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    RVV_E512,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    RVV_E1024,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} RISCV_VSEW_T;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>{</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    RVV_M1 = 0,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    RVV_M2,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    RVV_M4,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    RVV_M8,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} RISCV_VLMUL_T;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>{</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    RVV_D1 = 0,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    RVV_D2,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    RVV_D4,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    RVV_D8,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;} RISCV_VEDIV_T;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//vsetvli vsetvl</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define vsetvli(avl,sew,lmul,ediv)  __extension__ ({\</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acc49b445b8fe37b17650e2db20eb729c">  116</a></span>&#160;<span class="preprocessor">        uint32_t __ret;\</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">        __ret = (uint32_t) __builtin_riscv_vsetvli(avl, ediv&lt;&lt;5 | sew &lt;&lt; 2 | lmul);\</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad96b8c59bb31e6bbeaa073d0f987b634">  136</a></span>&#160;__rv32 uint32_t <a class="code" href="riscv__vector_8h.html#ad96b8c59bb31e6bbeaa073d0f987b634">vsetvl</a>(uint32_t avl, uint32_t vtypei){</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    uint32_t __ret;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    __ret = (uint32_t)__builtin_riscv_vsetvl(avl,vtypei);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> __ret;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/*************Vector Unit-Stride Load Functions***************/</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a996d01c0e161e5eead1d6094f2e23328">  171</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a996d01c0e161e5eead1d6094f2e23328">vle_v_i8m1</a>(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m1(base);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;__rv32 vint8m2_t vle_v_i8m2(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m2(base);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;__rv32 vint8m4_t vle_v_i8m4(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m4(base);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;__rv32 vint8m8_t vle_v_i8m8(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m8(base);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2bc4681b9d62c9b6ac3b8582a76a188a">  211</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a2bc4681b9d62c9b6ac3b8582a76a188a">vle_v_i16m1</a>(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m1(base);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;__rv32 vint16m2_t vle_v_i16m2(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m2(base);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;__rv32 vint16m4_t vle_v_i16m4(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m4(base);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;__rv32 vint16m8_t vle_v_i16m8(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m8(base);</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f03e9b0f4ec6a363eb2fc8edcc0a63f">  251</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a1f03e9b0f4ec6a363eb2fc8edcc0a63f">vle_v_i32m1</a>(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m1(base);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;__rv32 vint32m2_t vle_v_i32m2(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m2(base);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;__rv32 vint32m4_t vle_v_i32m4(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m4(base);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;__rv32 vint32m8_t vle_v_i32m8(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m8(base);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a72ae96bfe0c2aeb6311ddd4f98e78d3d">  291</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a72ae96bfe0c2aeb6311ddd4f98e78d3d">vle_v_u8m1</a>(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m1(base);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;__rv32 vuint8m2_t vle_v_u8m2(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m2(base);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;__rv32 vuint8m4_t vle_v_u8m4(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m4(base);</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;__rv32 vuint8m8_t vle_v_u8m8(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m8(base);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6c778c1b09c61669a819d3a18fc41e70">  331</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6c778c1b09c61669a819d3a18fc41e70">vle_v_u16m1</a>(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m1(base);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;__rv32 vuint16m2_t vle_v_u16m2(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m2(base);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;__rv32 vuint16m4_t vle_v_u16m4(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m4(base);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;__rv32 vuint16m8_t vle_v_u16m8(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m8(base);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af0a00b1c5dd4ae761b381bf0e4814060">  371</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af0a00b1c5dd4ae761b381bf0e4814060">vle_v_u32m1</a>(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m1(base);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;__rv32 vuint32m2_t vle_v_u32m2(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m2(base);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;__rv32 vuint32m4_t vle_v_u32m4(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m4(base);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;__rv32 vuint32m8_t vle_v_u32m8(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m8(base);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a72efc88bb5901f7dde8a56ebd7517de3">  411</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a72efc88bb5901f7dde8a56ebd7517de3">vle_v_f32m1</a>(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m1(base);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;__rv32 vfloat32m2_t vle_v_f32m2(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m2(base);</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;__rv32 vfloat32m4_t vle_v_f32m4(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m4(base);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;__rv32 vfloat32m8_t vle_v_f32m8(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m8(base);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d924b65d8f59a7dae36b2cfd536910b">  458</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a8d924b65d8f59a7dae36b2cfd536910b">vle_v_i8m1_m</a>(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m1_m(mask,base);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;}</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;__rv32 vint8m2_t vle_v_i8m2_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m2_m(mask,base);</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;__rv32 vint8m4_t vle_v_i8m4_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m4_m(mask,base);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;__rv32 vint8m8_t vle_v_i8m8_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i8m8_m(mask,base);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7a76cf78695a508838083e346ccb8d9c">  502</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a7a76cf78695a508838083e346ccb8d9c">vle_v_i16m1_m</a>(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m1_m(mask,base);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;__rv32 vint16m2_t vle_v_i16m2_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m2_m(mask,base);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;__rv32 vint16m4_t vle_v_i16m4_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m4_m(mask,base);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;__rv32 vint16m8_t vle_v_i16m8_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i16m8_m(mask,base);</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afd213f03341956cb001a8a503f67d61b">  546</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afd213f03341956cb001a8a503f67d61b">vle_v_i32m1_m</a>(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m1_m(mask,base);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;}</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;__rv32 vint32m2_t vle_v_i32m2_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m2_m(mask,base);</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;__rv32 vint32m4_t vle_v_i32m4_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m4_m(mask,base);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;__rv32 vint32m8_t vle_v_i32m8_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_i32m8_m(mask,base);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;}</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a466a73bcb65dc4f186fca38a2f9431c6">  590</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a466a73bcb65dc4f186fca38a2f9431c6">vle_v_u8m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m1_m(mask,base);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;__rv32 vuint8m2_t vle_v_u8m2_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m2_m(mask,base);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;}</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;__rv32 vuint8m4_t vle_v_u8m4_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m4_m(mask,base);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;__rv32 vuint8m8_t vle_v_u8m8_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u8m8_m(mask,base);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;}</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae9c614b6df8090813ab71535c93c2568">  634</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ae9c614b6df8090813ab71535c93c2568">vle_v_u16m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m1_m(mask,base);</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;}</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;__rv32 vuint16m2_t vle_v_u16m2_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m2_m(mask,base);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;__rv32 vuint16m4_t vle_v_u16m4_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m4_m(mask,base);</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;__rv32 vuint16m8_t vle_v_u16m8_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u16m8_m(mask,base);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b1de5dc2bbd2d6eac5bca4abc6c9f5b">  678</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6b1de5dc2bbd2d6eac5bca4abc6c9f5b">vle_v_u32m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m1_m(mask,base);</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;__rv32 vuint32m2_t vle_v_u32m2_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m2_m(mask,base);</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;}</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;__rv32 vuint32m4_t vle_v_u32m4_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m4_m(mask,base);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;}</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;__rv32 vuint32m8_t vle_v_u32m8_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_u32m8_m(mask,base);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;}</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa897005fc1585ca144c3ad5be7994114">  722</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa897005fc1585ca144c3ad5be7994114">vle_v_f32m1_m</a>(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m1_m(mask,base);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;}</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;__rv32 vfloat32m2_t vle_v_f32m2_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m2_m(mask,base);</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;}</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;__rv32 vfloat32m4_t vle_v_f32m4_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m4_m(mask,base);</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;}</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;__rv32 vfloat32m8_t vle_v_f32m8_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vle_v_f32m8_m(mask,base);</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;}</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/*************Vector Unit-Stride Store Functions***************/</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2481af51d8ac25c00b751c975fa4a3a4">  769</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a2481af51d8ac25c00b751c975fa4a3a4">vse_v_i8m1</a>(vint8m1_t value,int8_t *base){</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    __builtin_riscv_vse_v_i8m1(value,base);</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;}</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m2(vint8m2_t value, int8_t *base){</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    __builtin_riscv_vse_v_i8m2(value,base);</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m4(vint8m4_t value, int8_t *base){</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    __builtin_riscv_vse_v_i8m4(value,base);</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m8(vint8m8_t value, int8_t *base){</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    __builtin_riscv_vse_v_i8m8(value,base);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;}</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c5154ef8a018f41785d9972d09b05eb">  813</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a1c5154ef8a018f41785d9972d09b05eb">vse_v_i16m1</a>(vint16m1_t value, int16_t *base){</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    __builtin_riscv_vse_v_i16m1(value,base);</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;}</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m2(vint16m2_t value, int16_t *base){</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    __builtin_riscv_vse_v_i16m2(value,base);</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m4(vint16m4_t value, int16_t *base){</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    __builtin_riscv_vse_v_i16m4(value,base);</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;}</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m8(vint16m8_t value, int16_t *base){</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    __builtin_riscv_vse_v_i16m8(value,base);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f70ca3b5dc737b17bacce1aca8ac34f">  857</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a1f70ca3b5dc737b17bacce1aca8ac34f">vse_v_i32m1</a>(vint32m1_t value, int32_t *base){</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    __builtin_riscv_vse_v_i32m1(value,base);</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m2(vint32m2_t value, int32_t *base){</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    __builtin_riscv_vse_v_i32m2(value,base);</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;}</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m4(vint32m4_t value, int32_t *base){</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    __builtin_riscv_vse_v_i32m4(value,base);</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m8(vint32m8_t value, int32_t *base){</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    __builtin_riscv_vse_v_i32m8(value,base);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a118f6dbf76623ff9d1ea1d6cb626d414">  901</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a118f6dbf76623ff9d1ea1d6cb626d414">vse_v_u8m1</a>(vuint8m1_t value, uint8_t *base){</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    __builtin_riscv_vse_v_u8m1(value,base);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;}</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m2(vuint8m2_t value, uint8_t *base){</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    __builtin_riscv_vse_v_u8m2(value,base);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m4(vuint8m4_t value, uint8_t *base){</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    __builtin_riscv_vse_v_u8m4(value,base);</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;}</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m8(vuint8m8_t value, uint8_t *base){</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    __builtin_riscv_vse_v_u8m8(value,base);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;}</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab8ee2b0d6701658098fc4c327c6bf178">  945</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ab8ee2b0d6701658098fc4c327c6bf178">vse_v_u16m1</a>(vuint16m1_t value, uint16_t *base){</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    __builtin_riscv_vse_v_u16m1(value,base);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m2(vuint16m2_t value, uint16_t *base){</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    __builtin_riscv_vse_v_u16m2(value,base);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m4(vuint16m4_t value, uint16_t *base){</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    __builtin_riscv_vse_v_u16m4(value,base);</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m8(vuint16m8_t value, uint16_t *base){</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    __builtin_riscv_vse_v_u16m8(value,base);</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a15b06ddbe2f0016603f95bf290e74938">  989</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a15b06ddbe2f0016603f95bf290e74938">vse_v_u32m1</a>(vuint32m1_t value, uint32_t *base){</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    __builtin_riscv_vse_v_u32m1(value,base);</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m2(vuint32m2_t value, uint32_t *base){</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    __builtin_riscv_vse_v_u32m2(value,base);</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;}</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m4(vuint32m4_t value, uint32_t *base){</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    __builtin_riscv_vse_v_u32m4(value,base);</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m8(vuint32m8_t value, uint32_t *base){</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    __builtin_riscv_vse_v_u32m8(value,base);</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab9f10859d38841dbe8205878eba8434b"> 1033</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ab9f10859d38841dbe8205878eba8434b">vse_v_f32m1</a>(vfloat32m1_t value, float32_t *base){</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    __builtin_riscv_vse_v_f32m1(value,base);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;}</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m2(vfloat32m2_t value, float32_t *base){</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    __builtin_riscv_vse_v_f32m2(value,base);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;}</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m4(vfloat32m4_t value, float32_t *base){</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    __builtin_riscv_vse_v_f32m4(value,base);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;}</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m8(vfloat32m8_t value, float32_t *base){</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    __builtin_riscv_vse_v_f32m8(value,base);</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a41c1741302b07ac41c0b8c2ef99decb5"> 1084</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a41c1741302b07ac41c0b8c2ef99decb5">vse_v_i8m1_m</a>(vmask_t mask,vint8m1_t value, int8_t *base){</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    __builtin_riscv_vse_v_i8m1_m(mask,value,base);</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;}</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m2_m(vmask_t mask,vint8m2_t value, int8_t *base){</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    __builtin_riscv_vse_v_i8m2_m(mask,value,base);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;}</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m4_m(vmask_t mask,vint8m4_t value, int8_t *base){</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    __builtin_riscv_vse_v_i8m4_m(mask,value,base);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;}</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i8m8_m(vmask_t mask,vint8m8_t value, int8_t *base){</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    __builtin_riscv_vse_v_i8m8_m(mask,value,base);</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;}</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160; </div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5fecb67ecb4266588a15006fcffcfdef"> 1132</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a5fecb67ecb4266588a15006fcffcfdef">vse_v_i16m1_m</a>(vmask_t mask,vint16m1_t value, int16_t *base){</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    __builtin_riscv_vse_v_i16m1_m(mask,value,base);</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;}</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m2_m(vmask_t mask,vint16m2_t value, int16_t *base){</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    __builtin_riscv_vse_v_i16m2_m(mask,value,base);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;}</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m4_m(vmask_t mask,vint16m4_t value, int16_t *base){</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    __builtin_riscv_vse_v_i16m4_m(mask,value,base);</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;}</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i16m8_m(vmask_t mask,vint16m8_t value, int16_t *base){</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    __builtin_riscv_vse_v_i16m8_m(mask,value,base);</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;}</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6dbde0c18dc2a587712ce6139c79b570"> 1180</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a6dbde0c18dc2a587712ce6139c79b570">vse_v_i32m1_m</a>(vmask_t mask,vint32m1_t value, int32_t *base){</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    __builtin_riscv_vse_v_i32m1_m(mask,value,base);</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m2_m(vmask_t mask,vint32m2_t value, int32_t *base){</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    __builtin_riscv_vse_v_i32m2_m(mask,value,base);</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;}</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m4_m(vmask_t mask,vint32m4_t value, int32_t *base){</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    __builtin_riscv_vse_v_i32m4_m(mask,value,base);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;}</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_i32m8_m(vmask_t mask,vint32m8_t value, int32_t *base){</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    __builtin_riscv_vse_v_i32m8_m(mask,value,base);</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a87e748bd2e83ed8e0fdd8cb80a4689ff"> 1228</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a87e748bd2e83ed8e0fdd8cb80a4689ff">vse_v_u8m1_m</a>(vmask_t mask,vuint8m1_t value, uint8_t *base){</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    __builtin_riscv_vse_v_u8m1_m(mask,value,base);</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m2_m(vmask_t mask,vuint8m2_t value, uint8_t *base){</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    __builtin_riscv_vse_v_u8m2_m(mask,value,base);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m4_m(vmask_t mask,vuint8m4_t value, uint8_t *base){</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    __builtin_riscv_vse_v_u8m4_m(mask,value,base);</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u8m8_m(vmask_t mask,vuint8m8_t value, uint8_t *base){</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    __builtin_riscv_vse_v_u8m8_m(mask,value,base);</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;}</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160; </div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa77bb3a7b2e0c3446b9cd29808b03869"> 1276</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#aa77bb3a7b2e0c3446b9cd29808b03869">vse_v_u16m1_m</a>(vmask_t mask,vuint16m1_t value, uint16_t *base){</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    __builtin_riscv_vse_v_u16m1_m(mask,value,base);</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m2_m(vmask_t mask,vuint16m2_t value, uint16_t *base){</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    __builtin_riscv_vse_v_u16m2_m(mask,value,base);</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m4_m(vmask_t mask,vuint16m4_t value, uint16_t *base){</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    __builtin_riscv_vse_v_u16m4_m(mask,value,base);</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u16m8_m(vmask_t mask,vuint16m8_t value, uint16_t *base){</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    __builtin_riscv_vse_v_u16m8_m(mask,value,base);</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160; </div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa2700baaa9294118ee8695bf8617e942"> 1324</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#aa2700baaa9294118ee8695bf8617e942">vse_v_u32m1_m</a>(vmask_t mask,vuint32m1_t value, uint32_t *base){</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    __builtin_riscv_vse_v_u32m1_m(mask,value,base);</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;}</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m2_m(vmask_t mask,vuint32m2_t value, uint32_t *base){</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    __builtin_riscv_vse_v_u32m2_m(mask,value,base);</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;}</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m4_m(vmask_t mask,vuint32m4_t value, uint32_t *base){</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    __builtin_riscv_vse_v_u32m4_m(mask,value,base);</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;}</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_u32m8_m(vmask_t mask,vuint32m8_t value, uint32_t *base){</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    __builtin_riscv_vse_v_u32m8_m(mask,value,base);</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;}</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160; </div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a71c032d9374675f309f4d9214cccda2d"> 1372</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a71c032d9374675f309f4d9214cccda2d">vse_v_f32m1_m</a>(vmask_t mask,vfloat32m1_t value, float32_t *base){</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    __builtin_riscv_vse_v_f32m1_m(mask,value,base);</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;}</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m2_m(vmask_t mask,vfloat32m2_t value, float32_t *base){</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    __builtin_riscv_vse_v_f32m2_m(mask,value,base);</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;}</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m4_m(vmask_t mask,vfloat32m4_t value, float32_t *base){</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    __builtin_riscv_vse_v_f32m4_m(mask,value,base);</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;}</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;__rv32 <span class="keywordtype">void</span> vse_v_f32m8_m(vmask_t mask,vfloat32m8_t value, float32_t *base){</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    __builtin_riscv_vse_v_f32m8_m(mask,value,base);</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;}</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160; </div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/*************Vector Stride Load Functions***************/</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160; </div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0b2e1d41183237831dc1b5df19964cfa"> 1419</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a0b2e1d41183237831dc1b5df19964cfa">vlse_v_i8m1</a>(<span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m1(base,stride);</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;}</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;__rv32 vint8m2_t vlse_v_i8m2(<span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m2(base,stride);</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;}</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;__rv32 vint8m4_t vlse_v_i8m4(<span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m4(base,stride);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;__rv32 vint8m8_t vlse_v_i8m8(<span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m8(base,stride);</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;}</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160; </div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae53a281322c644b200e09f147b98aa19"> 1463</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae53a281322c644b200e09f147b98aa19">vlse_v_i16m1</a>(<span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m1(base,stride);</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;}</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;__rv32 vint16m2_t vlse_v_i16m2(<span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m2(base,stride);</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;__rv32 vint16m4_t vlse_v_i16m4(<span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m4(base,stride);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;}</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;__rv32 vint16m8_t vlse_v_i16m8(<span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m8(base,stride);</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;}</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160; </div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aafc7b7fae2811402c015117fb5c91446"> 1507</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aafc7b7fae2811402c015117fb5c91446">vlse_v_i32m1</a>(<span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m1(base,stride);</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;}</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;__rv32 vint32m2_t vlse_v_i32m2(<span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m2(base,stride);</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;}</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;__rv32 vint32m4_t vlse_v_i32m4(<span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m4(base,stride);</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;}</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;__rv32 vint32m8_t vlse_v_i32m8(<span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m8(base,stride);</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;}</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160; </div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7dd9166e9a3c5e5985b0dc6c9de3ae92"> 1551</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a7dd9166e9a3c5e5985b0dc6c9de3ae92">vlse_v_u8m1</a>(<span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m1(base,stride);</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;}</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;__rv32 vuint8m2_t vlse_v_u8m2(<span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m2(base,stride);</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;__rv32 vuint8m4_t vlse_v_u8m4(<span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m4(base,stride);</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;}</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;__rv32 vuint8m8_t vlse_v_u8m8(<span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m8(base,stride);</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;}</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e30abb26db64a379107879e1e0b9585"> 1595</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2e30abb26db64a379107879e1e0b9585">vlse_v_u16m1</a>(<span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m1(base,stride);</div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;}</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;__rv32 vuint16m2_t vlse_v_u16m2(<span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m2(base,stride);</div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;}</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;__rv32 vuint16m4_t vlse_v_u16m4(<span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m4(base,stride);</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;}</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;__rv32 vuint16m8_t vlse_v_u16m8(<span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m8(base,stride);</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;}</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a42fa35092349bf60d92dc9dd3e7a7cea"> 1639</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a42fa35092349bf60d92dc9dd3e7a7cea">vlse_v_u32m1</a>(<span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m1(base,stride);</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;}</div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;__rv32 vuint32m2_t vlse_v_u32m2(<span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m2(base,stride);</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;}</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;__rv32 vuint32m4_t vlse_v_u32m4(<span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m4(base,stride);</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;}</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;__rv32 vuint32m8_t vlse_v_u32m8(<span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m8(base,stride);</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;}</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a23cf328873b7c04ae68f99c53f3b2cd8"> 1683</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a23cf328873b7c04ae68f99c53f3b2cd8">vlse_v_f32m1</a>(<span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m1(base,stride);</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;}</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;__rv32 vfloat32m2_t vlse_v_f32m2(<span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m2(base,stride);</div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;}</div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;__rv32 vfloat32m4_t vlse_v_f32m4(<span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m4(base,stride);</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;}</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;__rv32 vfloat32m8_t vlse_v_f32m8(<span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m8(base,stride);</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160; </div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7a9937d1449d100528a1a97eb7a13391"> 1734</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a7a9937d1449d100528a1a97eb7a13391">vlse_v_i8m1_m</a>(vmask_t mask, <span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m1_m(mask,base,stride);</div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;__rv32 vint8m2_t vlse_v_i8m2_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m2_m(mask,base,stride);</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;}</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;__rv32 vint8m4_t vlse_v_i8m4_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m4_m(mask,base,stride);</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;}</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;__rv32 vint8m8_t vlse_v_i8m8_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i8m8_m(mask,base,stride);</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;}</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160; </div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a56b5d1a5792aac2c82e9b20fc9a0a307"> 1782</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a56b5d1a5792aac2c82e9b20fc9a0a307">vlse_v_i16m1_m</a>(vmask_t mask, <span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m1_m(mask,base,stride);</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;}</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;__rv32 vint16m2_t vlse_v_i16m2_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m2_m(mask,base,stride);</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;}</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;__rv32 vint16m4_t vlse_v_i16m4_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m4_m(mask,base,stride);</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;__rv32 vint16m8_t vlse_v_i16m8_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i16m8_m(mask,base,stride);</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;}</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160; </div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2777238128378e67c9f6022d241042e1"> 1830</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a2777238128378e67c9f6022d241042e1">vlse_v_i32m1_m</a>(vmask_t mask, <span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m1_m(mask,base,stride);</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;}</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;__rv32 vint32m2_t vlse_v_i32m2_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m2_m(mask,base,stride);</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;}</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;__rv32 vint32m4_t vlse_v_i32m4_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m4_m(mask,base,stride);</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;}</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;__rv32 vint32m8_t vlse_v_i32m8_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_i32m8_m(mask,base,stride);</div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;}</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160; </div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6f73d006d368477df30c2c2831544c4e"> 1878</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a6f73d006d368477df30c2c2831544c4e">vlse_v_u8m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m1_m(mask,base,stride);</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;}</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;__rv32 vuint8m2_t vlse_v_u8m2_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m2_m(mask,base,stride);</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;}</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;__rv32 vuint8m4_t vlse_v_u8m4_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m4_m(mask,base,stride);</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;}</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;__rv32 vuint8m8_t vlse_v_u8m8_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u8m8_m(mask,base,stride);</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160; </div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab3d6b75780b1883c600c357182294256"> 1926</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ab3d6b75780b1883c600c357182294256">vlse_v_u16m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m1_m(mask,base,stride);</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;}</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;__rv32 vuint16m2_t vlse_v_u16m2_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m2_m(mask,base,stride);</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;}</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;__rv32 vuint16m4_t vlse_v_u16m4_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m4_m(mask,base,stride);</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;__rv32 vuint16m8_t vlse_v_u16m8_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u16m8_m(mask,base,stride);</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;}</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a76b0043481744483b0e153cb78dbde67"> 1974</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a76b0043481744483b0e153cb78dbde67">vlse_v_u32m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m1_m(mask,base,stride);</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;}</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;__rv32 vuint32m2_t vlse_v_u32m2_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m2_m(mask,base,stride);</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;}</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;__rv32 vuint32m4_t vlse_v_u32m4_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m4_m(mask,base,stride);</div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;}</div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;__rv32 vuint32m8_t vlse_v_u32m8_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_u32m8_m(mask,base,stride);</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;}</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160; </div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5f19eeec0ff4e91b1ca9d989d44955ae"> 2022</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a5f19eeec0ff4e91b1ca9d989d44955ae">vlse_v_f32m1_m</a>(vmask_t mask, <span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m1_m(mask,base,stride);</div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;}</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;__rv32 vfloat32m2_t vlse_v_f32m2_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m2_m(mask,base,stride);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;__rv32 vfloat32m4_t vlse_v_f32m4_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m4_m(mask,base,stride);</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;}</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;__rv32 vfloat32m8_t vlse_v_f32m8_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, <span class="keyword">const</span> int32_t stride){</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlse_v_f32m8_m(mask,base,stride);</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;}</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160; </div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">/*************Vector Stride Store Functions***************/</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160; </div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae805fa127802555f860490c66d04b5e7"> 2073</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ae805fa127802555f860490c66d04b5e7">vsse_v_i8m1</a>(int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m1_t value){</div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    __builtin_riscv_vsse_v_i8m1(base,stride,value);</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;}</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m2(int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m2_t value){</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    __builtin_riscv_vsse_v_i8m2(base,stride,value);</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;}</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m4(int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m4_t value){</div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    __builtin_riscv_vsse_v_i8m4(base,stride,value);</div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;}</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m8(int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m8_t value){</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    __builtin_riscv_vsse_v_i8m8(base,stride,value);</div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;}</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160; </div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a814b60754f6d0e9c9f8ca581125b82b6"> 2121</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a814b60754f6d0e9c9f8ca581125b82b6">vsse_v_i16m1</a>(int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m1_t value){</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    __builtin_riscv_vsse_v_i16m1(base,stride,value);</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;}</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m2(int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m2_t value){</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    __builtin_riscv_vsse_v_i16m2(base,stride,value);</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;}</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m4(int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m4_t value){</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    __builtin_riscv_vsse_v_i16m4(base,stride,value);</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;}</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m8(int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m8_t value){</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    __builtin_riscv_vsse_v_i16m8(base,stride,value);</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;}</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160; </div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aabaaf74ad022d5311f9c6b93ad17a2ab"> 2169</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#aabaaf74ad022d5311f9c6b93ad17a2ab">vsse_v_i32m1</a>(int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m1_t value){</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    __builtin_riscv_vsse_v_i32m1(base,stride,value);</div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;}</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m2(int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m2_t value){</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    __builtin_riscv_vsse_v_i32m2(base,stride,value);</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;}</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m4(int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m4_t value){</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    __builtin_riscv_vsse_v_i32m4(base,stride,value);</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;}</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m8(int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m8_t value){</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    __builtin_riscv_vsse_v_i32m8(base,stride,value);</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;}</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160; </div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a55912a525c015c871953b4556234ad5c"> 2217</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a55912a525c015c871953b4556234ad5c">vsse_v_u8m1</a>(uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m1_t value){</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    __builtin_riscv_vsse_v_u8m1(base,stride,value);</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;}</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m2(uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m2_t value){</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    __builtin_riscv_vsse_v_u8m2(base,stride,value);</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;}</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m4(uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m4_t value){</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    __builtin_riscv_vsse_v_u8m4(base,stride,value);</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;}</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m8(uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m8_t value){</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    __builtin_riscv_vsse_v_u8m8(base,stride,value);</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;}</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160; </div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a95f405f09dcd1d9b1b1e5b4e6e1bd7da"> 2265</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a95f405f09dcd1d9b1b1e5b4e6e1bd7da">vsse_v_u16m1</a>(uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m1_t value){</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    __builtin_riscv_vsse_v_u16m1(base,stride,value);</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;}</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m2(uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m2_t value){</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    __builtin_riscv_vsse_v_u16m2(base,stride,value);</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m4(uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m4_t value){</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    __builtin_riscv_vsse_v_u16m4(base,stride,value);</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;}</div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m8(uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m8_t value){</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    __builtin_riscv_vsse_v_u16m8(base,stride,value);</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;}</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160; </div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ef0a95be002f12aae08425db43ac235"> 2313</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a6ef0a95be002f12aae08425db43ac235">vsse_v_u32m1</a>(uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m1_t value){</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    __builtin_riscv_vsse_v_u32m1(base,stride,value);</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;}</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m2(uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m2_t value){</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    __builtin_riscv_vsse_v_u32m2(base,stride,value);</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;}</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m4(uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m4_t value){</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;    __builtin_riscv_vsse_v_u32m4(base,stride,value);</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;}</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m8(uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m8_t value){</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    __builtin_riscv_vsse_v_u32m8(base,stride,value);</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;}</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad32cacafe61d11b46541291ac5e9e476"> 2361</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ad32cacafe61d11b46541291ac5e9e476">vsse_v_f32m1</a>(float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m1_t value){</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    __builtin_riscv_vsse_v_f32m1(base,stride,value);</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;}</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m2(float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m2_t value){</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    __builtin_riscv_vsse_v_f32m2(base,stride,value);</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;}</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m4(float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m4_t value){</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    __builtin_riscv_vsse_v_f32m4(base,stride,value);</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;}</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m8(float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m8_t value){</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    __builtin_riscv_vsse_v_f32m8(base,stride,value);</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;}</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160; </div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160; </div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160; </div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae79397f96b5a6d07e6a785ef1f07ecf9"> 2416</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ae79397f96b5a6d07e6a785ef1f07ecf9">vsse_v_i8m1_m</a>(vmask_t mask,int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m1_t value){</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;    __builtin_riscv_vsse_v_i8m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m2_m(vmask_t mask,int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m2_t value){</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    __builtin_riscv_vsse_v_i8m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;}</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m4_m(vmask_t mask,int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m4_t value){</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;    __builtin_riscv_vsse_v_i8m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;}</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i8m8_m(vmask_t mask,int8_t *base, <span class="keyword">const</span> int32_t stride, vint8m8_t value){</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    __builtin_riscv_vsse_v_i8m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;}</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160; </div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a537065660a36c622088e78a2afd636af"> 2468</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a537065660a36c622088e78a2afd636af">vsse_v_i16m1_m</a>(vmask_t mask,int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m1_t value){</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    __builtin_riscv_vsse_v_i16m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;}</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m2_m(vmask_t mask,int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m2_t value){</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    __builtin_riscv_vsse_v_i16m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;}</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m4_m(vmask_t mask,int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m4_t value){</div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    __builtin_riscv_vsse_v_i16m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;}</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i16m8_m(vmask_t mask,int16_t *base, <span class="keyword">const</span> int32_t stride, vint16m8_t value){</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    __builtin_riscv_vsse_v_i16m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;}</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160; </div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4f9c3c900b7a825a2d2de5d644be6622"> 2520</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a4f9c3c900b7a825a2d2de5d644be6622">vsse_v_i32m1_m</a>(vmask_t mask,int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m1_t value){</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    __builtin_riscv_vsse_v_i32m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;}</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m2_m(vmask_t mask,int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m2_t value){</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    __builtin_riscv_vsse_v_i32m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;}</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m4_m(vmask_t mask,int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m4_t value){</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    __builtin_riscv_vsse_v_i32m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;}</div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_i32m8_m(vmask_t mask,int32_t *base, <span class="keyword">const</span> int32_t stride, vint32m8_t value){</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;    __builtin_riscv_vsse_v_i32m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;}</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160; </div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a32c639b425d9cf87d43a2f0d8323559e"> 2572</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a32c639b425d9cf87d43a2f0d8323559e">vsse_v_u8m1_m</a>(vmask_t mask,uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m1_t value){</div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    __builtin_riscv_vsse_v_u8m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;}</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m2_m(vmask_t mask,uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m2_t value){</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    __builtin_riscv_vsse_v_u8m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;}</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m4_m(vmask_t mask,uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m4_t value){</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    __builtin_riscv_vsse_v_u8m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;}</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u8m8_m(vmask_t mask,uint8_t *base, <span class="keyword">const</span> int32_t stride, vuint8m8_t value){</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    __builtin_riscv_vsse_v_u8m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;}</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160; </div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a79cff6c8b8527098e62f9f7c362f90d9"> 2624</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a79cff6c8b8527098e62f9f7c362f90d9">vsse_v_u16m1_m</a>(vmask_t mask,uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m1_t value){</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;    __builtin_riscv_vsse_v_u16m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;}</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m2_m(vmask_t mask,uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m2_t value){</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    __builtin_riscv_vsse_v_u16m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;}</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m4_m(vmask_t mask,uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m4_t value){</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    __builtin_riscv_vsse_v_u16m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;}</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u16m8_m(vmask_t mask,uint16_t *base, <span class="keyword">const</span> int32_t stride, vuint16m8_t value){</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    __builtin_riscv_vsse_v_u16m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;}</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160; </div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66b57e8fdd18b9244bb660d2e08fe7cc"> 2676</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a66b57e8fdd18b9244bb660d2e08fe7cc">vsse_v_u32m1_m</a>(vmask_t mask,uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m1_t value){</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    __builtin_riscv_vsse_v_u32m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;}</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m2_m(vmask_t mask,uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m2_t value){</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    __builtin_riscv_vsse_v_u32m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;}</div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m4_m(vmask_t mask,uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m4_t value){</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    __builtin_riscv_vsse_v_u32m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;}</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_u32m8_m(vmask_t mask,uint32_t *base, <span class="keyword">const</span> int32_t stride, vuint32m8_t value){</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    __builtin_riscv_vsse_v_u32m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;}</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160; </div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1a93dc47d01b65897bb9cfaec669231e"> 2728</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a1a93dc47d01b65897bb9cfaec669231e">vsse_v_f32m1_m</a>(vmask_t mask,float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m1_t value){</div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    __builtin_riscv_vsse_v_f32m1_m(mask,base,stride,value);</div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;}</div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m2_m(vmask_t mask,float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m2_t value){</div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    __builtin_riscv_vsse_v_f32m2_m(mask,base,stride,value);</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;}</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m4_m(vmask_t mask,float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m4_t value){</div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    __builtin_riscv_vsse_v_f32m4_m(mask,base,stride,value);</div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;}</div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;__rv32 <span class="keywordtype">void</span> vsse_v_f32m8_m(vmask_t mask,float32_t *base, <span class="keyword">const</span> int32_t stride, vfloat32m8_t value){</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    __builtin_riscv_vsse_v_f32m8_m(mask,base,stride,value);</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;}</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160; </div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160; </div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">/*************Vector Index Load Functions***************/</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160; </div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac35e12d52daec3869d1a0390a9d9be24"> 2775</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ac35e12d52daec3869d1a0390a9d9be24">vlxe_v_i8m1</a>(<span class="keyword">const</span> int8_t *base, vuint8m1_t index){</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m1(base,index);</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;}</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;__rv32 vint8m2_t vlxe_v_i8m2(<span class="keyword">const</span> int8_t *base, vuint8m2_t index){</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m2(base,index);</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;}</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;__rv32 vint8m4_t vlxe_v_i8m4(<span class="keyword">const</span> int8_t *base, vuint8m4_t index){</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m4(base,index);</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;}</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;__rv32 vint8m8_t vlxe_v_i8m8(<span class="keyword">const</span> int8_t *base, vuint8m8_t index){</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m8(base,index);</div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;}</div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160; </div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a623d88b1335aeb21d8d63ca251804dfe"> 2819</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a623d88b1335aeb21d8d63ca251804dfe">vlxe_v_i16m1</a>(<span class="keyword">const</span> int16_t *base, vuint16m1_t index){</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m1(base,index);</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;}</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;__rv32 vint16m2_t vlxe_v_i16m2(<span class="keyword">const</span> int16_t *base, vuint16m2_t index){</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m2(base,index);</div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;}</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;__rv32 vint16m4_t vlxe_v_i16m4(<span class="keyword">const</span> int16_t *base, vuint16m4_t index){</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m4(base,index);</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;__rv32 vint16m8_t vlxe_v_i16m8(<span class="keyword">const</span> int16_t *base, vuint16m8_t index){</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m8(base,index);</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;}</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160; </div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c3cc1fe50459b9c84c6542f48930b6b"> 2863</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7c3cc1fe50459b9c84c6542f48930b6b">vlxe_v_i32m1</a>(<span class="keyword">const</span> int32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m1(base,index);</div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;}</div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;__rv32 vint32m2_t vlxe_v_i32m2(<span class="keyword">const</span> int32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m2(base,index);</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;}</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;__rv32 vint32m4_t vlxe_v_i32m4(<span class="keyword">const</span> int32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m4(base,index);</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;__rv32 vint32m8_t vlxe_v_i32m8(<span class="keyword">const</span> int32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m8(base,index);</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;}</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160; </div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9314a527dd77a729efabec194c55dacd"> 2907</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a9314a527dd77a729efabec194c55dacd">vlxe_v_u8m1</a>(<span class="keyword">const</span> uint8_t *base, vuint8m1_t index){</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m1(base,index);</div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;}</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;__rv32 vuint8m2_t vlxe_v_u8m2(<span class="keyword">const</span> uint8_t *base, vuint8m2_t index){</div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m2(base,index);</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;}</div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;__rv32 vuint8m4_t vlxe_v_u8m4(<span class="keyword">const</span> uint8_t *base, vuint8m4_t index){</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m4(base,index);</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;}</div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;__rv32 vuint8m8_t vlxe_v_u8m8(<span class="keyword">const</span> uint8_t *base, vuint8m8_t index){</div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m8(base,index);</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;}</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5b85e494528b840c464b55a41a0cdd43"> 2951</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a5b85e494528b840c464b55a41a0cdd43">vlxe_v_u16m1</a>(<span class="keyword">const</span> uint16_t *base, vuint16m1_t index){</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m1(base,index);</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;}</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;__rv32 vuint16m2_t vlxe_v_u16m2(<span class="keyword">const</span> uint16_t *base, vuint16m2_t index){</div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m2(base,index);</div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;}</div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;__rv32 vuint16m4_t vlxe_v_u16m4(<span class="keyword">const</span> uint16_t *base, vuint16m4_t index){</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m4(base,index);</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;}</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;__rv32 vuint16m8_t vlxe_v_u16m8(<span class="keyword">const</span> uint16_t *base, vuint16m8_t index){</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m8(base,index);</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;}</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160; </div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a65aaa9ec20af2eaf95384a4df6ac0f3e"> 2995</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a65aaa9ec20af2eaf95384a4df6ac0f3e">vlxe_v_u32m1</a>(<span class="keyword">const</span> uint32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m1(base,index);</div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;}</div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;__rv32 vuint32m2_t vlxe_v_u32m2(<span class="keyword">const</span> uint32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m2(base,index);</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;}</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;__rv32 vuint32m4_t vlxe_v_u32m4(<span class="keyword">const</span> uint32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m4(base,index);</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;}</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;__rv32 vuint32m8_t vlxe_v_u32m8(<span class="keyword">const</span> uint32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m8(base,index);</div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;}</div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160; </div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8cefe21be22d9f3ceae03ba6ae821f5c"> 3039</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a8cefe21be22d9f3ceae03ba6ae821f5c">vlxe_v_f32m1</a>(<span class="keyword">const</span> float32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m1(base,index);</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;}</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;__rv32 vfloat32m2_t vlxe_v_f32m2(<span class="keyword">const</span> float32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m2(base,index);</div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;}</div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;__rv32 vfloat32m4_t vlxe_v_f32m4(<span class="keyword">const</span> float32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m4(base,index);</div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;}</div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;__rv32 vfloat32m8_t vlxe_v_f32m8(<span class="keyword">const</span> float32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m8(base,index);</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;}</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160; </div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160; </div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160; </div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aad5181afb475e87cca6a5c579b6993b9"> 3090</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aad5181afb475e87cca6a5c579b6993b9">vlxe_v_i8m1_m</a>(vmask_t mask, <span class="keyword">const</span> int8_t *base, vuint8m1_t index){</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m1_m(mask,base,index);</div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;}</div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;__rv32 vint8m2_t vlxe_v_i8m2_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, vuint8m2_t index){</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m2_m(mask,base,index);</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;}</div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;__rv32 vint8m4_t vlxe_v_i8m4_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, vuint8m4_t index){</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m4_m(mask,base,index);</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;}</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;__rv32 vint8m8_t vlxe_v_i8m8_m(vmask_t mask, <span class="keyword">const</span> int8_t *base, vuint8m8_t index){</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i8m8_m(mask,base,index);</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;}</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160; </div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af520a0429b37ae299f23880a08f9825a"> 3138</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#af520a0429b37ae299f23880a08f9825a">vlxe_v_i16m1_m</a>(vmask_t mask, <span class="keyword">const</span> int16_t *base, vuint16m1_t index){</div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m1_m(mask,base,index);</div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;}</div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;__rv32 vint16m2_t vlxe_v_i16m2_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, vuint16m2_t index){</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m2_m(mask,base,index);</div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;}</div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;__rv32 vint16m4_t vlxe_v_i16m4_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, vuint16m4_t index){</div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m4_m(mask,base,index);</div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;}</div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;__rv32 vint16m8_t vlxe_v_i16m8_m(vmask_t mask, <span class="keyword">const</span> int16_t *base, vuint16m8_t index){</div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i16m8_m(mask,base,index);</div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;}</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160; </div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6915c443a0638e8ad72a769fd72d3a7"> 3186</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac6915c443a0638e8ad72a769fd72d3a7">vlxe_v_i32m1_m</a>(vmask_t mask, <span class="keyword">const</span> int32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m1_m(mask,base,index);</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;}</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;__rv32 vint32m2_t vlxe_v_i32m2_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m2_m(mask,base,index);</div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;}</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;__rv32 vint32m4_t vlxe_v_i32m4_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m4_m(mask,base,index);</div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;}</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;__rv32 vint32m8_t vlxe_v_i32m8_m(vmask_t mask, <span class="keyword">const</span> int32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_i32m8_m(mask,base,index);</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;}</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160; </div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0fc219ed74e2be8695c86982fd771bda"> 3234</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0fc219ed74e2be8695c86982fd771bda">vlxe_v_u8m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint8_t *base, vuint8m1_t index){</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m1_m(mask,base,index);</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;}</div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;__rv32 vuint8m2_t vlxe_v_u8m2_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, vuint8m2_t index){</div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m2_m(mask,base,index);</div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;}</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;__rv32 vuint8m4_t vlxe_v_u8m4_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, vuint8m4_t index){</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m4_m(mask,base,index);</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;}</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;__rv32 vuint8m8_t vlxe_v_u8m8_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base, vuint8m8_t index){</div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u8m8_m(mask,base,index);</div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;}</div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160; </div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63a31d7723ec45357d1f7273e493e8a2"> 3282</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a63a31d7723ec45357d1f7273e493e8a2">vlxe_v_u16m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint16_t *base, vuint16m1_t index){</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m1_m(mask,base,index);</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;}</div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;__rv32 vuint16m2_t vlxe_v_u16m2_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, vuint16m2_t index){</div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m2_m(mask,base,index);</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;}</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;__rv32 vuint16m4_t vlxe_v_u16m4_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, vuint16m4_t index){</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m4_m(mask,base,index);</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;}</div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;__rv32 vuint16m8_t vlxe_v_u16m8_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base, vuint16m8_t index){</div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u16m8_m(mask,base,index);</div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;}</div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160; </div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abf93dbb19f8f1aa88cc1c4fb0f30be41"> 3330</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#abf93dbb19f8f1aa88cc1c4fb0f30be41">vlxe_v_u32m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m1_m(mask,base,index);</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;}</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;__rv32 vuint32m2_t vlxe_v_u32m2_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m2_m(mask,base,index);</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;}</div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;__rv32 vuint32m4_t vlxe_v_u32m4_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m4_m(mask,base,index);</div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;}</div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;__rv32 vuint32m8_t vlxe_v_u32m8_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_u32m8_m(mask,base,index);</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;}</div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a943716302bc35030e0b4a638ecac60fe"> 3378</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a943716302bc35030e0b4a638ecac60fe">vlxe_v_f32m1_m</a>(vmask_t mask, <span class="keyword">const</span> float32_t *base, vuint32m1_t index){</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m1_m(mask,base,index);</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;}</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;__rv32 vfloat32m2_t vlxe_v_f32m2_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, vuint32m2_t index){</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m2_m(mask,base,index);</div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;}</div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;__rv32 vfloat32m4_t vlxe_v_f32m4_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, vuint32m4_t index){</div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m4_m(mask,base,index);</div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;}</div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;__rv32 vfloat32m8_t vlxe_v_f32m8_m(vmask_t mask, <span class="keyword">const</span> float32_t *base, vuint32m8_t index){</div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vlxe_v_f32m8_m(mask,base,index);</div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;}</div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160; </div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160; </div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">/*************Vector Index Store Functions***************/</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160; </div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9eb7efa03d7d9fbaa087f5518a32c92a"> 3429</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a9eb7efa03d7d9fbaa087f5518a32c92a">vsxe_v_i8m1</a>(int8_t *base, vuint8m1_t index, vint8m1_t value){</div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    __builtin_riscv_vsxe_v_i8m1(base,index,value);</div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;}</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m2(int8_t *base, vuint8m2_t index, vint8m2_t value){</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    __builtin_riscv_vsxe_v_i8m2(base,index,value);</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;}</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m4(int8_t *base, vuint8m4_t index, vint8m4_t value){</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;    __builtin_riscv_vsxe_v_i8m4(base,index,value);</div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;}</div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m8(int8_t *base, vuint8m8_t index, vint8m8_t value){</div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;    __builtin_riscv_vsxe_v_i8m8(base,index,value);</div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;}</div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160; </div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6406706262d0509bd5ad9f94eff36c56"> 3477</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a6406706262d0509bd5ad9f94eff36c56">vsxe_v_i16m1</a>(int16_t *base, vuint16m1_t index, vint16m1_t value){</div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    __builtin_riscv_vsxe_v_i16m1(base,index,value);</div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;}</div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m2(int16_t *base, vuint16m2_t index, vint16m2_t value){</div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;    __builtin_riscv_vsxe_v_i16m2(base,index,value);</div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;}</div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m4(int16_t *base, vuint16m4_t index, vint16m4_t value){</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;    __builtin_riscv_vsxe_v_i16m4(base,index,value);</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;}</div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m8(int16_t *base, vuint16m8_t index, vint16m8_t value){</div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;    __builtin_riscv_vsxe_v_i16m8(base,index,value);</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;}</div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160; </div>
<div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad0113e3e1b2c128a801befc6b1f57cc5"> 3525</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ad0113e3e1b2c128a801befc6b1f57cc5">vsxe_v_i32m1</a>(int32_t *base, vuint32m1_t index, vint32m1_t value){</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    __builtin_riscv_vsxe_v_i32m1(base,index,value);</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;}</div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m2(int32_t *base, vuint32m2_t index, vint32m2_t value){</div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;    __builtin_riscv_vsxe_v_i32m2(base,index,value);</div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;}</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m4(int32_t *base, vuint32m4_t index, vint32m4_t value){</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;    __builtin_riscv_vsxe_v_i32m4(base,index,value);</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;}</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m8(int32_t *base, vuint32m8_t index, vint32m8_t value){</div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;    __builtin_riscv_vsxe_v_i32m8(base,index,value);</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;}</div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160; </div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a513f84c1696b17186d46c60efae06c92"> 3573</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a513f84c1696b17186d46c60efae06c92">vsxe_v_u8m1</a>(uint8_t *base, vuint8m1_t index, vuint8m1_t value){</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    __builtin_riscv_vsxe_v_u8m1(base,index,value);</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;}</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m2(uint8_t *base, vuint8m2_t index, vuint8m2_t value){</div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;    __builtin_riscv_vsxe_v_u8m2(base,index,value);</div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;}</div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m4(uint8_t *base, vuint8m4_t index, vuint8m4_t value){</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;    __builtin_riscv_vsxe_v_u8m4(base,index,value);</div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;}</div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m8(uint8_t *base, vuint8m8_t index, vuint8m8_t value){</div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;    __builtin_riscv_vsxe_v_u8m8(base,index,value);</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;}</div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160; </div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3fd54fc808d2bb417a2b61057f059c71"> 3621</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a3fd54fc808d2bb417a2b61057f059c71">vsxe_v_u16m1</a>(uint16_t *base, vuint16m1_t index, vuint16m1_t value){</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;    __builtin_riscv_vsxe_v_u16m1(base,index,value);</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;}</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m2(uint16_t *base, vuint16m2_t index, vuint16m2_t value){</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    __builtin_riscv_vsxe_v_u16m2(base,index,value);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;}</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m4(uint16_t *base, vuint16m4_t index, vuint16m4_t value){</div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;    __builtin_riscv_vsxe_v_u16m4(base,index,value);</div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;}</div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m8(uint16_t *base, vuint16m8_t index, vuint16m8_t value){</div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;    __builtin_riscv_vsxe_v_u16m8(base,index,value);</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;}</div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160; </div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac8bcafefbd6b47e757a00ecff2fe9b9c"> 3669</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ac8bcafefbd6b47e757a00ecff2fe9b9c">vsxe_v_u32m1</a>(uint32_t *base, vuint32m1_t index, vuint32m1_t value){</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;    __builtin_riscv_vsxe_v_u32m1(base,index,value);</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;}</div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m2(uint32_t *base, vuint32m2_t index, vuint32m2_t value){</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;    __builtin_riscv_vsxe_v_u32m2(base,index,value);</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;}</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m4(uint32_t *base, vuint32m4_t index, vuint32m4_t value){</div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    __builtin_riscv_vsxe_v_u32m4(base,index,value);</div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;}</div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m8(uint32_t *base, vuint32m8_t index, vuint32m8_t value){</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;    __builtin_riscv_vsxe_v_u32m8(base,index,value);</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;}</div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160; </div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2f5e4a17be30357832fadda61aed7122"> 3717</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a2f5e4a17be30357832fadda61aed7122">vsxe_v_f32m1</a>(float32_t *base, vuint32m1_t index, vfloat32m1_t value){</div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;    __builtin_riscv_vsxe_v_f32m1(base,index,value);</div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;}</div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m2(float32_t *base, vuint32m2_t index, vfloat32m2_t value){</div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;    __builtin_riscv_vsxe_v_f32m2(base,index,value);</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;}</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m4(float32_t *base, vuint32m4_t index, vfloat32m4_t value){</div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    __builtin_riscv_vsxe_v_f32m4(base,index,value);</div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;}</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m8(float32_t *base, vuint32m8_t index, vfloat32m8_t value){</div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;    __builtin_riscv_vsxe_v_f32m8(base,index,value);</div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;}</div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160; </div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160; </div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160; </div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a051249209fa0889b0cd894cc124db45e"> 3772</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a051249209fa0889b0cd894cc124db45e">vsxe_v_i8m1_m</a>(vmask_t mask,int8_t *base, vuint8m1_t index, vint8m1_t value){</div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;    __builtin_riscv_vsxe_v_i8m1_m(mask,base,index,value);</div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;}</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m2_m(vmask_t mask,int8_t *base, vuint8m2_t index, vint8m2_t value){</div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;    __builtin_riscv_vsxe_v_i8m2_m(mask,base,index,value);</div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;}</div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m4_m(vmask_t mask,int8_t *base, vuint8m4_t index, vint8m4_t value){</div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    __builtin_riscv_vsxe_v_i8m4_m(mask,base,index,value);</div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;}</div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i8m8_m(vmask_t mask,int8_t *base, vuint8m8_t index, vint8m8_t value){</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;    __builtin_riscv_vsxe_v_i8m8_m(mask,base,index,value);</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;}</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160; </div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0600b4315566521cb38fbac9e44505db"> 3824</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a0600b4315566521cb38fbac9e44505db">vsxe_v_i16m1_m</a>(vmask_t mask,int16_t *base, vuint16m1_t index, vint16m1_t value){</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    __builtin_riscv_vsxe_v_i16m1_m(mask,base,index,value);</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;}</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m2_m(vmask_t mask,int16_t *base, vuint16m2_t index, vint16m2_t value){</div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    __builtin_riscv_vsxe_v_i16m2_m(mask,base,index,value);</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;}</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m4_m(vmask_t mask,int16_t *base, vuint16m4_t index, vint16m4_t value){</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    __builtin_riscv_vsxe_v_i16m4_m(mask,base,index,value);</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;}</div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i16m8_m(vmask_t mask,int16_t *base, vuint16m8_t index, vint16m8_t value){</div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    __builtin_riscv_vsxe_v_i16m8_m(mask,base,index,value);</div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;}</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160; </div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afbe2e3fecf95580f40b6364f8d9c1ef3"> 3876</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#afbe2e3fecf95580f40b6364f8d9c1ef3">vsxe_v_i32m1_m</a>(vmask_t mask,int32_t *base, vuint32m1_t index, vint32m1_t value){</div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;    __builtin_riscv_vsxe_v_i32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;}</div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m2_m(vmask_t mask,int32_t *base, vuint32m2_t index, vint32m2_t value){</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;    __builtin_riscv_vsxe_v_i32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;}</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m4_m(vmask_t mask,int32_t *base, vuint32m4_t index, vint32m4_t value){</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;    __builtin_riscv_vsxe_v_i32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;}</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_i32m8_m(vmask_t mask,int32_t *base, vuint32m8_t index, vint32m8_t value){</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;    __builtin_riscv_vsxe_v_i32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;}</div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160; </div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab94644662a9a0b5cef77a3f8778b6fd0"> 3928</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ab94644662a9a0b5cef77a3f8778b6fd0">vsxe_v_u8m1_m</a>(vmask_t mask,uint8_t *base, vuint8m1_t index, vuint8m1_t value){</div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;    __builtin_riscv_vsxe_v_u8m1_m(mask,base,index,value);</div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;}</div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m2_m(vmask_t mask,uint8_t *base, vuint8m2_t index, vuint8m2_t value){</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;    __builtin_riscv_vsxe_v_u8m2_m(mask,base,index,value);</div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;}</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m4_m(vmask_t mask,uint8_t *base, vuint8m4_t index, vuint8m4_t value){</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    __builtin_riscv_vsxe_v_u8m4_m(mask,base,index,value);</div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;}</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u8m8_m(vmask_t mask,uint8_t *base, vuint8m8_t index, vuint8m8_t value){</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;    __builtin_riscv_vsxe_v_u8m8_m(mask,base,index,value);</div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;}</div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160; </div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a68168af774d304c6f529e891511da51b"> 3980</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a68168af774d304c6f529e891511da51b">vsxe_v_u16m1_m</a>(vmask_t mask,uint16_t *base, vuint16m1_t index, vuint16m1_t value){</div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;    __builtin_riscv_vsxe_v_u16m1_m(mask,base,index,value);</div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;}</div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m2_m(vmask_t mask,uint16_t *base, vuint16m2_t index, vuint16m2_t value){</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;    __builtin_riscv_vsxe_v_u16m2_m(mask,base,index,value);</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;}</div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m4_m(vmask_t mask,uint16_t *base, vuint16m4_t index, vuint16m4_t value){</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;    __builtin_riscv_vsxe_v_u16m4_m(mask,base,index,value);</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;}</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u16m8_m(vmask_t mask,uint16_t *base, vuint16m8_t index, vuint16m8_t value){</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;    __builtin_riscv_vsxe_v_u16m8_m(mask,base,index,value);</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;}</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160; </div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a96c6ee9dfc54bda824fe49f2b7fdf45f"> 4032</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a96c6ee9dfc54bda824fe49f2b7fdf45f">vsxe_v_u32m1_m</a>(vmask_t mask,uint32_t *base, vuint32m1_t index, vuint32m1_t value){</div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;    __builtin_riscv_vsxe_v_u32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;}</div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m2_m(vmask_t mask,uint32_t *base, vuint32m2_t index, vuint32m2_t value){</div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;    __builtin_riscv_vsxe_v_u32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;}</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m4_m(vmask_t mask,uint32_t *base, vuint32m4_t index, vuint32m4_t value){</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;    __builtin_riscv_vsxe_v_u32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;}</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_u32m8_m(vmask_t mask,uint32_t *base, vuint32m8_t index, vuint32m8_t value){</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;    __builtin_riscv_vsxe_v_u32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;}</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160; </div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7ed085649195a074de8c7d0b912dd7dd"> 4084</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a7ed085649195a074de8c7d0b912dd7dd">vsxe_v_f32m1_m</a>(vmask_t mask,float32_t *base, vuint32m1_t index, vfloat32m1_t value){</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    __builtin_riscv_vsxe_v_f32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;}</div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m2_m(vmask_t mask,float32_t *base, vuint32m2_t index, vfloat32m2_t value){</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    __builtin_riscv_vsxe_v_f32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;}</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m4_m(vmask_t mask,float32_t *base, vuint32m4_t index, vfloat32m4_t value){</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;    __builtin_riscv_vsxe_v_f32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;}</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;__rv32 <span class="keywordtype">void</span> vsxe_v_f32m8_m(vmask_t mask,float32_t *base, vuint32m8_t index, vfloat32m8_t value){</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;    __builtin_riscv_vsxe_v_f32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;}</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160; </div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/*************Vector Unordered Index Store Functions***************/</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160; </div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4e6972a88dbf57a53cb706746318c2f8"> 4135</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a4e6972a88dbf57a53cb706746318c2f8">vsuxe_v_i8m1</a>(int8_t *base, vuint8m1_t index, vint8m1_t value){</div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    __builtin_riscv_vsuxe_v_i8m1(base,index,value);</div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;}</div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m2(int8_t *base, vuint8m2_t index, vint8m2_t value){</div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;    __builtin_riscv_vsuxe_v_i8m2(base,index,value);</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;}</div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m4(int8_t *base, vuint8m4_t index, vint8m4_t value){</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    __builtin_riscv_vsuxe_v_i8m4(base,index,value);</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;}</div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m8(int8_t *base, vuint8m8_t index, vint8m8_t value){</div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;    __builtin_riscv_vsuxe_v_i8m8(base,index,value);</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;}</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160; </div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a537f1b8e3bc0d8df5c7ea5c8beceb773"> 4183</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a537f1b8e3bc0d8df5c7ea5c8beceb773">vsuxe_v_i16m1</a>(int16_t *base, vuint16m1_t index, vint16m1_t value){</div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;    __builtin_riscv_vsuxe_v_i16m1(base,index,value);</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;}</div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m2(int16_t *base, vuint16m2_t index, vint16m2_t value){</div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    __builtin_riscv_vsuxe_v_i16m2(base,index,value);</div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;}</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m4(int16_t *base, vuint16m4_t index, vint16m4_t value){</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;    __builtin_riscv_vsuxe_v_i16m4(base,index,value);</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;}</div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m8(int16_t *base, vuint16m8_t index, vint16m8_t value){</div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    __builtin_riscv_vsuxe_v_i16m8(base,index,value);</div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;}</div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160; </div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0003a341b3a79fbf67462da592a41e05"> 4231</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a0003a341b3a79fbf67462da592a41e05">vsuxe_v_i32m1</a>(int32_t *base, vuint32m1_t index, vint32m1_t value){</div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;    __builtin_riscv_vsuxe_v_i32m1(base,index,value);</div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;}</div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m2(int32_t *base, vuint32m2_t index, vint32m2_t value){</div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    __builtin_riscv_vsuxe_v_i32m2(base,index,value);</div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;}</div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m4(int32_t *base, vuint32m4_t index, vint32m4_t value){</div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;    __builtin_riscv_vsuxe_v_i32m4(base,index,value);</div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;}</div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m8(int32_t *base, vuint32m8_t index, vint32m8_t value){</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;    __builtin_riscv_vsuxe_v_i32m8(base,index,value);</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;}</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160; </div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa967209404977459b4072261b5fa3147"> 4279</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#aa967209404977459b4072261b5fa3147">vsuxe_v_u8m1</a>(uint8_t *base, vuint8m1_t index, vuint8m1_t value){</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;    __builtin_riscv_vsuxe_v_u8m1(base,index,value);</div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;}</div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m2(uint8_t *base, vuint8m2_t index, vuint8m2_t value){</div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;    __builtin_riscv_vsuxe_v_u8m2(base,index,value);</div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;}</div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m4(uint8_t *base, vuint8m4_t index, vuint8m4_t value){</div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;    __builtin_riscv_vsuxe_v_u8m4(base,index,value);</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;}</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m8(uint8_t *base, vuint8m8_t index, vuint8m8_t value){</div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    __builtin_riscv_vsuxe_v_u8m8(base,index,value);</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;}</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160; </div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#add52cc5aa0b292e77a739150ab0f8827"> 4327</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#add52cc5aa0b292e77a739150ab0f8827">vsuxe_v_u16m1</a>(uint16_t *base, vuint16m1_t index, vuint16m1_t value){</div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;    __builtin_riscv_vsuxe_v_u16m1(base,index,value);</div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;}</div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m2(uint16_t *base, vuint16m2_t index, vuint16m2_t value){</div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;    __builtin_riscv_vsuxe_v_u16m2(base,index,value);</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;}</div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m4(uint16_t *base, vuint16m4_t index, vuint16m4_t value){</div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;    __builtin_riscv_vsuxe_v_u16m4(base,index,value);</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;}</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m8(uint16_t *base, vuint16m8_t index, vuint16m8_t value){</div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;    __builtin_riscv_vsuxe_v_u16m8(base,index,value);</div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;}</div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160; </div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adde76c429daea372d78df01d7e409629"> 4375</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#adde76c429daea372d78df01d7e409629">vsuxe_v_u32m1</a>(uint32_t *base, vuint32m1_t index, vuint32m1_t value){</div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;    __builtin_riscv_vsuxe_v_u32m1(base,index,value);</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;}</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m2(uint32_t *base, vuint32m2_t index, vuint32m2_t value){</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;    __builtin_riscv_vsuxe_v_u32m2(base,index,value);</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;}</div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m4(uint32_t *base, vuint32m4_t index, vuint32m4_t value){</div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    __builtin_riscv_vsuxe_v_u32m4(base,index,value);</div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;}</div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m8(uint32_t *base, vuint32m8_t index, vuint32m8_t value){</div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;    __builtin_riscv_vsuxe_v_u32m8(base,index,value);</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;}</div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160; </div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a03ad4a2ee8ac1dd0364a30a0869b55b6"> 4423</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a03ad4a2ee8ac1dd0364a30a0869b55b6">vsuxe_v_f32m1</a>(float32_t *base, vuint32m1_t index, vfloat32m1_t value){</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    __builtin_riscv_vsuxe_v_f32m1(base,index,value);</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;}</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m2(float32_t *base, vuint32m2_t index, vfloat32m2_t value){</div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;    __builtin_riscv_vsuxe_v_f32m2(base,index,value);</div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;}</div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m4(float32_t *base, vuint32m4_t index, vfloat32m4_t value){</div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;    __builtin_riscv_vsuxe_v_f32m4(base,index,value);</div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;}</div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m8(float32_t *base, vuint32m8_t index, vfloat32m8_t value){</div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;    __builtin_riscv_vsuxe_v_f32m8(base,index,value);</div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;}</div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160; </div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160; </div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160; </div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab264445a39809386bb289940213debff"> 4478</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ab264445a39809386bb289940213debff">vsuxe_v_i8m1_m</a>(vmask_t mask,int8_t *base, vuint8m1_t index, vint8m1_t value){</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;    __builtin_riscv_vsuxe_v_i8m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;}</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m2_m(vmask_t mask,int8_t *base, vuint8m2_t index, vint8m2_t value){</div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;    __builtin_riscv_vsuxe_v_i8m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;}</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m4_m(vmask_t mask,int8_t *base, vuint8m4_t index, vint8m4_t value){</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;    __builtin_riscv_vsuxe_v_i8m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;}</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i8m8_m(vmask_t mask,int8_t *base, vuint8m8_t index, vint8m8_t value){</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;    __builtin_riscv_vsuxe_v_i8m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;}</div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160; </div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adc670cb6936d78c23de3b77fdae3b75e"> 4530</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#adc670cb6936d78c23de3b77fdae3b75e">vsuxe_v_i16m1_m</a>(vmask_t mask,int16_t *base, vuint16m1_t index, vint16m1_t value){</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;    __builtin_riscv_vsuxe_v_i16m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;}</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m2_m(vmask_t mask,int16_t *base, vuint16m2_t index, vint16m2_t value){</div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;    __builtin_riscv_vsuxe_v_i16m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;}</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m4_m(vmask_t mask,int16_t *base, vuint16m4_t index, vint16m4_t value){</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;    __builtin_riscv_vsuxe_v_i16m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;}</div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i16m8_m(vmask_t mask,int16_t *base, vuint16m8_t index, vint16m8_t value){</div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;    __builtin_riscv_vsuxe_v_i16m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;}</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160; </div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa11cf06322c04d077affef72d218e755"> 4582</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#aa11cf06322c04d077affef72d218e755">vsuxe_v_i32m1_m</a>(vmask_t mask,int32_t *base, vuint32m1_t index, vint32m1_t value){</div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;    __builtin_riscv_vsuxe_v_i32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;}</div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m2_m(vmask_t mask,int32_t *base, vuint32m2_t index, vint32m2_t value){</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;    __builtin_riscv_vsuxe_v_i32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;}</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m4_m(vmask_t mask,int32_t *base, vuint32m4_t index, vint32m4_t value){</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;    __builtin_riscv_vsuxe_v_i32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;}</div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_i32m8_m(vmask_t mask,int32_t *base, vuint32m8_t index, vint32m8_t value){</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;    __builtin_riscv_vsuxe_v_i32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;}</div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160; </div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9508db348d3cfd1574ea469ffe7f3bcd"> 4634</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#a9508db348d3cfd1574ea469ffe7f3bcd">vsuxe_v_u8m1_m</a>(vmask_t mask,uint8_t *base, vuint8m1_t index, vuint8m1_t value){</div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    __builtin_riscv_vsuxe_v_u8m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;}</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m2_m(vmask_t mask,uint8_t *base, vuint8m2_t index, vuint8m2_t value){</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;    __builtin_riscv_vsuxe_v_u8m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;}</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m4_m(vmask_t mask,uint8_t *base, vuint8m4_t index, vuint8m4_t value){</div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;    __builtin_riscv_vsuxe_v_u8m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;}</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u8m8_m(vmask_t mask,uint8_t *base, vuint8m8_t index, vuint8m8_t value){</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;    __builtin_riscv_vsuxe_v_u8m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;}</div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160; </div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af4228c81d3117d8ef2d73e9b83a5dec9"> 4686</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#af4228c81d3117d8ef2d73e9b83a5dec9">vsuxe_v_u16m1_m</a>(vmask_t mask,uint16_t *base, vuint16m1_t index, vuint16m1_t value){</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    __builtin_riscv_vsuxe_v_u16m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;}</div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m2_m(vmask_t mask,uint16_t *base, vuint16m2_t index, vuint16m2_t value){</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;    __builtin_riscv_vsuxe_v_u16m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;}</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m4_m(vmask_t mask,uint16_t *base, vuint16m4_t index, vuint16m4_t value){</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;    __builtin_riscv_vsuxe_v_u16m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;}</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u16m8_m(vmask_t mask,uint16_t *base, vuint16m8_t index, vuint16m8_t value){</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;    __builtin_riscv_vsuxe_v_u16m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;}</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160; </div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adfc95b4241d03b3e2c71a0ed8c73aafd"> 4738</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#adfc95b4241d03b3e2c71a0ed8c73aafd">vsuxe_v_u32m1_m</a>(vmask_t mask,uint32_t *base, vuint32m1_t index, vuint32m1_t value){</div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;    __builtin_riscv_vsuxe_v_u32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;}</div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m2_m(vmask_t mask,uint32_t *base, vuint32m2_t index, vuint32m2_t value){</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;    __builtin_riscv_vsuxe_v_u32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;}</div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m4_m(vmask_t mask,uint32_t *base, vuint32m4_t index, vuint32m4_t value){</div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;    __builtin_riscv_vsuxe_v_u32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;}</div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_u32m8_m(vmask_t mask,uint32_t *base, vuint32m8_t index, vuint32m8_t value){</div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;    __builtin_riscv_vsuxe_v_u32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;}</div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160; </div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab7081a2ce23e5d7522c38652162ab513"> 4790</a></span>&#160;__rv32 <span class="keywordtype">void</span> <a class="code" href="riscv__vector_8h.html#ab7081a2ce23e5d7522c38652162ab513">vsuxe_v_f32m1_m</a>(vmask_t mask,float32_t *base, vuint32m1_t index, vfloat32m1_t value){</div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;    __builtin_riscv_vsuxe_v_f32m1_m(mask,base,index,value);</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;}</div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m2_m(vmask_t mask,float32_t *base, vuint32m2_t index, vfloat32m2_t value){</div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;    __builtin_riscv_vsuxe_v_f32m2_m(mask,base,index,value);</div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;}</div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m4_m(vmask_t mask,float32_t *base, vuint32m4_t index, vfloat32m4_t value){</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;    __builtin_riscv_vsuxe_v_f32m4_m(mask,base,index,value);</div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;}</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;__rv32 <span class="keywordtype">void</span> vsuxe_v_f32m8_m(vmask_t mask,float32_t *base, vuint32m8_t index, vfloat32m8_t value){</div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;    __builtin_riscv_vsuxe_v_f32m8_m(mask,base,index,value);</div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;}</div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160; </div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160; </div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="comment">/*************Vector Unit Stride Fault-Only-First Loads Functions***************/</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160; </div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6bd12bbec366f58430c61d0b61149fd0"> 4833</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a6bd12bbec366f58430c61d0b61149fd0">vleff_v_i8m1</a>(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m1(base);</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;}</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;__rv32 vint8m2_t vleff_v_i8m2(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m2(base);</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;}</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;__rv32 vint8m4_t vleff_v_i8m4(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m4(base);</div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;}</div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;__rv32 vint8m8_t vleff_v_i8m8(<span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m8(base);</div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;}</div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160; </div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a04b3b657024caa63de3a19e979ae3a83"> 4873</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a04b3b657024caa63de3a19e979ae3a83">vleff_v_i16m1</a>(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m1(base);</div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;}</div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;__rv32 vint16m2_t vleff_v_i16m2(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m2(base);</div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;}</div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;__rv32 vint16m4_t vleff_v_i16m4(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m4(base);</div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;}</div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;__rv32 vint16m8_t vleff_v_i16m8(<span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m8(base);</div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;}</div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160; </div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af12f73a2d1ec12418579c64911a93854"> 4913</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af12f73a2d1ec12418579c64911a93854">vleff_v_i32m1</a>(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m1(base);</div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;}</div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;__rv32 vint32m2_t vleff_v_i32m2(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m2(base);</div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;}</div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;__rv32 vint32m4_t vleff_v_i32m4(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m4(base);</div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;}</div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;__rv32 vint32m8_t vleff_v_i32m8(<span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m8(base);</div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;}</div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160; </div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a746bb78b3c4ea11eb8ac44a910459193"> 4953</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a746bb78b3c4ea11eb8ac44a910459193">vleff_v_u8m1</a>(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m1(base);</div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;}</div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;__rv32 vuint8m2_t vleff_v_u8m2(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m2(base);</div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;}</div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;__rv32 vuint8m4_t vleff_v_u8m4(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m4(base);</div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;}</div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;__rv32 vuint8m8_t vleff_v_u8m8(<span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m8(base);</div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;}</div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160; </div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a099e1d9416dce286c0077a01eb948b45"> 4993</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a099e1d9416dce286c0077a01eb948b45">vleff_v_u16m1</a>(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m1(base);</div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;}</div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;__rv32 vuint16m2_t vleff_v_u16m2(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m2(base);</div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;}</div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;__rv32 vuint16m4_t vleff_v_u16m4(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m4(base);</div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;}</div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;__rv32 vuint16m8_t vleff_v_u16m8(<span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m8(base);</div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;}</div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160; </div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a55a1e0375aa15692d36d3d7be014cc11"> 5033</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a55a1e0375aa15692d36d3d7be014cc11">vleff_v_u32m1</a>(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m1(base);</div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;}</div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;__rv32 vuint32m2_t vleff_v_u32m2(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m2(base);</div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;}</div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;__rv32 vuint32m4_t vleff_v_u32m4(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m4(base);</div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;}</div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;__rv32 vuint32m8_t vleff_v_u32m8(<span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m8(base);</div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;}</div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160; </div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a301f523a36fa95f9c25697f61ac36e71"> 5073</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a301f523a36fa95f9c25697f61ac36e71">vleff_v_f32m1</a>(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m1(base);</div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;}</div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;__rv32 vfloat32m2_t vleff_v_f32m2(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m2(base);</div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;}</div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;__rv32 vfloat32m4_t vleff_v_f32m4(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m4(base);</div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;}</div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;__rv32 vfloat32m8_t vleff_v_f32m8(<span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m8(base);</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;}</div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160; </div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160; </div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160; </div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1ed8a42faea522e77e839398137b965d"> 5120</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a1ed8a42faea522e77e839398137b965d">vleff_v_i8m1_m</a>(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m1_m(mask,base);</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;}</div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;__rv32 vint8m2_t vleff_v_i8m2_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m2_m(mask,base);</div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;}</div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;__rv32 vint8m4_t vleff_v_i8m4_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m4_m(mask,base);</div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;}</div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;__rv32 vint8m8_t vleff_v_i8m8_m(vmask_t mask, <span class="keyword">const</span> int8_t *base){</div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i8m8_m(mask,base);</div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;}</div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160; </div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a16f37fe3d3f8bc4322140d37f4bcb289"> 5164</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a16f37fe3d3f8bc4322140d37f4bcb289">vleff_v_i16m1_m</a>(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m1_m(mask,base);</div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;}</div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;__rv32 vint16m2_t vleff_v_i16m2_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m2_m(mask,base);</div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;}</div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;__rv32 vint16m4_t vleff_v_i16m4_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m4_m(mask,base);</div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;}</div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;__rv32 vint16m8_t vleff_v_i16m8_m(vmask_t mask, <span class="keyword">const</span> int16_t *base){</div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i16m8_m(mask,base);</div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;}</div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160; </div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a54513528669963f30ba0523dfbaae85e"> 5208</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a54513528669963f30ba0523dfbaae85e">vleff_v_i32m1_m</a>(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m1_m(mask,base);</div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;}</div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;__rv32 vint32m2_t vleff_v_i32m2_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m2_m(mask,base);</div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;}</div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;__rv32 vint32m4_t vleff_v_i32m4_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m4_m(mask,base);</div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;}</div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;__rv32 vint32m8_t vleff_v_i32m8_m(vmask_t mask, <span class="keyword">const</span> int32_t *base){</div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_i32m8_m(mask,base);</div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;}</div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160; </div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad21e6b896266528b0a9ca0f028bda4d9"> 5252</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ad21e6b896266528b0a9ca0f028bda4d9">vleff_v_u8m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m1_m(mask,base);</div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;}</div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;__rv32 vuint8m2_t vleff_v_u8m2_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m2_m(mask,base);</div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;}</div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;__rv32 vuint8m4_t vleff_v_u8m4_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m4_m(mask,base);</div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;}</div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;__rv32 vuint8m8_t vleff_v_u8m8_m(vmask_t mask, <span class="keyword">const</span> uint8_t *base){</div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u8m8_m(mask,base);</div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;}</div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160; </div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6f65762cba7cdd9661f0377274e8b605"> 5296</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6f65762cba7cdd9661f0377274e8b605">vleff_v_u16m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m1_m(mask,base);</div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;}</div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;__rv32 vuint16m2_t vleff_v_u16m2_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m2_m(mask,base);</div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;}</div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;__rv32 vuint16m4_t vleff_v_u16m4_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m4_m(mask,base);</div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;}</div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;__rv32 vuint16m8_t vleff_v_u16m8_m(vmask_t mask, <span class="keyword">const</span> uint16_t *base){</div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u16m8_m(mask,base);</div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;}</div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160; </div>
<div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5a6aa88775100993a80e6ebd4206c7c0"> 5340</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a5a6aa88775100993a80e6ebd4206c7c0">vleff_v_u32m1_m</a>(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m1_m(mask,base);</div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;}</div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;__rv32 vuint32m2_t vleff_v_u32m2_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m2_m(mask,base);</div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;}</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;__rv32 vuint32m4_t vleff_v_u32m4_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m4_m(mask,base);</div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;}</div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;__rv32 vuint32m8_t vleff_v_u32m8_m(vmask_t mask, <span class="keyword">const</span> uint32_t *base){</div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_u32m8_m(mask,base);</div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;}</div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160; </div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1cc9d127344906ed5267ea2e79ed2afc"> 5384</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a1cc9d127344906ed5267ea2e79ed2afc">vleff_v_f32m1_m</a>(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m1_m(mask,base);</div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;}</div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;__rv32 vfloat32m2_t vleff_v_f32m2_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m2_m(mask,base);</div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;}</div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;__rv32 vfloat32m4_t vleff_v_f32m4_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m4_m(mask,base);</div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;}</div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;__rv32 vfloat32m8_t vleff_v_f32m8_m(vmask_t mask, <span class="keyword">const</span> float32_t *base){</div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vleff_v_f32m8_m(mask,base);</div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;}</div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160; </div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160; </div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">/***** Vector Single-Width Integer Add and Subtract Fuctions*****/</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160; </div>
<div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4ed3cf818851b078411dba59eac0a049"> 5430</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a4ed3cf818851b078411dba59eac0a049">vadd_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;}</div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;__rv32 vint8m2_t vadd_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;}</div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;__rv32 vint8m4_t vadd_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;}</div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;__rv32 vint8m8_t vadd_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;}</div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160; </div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae48b1f8aca3c10f634efbab5b4a3eb07"> 5473</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae48b1f8aca3c10f634efbab5b4a3eb07">vadd_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;}</div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;__rv32 vint16m2_t vadd_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;}</div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;__rv32 vint16m4_t vadd_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;}</div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;__rv32 vint16m8_t vadd_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;}</div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160; </div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a145e38be28a0a8b6a068cff6f4f35ba8"> 5516</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a145e38be28a0a8b6a068cff6f4f35ba8">vadd_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;}</div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;__rv32 vint32m2_t vadd_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;}</div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;__rv32 vint32m4_t vadd_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;}</div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;__rv32 vint32m8_t vadd_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;}</div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160; </div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa64c7d5fe29dd1df623fc2de2df9ce52"> 5560</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa64c7d5fe29dd1df623fc2de2df9ce52">vadd_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;}</div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;__rv32 vuint8m2_t vadd_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;}</div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;__rv32 vuint8m4_t vadd_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;}</div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;__rv32 vuint8m8_t vadd_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;}</div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160; </div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afd4a9c1fcbd8eba24a405a1b7b75c8d4"> 5603</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#afd4a9c1fcbd8eba24a405a1b7b75c8d4">vadd_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;}</div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;__rv32 vuint16m2_t vadd_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;}</div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;__rv32 vuint16m4_t vadd_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;}</div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;__rv32 vuint16m8_t vadd_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;}</div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160; </div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adead5d90f177ed24686f54728dff5b6d"> 5647</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#adead5d90f177ed24686f54728dff5b6d">vadd_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;}</div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;__rv32 vuint32m2_t vadd_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;}</div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;__rv32 vuint32m4_t vadd_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;}</div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;__rv32 vuint32m8_t vadd_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;}</div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160; </div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a895c8a465add1a911080cec735071d10"> 5691</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a895c8a465add1a911080cec735071d10">vadd_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;}</div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;__rv32 vint8m2_t vadd_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;}</div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;__rv32 vint8m4_t vadd_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;}</div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;__rv32 vint8m8_t vadd_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;}</div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160; </div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a006ce5e5507b4d2945fe20a7ee2000da"> 5735</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a006ce5e5507b4d2945fe20a7ee2000da">vadd_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;}</div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;__rv32 vint16m2_t vadd_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;}</div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;__rv32 vint16m4_t vadd_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;}</div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;__rv32 vint16m8_t vadd_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;}</div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160; </div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a391e16308e1d34d62755b854ff9def74"> 5779</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a391e16308e1d34d62755b854ff9def74">vadd_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;}</div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;__rv32 vint32m2_t vadd_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;}</div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;__rv32 vint32m4_t vadd_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;}</div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;__rv32 vint32m8_t vadd_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;}</div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160; </div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a21ad2978abae7b76a6dd68754af2d826"> 5823</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a21ad2978abae7b76a6dd68754af2d826">vadd_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;}</div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;__rv32 vuint8m2_t vadd_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;}</div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;__rv32 vuint8m4_t vadd_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;}</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;__rv32 vuint8m8_t vadd_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;}</div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160; </div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab2ca362dccaa23dea81005ca8ef01772"> 5866</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ab2ca362dccaa23dea81005ca8ef01772">vadd_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;}</div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;__rv32 vuint16m2_t vadd_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;}</div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;__rv32 vuint16m4_t vadd_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;}</div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;__rv32 vuint16m8_t vadd_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;}</div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160; </div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ace019f462ba141ed07047c8aaebf4652"> 5910</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ace019f462ba141ed07047c8aaebf4652">vadd_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;}</div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;__rv32 vuint32m2_t vadd_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;}</div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;__rv32 vuint32m4_t vadd_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;}</div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;__rv32 vuint32m8_t vadd_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;}</div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160; </div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define vadd_vi_i8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a79f990f06813d8b8f4e506bd547b2000"> 5955</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define vadd_vi_i8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define vadd_vi_i8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define vadd_vi_i8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160; </div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define vadd_vi_i16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a537ed3d5e3b72ef9e0301b393e86b156"> 6007</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define vadd_vi_i16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define vadd_vi_i16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define vadd_vi_i16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160; </div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define vadd_vi_i32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac7929bd721e5ea19fad9d04951935f65"> 6059</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define vadd_vi_i32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define vadd_vi_i32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define vadd_vi_i32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160; </div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab95d0b72fb4cda78184a0d7352ee6723"> 6110</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ab95d0b72fb4cda78184a0d7352ee6723">vsub_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;}</div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;__rv32 vint8m2_t vsub_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;}</div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;__rv32 vint8m4_t vsub_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;}</div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;__rv32 vint8m8_t vsub_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;}</div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160; </div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a67a0567f3cdef72c3828158e85feae84"> 6154</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a67a0567f3cdef72c3828158e85feae84">vsub_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;}</div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;__rv32 vint16m2_t vsub_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;}</div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;__rv32 vint16m4_t vsub_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;}</div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;__rv32 vint16m8_t vsub_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;}</div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160; </div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6918ca2740c84883aa0a95be08cf5ee4"> 6198</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a6918ca2740c84883aa0a95be08cf5ee4">vsub_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;}</div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;__rv32 vint32m2_t vsub_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;}</div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;__rv32 vint32m4_t vsub_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;}</div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;__rv32 vint32m8_t vsub_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;}</div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160; </div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c0071220fe8350673a0fa1c4339c6bb"> 6242</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a7c0071220fe8350673a0fa1c4339c6bb">vsub_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;}</div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;__rv32 vuint8m2_t vsub_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;}</div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;__rv32 vuint8m4_t vsub_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;}</div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;__rv32 vuint8m8_t vsub_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;}</div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160; </div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a75cf143cbc443ff955d68a0c0bafa9b1"> 6286</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a75cf143cbc443ff955d68a0c0bafa9b1">vsub_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;}</div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;__rv32 vuint16m2_t vsub_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;}</div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;__rv32 vuint16m4_t vsub_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;}</div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;__rv32 vuint16m8_t vsub_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;}</div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160; </div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe90006664d06fcd62585f9bf38d736e"> 6330</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#abe90006664d06fcd62585f9bf38d736e">vsub_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;}</div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;__rv32 vuint32m2_t vsub_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;}</div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;__rv32 vuint32m4_t vsub_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;}</div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;__rv32 vuint32m8_t vsub_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;}</div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160; </div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9f39d2a90d5f8cc97fee2a851a734030"> 6374</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9f39d2a90d5f8cc97fee2a851a734030">vsub_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;}</div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;__rv32 vint8m2_t vsub_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;}</div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;__rv32 vint8m4_t vsub_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;}</div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;__rv32 vint8m8_t vsub_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;}</div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160; </div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a20b260d7482363b75b0670f4a988448a"> 6418</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a20b260d7482363b75b0670f4a988448a">vsub_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;}</div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;__rv32 vint16m2_t vsub_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;}</div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;__rv32 vint16m4_t vsub_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;}</div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;__rv32 vint16m8_t vsub_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;}</div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160; </div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61044319f6fa8961ad627b339d5f65c7"> 6462</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a61044319f6fa8961ad627b339d5f65c7">vsub_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;}</div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;__rv32 vint32m2_t vsub_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;}</div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;__rv32 vint32m4_t vsub_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;}</div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;__rv32 vint32m8_t vsub_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;}</div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160; </div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5c1600c213fef5b3ee1dac937efaf9e1"> 6506</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5c1600c213fef5b3ee1dac937efaf9e1">vsub_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;}</div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;__rv32 vuint8m2_t vsub_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;}</div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;__rv32 vuint8m4_t vsub_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;}</div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;__rv32 vuint8m8_t vsub_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;}</div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160; </div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8b7312288ae2a6cb5606064dd7c39723"> 6550</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8b7312288ae2a6cb5606064dd7c39723">vsub_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;}</div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;__rv32 vuint16m2_t vsub_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;}</div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;__rv32 vuint16m4_t vsub_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;}</div>
<div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;__rv32 vuint16m8_t vsub_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;}</div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160; </div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a285c3ffa55995e8c3f3b5ba0396d07d9"> 6594</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a285c3ffa55995e8c3f3b5ba0396d07d9">vsub_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;}</div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;__rv32 vuint32m2_t vsub_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;}</div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;__rv32 vuint32m4_t vsub_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;}</div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;__rv32 vuint32m8_t vsub_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;}</div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160; </div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80dca9cb18165d5ccaffde7cfdf42874"> 6638</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a80dca9cb18165d5ccaffde7cfdf42874">vrsub_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;}</div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;__rv32 vint8m2_t vrsub_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;}</div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;__rv32 vint8m4_t vrsub_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;}</div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;__rv32 vint8m8_t vrsub_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;}</div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160; </div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4be4cb8a5255f26be3a36a6d69019535"> 6682</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a4be4cb8a5255f26be3a36a6d69019535">vrsub_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;}</div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;__rv32 vint16m2_t vrsub_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;}</div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;__rv32 vint16m4_t vrsub_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;}</div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;__rv32 vint16m8_t vrsub_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;}</div>
<div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160; </div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a22b6813668fb67f13416ca1697577ab2"> 6726</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a22b6813668fb67f13416ca1697577ab2">vrsub_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;}</div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;__rv32 vint32m2_t vrsub_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;}</div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;__rv32 vint32m4_t vrsub_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;}</div>
<div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;__rv32 vint32m8_t vrsub_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;}</div>
<div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160; </div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a645c49ed39fd9cc82689c3dab2f50f92"> 6770</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a645c49ed39fd9cc82689c3dab2f50f92">vrsub_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;}</div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;__rv32 vuint8m2_t vrsub_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;}</div>
<div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;__rv32 vuint8m4_t vrsub_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;}</div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;__rv32 vuint8m8_t vrsub_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;}</div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160; </div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4ea18aa9f76fe85554532d1595a761d7"> 6814</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a4ea18aa9f76fe85554532d1595a761d7">vrsub_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;}</div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;__rv32 vuint16m2_t vrsub_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;}</div>
<div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;__rv32 vuint16m4_t vrsub_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;}</div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;__rv32 vuint16m8_t vrsub_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;}</div>
<div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160; </div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac3068268d6d276ae1ba7580dd31f5896"> 6858</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac3068268d6d276ae1ba7580dd31f5896">vrsub_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;}</div>
<div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;__rv32 vuint32m2_t vrsub_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;}</div>
<div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;__rv32 vuint32m4_t vrsub_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;}</div>
<div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;__rv32 vuint32m8_t vrsub_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;}</div>
<div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160; </div>
<div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a48f7c468a266d6b63bebbc153c68b6c5"> 6903</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160; </div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeae80e6e674eac7cb83b2259cc334681"> 6955</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160; </div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8565875407f072101d7ebad2426d420e"> 7007</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160; </div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b5892a7485a8cc779491309905e3c27"> 7063</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a6b5892a7485a8cc779491309905e3c27">vadd_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;}</div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;__rv32 vint8m2_t vadd_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;}</div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;__rv32 vint8m4_t vadd_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;}</div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;__rv32 vint8m8_t vadd_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;}</div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160; </div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a86d411bcb5e5c783068dd89d5fba7def"> 7111</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a86d411bcb5e5c783068dd89d5fba7def">vadd_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;}</div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;__rv32 vint16m2_t vadd_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;}</div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;__rv32 vint16m4_t vadd_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;}</div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;__rv32 vint16m8_t vadd_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;}</div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160; </div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61b677eed41807725a4fed2262c00f4a"> 7159</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a61b677eed41807725a4fed2262c00f4a">vadd_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;}</div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;__rv32 vint32m2_t vadd_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;}</div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;__rv32 vint32m4_t vadd_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;}</div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;__rv32 vint32m8_t vadd_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;}</div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160; </div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a40fcca71b33ae1f6cc1f2b97aff81ca5"> 7207</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a40fcca71b33ae1f6cc1f2b97aff81ca5">vadd_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;}</div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;__rv32 vuint8m2_t vadd_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;}</div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;__rv32 vuint8m4_t vadd_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;}</div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;__rv32 vuint8m8_t vadd_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;}</div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160; </div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a263f855f2241a537c157d3e7c5a9524b"> 7255</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a263f855f2241a537c157d3e7c5a9524b">vadd_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;}</div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;__rv32 vuint16m2_t vadd_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;}</div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;__rv32 vuint16m4_t vadd_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;}</div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;__rv32 vuint16m8_t vadd_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;}</div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160; </div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a086f4b4fbe9a2676df80e1faaee1132c"> 7303</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a086f4b4fbe9a2676df80e1faaee1132c">vadd_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;}</div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;__rv32 vuint32m2_t vadd_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;}</div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;__rv32 vuint32m4_t vadd_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;}</div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;__rv32 vuint32m8_t vadd_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;}</div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160; </div>
<div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a69e0f20e95b347980693ee3834c767ba"> 7351</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a69e0f20e95b347980693ee3834c767ba">vadd_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;}</div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;__rv32 vint8m2_t vadd_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;}</div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;__rv32 vint8m4_t vadd_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;}</div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;__rv32 vint8m8_t vadd_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;}</div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160; </div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad1982c72b410688d45804a05518c4de9"> 7399</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad1982c72b410688d45804a05518c4de9">vadd_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;}</div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;__rv32 vint16m2_t vadd_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;}</div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;__rv32 vint16m4_t vadd_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;}</div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;__rv32 vint16m8_t vadd_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;}</div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160; </div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ed4ec288c8f2d787f825926ff28da78"> 7447</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a6ed4ec288c8f2d787f825926ff28da78">vadd_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;}</div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;__rv32 vint32m2_t vadd_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;}</div>
<div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;__rv32 vint32m4_t vadd_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;}</div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;__rv32 vint32m8_t vadd_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;}</div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160; </div>
<div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2df2ec73914e3bd387fbd5705bc246fe"> 7494</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a2df2ec73914e3bd387fbd5705bc246fe">vadd_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;}</div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;__rv32 vuint8m2_t vadd_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;}</div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;__rv32 vuint8m4_t vadd_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;}</div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;__rv32 vuint8m8_t vadd_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;}</div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160; </div>
<div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab9393e469a19627ded3934a7923860da"> 7542</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ab9393e469a19627ded3934a7923860da">vadd_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;}</div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;__rv32 vuint16m2_t vadd_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;}</div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;__rv32 vuint16m4_t vadd_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;}</div>
<div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;__rv32 vuint16m8_t vadd_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;}</div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160; </div>
<div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af669dbc82a0771964a50fc8b61d53008"> 7590</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af669dbc82a0771964a50fc8b61d53008">vadd_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;}</div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;__rv32 vuint32m2_t vadd_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;}</div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;__rv32 vuint32m4_t vadd_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;}</div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;__rv32 vuint32m8_t vadd_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadd_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;}</div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160; </div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define vadd_vi_i8m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa340c62b31ec3b415aa7853e1cefd6c2"> 7639</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define vadd_vi_i8m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define vadd_vi_i8m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define vadd_vi_i8m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160; </div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define vadd_vi_i16m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a441f656b16e299241b1d0a587ab27a0e"> 7695</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define vadd_vi_i16m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define vadd_vi_i16m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define vadd_vi_i16m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160; </div>
<div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define vadd_vi_i32m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63428306ff1fc1ef07934c2350309134"> 7751</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define vadd_vi_i32m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define vadd_vi_i32m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="preprocessor">#define vadd_vi_i32m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vadd_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160; </div>
<div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae395afa1f4046178a3d51a10b74c8f99"> 7806</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ae395afa1f4046178a3d51a10b74c8f99">vsub_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;}</div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;__rv32 vint8m2_t vsub_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;}</div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;__rv32 vint8m4_t vsub_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;}</div>
<div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;__rv32 vint8m8_t vsub_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;}</div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160; </div>
<div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a55bea1fdcbad83c9cf69cd9335e74e8e"> 7854</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a55bea1fdcbad83c9cf69cd9335e74e8e">vsub_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;}</div>
<div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;__rv32 vint16m2_t vsub_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;}</div>
<div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;__rv32 vint16m4_t vsub_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;}</div>
<div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;__rv32 vint16m8_t vsub_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;}</div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160; </div>
<div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57649caf0b49ee1c7dfc5dc79756b155"> 7902</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a57649caf0b49ee1c7dfc5dc79756b155">vsub_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;}</div>
<div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;__rv32 vint32m2_t vsub_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;}</div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;__rv32 vint32m4_t vsub_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;}</div>
<div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;__rv32 vint32m8_t vsub_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;}</div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160; </div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a316abd031b15547b7232561547418147"> 7950</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a316abd031b15547b7232561547418147">vsub_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;}</div>
<div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;__rv32 vuint8m2_t vsub_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;}</div>
<div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;__rv32 vuint8m4_t vsub_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;}</div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;__rv32 vuint8m8_t vsub_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;}</div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160; </div>
<div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a34faeeb9cebee5ebf3a528028b02688d"> 7998</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a34faeeb9cebee5ebf3a528028b02688d">vsub_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;}</div>
<div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;__rv32 vuint16m2_t vsub_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;}</div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;__rv32 vuint16m4_t vsub_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;}</div>
<div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;__rv32 vuint16m8_t vsub_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;}</div>
<div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160; </div>
<div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8bffe37921fb3b41bdb143bbb95de531"> 8046</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a8bffe37921fb3b41bdb143bbb95de531">vsub_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;}</div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;__rv32 vuint32m2_t vsub_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;}</div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;__rv32 vuint32m4_t vsub_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;}</div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;__rv32 vuint32m8_t vsub_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;}</div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160; </div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1932172f2c6c2d79648c12b179884f3a"> 8094</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a1932172f2c6c2d79648c12b179884f3a">vsub_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;}</div>
<div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;__rv32 vint8m2_t vsub_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;}</div>
<div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;__rv32 vint8m4_t vsub_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;}</div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;__rv32 vint8m8_t vsub_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;}</div>
<div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160; </div>
<div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0d2c00f8572e239fa13a67a0169973b6"> 8142</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a0d2c00f8572e239fa13a67a0169973b6">vsub_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;}</div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;__rv32 vint16m2_t vsub_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;}</div>
<div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;__rv32 vint16m4_t vsub_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;}</div>
<div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;__rv32 vint16m8_t vsub_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;}</div>
<div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160; </div>
<div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7849ffaf8754c86548019140b06be093"> 8190</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7849ffaf8754c86548019140b06be093">vsub_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;}</div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;__rv32 vint32m2_t vsub_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;}</div>
<div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;__rv32 vint32m4_t vsub_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;}</div>
<div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;__rv32 vint32m8_t vsub_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;}</div>
<div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160; </div>
<div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a71f7b74ec7e5102eaa159898c96c8291"> 8238</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a71f7b74ec7e5102eaa159898c96c8291">vsub_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;}</div>
<div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;__rv32 vuint8m2_t vsub_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;}</div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;__rv32 vuint8m4_t vsub_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;}</div>
<div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;__rv32 vuint8m8_t vsub_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;}</div>
<div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160; </div>
<div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a408a6d1a4af1d3c995e0485ba4fae633"> 8286</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a408a6d1a4af1d3c995e0485ba4fae633">vsub_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;}</div>
<div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;__rv32 vuint16m2_t vsub_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;}</div>
<div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;__rv32 vuint16m4_t vsub_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;}</div>
<div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;__rv32 vuint16m8_t vsub_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;}</div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160; </div>
<div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae78fa13d076d016240d9fd3bc1a4068b"> 8334</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae78fa13d076d016240d9fd3bc1a4068b">vsub_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;}</div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;__rv32 vuint32m2_t vsub_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;}</div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;__rv32 vuint32m4_t vsub_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;}</div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;__rv32 vuint32m8_t vsub_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsub_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;}</div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160; </div>
<div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a71c90644f501ace7f29ee5f1c1d21e61"> 8382</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a71c90644f501ace7f29ee5f1c1d21e61">vrsub_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;}</div>
<div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;__rv32 vint8m2_t vrsub_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;}</div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;__rv32 vint8m4_t vrsub_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;}</div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;__rv32 vint8m8_t vrsub_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;}</div>
<div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160; </div>
<div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa0209c89f90a5ca5ebf8c6a0d28a7ead"> 8430</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa0209c89f90a5ca5ebf8c6a0d28a7ead">vrsub_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;}</div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;__rv32 vint16m2_t vrsub_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;}</div>
<div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;__rv32 vint16m4_t vrsub_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;}</div>
<div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;__rv32 vint16m8_t vrsub_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;}</div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160; </div>
<div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a07a2aeb107d19bf561b47f90f7b397e1"> 8478</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a07a2aeb107d19bf561b47f90f7b397e1">vrsub_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;}</div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;__rv32 vint32m2_t vrsub_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;}</div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;__rv32 vint32m4_t vrsub_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;}</div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;__rv32 vint32m8_t vrsub_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;}</div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160; </div>
<div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a18fc3209b899f4f5262775c5fc959ae6"> 8526</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a18fc3209b899f4f5262775c5fc959ae6">vrsub_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;}</div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;__rv32 vuint8m2_t vrsub_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;}</div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;__rv32 vuint8m4_t vrsub_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;}</div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;__rv32 vuint8m8_t vrsub_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;}</div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160; </div>
<div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4f2f8c23d18d2689fb438edf8c99cf71"> 8574</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a4f2f8c23d18d2689fb438edf8c99cf71">vrsub_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;}</div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;__rv32 vuint16m2_t vrsub_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;}</div>
<div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;__rv32 vuint16m4_t vrsub_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;}</div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;__rv32 vuint16m8_t vrsub_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;}</div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160; </div>
<div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abbe4de4b762318ce11ae64bfef51204a"> 8622</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#abbe4de4b762318ce11ae64bfef51204a">vrsub_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;}</div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;__rv32 vint32m2_t vrsub_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;}</div>
<div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;__rv32 vint32m4_t vrsub_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;}</div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;__rv32 vint32m8_t vrsub_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrsub_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;}</div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160; </div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a87e75889ec9e8db3f80b930ecc64ad3b"> 8671</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define vrsub_vi_i8m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160; </div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af926912088d7307d7fbf44ae167d1034"> 8727</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define vrsub_vi_i16m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160; </div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m1_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad41b5320ab6ffab8cc791ebda78247ba"> 8783</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m2_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m4_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define vrsub_vi_i32m8_m(mask,op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vrsub_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160; </div>
<div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160; </div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="comment">/*******Vector Widening Integer Add/Subtract Functions*******/</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160; </div>
<div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3301a16372d73d8d0ab15f81b28eeeff"> 8832</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a3301a16372d73d8d0ab15f81b28eeeff">vwaddu_vv_u16m2</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;}</div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;__rv32 vuint16m4_t vwaddu_vv_u16m4(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;}</div>
<div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;__rv32 vuint16m8_t vwaddu_vv_u16m8(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;}</div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160; </div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a95956e5ea023df125a4055be217e0b29"> 8868</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a95956e5ea023df125a4055be217e0b29">vwaddu_vv_u32m2</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;}</div>
<div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;__rv32 vuint32m4_t vwaddu_vv_u32m4(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;}</div>
<div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;__rv32 vuint32m8_t vwaddu_vv_u32m8(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;}</div>
<div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160; </div>
<div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad0d9a48a2b8db8e6748452412bc102ac"> 8904</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ad0d9a48a2b8db8e6748452412bc102ac">vwaddu_vx_u16m2</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;}</div>
<div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;__rv32 vuint16m4_t vwaddu_vx_u16m4(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;}</div>
<div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;__rv32 vuint16m8_t vwaddu_vx_u16m8(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;}</div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160; </div>
<div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3f53337b30cfebb5afdbac6643c0ec38"> 8940</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a3f53337b30cfebb5afdbac6643c0ec38">vwaddu_vx_u32m2</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;}</div>
<div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;__rv32 vuint32m4_t vwaddu_vx_u32m4(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;}</div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;__rv32 vuint32m8_t vwaddu_vx_u32m8(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;}</div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160; </div>
<div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adad97f25c96c88a64b4801a0e6fe1d5f"> 8976</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#adad97f25c96c88a64b4801a0e6fe1d5f">vwsubu_vv_u16m2</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;}</div>
<div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;__rv32 vuint16m4_t vwsubu_vv_u16m4(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;}</div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;__rv32 vuint16m8_t vwsubu_vv_u16m8(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;}</div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160; </div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#affefd30767473bc654c37aee2f87ae6a"> 9012</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#affefd30767473bc654c37aee2f87ae6a">vwsubu_vv_u32m2</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;}</div>
<div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;__rv32 vuint32m4_t vwsubu_vv_u32m4(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;}</div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;__rv32 vuint32m8_t vwsubu_vv_u32m8(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;}</div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160; </div>
<div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acda7a81cff090850b7621d23fce1e5c4"> 9048</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#acda7a81cff090850b7621d23fce1e5c4">vwsubu_vx_u16m2</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;}</div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;__rv32 vuint16m4_t vwsubu_vx_u16m4(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;}</div>
<div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;__rv32 vuint16m8_t vwsubu_vx_u16m8(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;}</div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160; </div>
<div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a79f3c556778b4c260d153c257efe20ba"> 9084</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a79f3c556778b4c260d153c257efe20ba">vwsubu_vx_u32m2</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;}</div>
<div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;__rv32 vuint32m4_t vwsubu_vx_u32m4(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;}</div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;__rv32 vuint32m8_t vwsubu_vx_u32m8(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;}</div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160; </div>
<div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1d7f361fefcf26a975c77322739e6812"> 9120</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a1d7f361fefcf26a975c77322739e6812">vwadd_vv_i16m2</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;}</div>
<div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;__rv32 vint16m4_t vwadd_vv_i16m4(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;}</div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;__rv32 vint16m8_t vwadd_vv_i16m8(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;}</div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160; </div>
<div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78e7f6b45e9b138ca01fe58945bac927"> 9156</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a78e7f6b45e9b138ca01fe58945bac927">vwadd_vv_i32m2</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;}</div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;__rv32 vint32m4_t vwadd_vv_i32m4(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;}</div>
<div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;__rv32 vint32m8_t vwadd_vv_i32m8(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;}</div>
<div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160; </div>
<div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad6b7b6a3627d9e0ebf581375ac51ad4a"> 9192</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad6b7b6a3627d9e0ebf581375ac51ad4a">vwadd_vx_i16m2</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;}</div>
<div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;__rv32 vint16m4_t vwadd_vx_i16m4(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;}</div>
<div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;__rv32 vint16m8_t vwadd_vx_i16m8(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;}</div>
<div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160; </div>
<div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae247be4638a429268f8dc7f38899937e"> 9228</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ae247be4638a429268f8dc7f38899937e">vwadd_vx_i32m2</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;}</div>
<div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;__rv32 vint32m4_t vwadd_vx_i32m4(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;}</div>
<div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;__rv32 vint32m8_t vwadd_vx_i32m8(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;}</div>
<div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160; </div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab2b7d4565e149c8d719a256f33df6231"> 9264</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ab2b7d4565e149c8d719a256f33df6231">vwsub_vv_i16m2</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;}</div>
<div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;__rv32 vint16m4_t vwsub_vv_i16m4(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;}</div>
<div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;__rv32 vint16m8_t vwsub_vv_i16m8(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;}</div>
<div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160; </div>
<div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae04afb917424bb024b3a1e01cdd108cf"> 9300</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ae04afb917424bb024b3a1e01cdd108cf">vwsub_vv_i32m2</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;}</div>
<div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;__rv32 vint32m4_t vwsub_vv_i32m4(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;}</div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;__rv32 vint32m8_t vwsub_vv_i32m8(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;}</div>
<div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160; </div>
<div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0451323176f56a89cc062476af17fc7e"> 9336</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a0451323176f56a89cc062476af17fc7e">vwsub_vx_i16m2</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;}</div>
<div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;__rv32 vint16m4_t vwsub_vx_i16m4(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;}</div>
<div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;__rv32 vint16m8_t vwsub_vx_i16m8(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;}</div>
<div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160; </div>
<div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a530262e7bf932aae0510324105d17adf"> 9372</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a530262e7bf932aae0510324105d17adf">vwsub_vx_i32m2</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;}</div>
<div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;__rv32 vint32m4_t vwsub_vx_i32m4(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;}</div>
<div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;__rv32 vint32m8_t vwsub_vx_i32m8(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;}</div>
<div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160; </div>
<div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63b2914a6025a2c9a649c825273a2b20"> 9408</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a63b2914a6025a2c9a649c825273a2b20">vwaddu_wv_u16m2</a>(vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m2(op1,op2);</div>
<div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;}</div>
<div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;__rv32 vuint16m4_t vwaddu_wv_u16m4(vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m4(op1,op2);</div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;}</div>
<div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;__rv32 vuint16m8_t vwaddu_wv_u16m8(vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m8(op1,op2);</div>
<div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;}</div>
<div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160; </div>
<div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac01854508160a26c6d2fd8cb7e765e33"> 9444</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ac01854508160a26c6d2fd8cb7e765e33">vwaddu_wv_u32m2</a>(vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m2(op1,op2);</div>
<div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;}</div>
<div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;__rv32 vuint32m4_t vwaddu_wv_u32m4(vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m4(op1,op2);</div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;}</div>
<div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;__rv32 vuint32m8_t vwaddu_wv_u32m8(vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m8(op1,op2);</div>
<div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;}</div>
<div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160; </div>
<div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a43c85c56409a4d3d888c7a1c41a5f5b0"> 9480</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a43c85c56409a4d3d888c7a1c41a5f5b0">vwaddu_wx_u16m2</a>(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m2(op1,op2);</div>
<div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;}</div>
<div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;__rv32 vuint16m4_t vwaddu_wx_u16m4(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m4(op1,op2);</div>
<div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;}</div>
<div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;__rv32 vuint16m8_t vwaddu_wx_u16m8(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m8(op1,op2);</div>
<div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;}</div>
<div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160; </div>
<div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe45244f41b8de29fc6160be1acf1c16"> 9516</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#abe45244f41b8de29fc6160be1acf1c16">vwaddu_wx_u32m2</a>(vuint32m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m2(op1,op2);</div>
<div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;}</div>
<div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;__rv32 vuint32m4_t vwaddu_wx_u32m4(vuint32m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m4(op1,op2);</div>
<div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;}</div>
<div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;__rv32 vuint32m8_t vwaddu_wx_u32m8(vuint32m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m8(op1,op2);</div>
<div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;}</div>
<div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160; </div>
<div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a17593845df4cbefe1da78c30fe246b0e"> 9552</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a17593845df4cbefe1da78c30fe246b0e">vwsubu_wv_u16m2</a>(vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m2(op1,op2);</div>
<div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;}</div>
<div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;__rv32 vuint16m4_t vwsubu_wv_u16m4(vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m4(op1,op2);</div>
<div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;}</div>
<div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;__rv32 vuint16m8_t vwsubu_wv_u16m8(vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m8(op1,op2);</div>
<div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;}</div>
<div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160; </div>
<div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adac5c6408211a5844553600d93f97584"> 9588</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#adac5c6408211a5844553600d93f97584">vwsubu_wv_u32m2</a>(vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m2(op1,op2);</div>
<div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;}</div>
<div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;__rv32 vuint32m4_t vwsubu_wv_u32m4(vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m4(op1,op2);</div>
<div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;}</div>
<div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;__rv32 vuint32m8_t vwsubu_wv_u32m8(vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m8(op1,op2);</div>
<div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;}</div>
<div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160; </div>
<div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af8821f852b171c11b7afb00a762ff4a7"> 9624</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#af8821f852b171c11b7afb00a762ff4a7">vwsubu_wx_u16m2</a>(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m2(op1,op2);</div>
<div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;}</div>
<div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;__rv32 vuint16m4_t vwsubu_wx_u16m4(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m4(op1,op2);</div>
<div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;}</div>
<div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;__rv32 vuint16m8_t vwsubu_wx_u16m8(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m8(op1,op2);</div>
<div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;}</div>
<div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160; </div>
<div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab9c0ab6d31e1fb68cba151199cd3dc52"> 9660</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ab9c0ab6d31e1fb68cba151199cd3dc52">vwsubu_wx_u32m2</a>(vuint32m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m2(op1,op2);</div>
<div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;}</div>
<div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;__rv32 vuint32m4_t vwsubu_wx_u32m4(vuint32m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m4(op1,op2);</div>
<div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;}</div>
<div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;__rv32 vuint32m8_t vwsubu_wx_u32m8(vuint32m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m8(op1,op2);</div>
<div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;}</div>
<div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160; </div>
<div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa332660fe7289b5fbe1671a5133dd74"> 9696</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#afa332660fe7289b5fbe1671a5133dd74">vwadd_wv_i16m2</a>(vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m2(op1,op2);</div>
<div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;}</div>
<div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;__rv32 vint16m4_t vwadd_wv_i16m4(vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m4(op1,op2);</div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;}</div>
<div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;__rv32 vint16m8_t vwadd_wv_i16m8(vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m8(op1,op2);</div>
<div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;}</div>
<div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160; </div>
<div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0c9d5b9af9c41f72d016e16ed5fd545e"> 9732</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a0c9d5b9af9c41f72d016e16ed5fd545e">vwadd_wv_i32m2</a>(vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m2(op1,op2);</div>
<div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;}</div>
<div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;__rv32 vint32m4_t vwadd_wv_i32m4(vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m4(op1,op2);</div>
<div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;}</div>
<div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;__rv32 vint32m8_t vwadd_wv_i32m8(vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m8(op1,op2);</div>
<div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;}</div>
<div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160; </div>
<div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad9e3f135d3e447dbb09c270452ffd9e4"> 9768</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad9e3f135d3e447dbb09c270452ffd9e4">vwadd_wx_i16m2</a>(vint16m2_t op1, int8_t op2){</div>
<div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m2(op1,op2);</div>
<div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;}</div>
<div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;__rv32 vint16m4_t vwadd_wx_i16m4(vint16m4_t op1, int8_t op2){</div>
<div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m4(op1,op2);</div>
<div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;}</div>
<div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;__rv32 vint16m8_t vwadd_wx_i16m8(vint16m8_t op1, int8_t op2){</div>
<div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m8(op1,op2);</div>
<div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;}</div>
<div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160; </div>
<div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3e250b68d5637a33cc172164382c936"> 9804</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#af3e250b68d5637a33cc172164382c936">vwadd_wx_i32m2</a>(vint32m2_t op1, int16_t op2){</div>
<div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m2(op1,op2);</div>
<div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;}</div>
<div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;__rv32 vint32m4_t vwadd_wx_i32m4(vint32m4_t op1, int16_t op2){</div>
<div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m4(op1,op2);</div>
<div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;}</div>
<div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;__rv32 vint32m8_t vwadd_wx_i32m8(vint32m8_t op1, int16_t op2){</div>
<div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m8(op1,op2);</div>
<div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;}</div>
<div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160; </div>
<div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8a5ad51be271362b46bb9a0b87dd0b66"> 9840</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a8a5ad51be271362b46bb9a0b87dd0b66">vwsub_wv_i16m2</a>(vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m2(op1,op2);</div>
<div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;}</div>
<div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;__rv32 vint16m4_t vwsub_wv_i16m4(vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m4(op1,op2);</div>
<div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;}</div>
<div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;__rv32 vint16m8_t vwsub_wv_i16m8(vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m8(op1,op2);</div>
<div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;}</div>
<div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160; </div>
<div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae148c460b89c4e2fb2acefcd642bbd17"> 9876</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ae148c460b89c4e2fb2acefcd642bbd17">vwsub_wv_i32m2</a>(vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m2(op1,op2);</div>
<div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;}</div>
<div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;__rv32 vint32m4_t vwsub_wv_i32m4(vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m4(op1,op2);</div>
<div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;}</div>
<div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;__rv32 vint32m8_t vwsub_wv_i32m8(vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m8(op1,op2);</div>
<div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;}</div>
<div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160; </div>
<div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a562daa5e5666a5e51010b0448736f574"> 9912</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a562daa5e5666a5e51010b0448736f574">vwsub_wx_i16m2</a>(vint16m2_t op1, int8_t op2){</div>
<div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m2(op1,op2);</div>
<div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;}</div>
<div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;__rv32 vint16m4_t vwsub_wx_i16m4(vint16m4_t op1, int8_t op2){</div>
<div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m4(op1,op2);</div>
<div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;}</div>
<div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;__rv32 vint16m8_t vwsub_wx_i16m8(vint16m8_t op1, int8_t op2){</div>
<div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m8(op1,op2);</div>
<div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;}</div>
<div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160; </div>
<div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aed4a3e6ed1ad5ca668f6041cec5023c6"> 9948</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#aed4a3e6ed1ad5ca668f6041cec5023c6">vwsub_wx_i32m2</a>(vint32m2_t op1, int16_t op2){</div>
<div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m2(op1,op2);</div>
<div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;}</div>
<div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;__rv32 vint32m4_t vwsub_wx_i32m4(vint32m4_t op1, int16_t op2){</div>
<div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m4(op1,op2);</div>
<div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;}</div>
<div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;__rv32 vint32m8_t vwsub_wx_i32m8(vint32m8_t op1, int16_t op2){</div>
<div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m8(op1,op2);</div>
<div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;}</div>
<div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160; </div>
<div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad6a5586e42273dfbe56d3b8b656a701b"> 9988</a></span>&#160;<span class="comment"></span>__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ad6a5586e42273dfbe56d3b8b656a701b">vwaddu_vv_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;}</div>
<div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;__rv32 vuint16m4_t vwaddu_vv_u16m4_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;}</div>
<div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;__rv32 vuint16m8_t vwaddu_vv_u16m8_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;}</div>
<div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160; </div>
<div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae010321d587cd10371393d36d3149f50">10027</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ae010321d587cd10371393d36d3149f50">vwaddu_vv_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;}</div>
<div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;__rv32 vuint32m4_t vwaddu_vv_u32m4_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;}</div>
<div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;__rv32 vuint32m8_t vwaddu_vv_u32m8_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;}</div>
<div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160; </div>
<div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e7b4b059c0691fd1ee9ce1f85bb5f9e">10066</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a2e7b4b059c0691fd1ee9ce1f85bb5f9e">vwaddu_vx_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;}</div>
<div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;__rv32 vuint16m4_t vwaddu_vx_u16m4_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;}</div>
<div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;__rv32 vuint16m8_t vwaddu_vx_u16m8_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;}</div>
<div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160; </div>
<div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a320745f29f9ecc49daa803d9a8a3db68">10105</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a320745f29f9ecc49daa803d9a8a3db68">vwaddu_vx_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;}</div>
<div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;__rv32 vuint32m4_t vwaddu_vx_u32m4_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;}</div>
<div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;__rv32 vuint32m8_t vwaddu_vx_u32m8_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;}</div>
<div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160; </div>
<div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab868fb8ed9b9077a924460f50a3582d7">10144</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ab868fb8ed9b9077a924460f50a3582d7">vwsubu_vv_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;}</div>
<div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;__rv32 vuint16m4_t vwsubu_vv_u16m4_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;}</div>
<div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;__rv32 vuint16m8_t vwsubu_vv_u16m8_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;}</div>
<div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160; </div>
<div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e32ed123dcd2232e471a0772e847fee">10183</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a2e32ed123dcd2232e471a0772e847fee">vwsubu_vv_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;}</div>
<div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;__rv32 vuint32m4_t vwsubu_vv_u32m4_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;}</div>
<div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;__rv32 vuint32m8_t vwsubu_vv_u32m8_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;}</div>
<div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160; </div>
<div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5164a1944ac490fee63349ebaa859a3f">10222</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a5164a1944ac490fee63349ebaa859a3f">vwsubu_vx_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;}</div>
<div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;__rv32 vuint16m4_t vwsubu_vx_u16m4_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;}</div>
<div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;__rv32 vuint16m8_t vwsubu_vx_u16m8_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;}</div>
<div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160; </div>
<div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3f5341a76627aad9a4fad6dfdeaa2e53">10261</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a3f5341a76627aad9a4fad6dfdeaa2e53">vwsubu_vx_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;}</div>
<div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;__rv32 vuint32m4_t vwsubu_vx_u32m4_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;}</div>
<div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;__rv32 vuint32m8_t vwsubu_vx_u32m8_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;}</div>
<div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160; </div>
<div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad4e84f4e53f692fcf4f5e7dd89dd0233">10300</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad4e84f4e53f692fcf4f5e7dd89dd0233">vwadd_vv_i16m2_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;}</div>
<div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;__rv32 vint16m4_t vwadd_vv_i16m4_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;}</div>
<div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;__rv32 vint16m8_t vwadd_vv_i16m8_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;}</div>
<div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160; </div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac5ede3abe77bca3346d706bf7387d0b3">10339</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ac5ede3abe77bca3346d706bf7387d0b3">vwadd_vv_i32m2_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;}</div>
<div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;__rv32 vint32m4_t vwadd_vv_i32m4_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;}</div>
<div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;__rv32 vint32m8_t vwadd_vv_i32m8_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;}</div>
<div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160; </div>
<div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a335b3a7a64ceab4bbc17ad38bd909d30">10378</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a335b3a7a64ceab4bbc17ad38bd909d30">vwadd_vx_i16m2_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;}</div>
<div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;__rv32 vint16m4_t vwadd_vx_i16m4_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;}</div>
<div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;__rv32 vint16m8_t vwadd_vx_i16m8_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;}</div>
<div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160; </div>
<div class="line"><a name="l10417"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53687807a6a79bcd1c934a486fa718ed">10417</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a53687807a6a79bcd1c934a486fa718ed">vwadd_vx_i32m2_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;}</div>
<div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;__rv32 vint32m4_t vwadd_vx_i32m4_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;}</div>
<div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;__rv32 vint32m8_t vwadd_vx_i32m8_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;}</div>
<div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160; </div>
<div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad0d8a6825ab2028c99ad897dba70145e">10456</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad0d8a6825ab2028c99ad897dba70145e">vwsub_vv_i16m2_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;}</div>
<div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;__rv32 vint16m4_t vwsub_vv_i16m4_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;}</div>
<div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;__rv32 vint16m8_t vwsub_vv_i16m8_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;}</div>
<div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160; </div>
<div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab3372c442cbc2a20ff567e4bfad9a070">10495</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ab3372c442cbc2a20ff567e4bfad9a070">vwsub_vv_i32m2_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;}</div>
<div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;__rv32 vint32m4_t vwsub_vv_i32m4_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;}</div>
<div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;__rv32 vint32m8_t vwsub_vv_i32m8_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;}</div>
<div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160; </div>
<div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa9e6141ff4c26ac7352383c9196a6ae0">10534</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#aa9e6141ff4c26ac7352383c9196a6ae0">vwsub_vx_i16m2_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;}</div>
<div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;__rv32 vint16m4_t vwsub_vx_i16m4_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;}</div>
<div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;__rv32 vint16m8_t vwsub_vx_i16m8_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;}</div>
<div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160; </div>
<div class="line"><a name="l10573"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a19d416f6bcd0b38205f4b3fbd0554d9b">10573</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a19d416f6bcd0b38205f4b3fbd0554d9b">vwsub_vx_i32m2_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;}</div>
<div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;__rv32 vint32m4_t vwsub_vx_i32m4_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;}</div>
<div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;__rv32 vint32m8_t vwsub_vx_i32m8_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;}</div>
<div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160; </div>
<div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f5b9509d0f99b715f6132c4ffb6ca53">10612</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a8f5b9509d0f99b715f6132c4ffb6ca53">vwaddu_wv_u16m2_m</a>(vmask_t mask, vuint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;}</div>
<div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;__rv32 vuint16m4_t vwaddu_wv_u16m4_m(vmask_t mask, vuint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;}</div>
<div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;__rv32 vuint16m8_t vwaddu_wv_u16m8_m(vmask_t mask, vuint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;}</div>
<div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160; </div>
<div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af0cd8811a67dbe1c47634e60c316046e">10651</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#af0cd8811a67dbe1c47634e60c316046e">vwaddu_wv_u32m2_m</a>(vmask_t mask, vuint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;}</div>
<div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;__rv32 vuint32m4_t vwaddu_wv_u32m4_m(vmask_t mask, vuint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;}</div>
<div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;__rv32 vuint32m8_t vwaddu_wv_u32m8_m(vmask_t mask, vuint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;}</div>
<div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160; </div>
<div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9348ede97bfbf959c625fd82275e025f">10690</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a9348ede97bfbf959c625fd82275e025f">vwaddu_wx_u16m2_m</a>(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;}</div>
<div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;__rv32 vuint16m4_t vwaddu_wx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;}</div>
<div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;__rv32 vuint16m8_t vwaddu_wx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;}</div>
<div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160; </div>
<div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#accd9546c73295fc4a45290eec5338bff">10729</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#accd9546c73295fc4a45290eec5338bff">vwaddu_wx_u32m2_m</a>(vmask_t mask, vuint32m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;}</div>
<div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;__rv32 vuint32m4_t vwaddu_wx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;}</div>
<div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;__rv32 vuint32m8_t vwaddu_wx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwaddu_wx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;}</div>
<div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160; </div>
<div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca46519430f8ac029a84dd2003b185ad">10768</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#aca46519430f8ac029a84dd2003b185ad">vwsubu_wv_u16m2_m</a>(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;}</div>
<div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;__rv32 vuint16m4_t vwsubu_wv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;}</div>
<div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;__rv32 vuint16m8_t vwsubu_wv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;}</div>
<div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160; </div>
<div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0fd06adedc07e7061c056a3da8032236">10807</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a0fd06adedc07e7061c056a3da8032236">vwsubu_wv_u32m2_m</a>(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;}</div>
<div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;__rv32 vuint32m4_t vwsubu_wv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;}</div>
<div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;__rv32 vuint32m8_t vwsubu_wv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;}</div>
<div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160; </div>
<div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad9a48ddbcbf2dca8e186e09c4803a1f0">10846</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ad9a48ddbcbf2dca8e186e09c4803a1f0">vwsubu_wx_u16m2_m</a>(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;}</div>
<div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;__rv32 vuint16m4_t vwsubu_wx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;}</div>
<div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;__rv32 vuint16m8_t vwsubu_wx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;}</div>
<div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160; </div>
<div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a94fb68849efc19bf1703e1cc3a7678cc">10885</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a94fb68849efc19bf1703e1cc3a7678cc">vwsubu_wx_u32m2_m</a>(vmask_t mask, vuint32m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;}</div>
<div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;__rv32 vuint32m4_t vwsubu_wx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;}</div>
<div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;__rv32 vuint32m8_t vwsubu_wx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsubu_wx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;}</div>
<div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160; </div>
<div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a69b434883d08483b82609698901c7b50">10924</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a69b434883d08483b82609698901c7b50">vwadd_wv_i16m2_m</a>(vmask_t mask, vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;}</div>
<div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;__rv32 vint16m4_t vwadd_wv_i16m4_m(vmask_t mask, vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;}</div>
<div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;__rv32 vint16m8_t vwadd_wv_i16m8_m(vmask_t mask, vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;}</div>
<div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160; </div>
<div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4a5be44a965fd238de0704e4aa4ad0d6">10963</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a4a5be44a965fd238de0704e4aa4ad0d6">vwadd_wv_i32m2_m</a>(vmask_t mask, vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;}</div>
<div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;__rv32 vint32m4_t vwadd_wv_i32m4_m(vmask_t mask, vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;}</div>
<div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;__rv32 vint32m8_t vwadd_wv_i32m8_m(vmask_t mask, vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;}</div>
<div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160; </div>
<div class="line"><a name="l11002"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac287c1e8f15607a83bd4846f0bbc9a49">11002</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ac287c1e8f15607a83bd4846f0bbc9a49">vwadd_wx_i16m2_m</a>(vmask_t mask, vint16m2_t op1, int8_t op2){</div>
<div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;}</div>
<div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;__rv32 vint16m4_t vwadd_wx_i16m4_m(vmask_t mask, vint16m4_t op1, int8_t op2){</div>
<div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;}</div>
<div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;__rv32 vint16m8_t vwadd_wx_i16m8_m(vmask_t mask, vint16m8_t op1, int8_t op2){</div>
<div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;}</div>
<div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160; </div>
<div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afeaddd905b37660a48f950eff86c0daf">11041</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#afeaddd905b37660a48f950eff86c0daf">vwadd_wx_i32m2_m</a>(vmask_t mask, vint32m2_t op1, int16_t op2){</div>
<div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;}</div>
<div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;__rv32 vint32m4_t vwadd_wx_i32m4_m(vmask_t mask, vint32m4_t op1, int16_t op2){</div>
<div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;}</div>
<div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;__rv32 vint32m8_t vwadd_wx_i32m8_m(vmask_t mask, vint32m8_t op1, int16_t op2){</div>
<div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwadd_wx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;}</div>
<div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160; </div>
<div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af5eeff62cd817f96435cefdfeb9a8b8f">11080</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#af5eeff62cd817f96435cefdfeb9a8b8f">vwsub_wv_i16m2_m</a>(vmask_t mask, vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;}</div>
<div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;__rv32 vint16m4_t vwsub_wv_i16m4_m(vmask_t mask, vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;}</div>
<div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;__rv32 vint16m8_t vwsub_wv_i16m8_m(vmask_t mask, vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;}</div>
<div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160; </div>
<div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a43dabed9c43bcb81490448e96c5e2b28">11119</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a43dabed9c43bcb81490448e96c5e2b28">vwsub_wv_i32m2_m</a>(vmask_t mask, vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;}</div>
<div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;__rv32 vint32m4_t vwsub_wv_i32m4_m(vmask_t mask, vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;}</div>
<div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;__rv32 vint32m8_t vwsub_wv_i32m8_m(vmask_t mask, vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;}</div>
<div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160; </div>
<div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad7611adf70e3f7be743d517b83d63c24">11158</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad7611adf70e3f7be743d517b83d63c24">vwsub_wx_i16m2_m</a>(vmask_t mask, vint16m2_t op1, int8_t op2){</div>
<div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;}</div>
<div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;__rv32 vint16m4_t vwsub_wx_i16m4_m(vmask_t mask, vint16m4_t op1, int8_t op2){</div>
<div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;}</div>
<div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;__rv32 vint16m8_t vwsub_wx_i16m8_m(vmask_t mask, vint16m8_t op1, int8_t op2){</div>
<div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;}</div>
<div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160; </div>
<div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe4ba0ead616813d5bb01ce7bacf4a55">11197</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#abe4ba0ead616813d5bb01ce7bacf4a55">vwsub_wx_i32m2_m</a>(vmask_t mask, vint32m2_t op1, int16_t op2){</div>
<div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;}</div>
<div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;__rv32 vint32m4_t vwsub_wx_i32m4_m(vmask_t mask, vint32m4_t op1, int16_t op2){</div>
<div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;}</div>
<div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;__rv32 vint32m8_t vwsub_wx_i32m8_m(vmask_t mask, vint32m8_t op1, int16_t op2){</div>
<div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwsub_wx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;}</div>
<div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160; </div>
<div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="comment">/*******Vector Integer Add-with-Carry/Subtract-with-Borrow Functions*******/</span></div>
<div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160; </div>
<div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a70a8467ac31f013080ff82933071c585">11244</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a70a8467ac31f013080ff82933071c585">vadc_vvm_i8m1</a>(vint8m1_t op1, vint8m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i8m1(op1,op2,carryin);</div>
<div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;}</div>
<div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;__rv32 vint8m2_t vadc_vvm_i8m2(vint8m2_t op1, vint8m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i8m2(op1,op2,carryin);</div>
<div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;}</div>
<div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;__rv32 vint8m4_t vadc_vvm_i8m4(vint8m4_t op1, vint8m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i8m4(op1,op2,carryin);</div>
<div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;}</div>
<div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;__rv32 vint8m8_t vadc_vvm_i8m8(vint8m8_t op1, vint8m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i8m8(op1,op2,carryin);</div>
<div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;}</div>
<div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160; </div>
<div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afab5bfe2920625bb7dd8a47bc3eba1b6">11292</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#afab5bfe2920625bb7dd8a47bc3eba1b6">vadc_vvm_i16m1</a>(vint16m1_t op1, vint16m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i16m1(op1,op2,carryin);</div>
<div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;}</div>
<div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;__rv32 vint16m2_t vadc_vvm_i16m2(vint16m2_t op1, vint16m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i16m2(op1,op2,carryin);</div>
<div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;}</div>
<div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;__rv32 vint16m4_t vadc_vvm_i16m4(vint16m4_t op1, vint16m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i16m4(op1,op2,carryin);</div>
<div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;}</div>
<div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;__rv32 vint16m8_t vadc_vvm_i16m8(vint16m8_t op1, vint16m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i16m8(op1,op2,carryin);</div>
<div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;}</div>
<div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160; </div>
<div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad12ed1e0dc45caaef193d7f31636d7d5">11340</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ad12ed1e0dc45caaef193d7f31636d7d5">vadc_vvm_i32m1</a>(vint32m1_t op1, vint32m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i32m1(op1,op2,carryin);</div>
<div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;}</div>
<div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;__rv32 vint32m2_t vadc_vvm_i32m2(vint32m2_t op1, vint32m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i32m2(op1,op2,carryin);</div>
<div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;}</div>
<div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;__rv32 vint32m4_t vadc_vvm_i32m4(vint32m4_t op1, vint32m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i32m4(op1,op2,carryin);</div>
<div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;}</div>
<div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;__rv32 vint32m8_t vadc_vvm_i32m8(vint32m8_t op1, vint32m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_i32m8(op1,op2,carryin);</div>
<div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;}</div>
<div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160; </div>
<div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae52616b18e254e41d0075c7cbec58059">11388</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae52616b18e254e41d0075c7cbec58059">vadc_vvm_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u8m1(op1,op2,carryin);</div>
<div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;}</div>
<div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;__rv32 vuint8m2_t vadc_vvm_u8m2(vuint8m2_t op1, vuint8m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u8m2(op1,op2,carryin);</div>
<div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;}</div>
<div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;__rv32 vuint8m4_t vadc_vvm_u8m4(vuint8m4_t op1, vuint8m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u8m4(op1,op2,carryin);</div>
<div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;}</div>
<div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;__rv32 vuint8m8_t vadc_vvm_u8m8(vuint8m8_t op1, vuint8m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u8m8(op1,op2,carryin);</div>
<div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;}</div>
<div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160; </div>
<div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afb4d9164824313a78c99da141a4ad844">11436</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#afb4d9164824313a78c99da141a4ad844">vadc_vvm_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u16m1(op1,op2,carryin);</div>
<div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;}</div>
<div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;__rv32 vuint16m2_t vadc_vvm_u16m2(vuint16m2_t op1, vuint16m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u16m2(op1,op2,carryin);</div>
<div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;}</div>
<div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;__rv32 vuint16m4_t vadc_vvm_u16m4(vuint16m4_t op1, vuint16m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u16m4(op1,op2,carryin);</div>
<div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;}</div>
<div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;__rv32 vuint16m8_t vadc_vvm_u16m8(vuint16m8_t op1, vuint16m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u16m8(op1,op2,carryin);</div>
<div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;}</div>
<div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160; </div>
<div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a51dc5241d204ce4597362e79cf18a701">11484</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a51dc5241d204ce4597362e79cf18a701">vadc_vvm_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u32m1(op1,op2,carryin);</div>
<div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;}</div>
<div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;__rv32 vuint32m2_t vadc_vvm_u32m2(vuint32m2_t op1, vuint32m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u32m2(op1,op2,carryin);</div>
<div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;}</div>
<div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;__rv32 vuint32m4_t vadc_vvm_u32m4(vuint32m4_t op1, vuint32m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u32m4(op1,op2,carryin);</div>
<div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;}</div>
<div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;__rv32 vuint32m8_t vadc_vvm_u32m8(vuint32m8_t op1, vuint32m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vvm_u32m8(op1,op2,carryin);</div>
<div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;}</div>
<div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160; </div>
<div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a395688c0790e75969df35475a71d7da1">11532</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a395688c0790e75969df35475a71d7da1">vadc_vxm_i8m1</a>(vint8m1_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i8m1(op1,op2,carryin);</div>
<div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;}</div>
<div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;__rv32 vint8m2_t vadc_vxm_i8m2(vint8m2_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i8m2(op1,op2,carryin);</div>
<div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;}</div>
<div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;__rv32 vint8m4_t vadc_vxm_i8m4(vint8m4_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i8m4(op1,op2,carryin);</div>
<div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;}</div>
<div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;__rv32 vint8m8_t vadc_vxm_i8m8(vint8m8_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i8m8(op1,op2,carryin);</div>
<div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;}</div>
<div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160; </div>
<div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a195d21272486347c239c3ec04648319b">11580</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a195d21272486347c239c3ec04648319b">vadc_vxm_i16m1</a>(vint16m1_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i16m1(op1,op2,carryin);</div>
<div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;}</div>
<div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;__rv32 vint16m2_t vadc_vxm_i16m2(vint16m2_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i16m2(op1,op2,carryin);</div>
<div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;}</div>
<div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;__rv32 vint16m4_t vadc_vxm_i16m4(vint16m4_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i16m4(op1,op2,carryin);</div>
<div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;}</div>
<div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;__rv32 vint16m8_t vadc_vxm_i16m8(vint16m8_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i16m8(op1,op2,carryin);</div>
<div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;}</div>
<div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160; </div>
<div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a59301b8b3d7ce509db7dba77d6492dd7">11628</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a59301b8b3d7ce509db7dba77d6492dd7">vadc_vxm_i32m1</a>(vint32m1_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i32m1(op1,op2,carryin);</div>
<div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;}</div>
<div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;__rv32 vint32m2_t vadc_vxm_i32m2(vint32m2_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i32m2(op1,op2,carryin);</div>
<div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;}</div>
<div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;__rv32 vint32m4_t vadc_vxm_i32m4(vint32m4_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i32m4(op1,op2,carryin);</div>
<div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;}</div>
<div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;__rv32 vint32m8_t vadc_vxm_i32m8(vint32m8_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_i32m8(op1,op2,carryin);</div>
<div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;}</div>
<div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160; </div>
<div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a32a09edc5506c3d898b40821635aa74b">11676</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a32a09edc5506c3d898b40821635aa74b">vadc_vxm_u8m1</a>(vuint8m1_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u8m1(op1,op2,carryin);</div>
<div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;}</div>
<div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;__rv32 vuint8m2_t vadc_vxm_u8m2(vuint8m2_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u8m2(op1,op2,carryin);</div>
<div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;}</div>
<div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;__rv32 vuint8m4_t vadc_vxm_u8m4(vuint8m4_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u8m4(op1,op2,carryin);</div>
<div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;}</div>
<div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;__rv32 vuint8m8_t vadc_vxm_u8m8(vuint8m8_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u8m8(op1,op2,carryin);</div>
<div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;}</div>
<div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160; </div>
<div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4a788c16c2f1c49c2def344b6faac4d4">11724</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a4a788c16c2f1c49c2def344b6faac4d4">vadc_vxm_u16m1</a>(vuint16m1_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u16m1(op1,op2,carryin);</div>
<div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;}</div>
<div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;__rv32 vuint16m2_t vadc_vxm_u16m2(vuint16m2_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u16m2(op1,op2,carryin);</div>
<div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;}</div>
<div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;__rv32 vuint16m4_t vadc_vxm_u16m4(vuint16m4_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u16m4(op1,op2,carryin);</div>
<div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;}</div>
<div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;__rv32 vuint16m8_t vadc_vxm_u16m8(vuint16m8_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u16m8(op1,op2,carryin);</div>
<div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;}</div>
<div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160; </div>
<div class="line"><a name="l11772"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a24ba79b75757ef80182c429f69f5568b">11772</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a24ba79b75757ef80182c429f69f5568b">vadc_vxm_u32m1</a>(vuint32m1_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u32m1(op1,op2,carryin);</div>
<div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;}</div>
<div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;__rv32 vuint32m2_t vadc_vxm_u32m2(vuint32m2_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u32m2(op1,op2,carryin);</div>
<div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;}</div>
<div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;__rv32 vuint32m4_t vadc_vxm_u32m4(vuint32m4_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u32m4(op1,op2,carryin);</div>
<div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;}</div>
<div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;__rv32 vuint32m8_t vadc_vxm_u32m8(vuint32m8_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vadc_vxm_u32m8(op1,op2,carryin);</div>
<div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;}</div>
<div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160; </div>
<div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define vadc_vim_i8m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a308ee02ea9a31e46b93e9ca92ff4f03e">11821</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i8m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define vadc_vim_i8m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i8m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define vadc_vim_i8m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i8m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor">#define vadc_vim_i8m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i8m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160; </div>
<div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="preprocessor">#define vadc_vim_i16m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e3be7adcc3660943ef8c93bcf55b539">11877</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i16m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;<span class="preprocessor">#define vadc_vim_i16m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i16m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="preprocessor">#define vadc_vim_i16m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i16m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define vadc_vim_i16m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i16m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160; </div>
<div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define vadc_vim_i32m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a17cdd6e72688ef22b982c6d68f513710">11933</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i32m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="preprocessor">#define vadc_vim_i32m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i32m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define vadc_vim_i32m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i32m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor">#define vadc_vim_i32m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_i32m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160; </div>
<div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define vadc_vim_u8m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9fa5b548db0ec99fb44caf855466f564">11989</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u8m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define vadc_vim_u8m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u8m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define vadc_vim_u8m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u8m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define vadc_vim_u8m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="preprocessor">        vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u8m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160; </div>
<div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define vadc_vim_u16m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8c945a58ff489ce2eb501243148cc803">12045</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u16m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define vadc_vim_u16m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u16m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define vadc_vim_u16m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u16m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="preprocessor">#define vadc_vim_u16m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="preprocessor">        vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u16m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160; </div>
<div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define vadc_vim_u32m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12101"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2f132b225afba22ef20e1bbf40d8f797">12101</a></span>&#160;<span class="preprocessor">        vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u32m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="preprocessor">#define vadc_vim_u32m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">        vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u32m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="preprocessor">#define vadc_vim_u32m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="preprocessor">        vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u32m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define vadc_vim_u32m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">        vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vadc_vim_u32m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160; </div>
<div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160; </div>
<div class="line"><a name="l12157"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a821def19350ecf7bfb4176b0366ef665">12157</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a821def19350ecf7bfb4176b0366ef665">vmadc_vvm_i8m1</a>(vint8m1_t op1, vint8m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i8m1(op1,op2,carryin);</div>
<div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;}</div>
<div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;__rv32 vmask_t vmadc_vvm_i8m2(vint8m2_t op1, vint8m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i8m2(op1,op2,carryin);</div>
<div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;}</div>
<div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;__rv32 vmask_t vmadc_vvm_i8m4(vint8m4_t op1, vint8m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i8m4(op1,op2,carryin);</div>
<div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;}</div>
<div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;__rv32 vmask_t vmadc_vvm_i8m8(vint8m8_t op1, vint8m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i8m8(op1,op2,carryin);</div>
<div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;}</div>
<div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160; </div>
<div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4761b1f097a1a2e412745280be96e6fd">12205</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a4761b1f097a1a2e412745280be96e6fd">vmadc_vvm_i16m1</a>(vint16m1_t op1, vint16m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i16m1(op1,op2,carryin);</div>
<div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;}</div>
<div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;__rv32 vmask_t vmadc_vvm_i16m2(vint16m2_t op1, vint16m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i16m2(op1,op2,carryin);</div>
<div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;}</div>
<div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;__rv32 vmask_t vmadc_vvm_i16m4(vint16m4_t op1, vint16m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i16m4(op1,op2,carryin);</div>
<div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;}</div>
<div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;__rv32 vmask_t vmadc_vvm_i16m8(vint16m8_t op1, vint16m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i16m8(op1,op2,carryin);</div>
<div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;}</div>
<div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160; </div>
<div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abca99e621e72234899b6330d60e0f364">12253</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abca99e621e72234899b6330d60e0f364">vmadc_vvm_i32m1</a>(vint32m1_t op1, vint32m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i32m1(op1,op2,carryin);</div>
<div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;}</div>
<div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;__rv32 vmask_t vmadc_vvm_i32m2(vint32m2_t op1, vint32m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i32m2(op1,op2,carryin);</div>
<div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;}</div>
<div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;__rv32 vmask_t vmadc_vvm_i32m4(vint32m4_t op1, vint32m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i32m4(op1,op2,carryin);</div>
<div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;}</div>
<div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;__rv32 vmask_t vmadc_vvm_i32m8(vint32m8_t op1, vint32m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_i32m8(op1,op2,carryin);</div>
<div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;}</div>
<div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160; </div>
<div class="line"><a name="l12301"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7e4c4dde31374259a5230af01ee3387f">12301</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7e4c4dde31374259a5230af01ee3387f">vmadc_vvm_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u8m1(op1,op2,carryin);</div>
<div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;}</div>
<div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;__rv32 vmask_t vmadc_vvm_u8m2(vuint8m2_t op1, vuint8m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u8m2(op1,op2,carryin);</div>
<div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;}</div>
<div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;__rv32 vmask_t vmadc_vvm_u8m4(vuint8m4_t op1, vuint8m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u8m4(op1,op2,carryin);</div>
<div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;}</div>
<div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;__rv32 vmask_t vmadc_vvm_u8m8(vuint8m8_t op1, vuint8m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u8m8(op1,op2,carryin);</div>
<div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;}</div>
<div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160; </div>
<div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7cf4952769a8a0a3cc66dc9db009c024">12349</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7cf4952769a8a0a3cc66dc9db009c024">vmadc_vvm_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u16m1(op1,op2,carryin);</div>
<div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;}</div>
<div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;__rv32 vmask_t vmadc_vvm_u16m2(vuint16m2_t op1, vuint16m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u16m2(op1,op2,carryin);</div>
<div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;}</div>
<div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;__rv32 vmask_t vmadc_vvm_u16m4(vuint16m4_t op1, vuint16m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u16m4(op1,op2,carryin);</div>
<div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;}</div>
<div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;__rv32 vmask_t vmadc_vvm_u16m8(vuint16m8_t op1, vuint16m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u16m8(op1,op2,carryin);</div>
<div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;}</div>
<div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160; </div>
<div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac7ef6f217f7d0d7915f0d3a12fb717f1">12397</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac7ef6f217f7d0d7915f0d3a12fb717f1">vmadc_vvm_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u32m1(op1,op2,carryin);</div>
<div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;}</div>
<div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;__rv32 vmask_t vmadc_vvm_u32m2(vuint32m2_t op1, vuint32m2_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u32m2(op1,op2,carryin);</div>
<div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;}</div>
<div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;__rv32 vmask_t vmadc_vvm_u32m4(vuint32m4_t op1, vuint32m4_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u32m4(op1,op2,carryin);</div>
<div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;}</div>
<div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;__rv32 vmask_t vmadc_vvm_u32m8(vuint32m8_t op1, vuint32m8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vvm_u32m8(op1,op2,carryin);</div>
<div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;}</div>
<div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160; </div>
<div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af1f8275d32dad78f1b81c601ce70a434">12445</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#af1f8275d32dad78f1b81c601ce70a434">vmadc_vxm_i8m1</a>(vint8m1_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i8m1(op1,op2,carryin);</div>
<div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;}</div>
<div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;__rv32 vmask_t vmadc_vxm_i8m2(vint8m2_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i8m2(op1,op2,carryin);</div>
<div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;}</div>
<div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;__rv32 vmask_t vmadc_vxm_i8m4(vint8m4_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i8m4(op1,op2,carryin);</div>
<div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;}</div>
<div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;__rv32 vmask_t vmadc_vxm_i8m8(vint8m8_t op1, int8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i8m8(op1,op2,carryin);</div>
<div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;}</div>
<div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160; </div>
<div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af73670afd6285b010b06b54b1fef15fd">12493</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#af73670afd6285b010b06b54b1fef15fd">vmadc_vxm_i16m1</a>(vint16m1_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i16m1(op1,op2,carryin);</div>
<div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;}</div>
<div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;__rv32 vmask_t vmadc_vxm_i16m2(vint16m2_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i16m2(op1,op2,carryin);</div>
<div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;}</div>
<div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;__rv32 vmask_t vmadc_vxm_i16m4(vint16m4_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i16m4(op1,op2,carryin);</div>
<div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;}</div>
<div class="line"><a name="l12502"></a><span class="lineno">12502</span>&#160;__rv32 vmask_t vmadc_vxm_i16m8(vint16m8_t op1, int16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i16m8(op1,op2,carryin);</div>
<div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;}</div>
<div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160; </div>
<div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a27e997e8ed3f075cf98781ffc9e3af55">12541</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a27e997e8ed3f075cf98781ffc9e3af55">vmadc_vxm_i32m1</a>(vint32m1_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i32m1(op1,op2,carryin);</div>
<div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;}</div>
<div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;__rv32 vmask_t vmadc_vxm_i32m2(vint32m2_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i32m2(op1,op2,carryin);</div>
<div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;}</div>
<div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;__rv32 vmask_t vmadc_vxm_i32m4(vint32m4_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i32m4(op1,op2,carryin);</div>
<div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;}</div>
<div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;__rv32 vmask_t vmadc_vxm_i32m8(vint32m8_t op1, int32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_i32m8(op1,op2,carryin);</div>
<div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;}</div>
<div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160; </div>
<div class="line"><a name="l12589"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1e6c047559ec4b0710d8fbf3867ec6f1">12589</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1e6c047559ec4b0710d8fbf3867ec6f1">vmadc_vxm_u8m1</a>(vuint8m1_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u8m1(op1,op2,carryin);</div>
<div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;}</div>
<div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;__rv32 vmask_t vmadc_vxm_u8m2(vuint8m2_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u8m2(op1,op2,carryin);</div>
<div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;}</div>
<div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;__rv32 vmask_t vmadc_vxm_u8m4(vuint8m4_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u8m4(op1,op2,carryin);</div>
<div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;}</div>
<div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;__rv32 vmask_t vmadc_vxm_u8m8(vuint8m8_t op1, uint8_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u8m8(op1,op2,carryin);</div>
<div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;}</div>
<div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160; </div>
<div class="line"><a name="l12637"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ade294b2f75ef9a312f5adbc67744d957">12637</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ade294b2f75ef9a312f5adbc67744d957">vmadc_vxm_u16m1</a>(vuint16m1_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u16m1(op1,op2,carryin);</div>
<div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;}</div>
<div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;__rv32 vmask_t vmadc_vxm_u16m2(vuint16m2_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u16m2(op1,op2,carryin);</div>
<div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;}</div>
<div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;__rv32 vmask_t vmadc_vxm_u16m4(vuint16m4_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u16m4(op1,op2,carryin);</div>
<div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;}</div>
<div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;__rv32 vmask_t vmadc_vxm_u16m8(vuint16m8_t op1, uint16_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u16m8(op1,op2,carryin);</div>
<div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;}</div>
<div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160; </div>
<div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aba7faee345b389e80e91609a1778aa94">12685</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aba7faee345b389e80e91609a1778aa94">vmadc_vxm_u32m1</a>(vuint32m1_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u32m1(op1,op2,carryin);</div>
<div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;}</div>
<div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;__rv32 vmask_t vmadc_vxm_u32m2(vuint32m2_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u32m2(op1,op2,carryin);</div>
<div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;}</div>
<div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;__rv32 vmask_t vmadc_vxm_u32m4(vuint32m4_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u32m4(op1,op2,carryin);</div>
<div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;}</div>
<div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;__rv32 vmask_t vmadc_vxm_u32m8(vuint32m8_t op1, uint32_t op2, vmask_t carryin){</div>
<div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vxm_u32m8(op1,op2,carryin);</div>
<div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;}</div>
<div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160; </div>
<div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define vmadc_vim_i8m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a71bda1c34c34d45caa8cdf32a3394873">12734</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i8m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">#define vmadc_vim_i8m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i8m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define vmadc_vim_i8m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i8m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define vmadc_vim_i8m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i8m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160; </div>
<div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;<span class="preprocessor">#define vmadc_vim_i16m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad07d51736209255be7d901e264700782">12790</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i16m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define vmadc_vim_i16m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i16m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12797"></a><span class="lineno">12797</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="preprocessor">#define vmadc_vim_i16m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i16m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define vmadc_vim_i16m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i16m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160; </div>
<div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="preprocessor">#define vmadc_vim_i32m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a850104757833fbd24133b937dedde5cd">12846</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i32m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="preprocessor">#define vmadc_vim_i32m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i32m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="preprocessor">#define vmadc_vim_i32m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i32m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="preprocessor">#define vmadc_vim_i32m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_i32m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160; </div>
<div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define vmadc_vim_u8m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12902"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3c080c65bff26b20b6084d9cde426f9d">12902</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u8m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define vmadc_vim_u8m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u8m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="preprocessor">#define vmadc_vim_u8m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u8m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define vmadc_vim_u8m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u8m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160; </div>
<div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="preprocessor">#define vmadc_vim_u16m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12958"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c38da621647207b5eeb1841007dbf79">12958</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u16m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="preprocessor">#define vmadc_vim_u16m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u16m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="preprocessor">#define vmadc_vim_u16m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u16m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;<span class="preprocessor">#define vmadc_vim_u16m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u16m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160; </div>
<div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;<span class="preprocessor">#define vmadc_vim_u32m1(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adf66586de2c132a20bf77c9205a50153">13014</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u32m1(op1,op2,carryin);\</span></div>
<div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13018"></a><span class="lineno">13018</span>&#160;<span class="preprocessor">#define vmadc_vim_u32m2(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u32m2(op1,op2,carryin);\</span></div>
<div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;<span class="preprocessor">#define vmadc_vim_u32m4(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l13024"></a><span class="lineno">13024</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u32m4(op1,op2,carryin);\</span></div>
<div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define vmadc_vim_u32m8(op1,op2,carryin) __extension__({\</span></div>
<div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vim_u32m8(op1,op2,carryin);\</span></div>
<div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160; </div>
<div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a35fa50e6c84365f343141748c1ab0ddd">13064</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a35fa50e6c84365f343141748c1ab0ddd">vmadc_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l13065"></a><span class="lineno">13065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;}</div>
<div class="line"><a name="l13067"></a><span class="lineno">13067</span>&#160;__rv32 vmask_t vmadc_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;}</div>
<div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;__rv32 vmask_t vmadc_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;}</div>
<div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;__rv32 vmask_t vmadc_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;}</div>
<div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160; </div>
<div class="line"><a name="l13108"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee117b48017f6bb70088282538425adf">13108</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aee117b48017f6bb70088282538425adf">vmadc_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;}</div>
<div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;__rv32 vmask_t vmadc_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l13113"></a><span class="lineno">13113</span>&#160;}</div>
<div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;__rv32 vmask_t vmadc_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;}</div>
<div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;__rv32 vmask_t vmadc_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;}</div>
<div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160; </div>
<div class="line"><a name="l13152"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78925e9f1fba2c13d21c39328ae7481b">13152</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a78925e9f1fba2c13d21c39328ae7481b">vmadc_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;}</div>
<div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;__rv32 vmask_t vmadc_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;}</div>
<div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;__rv32 vmask_t vmadc_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;}</div>
<div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;__rv32 vmask_t vmadc_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;}</div>
<div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160; </div>
<div class="line"><a name="l13196"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa3e64de4f895096d770a088eaeb51712">13196</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa3e64de4f895096d770a088eaeb51712">vmadc_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;}</div>
<div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;__rv32 vmask_t vmadc_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;}</div>
<div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;__rv32 vmask_t vmadc_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;}</div>
<div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;__rv32 vmask_t vmadc_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;}</div>
<div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160; </div>
<div class="line"><a name="l13240"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6c24f273af83eb9d3cb2dc8b4d699e9">13240</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac6c24f273af83eb9d3cb2dc8b4d699e9">vmadc_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;}</div>
<div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;__rv32 vmask_t vmadc_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;}</div>
<div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;__rv32 vmask_t vmadc_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;}</div>
<div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;__rv32 vmask_t vmadc_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;}</div>
<div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160; </div>
<div class="line"><a name="l13284"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab3f5f514068dfefeac5f20d8e0390cfd">13284</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ab3f5f514068dfefeac5f20d8e0390cfd">vmadc_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l13285"></a><span class="lineno">13285</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;}</div>
<div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160;__rv32 vmask_t vmadc_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;}</div>
<div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;__rv32 vmask_t vmadc_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;}</div>
<div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;__rv32 vmask_t vmadc_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;}</div>
<div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160; </div>
<div class="line"><a name="l13328"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5d03f41344baa3d1688f0d145bdec486">13328</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5d03f41344baa3d1688f0d145bdec486">vmadc_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;}</div>
<div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;__rv32 vmask_t vmadc_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l13332"></a><span class="lineno">13332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;}</div>
<div class="line"><a name="l13334"></a><span class="lineno">13334</span>&#160;__rv32 vmask_t vmadc_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;}</div>
<div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;__rv32 vmask_t vmadc_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;}</div>
<div class="line"><a name="l13340"></a><span class="lineno">13340</span>&#160; </div>
<div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0afc1643e7bad4bae75b7ad6e2962102">13372</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0afc1643e7bad4bae75b7ad6e2962102">vmadc_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l13374"></a><span class="lineno">13374</span>&#160;}</div>
<div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;__rv32 vmask_t vmadc_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;}</div>
<div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;__rv32 vmask_t vmadc_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;}</div>
<div class="line"><a name="l13381"></a><span class="lineno">13381</span>&#160;__rv32 vmask_t vmadc_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;}</div>
<div class="line"><a name="l13384"></a><span class="lineno">13384</span>&#160; </div>
<div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a22299dc5033774b51487400d3d115c95">13416</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a22299dc5033774b51487400d3d115c95">vmadc_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l13417"></a><span class="lineno">13417</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;}</div>
<div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;__rv32 vmask_t vmadc_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;}</div>
<div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;__rv32 vmask_t vmadc_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;}</div>
<div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;__rv32 vmask_t vmadc_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;}</div>
<div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160; </div>
<div class="line"><a name="l13460"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0247691c89b59ed79f446f0ff7f91c85">13460</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0247691c89b59ed79f446f0ff7f91c85">vmadc_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;}</div>
<div class="line"><a name="l13463"></a><span class="lineno">13463</span>&#160;__rv32 vmask_t vmadc_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;}</div>
<div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;__rv32 vmask_t vmadc_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;}</div>
<div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;__rv32 vmask_t vmadc_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;}</div>
<div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160; </div>
<div class="line"><a name="l13504"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa3c542f25bf305421a37c965301c9b91">13504</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa3c542f25bf305421a37c965301c9b91">vmadc_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;}</div>
<div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;__rv32 vmask_t vmadc_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;}</div>
<div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;__rv32 vmask_t vmadc_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;}</div>
<div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;__rv32 vmask_t vmadc_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;}</div>
<div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160; </div>
<div class="line"><a name="l13548"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4c52340091571c4934109bbbdd734d89">13548</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a4c52340091571c4934109bbbdd734d89">vmadc_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;}</div>
<div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;__rv32 vmask_t vmadc_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;}</div>
<div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160;__rv32 vmask_t vmadc_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;}</div>
<div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;__rv32 vmask_t vmadc_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadc_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;}</div>
<div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160; </div>
<div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="preprocessor">#define vmadc_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13593"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b24a3e4e9d85a58ebe05493fae1ab34">13593</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13596"></a><span class="lineno">13596</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;<span class="preprocessor">#define vmadc_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;<span class="preprocessor">#define vmadc_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define vmadc_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160; </div>
<div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="preprocessor">#define vmadc_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13645"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca8a0f451a76e5b2b83e5b7a41de9b30">13645</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l13647"></a><span class="lineno">13647</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;<span class="preprocessor">#define vmadc_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13654"></a><span class="lineno">13654</span>&#160;<span class="preprocessor">#define vmadc_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13655"></a><span class="lineno">13655</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;<span class="preprocessor">#define vmadc_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160; </div>
<div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="preprocessor">#define vmadc_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13697"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9416dff4329babf1bb28e684c1a54df1">13697</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define vmadc_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13703"></a><span class="lineno">13703</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="preprocessor">#define vmadc_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13708"></a><span class="lineno">13708</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define vmadc_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmadc_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160; </div>
<div class="line"><a name="l13752"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a77eeb7a183116d45c965dbd10f428946">13752</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a77eeb7a183116d45c965dbd10f428946">vsbc_vvm_i8m1</a>(vint8m1_t op1, vint8m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13753"></a><span class="lineno">13753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13754"></a><span class="lineno">13754</span>&#160;}</div>
<div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;__rv32 vint8m2_t vsbc_vvm_i8m2(vint8m2_t op1, vint8m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13756"></a><span class="lineno">13756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13757"></a><span class="lineno">13757</span>&#160;}</div>
<div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;__rv32 vint8m4_t vsbc_vvm_i8m4(vint8m4_t op1, vint8m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l13760"></a><span class="lineno">13760</span>&#160;}</div>
<div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;__rv32 vint8m8_t vsbc_vvm_i8m8(vint8m8_t op1, vint8m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13762"></a><span class="lineno">13762</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l13763"></a><span class="lineno">13763</span>&#160;}</div>
<div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160; </div>
<div class="line"><a name="l13800"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab8613fea1843a793c6b905e7ea9c82f6">13800</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ab8613fea1843a793c6b905e7ea9c82f6">vsbc_vvm_i16m1</a>(vint16m1_t op1, vint16m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13801"></a><span class="lineno">13801</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13802"></a><span class="lineno">13802</span>&#160;}</div>
<div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;__rv32 vint16m2_t vsbc_vvm_i16m2(vint16m2_t op1, vint16m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;}</div>
<div class="line"><a name="l13806"></a><span class="lineno">13806</span>&#160;__rv32 vint16m4_t vsbc_vvm_i16m4(vint16m4_t op1, vint16m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13807"></a><span class="lineno">13807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;}</div>
<div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;__rv32 vint16m8_t vsbc_vvm_i16m8(vint16m8_t op1, vint16m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;}</div>
<div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160; </div>
<div class="line"><a name="l13848"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee1dca68faa1c5f23cf2e356765af9b2">13848</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aee1dca68faa1c5f23cf2e356765af9b2">vsbc_vvm_i32m1</a>(vint32m1_t op1, vint32m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;}</div>
<div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;__rv32 vint32m2_t vsbc_vvm_i32m2(vint32m2_t op1, vint32m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;}</div>
<div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;__rv32 vint32m4_t vsbc_vvm_i32m4(vint32m4_t op1, vint32m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;}</div>
<div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;__rv32 vint32m8_t vsbc_vvm_i32m8(vint32m8_t op1, vint32m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_i32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;}</div>
<div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160; </div>
<div class="line"><a name="l13896"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a869fb4e0a192d8ef87712ba7099792f2">13896</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a869fb4e0a192d8ef87712ba7099792f2">vsbc_vvm_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13897"></a><span class="lineno">13897</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;}</div>
<div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;__rv32 vuint8m2_t vsbc_vvm_u8m2(vuint8m2_t op1, vuint8m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;}</div>
<div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160;__rv32 vuint8m4_t vsbc_vvm_u8m4(vuint8m4_t op1, vuint8m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;}</div>
<div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;__rv32 vuint8m8_t vsbc_vvm_u8m8(vuint8m8_t op1, vuint8m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;}</div>
<div class="line"><a name="l13908"></a><span class="lineno">13908</span>&#160; </div>
<div class="line"><a name="l13944"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2afb1869bce03c18b72a038c3dd2ca2b">13944</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2afb1869bce03c18b72a038c3dd2ca2b">vsbc_vvm_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;}</div>
<div class="line"><a name="l13947"></a><span class="lineno">13947</span>&#160;__rv32 vuint16m2_t vsbc_vvm_u16m2(vuint16m2_t op1, vuint16m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;}</div>
<div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;__rv32 vuint16m4_t vsbc_vvm_u16m4(vuint16m4_t op1, vuint16m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;}</div>
<div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;__rv32 vuint16m8_t vsbc_vvm_u16m8(vuint16m8_t op1, vuint16m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160;}</div>
<div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160; </div>
<div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab8f283d40a2e39514b4befaffaa801af">13992</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab8f283d40a2e39514b4befaffaa801af">vsbc_vvm_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;}</div>
<div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;__rv32 vuint32m2_t vsbc_vvm_u32m2(vuint32m2_t op1, vuint32m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l13997"></a><span class="lineno">13997</span>&#160;}</div>
<div class="line"><a name="l13998"></a><span class="lineno">13998</span>&#160;__rv32 vuint32m4_t vsbc_vvm_u32m4(vuint32m4_t op1, vuint32m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;}</div>
<div class="line"><a name="l14001"></a><span class="lineno">14001</span>&#160;__rv32 vuint32m8_t vsbc_vvm_u32m8(vuint32m8_t op1, vuint32m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vvm_u32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14003"></a><span class="lineno">14003</span>&#160;}</div>
<div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160; </div>
<div class="line"><a name="l14040"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7a6be948a8b8bcad35eff77efa2cc67c">14040</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a7a6be948a8b8bcad35eff77efa2cc67c">vsbc_vxm_i8m1</a>(vint8m1_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;}</div>
<div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;__rv32 vint8m2_t vsbc_vxm_i8m2(vint8m2_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;}</div>
<div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;__rv32 vint8m4_t vsbc_vxm_i8m4(vint8m4_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14047"></a><span class="lineno">14047</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14048"></a><span class="lineno">14048</span>&#160;}</div>
<div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;__rv32 vint8m8_t vsbc_vxm_i8m8(vint8m8_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14051"></a><span class="lineno">14051</span>&#160;}</div>
<div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160; </div>
<div class="line"><a name="l14088"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5422ac76603b398f81941f5487401273">14088</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a5422ac76603b398f81941f5487401273">vsbc_vxm_i16m1</a>(vint16m1_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14090"></a><span class="lineno">14090</span>&#160;}</div>
<div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;__rv32 vint16m2_t vsbc_vxm_i16m2(vint16m2_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160;}</div>
<div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;__rv32 vint16m4_t vsbc_vxm_i16m4(vint16m4_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;}</div>
<div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;__rv32 vint16m8_t vsbc_vxm_i16m8(vint16m8_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;}</div>
<div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160; </div>
<div class="line"><a name="l14136"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a540f9fa0302bbbca7ee6a4b4ac381749">14136</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a540f9fa0302bbbca7ee6a4b4ac381749">vsbc_vxm_i32m1</a>(vint32m1_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;}</div>
<div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;__rv32 vint32m2_t vsbc_vxm_i32m2(vint32m2_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;}</div>
<div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;__rv32 vint32m4_t vsbc_vxm_i32m4(vint32m4_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;}</div>
<div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;__rv32 vint32m8_t vsbc_vxm_i32m8(vint32m8_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14146"></a><span class="lineno">14146</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_i32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;}</div>
<div class="line"><a name="l14148"></a><span class="lineno">14148</span>&#160; </div>
<div class="line"><a name="l14184"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abf61b1bf35342acd08fc6770da227ea1">14184</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#abf61b1bf35342acd08fc6770da227ea1">vsbc_vxm_u8m1</a>(vuint8m1_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;}</div>
<div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;__rv32 vuint8m2_t vsbc_vxm_u8m2(vuint8m2_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;}</div>
<div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;__rv32 vuint8m4_t vsbc_vxm_u8m4(vuint8m4_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;}</div>
<div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;__rv32 vuint8m8_t vsbc_vxm_u8m8(vuint8m8_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;}</div>
<div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160; </div>
<div class="line"><a name="l14232"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5143be7a05504b074637b6a5d6b367cb">14232</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a5143be7a05504b074637b6a5d6b367cb">vsbc_vxm_u16m1</a>(vuint16m1_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14234"></a><span class="lineno">14234</span>&#160;}</div>
<div class="line"><a name="l14235"></a><span class="lineno">14235</span>&#160;__rv32 vuint16m2_t vsbc_vxm_u16m2(vuint16m2_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;}</div>
<div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;__rv32 vuint16m4_t vsbc_vxm_u16m4(vuint16m4_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;}</div>
<div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;__rv32 vuint16m8_t vsbc_vxm_u16m8(vuint16m8_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14243"></a><span class="lineno">14243</span>&#160;}</div>
<div class="line"><a name="l14244"></a><span class="lineno">14244</span>&#160; </div>
<div class="line"><a name="l14280"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a739582ec9732af4d9534295259ee0557">14280</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a739582ec9732af4d9534295259ee0557">vsbc_vxm_u32m1</a>(vuint32m1_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;}</div>
<div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;__rv32 vuint32m2_t vsbc_vxm_u32m2(vuint32m2_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;}</div>
<div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;__rv32 vuint32m4_t vsbc_vxm_u32m4(vuint32m4_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;}</div>
<div class="line"><a name="l14289"></a><span class="lineno">14289</span>&#160;__rv32 vuint32m8_t vsbc_vxm_u32m8(vuint32m8_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsbc_vxm_u32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14291"></a><span class="lineno">14291</span>&#160;}</div>
<div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160; </div>
<div class="line"><a name="l14328"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a15a74d9bd92c1aea48ed626456210370">14328</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a15a74d9bd92c1aea48ed626456210370">vmsbc_vvm_i8m1</a>(vint8m1_t op1, vint8m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14330"></a><span class="lineno">14330</span>&#160;}</div>
<div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160;__rv32 vmask_t vmsbc_vvm_i8m2(vint8m2_t op1, vint8m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14333"></a><span class="lineno">14333</span>&#160;}</div>
<div class="line"><a name="l14334"></a><span class="lineno">14334</span>&#160;__rv32 vmask_t vmsbc_vvm_i8m4(vint8m4_t op1, vint8m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;}</div>
<div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;__rv32 vmask_t vmsbc_vvm_i8m8(vint8m8_t op1, vint8m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;}</div>
<div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160; </div>
<div class="line"><a name="l14376"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8c6e02944a4cd76e05fc87abfd7509d6">14376</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8c6e02944a4cd76e05fc87abfd7509d6">vmsbc_vvm_i16m1</a>(vint16m1_t op1, vint16m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14378"></a><span class="lineno">14378</span>&#160;}</div>
<div class="line"><a name="l14379"></a><span class="lineno">14379</span>&#160;__rv32 vmask_t vmsbc_vvm_i16m2(vint16m2_t op1, vint16m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14381"></a><span class="lineno">14381</span>&#160;}</div>
<div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;__rv32 vmask_t vmsbc_vvm_i16m4(vint16m4_t op1, vint16m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;}</div>
<div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;__rv32 vmask_t vmsbc_vvm_i16m8(vint16m8_t op1, vint16m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14387"></a><span class="lineno">14387</span>&#160;}</div>
<div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160; </div>
<div class="line"><a name="l14424"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abcc237e35917e865fc89143cfb13a692">14424</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abcc237e35917e865fc89143cfb13a692">vmsbc_vvm_i32m1</a>(vint32m1_t op1, vint32m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14425"></a><span class="lineno">14425</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14426"></a><span class="lineno">14426</span>&#160;}</div>
<div class="line"><a name="l14427"></a><span class="lineno">14427</span>&#160;__rv32 vmask_t vmsbc_vvm_i32m2(vint32m2_t op1, vint32m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14428"></a><span class="lineno">14428</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14429"></a><span class="lineno">14429</span>&#160;}</div>
<div class="line"><a name="l14430"></a><span class="lineno">14430</span>&#160;__rv32 vmask_t vmsbc_vvm_i32m4(vint32m4_t op1, vint32m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14431"></a><span class="lineno">14431</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14432"></a><span class="lineno">14432</span>&#160;}</div>
<div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;__rv32 vmask_t vmsbc_vvm_i32m8(vint32m8_t op1, vint32m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_i32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;}</div>
<div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160; </div>
<div class="line"><a name="l14472"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a12420e4281278a5c2e587b91723f7b2d">14472</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a12420e4281278a5c2e587b91723f7b2d">vmsbc_vvm_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14473"></a><span class="lineno">14473</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14474"></a><span class="lineno">14474</span>&#160;}</div>
<div class="line"><a name="l14475"></a><span class="lineno">14475</span>&#160;__rv32 vmask_t vmsbc_vvm_u8m2(vuint8m2_t op1, vuint8m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14476"></a><span class="lineno">14476</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14477"></a><span class="lineno">14477</span>&#160;}</div>
<div class="line"><a name="l14478"></a><span class="lineno">14478</span>&#160;__rv32 vmask_t vmsbc_vvm_u8m4(vuint8m4_t op1, vuint8m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14479"></a><span class="lineno">14479</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14480"></a><span class="lineno">14480</span>&#160;}</div>
<div class="line"><a name="l14481"></a><span class="lineno">14481</span>&#160;__rv32 vmask_t vmsbc_vvm_u8m8(vuint8m8_t op1, vuint8m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;}</div>
<div class="line"><a name="l14484"></a><span class="lineno">14484</span>&#160; </div>
<div class="line"><a name="l14520"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a71ac2b7544299841b054d5e33f5a423e">14520</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a71ac2b7544299841b054d5e33f5a423e">vmsbc_vvm_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14521"></a><span class="lineno">14521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14522"></a><span class="lineno">14522</span>&#160;}</div>
<div class="line"><a name="l14523"></a><span class="lineno">14523</span>&#160;__rv32 vmask_t vmsbc_vvm_u16m2(vuint16m2_t op1, vuint16m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14525"></a><span class="lineno">14525</span>&#160;}</div>
<div class="line"><a name="l14526"></a><span class="lineno">14526</span>&#160;__rv32 vmask_t vmsbc_vvm_u16m4(vuint16m4_t op1, vuint16m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14528"></a><span class="lineno">14528</span>&#160;}</div>
<div class="line"><a name="l14529"></a><span class="lineno">14529</span>&#160;__rv32 vmask_t vmsbc_vvm_u16m8(vuint16m8_t op1, vuint16m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14531"></a><span class="lineno">14531</span>&#160;}</div>
<div class="line"><a name="l14532"></a><span class="lineno">14532</span>&#160; </div>
<div class="line"><a name="l14568"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a85a457f85346ed368afc36a2970b398f">14568</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a85a457f85346ed368afc36a2970b398f">vmsbc_vvm_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14569"></a><span class="lineno">14569</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14570"></a><span class="lineno">14570</span>&#160;}</div>
<div class="line"><a name="l14571"></a><span class="lineno">14571</span>&#160;__rv32 vmask_t vmsbc_vvm_u32m2(vuint32m2_t op1, vuint32m2_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14572"></a><span class="lineno">14572</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14573"></a><span class="lineno">14573</span>&#160;}</div>
<div class="line"><a name="l14574"></a><span class="lineno">14574</span>&#160;__rv32 vmask_t vmsbc_vvm_u32m4(vuint32m4_t op1, vuint32m4_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14575"></a><span class="lineno">14575</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14576"></a><span class="lineno">14576</span>&#160;}</div>
<div class="line"><a name="l14577"></a><span class="lineno">14577</span>&#160;__rv32 vmask_t vmsbc_vvm_u32m8(vuint32m8_t op1, vuint32m8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14578"></a><span class="lineno">14578</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vvm_u32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14579"></a><span class="lineno">14579</span>&#160;}</div>
<div class="line"><a name="l14580"></a><span class="lineno">14580</span>&#160; </div>
<div class="line"><a name="l14616"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0fc54843838e118f9018569fa6cd33d0">14616</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0fc54843838e118f9018569fa6cd33d0">vmsbc_vxm_i8m1</a>(vint8m1_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14617"></a><span class="lineno">14617</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14618"></a><span class="lineno">14618</span>&#160;}</div>
<div class="line"><a name="l14619"></a><span class="lineno">14619</span>&#160;__rv32 vmask_t vmsbc_vxm_i8m2(vint8m2_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14620"></a><span class="lineno">14620</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14621"></a><span class="lineno">14621</span>&#160;}</div>
<div class="line"><a name="l14622"></a><span class="lineno">14622</span>&#160;__rv32 vmask_t vmsbc_vxm_i8m4(vint8m4_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14623"></a><span class="lineno">14623</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14624"></a><span class="lineno">14624</span>&#160;}</div>
<div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;__rv32 vmask_t vmsbc_vxm_i8m8(vint8m8_t op1, int8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14626"></a><span class="lineno">14626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14627"></a><span class="lineno">14627</span>&#160;}</div>
<div class="line"><a name="l14628"></a><span class="lineno">14628</span>&#160; </div>
<div class="line"><a name="l14664"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abdf126d66ce95622edc6d37e363a3e4f">14664</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abdf126d66ce95622edc6d37e363a3e4f">vmsbc_vxm_i16m1</a>(vint16m1_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14665"></a><span class="lineno">14665</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14666"></a><span class="lineno">14666</span>&#160;}</div>
<div class="line"><a name="l14667"></a><span class="lineno">14667</span>&#160;__rv32 vmask_t vmsbc_vxm_i16m2(vint16m2_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14668"></a><span class="lineno">14668</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14669"></a><span class="lineno">14669</span>&#160;}</div>
<div class="line"><a name="l14670"></a><span class="lineno">14670</span>&#160;__rv32 vmask_t vmsbc_vxm_i16m4(vint16m4_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14671"></a><span class="lineno">14671</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14672"></a><span class="lineno">14672</span>&#160;}</div>
<div class="line"><a name="l14673"></a><span class="lineno">14673</span>&#160;__rv32 vmask_t vmsbc_vxm_i16m8(vint16m8_t op1, int16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14674"></a><span class="lineno">14674</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14675"></a><span class="lineno">14675</span>&#160;}</div>
<div class="line"><a name="l14676"></a><span class="lineno">14676</span>&#160; </div>
<div class="line"><a name="l14712"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a01547d9fb95ae99a9cb2f9db10690fff">14712</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a01547d9fb95ae99a9cb2f9db10690fff">vmsbc_vxm_i32m1</a>(vint32m1_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14713"></a><span class="lineno">14713</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14714"></a><span class="lineno">14714</span>&#160;}</div>
<div class="line"><a name="l14715"></a><span class="lineno">14715</span>&#160;__rv32 vmask_t vmsbc_vxm_i32m2(vint32m2_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14716"></a><span class="lineno">14716</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14717"></a><span class="lineno">14717</span>&#160;}</div>
<div class="line"><a name="l14718"></a><span class="lineno">14718</span>&#160;__rv32 vmask_t vmsbc_vxm_i32m4(vint32m4_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14719"></a><span class="lineno">14719</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14720"></a><span class="lineno">14720</span>&#160;}</div>
<div class="line"><a name="l14721"></a><span class="lineno">14721</span>&#160;__rv32 vmask_t vmsbc_vxm_i32m8(vint32m8_t op1, int32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14722"></a><span class="lineno">14722</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_i32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14723"></a><span class="lineno">14723</span>&#160;}</div>
<div class="line"><a name="l14724"></a><span class="lineno">14724</span>&#160; </div>
<div class="line"><a name="l14760"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a83acdb1c3dfada8597c04541e737e57f">14760</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a83acdb1c3dfada8597c04541e737e57f">vmsbc_vxm_u8m1</a>(vuint8m1_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14761"></a><span class="lineno">14761</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u8m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14762"></a><span class="lineno">14762</span>&#160;}</div>
<div class="line"><a name="l14763"></a><span class="lineno">14763</span>&#160;__rv32 vmask_t vmsbc_vxm_u8m2(vuint8m2_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14764"></a><span class="lineno">14764</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u8m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14765"></a><span class="lineno">14765</span>&#160;}</div>
<div class="line"><a name="l14766"></a><span class="lineno">14766</span>&#160;__rv32 vmask_t vmsbc_vxm_u8m4(vuint8m4_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14767"></a><span class="lineno">14767</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u8m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14768"></a><span class="lineno">14768</span>&#160;}</div>
<div class="line"><a name="l14769"></a><span class="lineno">14769</span>&#160;__rv32 vmask_t vmsbc_vxm_u8m8(vuint8m8_t op1, uint8_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14770"></a><span class="lineno">14770</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u8m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14771"></a><span class="lineno">14771</span>&#160;}</div>
<div class="line"><a name="l14772"></a><span class="lineno">14772</span>&#160; </div>
<div class="line"><a name="l14808"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a00a89ea456d652cf44b065a031ec5b55">14808</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a00a89ea456d652cf44b065a031ec5b55">vmsbc_vxm_u16m1</a>(vuint16m1_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14809"></a><span class="lineno">14809</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u16m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14810"></a><span class="lineno">14810</span>&#160;}</div>
<div class="line"><a name="l14811"></a><span class="lineno">14811</span>&#160;__rv32 vmask_t vmsbc_vxm_u16m2(vuint16m2_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14812"></a><span class="lineno">14812</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u16m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14813"></a><span class="lineno">14813</span>&#160;}</div>
<div class="line"><a name="l14814"></a><span class="lineno">14814</span>&#160;__rv32 vmask_t vmsbc_vxm_u16m4(vuint16m4_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14815"></a><span class="lineno">14815</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u16m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14816"></a><span class="lineno">14816</span>&#160;}</div>
<div class="line"><a name="l14817"></a><span class="lineno">14817</span>&#160;__rv32 vmask_t vmsbc_vxm_u16m8(vuint16m8_t op1, uint16_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14818"></a><span class="lineno">14818</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u16m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14819"></a><span class="lineno">14819</span>&#160;}</div>
<div class="line"><a name="l14820"></a><span class="lineno">14820</span>&#160; </div>
<div class="line"><a name="l14856"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0280b7583f980e42ff89cfe43acc4a69">14856</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0280b7583f980e42ff89cfe43acc4a69">vmsbc_vxm_u32m1</a>(vuint32m1_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14857"></a><span class="lineno">14857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u32m1(op1,op2,borrowin);</div>
<div class="line"><a name="l14858"></a><span class="lineno">14858</span>&#160;}</div>
<div class="line"><a name="l14859"></a><span class="lineno">14859</span>&#160;__rv32 vmask_t vmsbc_vxm_u32m2(vuint32m2_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14860"></a><span class="lineno">14860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u32m2(op1,op2,borrowin);</div>
<div class="line"><a name="l14861"></a><span class="lineno">14861</span>&#160;}</div>
<div class="line"><a name="l14862"></a><span class="lineno">14862</span>&#160;__rv32 vmask_t vmsbc_vxm_u32m4(vuint32m4_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14863"></a><span class="lineno">14863</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u32m4(op1,op2,borrowin);</div>
<div class="line"><a name="l14864"></a><span class="lineno">14864</span>&#160;}</div>
<div class="line"><a name="l14865"></a><span class="lineno">14865</span>&#160;__rv32 vmask_t vmsbc_vxm_u32m8(vuint32m8_t op1, uint32_t op2, vmask_t borrowin){</div>
<div class="line"><a name="l14866"></a><span class="lineno">14866</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vxm_u32m8(op1,op2,borrowin);</div>
<div class="line"><a name="l14867"></a><span class="lineno">14867</span>&#160;}</div>
<div class="line"><a name="l14868"></a><span class="lineno">14868</span>&#160; </div>
<div class="line"><a name="l14900"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5330c16ee9d5ee2ab6457aae34954a18">14900</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5330c16ee9d5ee2ab6457aae34954a18">vmsbc_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l14901"></a><span class="lineno">14901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;}</div>
<div class="line"><a name="l14903"></a><span class="lineno">14903</span>&#160;__rv32 vmask_t vmsbc_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l14904"></a><span class="lineno">14904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l14905"></a><span class="lineno">14905</span>&#160;}</div>
<div class="line"><a name="l14906"></a><span class="lineno">14906</span>&#160;__rv32 vmask_t vmsbc_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l14907"></a><span class="lineno">14907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l14908"></a><span class="lineno">14908</span>&#160;}</div>
<div class="line"><a name="l14909"></a><span class="lineno">14909</span>&#160;__rv32 vmask_t vmsbc_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l14910"></a><span class="lineno">14910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l14911"></a><span class="lineno">14911</span>&#160;}</div>
<div class="line"><a name="l14912"></a><span class="lineno">14912</span>&#160; </div>
<div class="line"><a name="l14944"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac00fc648f39d8bb76abe26ba57a3b47d">14944</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac00fc648f39d8bb76abe26ba57a3b47d">vmsbc_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l14945"></a><span class="lineno">14945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l14946"></a><span class="lineno">14946</span>&#160;}</div>
<div class="line"><a name="l14947"></a><span class="lineno">14947</span>&#160;__rv32 vmask_t vmsbc_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l14948"></a><span class="lineno">14948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l14949"></a><span class="lineno">14949</span>&#160;}</div>
<div class="line"><a name="l14950"></a><span class="lineno">14950</span>&#160;__rv32 vmask_t vmsbc_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l14951"></a><span class="lineno">14951</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l14952"></a><span class="lineno">14952</span>&#160;}</div>
<div class="line"><a name="l14953"></a><span class="lineno">14953</span>&#160;__rv32 vmask_t vmsbc_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l14954"></a><span class="lineno">14954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l14955"></a><span class="lineno">14955</span>&#160;}</div>
<div class="line"><a name="l14956"></a><span class="lineno">14956</span>&#160; </div>
<div class="line"><a name="l14988"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee2859d094615e742e329a6f0d9cde55">14988</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aee2859d094615e742e329a6f0d9cde55">vmsbc_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l14989"></a><span class="lineno">14989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l14990"></a><span class="lineno">14990</span>&#160;}</div>
<div class="line"><a name="l14991"></a><span class="lineno">14991</span>&#160;__rv32 vmask_t vmsbc_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l14992"></a><span class="lineno">14992</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l14993"></a><span class="lineno">14993</span>&#160;}</div>
<div class="line"><a name="l14994"></a><span class="lineno">14994</span>&#160;__rv32 vmask_t vmsbc_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l14995"></a><span class="lineno">14995</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l14996"></a><span class="lineno">14996</span>&#160;}</div>
<div class="line"><a name="l14997"></a><span class="lineno">14997</span>&#160;__rv32 vmask_t vmsbc_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l14998"></a><span class="lineno">14998</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l14999"></a><span class="lineno">14999</span>&#160;}</div>
<div class="line"><a name="l15000"></a><span class="lineno">15000</span>&#160; </div>
<div class="line"><a name="l15032"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a47db0d446d892024e021529576f1fc28">15032</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a47db0d446d892024e021529576f1fc28">vmsbc_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l15033"></a><span class="lineno">15033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l15034"></a><span class="lineno">15034</span>&#160;}</div>
<div class="line"><a name="l15035"></a><span class="lineno">15035</span>&#160;__rv32 vmask_t vmsbc_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l15036"></a><span class="lineno">15036</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l15037"></a><span class="lineno">15037</span>&#160;}</div>
<div class="line"><a name="l15038"></a><span class="lineno">15038</span>&#160;__rv32 vmask_t vmsbc_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l15040"></a><span class="lineno">15040</span>&#160;}</div>
<div class="line"><a name="l15041"></a><span class="lineno">15041</span>&#160;__rv32 vmask_t vmsbc_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l15042"></a><span class="lineno">15042</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l15043"></a><span class="lineno">15043</span>&#160;}</div>
<div class="line"><a name="l15044"></a><span class="lineno">15044</span>&#160; </div>
<div class="line"><a name="l15076"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a03e4386d81e4a7fb1e90ad9cc1513fb9">15076</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a03e4386d81e4a7fb1e90ad9cc1513fb9">vmsbc_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l15077"></a><span class="lineno">15077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l15078"></a><span class="lineno">15078</span>&#160;}</div>
<div class="line"><a name="l15079"></a><span class="lineno">15079</span>&#160;__rv32 vmask_t vmsbc_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l15080"></a><span class="lineno">15080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l15081"></a><span class="lineno">15081</span>&#160;}</div>
<div class="line"><a name="l15082"></a><span class="lineno">15082</span>&#160;__rv32 vmask_t vmsbc_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l15083"></a><span class="lineno">15083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l15084"></a><span class="lineno">15084</span>&#160;}</div>
<div class="line"><a name="l15085"></a><span class="lineno">15085</span>&#160;__rv32 vmask_t vmsbc_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l15086"></a><span class="lineno">15086</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l15087"></a><span class="lineno">15087</span>&#160;}</div>
<div class="line"><a name="l15088"></a><span class="lineno">15088</span>&#160; </div>
<div class="line"><a name="l15120"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a40db78e71caf77914358a4d7d1c29dd0">15120</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a40db78e71caf77914358a4d7d1c29dd0">vmsbc_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l15121"></a><span class="lineno">15121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l15122"></a><span class="lineno">15122</span>&#160;}</div>
<div class="line"><a name="l15123"></a><span class="lineno">15123</span>&#160;__rv32 vmask_t vmsbc_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l15124"></a><span class="lineno">15124</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l15125"></a><span class="lineno">15125</span>&#160;}</div>
<div class="line"><a name="l15126"></a><span class="lineno">15126</span>&#160;__rv32 vmask_t vmsbc_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l15127"></a><span class="lineno">15127</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l15128"></a><span class="lineno">15128</span>&#160;}</div>
<div class="line"><a name="l15129"></a><span class="lineno">15129</span>&#160;__rv32 vmask_t vmsbc_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l15130"></a><span class="lineno">15130</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l15131"></a><span class="lineno">15131</span>&#160;}</div>
<div class="line"><a name="l15132"></a><span class="lineno">15132</span>&#160; </div>
<div class="line"><a name="l15164"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a34e027ac259d09dc26a6bb563a45d1e7">15164</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a34e027ac259d09dc26a6bb563a45d1e7">vmsbc_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l15165"></a><span class="lineno">15165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l15166"></a><span class="lineno">15166</span>&#160;}</div>
<div class="line"><a name="l15167"></a><span class="lineno">15167</span>&#160;__rv32 vmask_t vmsbc_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l15168"></a><span class="lineno">15168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l15169"></a><span class="lineno">15169</span>&#160;}</div>
<div class="line"><a name="l15170"></a><span class="lineno">15170</span>&#160;__rv32 vmask_t vmsbc_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l15171"></a><span class="lineno">15171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l15172"></a><span class="lineno">15172</span>&#160;}</div>
<div class="line"><a name="l15173"></a><span class="lineno">15173</span>&#160;__rv32 vmask_t vmsbc_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l15174"></a><span class="lineno">15174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l15175"></a><span class="lineno">15175</span>&#160;}</div>
<div class="line"><a name="l15176"></a><span class="lineno">15176</span>&#160; </div>
<div class="line"><a name="l15208"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa18bb76606e8856e153b3a1a8c14ffd">15208</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#afa18bb76606e8856e153b3a1a8c14ffd">vmsbc_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l15209"></a><span class="lineno">15209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l15210"></a><span class="lineno">15210</span>&#160;}</div>
<div class="line"><a name="l15211"></a><span class="lineno">15211</span>&#160;__rv32 vmask_t vmsbc_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l15212"></a><span class="lineno">15212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l15213"></a><span class="lineno">15213</span>&#160;}</div>
<div class="line"><a name="l15214"></a><span class="lineno">15214</span>&#160;__rv32 vmask_t vmsbc_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l15215"></a><span class="lineno">15215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l15216"></a><span class="lineno">15216</span>&#160;}</div>
<div class="line"><a name="l15217"></a><span class="lineno">15217</span>&#160;__rv32 vmask_t vmsbc_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l15218"></a><span class="lineno">15218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l15219"></a><span class="lineno">15219</span>&#160;}</div>
<div class="line"><a name="l15220"></a><span class="lineno">15220</span>&#160; </div>
<div class="line"><a name="l15252"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a699c2257916f005a75f75c2f6e1e1ba9">15252</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a699c2257916f005a75f75c2f6e1e1ba9">vmsbc_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l15253"></a><span class="lineno">15253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l15254"></a><span class="lineno">15254</span>&#160;}</div>
<div class="line"><a name="l15255"></a><span class="lineno">15255</span>&#160;__rv32 vmask_t vmsbc_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l15256"></a><span class="lineno">15256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l15257"></a><span class="lineno">15257</span>&#160;}</div>
<div class="line"><a name="l15258"></a><span class="lineno">15258</span>&#160;__rv32 vmask_t vmsbc_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l15259"></a><span class="lineno">15259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l15260"></a><span class="lineno">15260</span>&#160;}</div>
<div class="line"><a name="l15261"></a><span class="lineno">15261</span>&#160;__rv32 vmask_t vmsbc_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l15262"></a><span class="lineno">15262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l15263"></a><span class="lineno">15263</span>&#160;}</div>
<div class="line"><a name="l15264"></a><span class="lineno">15264</span>&#160; </div>
<div class="line"><a name="l15296"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a399b2669676bbaa44c2c129f4cbf93d8">15296</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a399b2669676bbaa44c2c129f4cbf93d8">vmsbc_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l15297"></a><span class="lineno">15297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l15298"></a><span class="lineno">15298</span>&#160;}</div>
<div class="line"><a name="l15299"></a><span class="lineno">15299</span>&#160;__rv32 vmask_t vmsbc_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l15300"></a><span class="lineno">15300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l15301"></a><span class="lineno">15301</span>&#160;}</div>
<div class="line"><a name="l15302"></a><span class="lineno">15302</span>&#160;__rv32 vmask_t vmsbc_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l15303"></a><span class="lineno">15303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l15304"></a><span class="lineno">15304</span>&#160;}</div>
<div class="line"><a name="l15305"></a><span class="lineno">15305</span>&#160;__rv32 vmask_t vmsbc_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l15306"></a><span class="lineno">15306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l15307"></a><span class="lineno">15307</span>&#160;}</div>
<div class="line"><a name="l15308"></a><span class="lineno">15308</span>&#160; </div>
<div class="line"><a name="l15340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7ec1523e8387137fb7d2e82847331a6f">15340</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7ec1523e8387137fb7d2e82847331a6f">vmsbc_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l15341"></a><span class="lineno">15341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l15342"></a><span class="lineno">15342</span>&#160;}</div>
<div class="line"><a name="l15343"></a><span class="lineno">15343</span>&#160;__rv32 vmask_t vmsbc_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l15344"></a><span class="lineno">15344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l15345"></a><span class="lineno">15345</span>&#160;}</div>
<div class="line"><a name="l15346"></a><span class="lineno">15346</span>&#160;__rv32 vmask_t vmsbc_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l15347"></a><span class="lineno">15347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l15348"></a><span class="lineno">15348</span>&#160;}</div>
<div class="line"><a name="l15349"></a><span class="lineno">15349</span>&#160;__rv32 vmask_t vmsbc_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l15350"></a><span class="lineno">15350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l15351"></a><span class="lineno">15351</span>&#160;}</div>
<div class="line"><a name="l15352"></a><span class="lineno">15352</span>&#160; </div>
<div class="line"><a name="l15384"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef8a8830d14a6d8868f6b1109a8fe7f3">15384</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aef8a8830d14a6d8868f6b1109a8fe7f3">vmsbc_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l15385"></a><span class="lineno">15385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l15386"></a><span class="lineno">15386</span>&#160;}</div>
<div class="line"><a name="l15387"></a><span class="lineno">15387</span>&#160;__rv32 vmask_t vmsbc_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l15388"></a><span class="lineno">15388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l15389"></a><span class="lineno">15389</span>&#160;}</div>
<div class="line"><a name="l15390"></a><span class="lineno">15390</span>&#160;__rv32 vmask_t vmsbc_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l15391"></a><span class="lineno">15391</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l15392"></a><span class="lineno">15392</span>&#160;}</div>
<div class="line"><a name="l15393"></a><span class="lineno">15393</span>&#160;__rv32 vmask_t vmsbc_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l15394"></a><span class="lineno">15394</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbc_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l15395"></a><span class="lineno">15395</span>&#160;}</div>
<div class="line"><a name="l15396"></a><span class="lineno">15396</span>&#160; </div>
<div class="line"><a name="l15397"></a><span class="lineno">15397</span>&#160; </div>
<div class="line"><a name="l15398"></a><span class="lineno">15398</span>&#160;<span class="comment">/*******Vector Bitwise Logical Functions*********/</span></div>
<div class="line"><a name="l15399"></a><span class="lineno">15399</span>&#160; </div>
<div class="line"><a name="l15431"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac0e97cbb3d4c6ca15c1dd7605f56d950">15431</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ac0e97cbb3d4c6ca15c1dd7605f56d950">vand_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l15432"></a><span class="lineno">15432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l15433"></a><span class="lineno">15433</span>&#160;}</div>
<div class="line"><a name="l15434"></a><span class="lineno">15434</span>&#160;__rv32 vint8m2_t vand_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l15435"></a><span class="lineno">15435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l15436"></a><span class="lineno">15436</span>&#160;}</div>
<div class="line"><a name="l15437"></a><span class="lineno">15437</span>&#160;__rv32 vint8m4_t vand_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l15438"></a><span class="lineno">15438</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l15439"></a><span class="lineno">15439</span>&#160;}</div>
<div class="line"><a name="l15440"></a><span class="lineno">15440</span>&#160;__rv32 vint8m8_t vand_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l15441"></a><span class="lineno">15441</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l15442"></a><span class="lineno">15442</span>&#160;}</div>
<div class="line"><a name="l15443"></a><span class="lineno">15443</span>&#160; </div>
<div class="line"><a name="l15475"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a59b6db30ec56b3d79ec248c7c334266e">15475</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a59b6db30ec56b3d79ec248c7c334266e">vand_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l15476"></a><span class="lineno">15476</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l15477"></a><span class="lineno">15477</span>&#160;}</div>
<div class="line"><a name="l15478"></a><span class="lineno">15478</span>&#160;__rv32 vint16m2_t vand_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l15479"></a><span class="lineno">15479</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l15480"></a><span class="lineno">15480</span>&#160;}</div>
<div class="line"><a name="l15481"></a><span class="lineno">15481</span>&#160;__rv32 vint16m4_t vand_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l15482"></a><span class="lineno">15482</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l15483"></a><span class="lineno">15483</span>&#160;}</div>
<div class="line"><a name="l15484"></a><span class="lineno">15484</span>&#160;__rv32 vint16m8_t vand_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l15485"></a><span class="lineno">15485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l15486"></a><span class="lineno">15486</span>&#160;}</div>
<div class="line"><a name="l15487"></a><span class="lineno">15487</span>&#160; </div>
<div class="line"><a name="l15519"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac904b7d7432440d0619abd9ce903d09e">15519</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac904b7d7432440d0619abd9ce903d09e">vand_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l15520"></a><span class="lineno">15520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l15521"></a><span class="lineno">15521</span>&#160;}</div>
<div class="line"><a name="l15522"></a><span class="lineno">15522</span>&#160;__rv32 vint32m2_t vand_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l15523"></a><span class="lineno">15523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l15524"></a><span class="lineno">15524</span>&#160;}</div>
<div class="line"><a name="l15525"></a><span class="lineno">15525</span>&#160;__rv32 vint32m4_t vand_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l15526"></a><span class="lineno">15526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l15527"></a><span class="lineno">15527</span>&#160;}</div>
<div class="line"><a name="l15528"></a><span class="lineno">15528</span>&#160;__rv32 vint32m8_t vand_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l15529"></a><span class="lineno">15529</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l15530"></a><span class="lineno">15530</span>&#160;}</div>
<div class="line"><a name="l15531"></a><span class="lineno">15531</span>&#160; </div>
<div class="line"><a name="l15563"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5761d397a000b3ee98fc96e77c98e352">15563</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5761d397a000b3ee98fc96e77c98e352">vand_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l15564"></a><span class="lineno">15564</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l15565"></a><span class="lineno">15565</span>&#160;}</div>
<div class="line"><a name="l15566"></a><span class="lineno">15566</span>&#160;__rv32 vuint8m2_t vand_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l15567"></a><span class="lineno">15567</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l15568"></a><span class="lineno">15568</span>&#160;}</div>
<div class="line"><a name="l15569"></a><span class="lineno">15569</span>&#160;__rv32 vuint8m4_t vand_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l15570"></a><span class="lineno">15570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l15571"></a><span class="lineno">15571</span>&#160;}</div>
<div class="line"><a name="l15572"></a><span class="lineno">15572</span>&#160;__rv32 vuint8m8_t vand_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l15573"></a><span class="lineno">15573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l15574"></a><span class="lineno">15574</span>&#160;}</div>
<div class="line"><a name="l15575"></a><span class="lineno">15575</span>&#160; </div>
<div class="line"><a name="l15607"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aea529f7a42ef5016f0be64bc44a4ca50">15607</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aea529f7a42ef5016f0be64bc44a4ca50">vand_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l15608"></a><span class="lineno">15608</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l15609"></a><span class="lineno">15609</span>&#160;}</div>
<div class="line"><a name="l15610"></a><span class="lineno">15610</span>&#160;__rv32 vuint16m2_t vand_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l15611"></a><span class="lineno">15611</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l15612"></a><span class="lineno">15612</span>&#160;}</div>
<div class="line"><a name="l15613"></a><span class="lineno">15613</span>&#160;__rv32 vuint16m4_t vand_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l15614"></a><span class="lineno">15614</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l15615"></a><span class="lineno">15615</span>&#160;}</div>
<div class="line"><a name="l15616"></a><span class="lineno">15616</span>&#160;__rv32 vuint16m8_t vand_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l15617"></a><span class="lineno">15617</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l15618"></a><span class="lineno">15618</span>&#160;}</div>
<div class="line"><a name="l15619"></a><span class="lineno">15619</span>&#160; </div>
<div class="line"><a name="l15651"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a975d20d0ffffdc24bdfb6fa7688b4776">15651</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a975d20d0ffffdc24bdfb6fa7688b4776">vand_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l15652"></a><span class="lineno">15652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l15653"></a><span class="lineno">15653</span>&#160;}</div>
<div class="line"><a name="l15654"></a><span class="lineno">15654</span>&#160;__rv32 vuint32m2_t vand_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l15655"></a><span class="lineno">15655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l15656"></a><span class="lineno">15656</span>&#160;}</div>
<div class="line"><a name="l15657"></a><span class="lineno">15657</span>&#160;__rv32 vuint32m4_t vand_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l15658"></a><span class="lineno">15658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l15659"></a><span class="lineno">15659</span>&#160;}</div>
<div class="line"><a name="l15660"></a><span class="lineno">15660</span>&#160;__rv32 vuint32m8_t vand_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l15661"></a><span class="lineno">15661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l15662"></a><span class="lineno">15662</span>&#160;}</div>
<div class="line"><a name="l15663"></a><span class="lineno">15663</span>&#160; </div>
<div class="line"><a name="l15695"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e1fff5351ed6969ab1503fc68af7ef0">15695</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a6e1fff5351ed6969ab1503fc68af7ef0">vand_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l15696"></a><span class="lineno">15696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l15697"></a><span class="lineno">15697</span>&#160;}</div>
<div class="line"><a name="l15698"></a><span class="lineno">15698</span>&#160;__rv32 vint8m2_t vand_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l15699"></a><span class="lineno">15699</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l15700"></a><span class="lineno">15700</span>&#160;}</div>
<div class="line"><a name="l15701"></a><span class="lineno">15701</span>&#160;__rv32 vint8m4_t vand_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l15702"></a><span class="lineno">15702</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l15703"></a><span class="lineno">15703</span>&#160;}</div>
<div class="line"><a name="l15704"></a><span class="lineno">15704</span>&#160;__rv32 vint8m8_t vand_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l15705"></a><span class="lineno">15705</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l15706"></a><span class="lineno">15706</span>&#160;}</div>
<div class="line"><a name="l15707"></a><span class="lineno">15707</span>&#160; </div>
<div class="line"><a name="l15739"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afba56201ab0bd85bd310ac7629a19f21">15739</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#afba56201ab0bd85bd310ac7629a19f21">vand_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l15740"></a><span class="lineno">15740</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l15741"></a><span class="lineno">15741</span>&#160;}</div>
<div class="line"><a name="l15742"></a><span class="lineno">15742</span>&#160;__rv32 vint16m2_t vand_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l15743"></a><span class="lineno">15743</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l15744"></a><span class="lineno">15744</span>&#160;}</div>
<div class="line"><a name="l15745"></a><span class="lineno">15745</span>&#160;__rv32 vint16m4_t vand_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l15746"></a><span class="lineno">15746</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l15747"></a><span class="lineno">15747</span>&#160;}</div>
<div class="line"><a name="l15748"></a><span class="lineno">15748</span>&#160;__rv32 vint16m8_t vand_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l15749"></a><span class="lineno">15749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l15750"></a><span class="lineno">15750</span>&#160;}</div>
<div class="line"><a name="l15751"></a><span class="lineno">15751</span>&#160; </div>
<div class="line"><a name="l15783"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c5f070877adfa3faa5d60ab14065776">15783</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7c5f070877adfa3faa5d60ab14065776">vand_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l15784"></a><span class="lineno">15784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l15785"></a><span class="lineno">15785</span>&#160;}</div>
<div class="line"><a name="l15786"></a><span class="lineno">15786</span>&#160;__rv32 vint32m2_t vand_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l15787"></a><span class="lineno">15787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l15788"></a><span class="lineno">15788</span>&#160;}</div>
<div class="line"><a name="l15789"></a><span class="lineno">15789</span>&#160;__rv32 vint32m4_t vand_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l15790"></a><span class="lineno">15790</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l15791"></a><span class="lineno">15791</span>&#160;}</div>
<div class="line"><a name="l15792"></a><span class="lineno">15792</span>&#160;__rv32 vint32m8_t vand_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l15793"></a><span class="lineno">15793</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l15794"></a><span class="lineno">15794</span>&#160;}</div>
<div class="line"><a name="l15795"></a><span class="lineno">15795</span>&#160; </div>
<div class="line"><a name="l15827"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adcbf82e5922655501d7aa51d77c9cc12">15827</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#adcbf82e5922655501d7aa51d77c9cc12">vand_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l15828"></a><span class="lineno">15828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l15829"></a><span class="lineno">15829</span>&#160;}</div>
<div class="line"><a name="l15830"></a><span class="lineno">15830</span>&#160;__rv32 vuint8m2_t vand_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l15831"></a><span class="lineno">15831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l15832"></a><span class="lineno">15832</span>&#160;}</div>
<div class="line"><a name="l15833"></a><span class="lineno">15833</span>&#160;__rv32 vuint8m4_t vand_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l15834"></a><span class="lineno">15834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l15835"></a><span class="lineno">15835</span>&#160;}</div>
<div class="line"><a name="l15836"></a><span class="lineno">15836</span>&#160;__rv32 vuint8m8_t vand_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l15837"></a><span class="lineno">15837</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l15838"></a><span class="lineno">15838</span>&#160;}</div>
<div class="line"><a name="l15839"></a><span class="lineno">15839</span>&#160; </div>
<div class="line"><a name="l15871"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a20cd2f6756bacc57cdcd279229c04402">15871</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a20cd2f6756bacc57cdcd279229c04402">vand_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l15872"></a><span class="lineno">15872</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l15873"></a><span class="lineno">15873</span>&#160;}</div>
<div class="line"><a name="l15874"></a><span class="lineno">15874</span>&#160;__rv32 vuint16m2_t vand_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l15875"></a><span class="lineno">15875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l15876"></a><span class="lineno">15876</span>&#160;}</div>
<div class="line"><a name="l15877"></a><span class="lineno">15877</span>&#160;__rv32 vuint16m4_t vand_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l15878"></a><span class="lineno">15878</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l15879"></a><span class="lineno">15879</span>&#160;}</div>
<div class="line"><a name="l15880"></a><span class="lineno">15880</span>&#160;__rv32 vuint16m8_t vand_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l15881"></a><span class="lineno">15881</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l15882"></a><span class="lineno">15882</span>&#160;}</div>
<div class="line"><a name="l15883"></a><span class="lineno">15883</span>&#160; </div>
<div class="line"><a name="l15915"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a26b2e17eeebfa330926ab33b23c048ec">15915</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a26b2e17eeebfa330926ab33b23c048ec">vand_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l15916"></a><span class="lineno">15916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l15917"></a><span class="lineno">15917</span>&#160;}</div>
<div class="line"><a name="l15918"></a><span class="lineno">15918</span>&#160;__rv32 vuint32m2_t vand_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l15919"></a><span class="lineno">15919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l15920"></a><span class="lineno">15920</span>&#160;}</div>
<div class="line"><a name="l15921"></a><span class="lineno">15921</span>&#160;__rv32 vuint32m4_t vand_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l15922"></a><span class="lineno">15922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l15923"></a><span class="lineno">15923</span>&#160;}</div>
<div class="line"><a name="l15924"></a><span class="lineno">15924</span>&#160;__rv32 vuint32m8_t vand_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l15925"></a><span class="lineno">15925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l15926"></a><span class="lineno">15926</span>&#160;}</div>
<div class="line"><a name="l15927"></a><span class="lineno">15927</span>&#160; </div>
<div class="line"><a name="l15959"></a><span class="lineno">15959</span>&#160;<span class="preprocessor">#define vand_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l15960"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9d66db4e7600196847295e275f9ed0cb">15960</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l15961"></a><span class="lineno">15961</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l15962"></a><span class="lineno">15962</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l15963"></a><span class="lineno">15963</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l15964"></a><span class="lineno">15964</span>&#160;<span class="preprocessor">#define vand_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l15965"></a><span class="lineno">15965</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l15966"></a><span class="lineno">15966</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l15967"></a><span class="lineno">15967</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l15968"></a><span class="lineno">15968</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l15969"></a><span class="lineno">15969</span>&#160;<span class="preprocessor">#define vand_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l15970"></a><span class="lineno">15970</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l15971"></a><span class="lineno">15971</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l15972"></a><span class="lineno">15972</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l15973"></a><span class="lineno">15973</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l15974"></a><span class="lineno">15974</span>&#160;<span class="preprocessor">#define vand_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l15975"></a><span class="lineno">15975</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l15976"></a><span class="lineno">15976</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l15977"></a><span class="lineno">15977</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l15978"></a><span class="lineno">15978</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l15979"></a><span class="lineno">15979</span>&#160; </div>
<div class="line"><a name="l16011"></a><span class="lineno">16011</span>&#160;<span class="preprocessor">#define vand_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16012"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a75ae28a5b3b987c7288166a3cefd46f1">16012</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l16013"></a><span class="lineno">16013</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l16014"></a><span class="lineno">16014</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16015"></a><span class="lineno">16015</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16016"></a><span class="lineno">16016</span>&#160;<span class="preprocessor">#define vand_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16017"></a><span class="lineno">16017</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l16018"></a><span class="lineno">16018</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l16019"></a><span class="lineno">16019</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16020"></a><span class="lineno">16020</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16021"></a><span class="lineno">16021</span>&#160;<span class="preprocessor">#define vand_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16022"></a><span class="lineno">16022</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l16023"></a><span class="lineno">16023</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l16024"></a><span class="lineno">16024</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16025"></a><span class="lineno">16025</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16026"></a><span class="lineno">16026</span>&#160;<span class="preprocessor">#define vand_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16027"></a><span class="lineno">16027</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l16028"></a><span class="lineno">16028</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l16029"></a><span class="lineno">16029</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16030"></a><span class="lineno">16030</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16031"></a><span class="lineno">16031</span>&#160; </div>
<div class="line"><a name="l16063"></a><span class="lineno">16063</span>&#160;<span class="preprocessor">#define vand_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16064"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6c6a7cdb96bb5a3db1f805ef39dcb185">16064</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l16065"></a><span class="lineno">16065</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l16066"></a><span class="lineno">16066</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16067"></a><span class="lineno">16067</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16068"></a><span class="lineno">16068</span>&#160;<span class="preprocessor">#define vand_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16069"></a><span class="lineno">16069</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l16070"></a><span class="lineno">16070</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l16071"></a><span class="lineno">16071</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16072"></a><span class="lineno">16072</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16073"></a><span class="lineno">16073</span>&#160;<span class="preprocessor">#define vand_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16074"></a><span class="lineno">16074</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l16075"></a><span class="lineno">16075</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l16076"></a><span class="lineno">16076</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16077"></a><span class="lineno">16077</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16078"></a><span class="lineno">16078</span>&#160;<span class="preprocessor">#define vand_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16079"></a><span class="lineno">16079</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l16080"></a><span class="lineno">16080</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l16081"></a><span class="lineno">16081</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16082"></a><span class="lineno">16082</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16083"></a><span class="lineno">16083</span>&#160; </div>
<div class="line"><a name="l16115"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a19eeb6c8ccf93c8c316558ee45366f64">16115</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a19eeb6c8ccf93c8c316558ee45366f64">vor_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l16116"></a><span class="lineno">16116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l16117"></a><span class="lineno">16117</span>&#160;}</div>
<div class="line"><a name="l16118"></a><span class="lineno">16118</span>&#160;__rv32 vint8m2_t vor_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l16119"></a><span class="lineno">16119</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l16120"></a><span class="lineno">16120</span>&#160;}</div>
<div class="line"><a name="l16121"></a><span class="lineno">16121</span>&#160;__rv32 vint8m4_t vor_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l16122"></a><span class="lineno">16122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l16123"></a><span class="lineno">16123</span>&#160;}</div>
<div class="line"><a name="l16124"></a><span class="lineno">16124</span>&#160;__rv32 vint8m8_t vor_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l16125"></a><span class="lineno">16125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l16126"></a><span class="lineno">16126</span>&#160;}</div>
<div class="line"><a name="l16127"></a><span class="lineno">16127</span>&#160; </div>
<div class="line"><a name="l16159"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b9c832516baaf0f5ad36136c30f3da1">16159</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a3b9c832516baaf0f5ad36136c30f3da1">vor_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l16160"></a><span class="lineno">16160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l16161"></a><span class="lineno">16161</span>&#160;}</div>
<div class="line"><a name="l16162"></a><span class="lineno">16162</span>&#160;__rv32 vint16m2_t vor_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l16163"></a><span class="lineno">16163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l16164"></a><span class="lineno">16164</span>&#160;}</div>
<div class="line"><a name="l16165"></a><span class="lineno">16165</span>&#160;__rv32 vint16m4_t vor_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l16166"></a><span class="lineno">16166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l16167"></a><span class="lineno">16167</span>&#160;}</div>
<div class="line"><a name="l16168"></a><span class="lineno">16168</span>&#160;__rv32 vint16m8_t vor_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l16169"></a><span class="lineno">16169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l16170"></a><span class="lineno">16170</span>&#160;}</div>
<div class="line"><a name="l16171"></a><span class="lineno">16171</span>&#160; </div>
<div class="line"><a name="l16203"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aff63f0f82c10d63edc4e78e1f0b4342d">16203</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aff63f0f82c10d63edc4e78e1f0b4342d">vor_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l16204"></a><span class="lineno">16204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l16205"></a><span class="lineno">16205</span>&#160;}</div>
<div class="line"><a name="l16206"></a><span class="lineno">16206</span>&#160;__rv32 vint32m2_t vor_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l16207"></a><span class="lineno">16207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l16208"></a><span class="lineno">16208</span>&#160;}</div>
<div class="line"><a name="l16209"></a><span class="lineno">16209</span>&#160;__rv32 vint32m4_t vor_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l16210"></a><span class="lineno">16210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l16211"></a><span class="lineno">16211</span>&#160;}</div>
<div class="line"><a name="l16212"></a><span class="lineno">16212</span>&#160;__rv32 vint32m8_t vor_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l16213"></a><span class="lineno">16213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l16214"></a><span class="lineno">16214</span>&#160;}</div>
<div class="line"><a name="l16215"></a><span class="lineno">16215</span>&#160; </div>
<div class="line"><a name="l16247"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8a66b9ccdfae546752351a1a0ffdde51">16247</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a8a66b9ccdfae546752351a1a0ffdde51">vor_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l16248"></a><span class="lineno">16248</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l16249"></a><span class="lineno">16249</span>&#160;}</div>
<div class="line"><a name="l16250"></a><span class="lineno">16250</span>&#160;__rv32 vuint8m2_t vor_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l16251"></a><span class="lineno">16251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l16252"></a><span class="lineno">16252</span>&#160;}</div>
<div class="line"><a name="l16253"></a><span class="lineno">16253</span>&#160;__rv32 vuint8m4_t vor_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l16254"></a><span class="lineno">16254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l16255"></a><span class="lineno">16255</span>&#160;}</div>
<div class="line"><a name="l16256"></a><span class="lineno">16256</span>&#160;__rv32 vuint8m8_t vor_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l16257"></a><span class="lineno">16257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l16258"></a><span class="lineno">16258</span>&#160;}</div>
<div class="line"><a name="l16259"></a><span class="lineno">16259</span>&#160; </div>
<div class="line"><a name="l16291"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae5f699448942bc1826a013a1d830b7fc">16291</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ae5f699448942bc1826a013a1d830b7fc">vor_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l16292"></a><span class="lineno">16292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l16293"></a><span class="lineno">16293</span>&#160;}</div>
<div class="line"><a name="l16294"></a><span class="lineno">16294</span>&#160;__rv32 vuint16m2_t vor_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l16295"></a><span class="lineno">16295</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l16296"></a><span class="lineno">16296</span>&#160;}</div>
<div class="line"><a name="l16297"></a><span class="lineno">16297</span>&#160;__rv32 vuint16m4_t vor_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l16298"></a><span class="lineno">16298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l16299"></a><span class="lineno">16299</span>&#160;}</div>
<div class="line"><a name="l16300"></a><span class="lineno">16300</span>&#160;__rv32 vuint16m8_t vor_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l16301"></a><span class="lineno">16301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l16302"></a><span class="lineno">16302</span>&#160;}</div>
<div class="line"><a name="l16303"></a><span class="lineno">16303</span>&#160; </div>
<div class="line"><a name="l16335"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3762711bbe11e42fe0e1d2ac43e891e4">16335</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3762711bbe11e42fe0e1d2ac43e891e4">vor_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l16336"></a><span class="lineno">16336</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l16337"></a><span class="lineno">16337</span>&#160;}</div>
<div class="line"><a name="l16338"></a><span class="lineno">16338</span>&#160;__rv32 vuint32m2_t vor_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l16339"></a><span class="lineno">16339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l16340"></a><span class="lineno">16340</span>&#160;}</div>
<div class="line"><a name="l16341"></a><span class="lineno">16341</span>&#160;__rv32 vuint32m4_t vor_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l16342"></a><span class="lineno">16342</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l16343"></a><span class="lineno">16343</span>&#160;}</div>
<div class="line"><a name="l16344"></a><span class="lineno">16344</span>&#160;__rv32 vuint32m8_t vor_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l16345"></a><span class="lineno">16345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l16346"></a><span class="lineno">16346</span>&#160;}</div>
<div class="line"><a name="l16347"></a><span class="lineno">16347</span>&#160; </div>
<div class="line"><a name="l16379"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57fa8a818092bc9baaa7daa2335421b4">16379</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a57fa8a818092bc9baaa7daa2335421b4">vor_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l16380"></a><span class="lineno">16380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l16381"></a><span class="lineno">16381</span>&#160;}</div>
<div class="line"><a name="l16382"></a><span class="lineno">16382</span>&#160;__rv32 vint8m2_t vor_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l16383"></a><span class="lineno">16383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l16384"></a><span class="lineno">16384</span>&#160;}</div>
<div class="line"><a name="l16385"></a><span class="lineno">16385</span>&#160;__rv32 vint8m4_t vor_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l16386"></a><span class="lineno">16386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l16387"></a><span class="lineno">16387</span>&#160;}</div>
<div class="line"><a name="l16388"></a><span class="lineno">16388</span>&#160;__rv32 vint8m8_t vor_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l16389"></a><span class="lineno">16389</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l16390"></a><span class="lineno">16390</span>&#160;}</div>
<div class="line"><a name="l16391"></a><span class="lineno">16391</span>&#160; </div>
<div class="line"><a name="l16423"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad7d363f40d6fcf1d2a2d161fe55ef564">16423</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad7d363f40d6fcf1d2a2d161fe55ef564">vor_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l16424"></a><span class="lineno">16424</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l16425"></a><span class="lineno">16425</span>&#160;}</div>
<div class="line"><a name="l16426"></a><span class="lineno">16426</span>&#160;__rv32 vint16m2_t vor_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l16427"></a><span class="lineno">16427</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l16428"></a><span class="lineno">16428</span>&#160;}</div>
<div class="line"><a name="l16429"></a><span class="lineno">16429</span>&#160;__rv32 vint16m4_t vor_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l16430"></a><span class="lineno">16430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l16431"></a><span class="lineno">16431</span>&#160;}</div>
<div class="line"><a name="l16432"></a><span class="lineno">16432</span>&#160;__rv32 vint16m8_t vor_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l16433"></a><span class="lineno">16433</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l16434"></a><span class="lineno">16434</span>&#160;}</div>
<div class="line"><a name="l16435"></a><span class="lineno">16435</span>&#160; </div>
<div class="line"><a name="l16467"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ada5895970653e509f176015b4f88c991">16467</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ada5895970653e509f176015b4f88c991">vor_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l16468"></a><span class="lineno">16468</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l16469"></a><span class="lineno">16469</span>&#160;}</div>
<div class="line"><a name="l16470"></a><span class="lineno">16470</span>&#160;__rv32 vint32m2_t vor_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l16471"></a><span class="lineno">16471</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l16472"></a><span class="lineno">16472</span>&#160;}</div>
<div class="line"><a name="l16473"></a><span class="lineno">16473</span>&#160;__rv32 vint32m4_t vor_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l16474"></a><span class="lineno">16474</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l16475"></a><span class="lineno">16475</span>&#160;}</div>
<div class="line"><a name="l16476"></a><span class="lineno">16476</span>&#160;__rv32 vint32m8_t vor_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l16477"></a><span class="lineno">16477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l16478"></a><span class="lineno">16478</span>&#160;}</div>
<div class="line"><a name="l16479"></a><span class="lineno">16479</span>&#160; </div>
<div class="line"><a name="l16511"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53af3ffee37215aeb12c4c906f0346b5">16511</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a53af3ffee37215aeb12c4c906f0346b5">vor_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l16512"></a><span class="lineno">16512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l16513"></a><span class="lineno">16513</span>&#160;}</div>
<div class="line"><a name="l16514"></a><span class="lineno">16514</span>&#160;__rv32 vuint8m2_t vor_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l16515"></a><span class="lineno">16515</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l16516"></a><span class="lineno">16516</span>&#160;}</div>
<div class="line"><a name="l16517"></a><span class="lineno">16517</span>&#160;__rv32 vuint8m4_t vor_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l16518"></a><span class="lineno">16518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l16519"></a><span class="lineno">16519</span>&#160;}</div>
<div class="line"><a name="l16520"></a><span class="lineno">16520</span>&#160;__rv32 vuint8m8_t vor_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l16521"></a><span class="lineno">16521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l16522"></a><span class="lineno">16522</span>&#160;}</div>
<div class="line"><a name="l16523"></a><span class="lineno">16523</span>&#160; </div>
<div class="line"><a name="l16555"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abbe5b93c19e35c2b6750ad7bcf7b69b0">16555</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#abbe5b93c19e35c2b6750ad7bcf7b69b0">vor_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l16556"></a><span class="lineno">16556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l16557"></a><span class="lineno">16557</span>&#160;}</div>
<div class="line"><a name="l16558"></a><span class="lineno">16558</span>&#160;__rv32 vuint16m2_t vor_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l16559"></a><span class="lineno">16559</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l16560"></a><span class="lineno">16560</span>&#160;}</div>
<div class="line"><a name="l16561"></a><span class="lineno">16561</span>&#160;__rv32 vuint16m4_t vor_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l16562"></a><span class="lineno">16562</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l16563"></a><span class="lineno">16563</span>&#160;}</div>
<div class="line"><a name="l16564"></a><span class="lineno">16564</span>&#160;__rv32 vuint16m8_t vor_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l16565"></a><span class="lineno">16565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l16566"></a><span class="lineno">16566</span>&#160;}</div>
<div class="line"><a name="l16567"></a><span class="lineno">16567</span>&#160; </div>
<div class="line"><a name="l16599"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab9ccfed8834b57ef41343c0137e2bce9">16599</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab9ccfed8834b57ef41343c0137e2bce9">vor_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l16600"></a><span class="lineno">16600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l16601"></a><span class="lineno">16601</span>&#160;}</div>
<div class="line"><a name="l16602"></a><span class="lineno">16602</span>&#160;__rv32 vuint32m2_t vor_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l16603"></a><span class="lineno">16603</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l16604"></a><span class="lineno">16604</span>&#160;}</div>
<div class="line"><a name="l16605"></a><span class="lineno">16605</span>&#160;__rv32 vuint32m4_t vor_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l16606"></a><span class="lineno">16606</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l16607"></a><span class="lineno">16607</span>&#160;}</div>
<div class="line"><a name="l16608"></a><span class="lineno">16608</span>&#160;__rv32 vuint32m8_t vor_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l16609"></a><span class="lineno">16609</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l16610"></a><span class="lineno">16610</span>&#160;}</div>
<div class="line"><a name="l16611"></a><span class="lineno">16611</span>&#160; </div>
<div class="line"><a name="l16643"></a><span class="lineno">16643</span>&#160;<span class="preprocessor">#define vor_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16644"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa799d80e5baee08320f573d0c760e4ce">16644</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l16645"></a><span class="lineno">16645</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l16646"></a><span class="lineno">16646</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16647"></a><span class="lineno">16647</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16648"></a><span class="lineno">16648</span>&#160;<span class="preprocessor">#define vor_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16649"></a><span class="lineno">16649</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l16650"></a><span class="lineno">16650</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l16651"></a><span class="lineno">16651</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16652"></a><span class="lineno">16652</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16653"></a><span class="lineno">16653</span>&#160;<span class="preprocessor">#define vor_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16654"></a><span class="lineno">16654</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l16655"></a><span class="lineno">16655</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l16656"></a><span class="lineno">16656</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16657"></a><span class="lineno">16657</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16658"></a><span class="lineno">16658</span>&#160;<span class="preprocessor">#define vor_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16659"></a><span class="lineno">16659</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l16660"></a><span class="lineno">16660</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l16661"></a><span class="lineno">16661</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16662"></a><span class="lineno">16662</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16663"></a><span class="lineno">16663</span>&#160; </div>
<div class="line"><a name="l16695"></a><span class="lineno">16695</span>&#160;<span class="preprocessor">#define vor_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16696"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8996dcf24b122ba149b22c43db9a8e1b">16696</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l16697"></a><span class="lineno">16697</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l16698"></a><span class="lineno">16698</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16699"></a><span class="lineno">16699</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16700"></a><span class="lineno">16700</span>&#160;<span class="preprocessor">#define vor_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16701"></a><span class="lineno">16701</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l16702"></a><span class="lineno">16702</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l16703"></a><span class="lineno">16703</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16704"></a><span class="lineno">16704</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16705"></a><span class="lineno">16705</span>&#160;<span class="preprocessor">#define vor_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16706"></a><span class="lineno">16706</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l16707"></a><span class="lineno">16707</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l16708"></a><span class="lineno">16708</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16709"></a><span class="lineno">16709</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16710"></a><span class="lineno">16710</span>&#160;<span class="preprocessor">#define vor_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16711"></a><span class="lineno">16711</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l16712"></a><span class="lineno">16712</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l16713"></a><span class="lineno">16713</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16714"></a><span class="lineno">16714</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16715"></a><span class="lineno">16715</span>&#160; </div>
<div class="line"><a name="l16747"></a><span class="lineno">16747</span>&#160;<span class="preprocessor">#define vor_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16748"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab68a98cb5e3614e8301ba8a87dae0896">16748</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l16749"></a><span class="lineno">16749</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l16750"></a><span class="lineno">16750</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16751"></a><span class="lineno">16751</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16752"></a><span class="lineno">16752</span>&#160;<span class="preprocessor">#define vor_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16753"></a><span class="lineno">16753</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l16754"></a><span class="lineno">16754</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l16755"></a><span class="lineno">16755</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16756"></a><span class="lineno">16756</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16757"></a><span class="lineno">16757</span>&#160;<span class="preprocessor">#define vor_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16758"></a><span class="lineno">16758</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l16759"></a><span class="lineno">16759</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l16760"></a><span class="lineno">16760</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16761"></a><span class="lineno">16761</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16762"></a><span class="lineno">16762</span>&#160;<span class="preprocessor">#define vor_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l16763"></a><span class="lineno">16763</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l16764"></a><span class="lineno">16764</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l16765"></a><span class="lineno">16765</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l16766"></a><span class="lineno">16766</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l16767"></a><span class="lineno">16767</span>&#160; </div>
<div class="line"><a name="l16799"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61c26e3678fbb094f1e9cc520debb2b8">16799</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a61c26e3678fbb094f1e9cc520debb2b8">vxor_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l16800"></a><span class="lineno">16800</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l16801"></a><span class="lineno">16801</span>&#160;}</div>
<div class="line"><a name="l16802"></a><span class="lineno">16802</span>&#160;__rv32 vint8m2_t vxor_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l16803"></a><span class="lineno">16803</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l16804"></a><span class="lineno">16804</span>&#160;}</div>
<div class="line"><a name="l16805"></a><span class="lineno">16805</span>&#160;__rv32 vint8m4_t vxor_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l16806"></a><span class="lineno">16806</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l16807"></a><span class="lineno">16807</span>&#160;}</div>
<div class="line"><a name="l16808"></a><span class="lineno">16808</span>&#160;__rv32 vint8m8_t vxor_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l16809"></a><span class="lineno">16809</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l16810"></a><span class="lineno">16810</span>&#160;}</div>
<div class="line"><a name="l16811"></a><span class="lineno">16811</span>&#160; </div>
<div class="line"><a name="l16843"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad885de8a4c6d8a882edeb5b8b4503216">16843</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad885de8a4c6d8a882edeb5b8b4503216">vxor_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l16844"></a><span class="lineno">16844</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l16845"></a><span class="lineno">16845</span>&#160;}</div>
<div class="line"><a name="l16846"></a><span class="lineno">16846</span>&#160;__rv32 vint16m2_t vxor_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l16847"></a><span class="lineno">16847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l16848"></a><span class="lineno">16848</span>&#160;}</div>
<div class="line"><a name="l16849"></a><span class="lineno">16849</span>&#160;__rv32 vint16m4_t vxor_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l16850"></a><span class="lineno">16850</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l16851"></a><span class="lineno">16851</span>&#160;}</div>
<div class="line"><a name="l16852"></a><span class="lineno">16852</span>&#160;__rv32 vint16m8_t vxor_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l16853"></a><span class="lineno">16853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l16854"></a><span class="lineno">16854</span>&#160;}</div>
<div class="line"><a name="l16855"></a><span class="lineno">16855</span>&#160; </div>
<div class="line"><a name="l16887"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e9c3144ace0f23eb4c69ac83bf7fe88">16887</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a6e9c3144ace0f23eb4c69ac83bf7fe88">vxor_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l16888"></a><span class="lineno">16888</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l16889"></a><span class="lineno">16889</span>&#160;}</div>
<div class="line"><a name="l16890"></a><span class="lineno">16890</span>&#160;__rv32 vint32m2_t vxor_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l16891"></a><span class="lineno">16891</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l16892"></a><span class="lineno">16892</span>&#160;}</div>
<div class="line"><a name="l16893"></a><span class="lineno">16893</span>&#160;__rv32 vint32m4_t vxor_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l16894"></a><span class="lineno">16894</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l16895"></a><span class="lineno">16895</span>&#160;}</div>
<div class="line"><a name="l16896"></a><span class="lineno">16896</span>&#160;__rv32 vint32m8_t vxor_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l16897"></a><span class="lineno">16897</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l16898"></a><span class="lineno">16898</span>&#160;}</div>
<div class="line"><a name="l16899"></a><span class="lineno">16899</span>&#160; </div>
<div class="line"><a name="l16931"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9fddceed773b72a361b600bb9f0a3d62">16931</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a9fddceed773b72a361b600bb9f0a3d62">vxor_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l16932"></a><span class="lineno">16932</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l16933"></a><span class="lineno">16933</span>&#160;}</div>
<div class="line"><a name="l16934"></a><span class="lineno">16934</span>&#160;__rv32 vuint8m2_t vxor_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l16935"></a><span class="lineno">16935</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l16936"></a><span class="lineno">16936</span>&#160;}</div>
<div class="line"><a name="l16937"></a><span class="lineno">16937</span>&#160;__rv32 vuint8m4_t vxor_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l16938"></a><span class="lineno">16938</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l16939"></a><span class="lineno">16939</span>&#160;}</div>
<div class="line"><a name="l16940"></a><span class="lineno">16940</span>&#160;__rv32 vuint8m8_t vxor_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l16941"></a><span class="lineno">16941</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l16942"></a><span class="lineno">16942</span>&#160;}</div>
<div class="line"><a name="l16943"></a><span class="lineno">16943</span>&#160; </div>
<div class="line"><a name="l16975"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aacb492c830d21be31b2a8d5f536a92bc">16975</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aacb492c830d21be31b2a8d5f536a92bc">vxor_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l16976"></a><span class="lineno">16976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l16977"></a><span class="lineno">16977</span>&#160;}</div>
<div class="line"><a name="l16978"></a><span class="lineno">16978</span>&#160;__rv32 vuint16m2_t vxor_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l16979"></a><span class="lineno">16979</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l16980"></a><span class="lineno">16980</span>&#160;}</div>
<div class="line"><a name="l16981"></a><span class="lineno">16981</span>&#160;__rv32 vuint16m4_t vxor_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l16982"></a><span class="lineno">16982</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l16983"></a><span class="lineno">16983</span>&#160;}</div>
<div class="line"><a name="l16984"></a><span class="lineno">16984</span>&#160;__rv32 vuint16m8_t vxor_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l16985"></a><span class="lineno">16985</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l16986"></a><span class="lineno">16986</span>&#160;}</div>
<div class="line"><a name="l16987"></a><span class="lineno">16987</span>&#160; </div>
<div class="line"><a name="l17019"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa6279a189cb175e9142510bab498912d">17019</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa6279a189cb175e9142510bab498912d">vxor_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l17020"></a><span class="lineno">17020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l17021"></a><span class="lineno">17021</span>&#160;}</div>
<div class="line"><a name="l17022"></a><span class="lineno">17022</span>&#160;__rv32 vuint32m2_t vxor_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l17023"></a><span class="lineno">17023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l17024"></a><span class="lineno">17024</span>&#160;}</div>
<div class="line"><a name="l17025"></a><span class="lineno">17025</span>&#160;__rv32 vuint32m4_t vxor_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l17026"></a><span class="lineno">17026</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l17027"></a><span class="lineno">17027</span>&#160;}</div>
<div class="line"><a name="l17028"></a><span class="lineno">17028</span>&#160;__rv32 vuint32m8_t vxor_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l17029"></a><span class="lineno">17029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l17030"></a><span class="lineno">17030</span>&#160;}</div>
<div class="line"><a name="l17031"></a><span class="lineno">17031</span>&#160; </div>
<div class="line"><a name="l17063"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a157867962ab486c4f05a6beb545fc900">17063</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a157867962ab486c4f05a6beb545fc900">vxor_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l17064"></a><span class="lineno">17064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l17065"></a><span class="lineno">17065</span>&#160;}</div>
<div class="line"><a name="l17066"></a><span class="lineno">17066</span>&#160;__rv32 vint8m2_t vxor_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l17067"></a><span class="lineno">17067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l17068"></a><span class="lineno">17068</span>&#160;}</div>
<div class="line"><a name="l17069"></a><span class="lineno">17069</span>&#160;__rv32 vint8m4_t vxor_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l17070"></a><span class="lineno">17070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l17071"></a><span class="lineno">17071</span>&#160;}</div>
<div class="line"><a name="l17072"></a><span class="lineno">17072</span>&#160;__rv32 vint8m8_t vxor_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l17073"></a><span class="lineno">17073</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l17074"></a><span class="lineno">17074</span>&#160;}</div>
<div class="line"><a name="l17075"></a><span class="lineno">17075</span>&#160; </div>
<div class="line"><a name="l17107"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b1ef5f16cfed7b806bc98b8fc676796">17107</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a3b1ef5f16cfed7b806bc98b8fc676796">vxor_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l17108"></a><span class="lineno">17108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l17109"></a><span class="lineno">17109</span>&#160;}</div>
<div class="line"><a name="l17110"></a><span class="lineno">17110</span>&#160;__rv32 vint16m2_t vxor_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l17111"></a><span class="lineno">17111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l17112"></a><span class="lineno">17112</span>&#160;}</div>
<div class="line"><a name="l17113"></a><span class="lineno">17113</span>&#160;__rv32 vint16m4_t vxor_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l17114"></a><span class="lineno">17114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l17115"></a><span class="lineno">17115</span>&#160;}</div>
<div class="line"><a name="l17116"></a><span class="lineno">17116</span>&#160;__rv32 vint16m8_t vxor_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l17117"></a><span class="lineno">17117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l17118"></a><span class="lineno">17118</span>&#160;}</div>
<div class="line"><a name="l17119"></a><span class="lineno">17119</span>&#160; </div>
<div class="line"><a name="l17151"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acc7da33358e9797a9f8569697e644393">17151</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#acc7da33358e9797a9f8569697e644393">vxor_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l17152"></a><span class="lineno">17152</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l17153"></a><span class="lineno">17153</span>&#160;}</div>
<div class="line"><a name="l17154"></a><span class="lineno">17154</span>&#160;__rv32 vint32m2_t vxor_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l17155"></a><span class="lineno">17155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l17156"></a><span class="lineno">17156</span>&#160;}</div>
<div class="line"><a name="l17157"></a><span class="lineno">17157</span>&#160;__rv32 vint32m4_t vxor_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l17158"></a><span class="lineno">17158</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l17159"></a><span class="lineno">17159</span>&#160;}</div>
<div class="line"><a name="l17160"></a><span class="lineno">17160</span>&#160;__rv32 vint32m8_t vxor_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l17161"></a><span class="lineno">17161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l17162"></a><span class="lineno">17162</span>&#160;}</div>
<div class="line"><a name="l17163"></a><span class="lineno">17163</span>&#160; </div>
<div class="line"><a name="l17195"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a741df8dd3be535029f36b8bd81f63151">17195</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a741df8dd3be535029f36b8bd81f63151">vxor_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l17196"></a><span class="lineno">17196</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l17197"></a><span class="lineno">17197</span>&#160;}</div>
<div class="line"><a name="l17198"></a><span class="lineno">17198</span>&#160;__rv32 vuint8m2_t vxor_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l17199"></a><span class="lineno">17199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l17200"></a><span class="lineno">17200</span>&#160;}</div>
<div class="line"><a name="l17201"></a><span class="lineno">17201</span>&#160;__rv32 vuint8m4_t vxor_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l17202"></a><span class="lineno">17202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l17203"></a><span class="lineno">17203</span>&#160;}</div>
<div class="line"><a name="l17204"></a><span class="lineno">17204</span>&#160;__rv32 vuint8m8_t vxor_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l17205"></a><span class="lineno">17205</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l17206"></a><span class="lineno">17206</span>&#160;}</div>
<div class="line"><a name="l17207"></a><span class="lineno">17207</span>&#160; </div>
<div class="line"><a name="l17239"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7bd1ed8ba34fd69786e6bf6d2620c62c">17239</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a7bd1ed8ba34fd69786e6bf6d2620c62c">vxor_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l17240"></a><span class="lineno">17240</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l17241"></a><span class="lineno">17241</span>&#160;}</div>
<div class="line"><a name="l17242"></a><span class="lineno">17242</span>&#160;__rv32 vuint16m2_t vxor_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l17243"></a><span class="lineno">17243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l17244"></a><span class="lineno">17244</span>&#160;}</div>
<div class="line"><a name="l17245"></a><span class="lineno">17245</span>&#160;__rv32 vuint16m4_t vxor_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l17246"></a><span class="lineno">17246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l17247"></a><span class="lineno">17247</span>&#160;}</div>
<div class="line"><a name="l17248"></a><span class="lineno">17248</span>&#160;__rv32 vuint16m8_t vxor_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l17249"></a><span class="lineno">17249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l17250"></a><span class="lineno">17250</span>&#160;}</div>
<div class="line"><a name="l17251"></a><span class="lineno">17251</span>&#160; </div>
<div class="line"><a name="l17283"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afdf692d8d6b1a71fc4a6132b75247909">17283</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#afdf692d8d6b1a71fc4a6132b75247909">vxor_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l17284"></a><span class="lineno">17284</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l17285"></a><span class="lineno">17285</span>&#160;}</div>
<div class="line"><a name="l17286"></a><span class="lineno">17286</span>&#160;__rv32 vuint32m2_t vxor_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l17287"></a><span class="lineno">17287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l17288"></a><span class="lineno">17288</span>&#160;}</div>
<div class="line"><a name="l17289"></a><span class="lineno">17289</span>&#160;__rv32 vuint32m4_t vxor_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l17290"></a><span class="lineno">17290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l17291"></a><span class="lineno">17291</span>&#160;}</div>
<div class="line"><a name="l17292"></a><span class="lineno">17292</span>&#160;__rv32 vuint32m8_t vxor_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l17293"></a><span class="lineno">17293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l17294"></a><span class="lineno">17294</span>&#160;}</div>
<div class="line"><a name="l17295"></a><span class="lineno">17295</span>&#160; </div>
<div class="line"><a name="l17327"></a><span class="lineno">17327</span>&#160;<span class="preprocessor">#define vxor_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17328"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a27cf1b214e448f70c232d3968ab929cf">17328</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l17329"></a><span class="lineno">17329</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l17330"></a><span class="lineno">17330</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17331"></a><span class="lineno">17331</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17332"></a><span class="lineno">17332</span>&#160;<span class="preprocessor">#define vxor_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17333"></a><span class="lineno">17333</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l17334"></a><span class="lineno">17334</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l17335"></a><span class="lineno">17335</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17336"></a><span class="lineno">17336</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17337"></a><span class="lineno">17337</span>&#160;<span class="preprocessor">#define vxor_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17338"></a><span class="lineno">17338</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l17339"></a><span class="lineno">17339</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l17340"></a><span class="lineno">17340</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17341"></a><span class="lineno">17341</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17342"></a><span class="lineno">17342</span>&#160;<span class="preprocessor">#define vxor_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17343"></a><span class="lineno">17343</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l17344"></a><span class="lineno">17344</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l17345"></a><span class="lineno">17345</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17346"></a><span class="lineno">17346</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17347"></a><span class="lineno">17347</span>&#160; </div>
<div class="line"><a name="l17379"></a><span class="lineno">17379</span>&#160;<span class="preprocessor">#define vxor_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17380"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0ee41bf8a750c02b96a0eb17651f182b">17380</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l17381"></a><span class="lineno">17381</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l17382"></a><span class="lineno">17382</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17383"></a><span class="lineno">17383</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17384"></a><span class="lineno">17384</span>&#160;<span class="preprocessor">#define vxor_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17385"></a><span class="lineno">17385</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l17386"></a><span class="lineno">17386</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l17387"></a><span class="lineno">17387</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17388"></a><span class="lineno">17388</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17389"></a><span class="lineno">17389</span>&#160;<span class="preprocessor">#define vxor_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17390"></a><span class="lineno">17390</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l17391"></a><span class="lineno">17391</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l17392"></a><span class="lineno">17392</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17393"></a><span class="lineno">17393</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17394"></a><span class="lineno">17394</span>&#160;<span class="preprocessor">#define vxor_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17395"></a><span class="lineno">17395</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l17396"></a><span class="lineno">17396</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l17397"></a><span class="lineno">17397</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17398"></a><span class="lineno">17398</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17399"></a><span class="lineno">17399</span>&#160; </div>
<div class="line"><a name="l17431"></a><span class="lineno">17431</span>&#160;<span class="preprocessor">#define vxor_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17432"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a815dc21e9e334786f050c2fbab8f575b">17432</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l17433"></a><span class="lineno">17433</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l17434"></a><span class="lineno">17434</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17435"></a><span class="lineno">17435</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17436"></a><span class="lineno">17436</span>&#160;<span class="preprocessor">#define vxor_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17437"></a><span class="lineno">17437</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l17438"></a><span class="lineno">17438</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l17439"></a><span class="lineno">17439</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17440"></a><span class="lineno">17440</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17441"></a><span class="lineno">17441</span>&#160;<span class="preprocessor">#define vxor_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17442"></a><span class="lineno">17442</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l17443"></a><span class="lineno">17443</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l17444"></a><span class="lineno">17444</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17445"></a><span class="lineno">17445</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17446"></a><span class="lineno">17446</span>&#160;<span class="preprocessor">#define vxor_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l17447"></a><span class="lineno">17447</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l17448"></a><span class="lineno">17448</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l17449"></a><span class="lineno">17449</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l17450"></a><span class="lineno">17450</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l17451"></a><span class="lineno">17451</span>&#160; </div>
<div class="line"><a name="l17452"></a><span class="lineno">17452</span>&#160; </div>
<div class="line"><a name="l17453"></a><span class="lineno">17453</span>&#160;<span class="comment">//masked function</span></div>
<div class="line"><a name="l17489"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3e212254c78bb99d4682263f93f2ac71">17489</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3e212254c78bb99d4682263f93f2ac71">vand_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l17490"></a><span class="lineno">17490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17491"></a><span class="lineno">17491</span>&#160;}</div>
<div class="line"><a name="l17492"></a><span class="lineno">17492</span>&#160;__rv32 vint8m2_t vand_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l17493"></a><span class="lineno">17493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17494"></a><span class="lineno">17494</span>&#160;}</div>
<div class="line"><a name="l17495"></a><span class="lineno">17495</span>&#160;__rv32 vint8m4_t vand_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l17496"></a><span class="lineno">17496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17497"></a><span class="lineno">17497</span>&#160;}</div>
<div class="line"><a name="l17498"></a><span class="lineno">17498</span>&#160;__rv32 vint8m8_t vand_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l17499"></a><span class="lineno">17499</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17500"></a><span class="lineno">17500</span>&#160;}</div>
<div class="line"><a name="l17501"></a><span class="lineno">17501</span>&#160; </div>
<div class="line"><a name="l17537"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a35ab21143a7493423d6ded093104adba">17537</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a35ab21143a7493423d6ded093104adba">vand_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l17538"></a><span class="lineno">17538</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17539"></a><span class="lineno">17539</span>&#160;}</div>
<div class="line"><a name="l17540"></a><span class="lineno">17540</span>&#160;__rv32 vint16m2_t vand_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l17541"></a><span class="lineno">17541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17542"></a><span class="lineno">17542</span>&#160;}</div>
<div class="line"><a name="l17543"></a><span class="lineno">17543</span>&#160;__rv32 vint16m4_t vand_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l17544"></a><span class="lineno">17544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17545"></a><span class="lineno">17545</span>&#160;}</div>
<div class="line"><a name="l17546"></a><span class="lineno">17546</span>&#160;__rv32 vint16m8_t vand_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l17547"></a><span class="lineno">17547</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17548"></a><span class="lineno">17548</span>&#160;}</div>
<div class="line"><a name="l17549"></a><span class="lineno">17549</span>&#160; </div>
<div class="line"><a name="l17585"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#addefe8dcaa3ab156e74cd7d6544b0530">17585</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#addefe8dcaa3ab156e74cd7d6544b0530">vand_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l17586"></a><span class="lineno">17586</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17587"></a><span class="lineno">17587</span>&#160;}</div>
<div class="line"><a name="l17588"></a><span class="lineno">17588</span>&#160;__rv32 vint32m2_t vand_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l17589"></a><span class="lineno">17589</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17590"></a><span class="lineno">17590</span>&#160;}</div>
<div class="line"><a name="l17591"></a><span class="lineno">17591</span>&#160;__rv32 vint32m4_t vand_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l17592"></a><span class="lineno">17592</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17593"></a><span class="lineno">17593</span>&#160;}</div>
<div class="line"><a name="l17594"></a><span class="lineno">17594</span>&#160;__rv32 vint32m8_t vand_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l17595"></a><span class="lineno">17595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17596"></a><span class="lineno">17596</span>&#160;}</div>
<div class="line"><a name="l17597"></a><span class="lineno">17597</span>&#160; </div>
<div class="line"><a name="l17633"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af2c92803364eacffd3d4cd933d79b6b6">17633</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af2c92803364eacffd3d4cd933d79b6b6">vand_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l17634"></a><span class="lineno">17634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17635"></a><span class="lineno">17635</span>&#160;}</div>
<div class="line"><a name="l17636"></a><span class="lineno">17636</span>&#160;__rv32 vuint8m2_t vand_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l17637"></a><span class="lineno">17637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17638"></a><span class="lineno">17638</span>&#160;}</div>
<div class="line"><a name="l17639"></a><span class="lineno">17639</span>&#160;__rv32 vuint8m4_t vand_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l17640"></a><span class="lineno">17640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17641"></a><span class="lineno">17641</span>&#160;}</div>
<div class="line"><a name="l17642"></a><span class="lineno">17642</span>&#160;__rv32 vuint8m8_t vand_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l17643"></a><span class="lineno">17643</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17644"></a><span class="lineno">17644</span>&#160;}</div>
<div class="line"><a name="l17645"></a><span class="lineno">17645</span>&#160; </div>
<div class="line"><a name="l17681"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a49d95c396ea907cb4e33a9136265c2ba">17681</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a49d95c396ea907cb4e33a9136265c2ba">vand_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l17682"></a><span class="lineno">17682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17683"></a><span class="lineno">17683</span>&#160;}</div>
<div class="line"><a name="l17684"></a><span class="lineno">17684</span>&#160;__rv32 vuint16m2_t vand_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l17685"></a><span class="lineno">17685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17686"></a><span class="lineno">17686</span>&#160;}</div>
<div class="line"><a name="l17687"></a><span class="lineno">17687</span>&#160;__rv32 vuint16m4_t vand_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l17688"></a><span class="lineno">17688</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17689"></a><span class="lineno">17689</span>&#160;}</div>
<div class="line"><a name="l17690"></a><span class="lineno">17690</span>&#160;__rv32 vuint16m8_t vand_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l17691"></a><span class="lineno">17691</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17692"></a><span class="lineno">17692</span>&#160;}</div>
<div class="line"><a name="l17693"></a><span class="lineno">17693</span>&#160; </div>
<div class="line"><a name="l17729"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab0ee19c1ea21724feea0cd5608afe4b5">17729</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab0ee19c1ea21724feea0cd5608afe4b5">vand_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l17730"></a><span class="lineno">17730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17731"></a><span class="lineno">17731</span>&#160;}</div>
<div class="line"><a name="l17732"></a><span class="lineno">17732</span>&#160;__rv32 vuint32m2_t vand_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l17733"></a><span class="lineno">17733</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17734"></a><span class="lineno">17734</span>&#160;}</div>
<div class="line"><a name="l17735"></a><span class="lineno">17735</span>&#160;__rv32 vuint32m4_t vand_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l17736"></a><span class="lineno">17736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17737"></a><span class="lineno">17737</span>&#160;}</div>
<div class="line"><a name="l17738"></a><span class="lineno">17738</span>&#160;__rv32 vuint32m8_t vand_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l17739"></a><span class="lineno">17739</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17740"></a><span class="lineno">17740</span>&#160;}</div>
<div class="line"><a name="l17741"></a><span class="lineno">17741</span>&#160; </div>
<div class="line"><a name="l17777"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80aa52fba1544f85bf720b45c2df7dd8">17777</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a80aa52fba1544f85bf720b45c2df7dd8">vand_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l17778"></a><span class="lineno">17778</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17779"></a><span class="lineno">17779</span>&#160;}</div>
<div class="line"><a name="l17780"></a><span class="lineno">17780</span>&#160;__rv32 vint8m2_t vand_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l17781"></a><span class="lineno">17781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17782"></a><span class="lineno">17782</span>&#160;}</div>
<div class="line"><a name="l17783"></a><span class="lineno">17783</span>&#160;__rv32 vint8m4_t vand_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l17784"></a><span class="lineno">17784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17785"></a><span class="lineno">17785</span>&#160;}</div>
<div class="line"><a name="l17786"></a><span class="lineno">17786</span>&#160;__rv32 vint8m8_t vand_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l17787"></a><span class="lineno">17787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17788"></a><span class="lineno">17788</span>&#160;}</div>
<div class="line"><a name="l17789"></a><span class="lineno">17789</span>&#160; </div>
<div class="line"><a name="l17825"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a711b762cc2000bc5fc8f0617274fe3ff">17825</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a711b762cc2000bc5fc8f0617274fe3ff">vand_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l17826"></a><span class="lineno">17826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17827"></a><span class="lineno">17827</span>&#160;}</div>
<div class="line"><a name="l17828"></a><span class="lineno">17828</span>&#160;__rv32 vint16m2_t vand_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l17829"></a><span class="lineno">17829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17830"></a><span class="lineno">17830</span>&#160;}</div>
<div class="line"><a name="l17831"></a><span class="lineno">17831</span>&#160;__rv32 vint16m4_t vand_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l17832"></a><span class="lineno">17832</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17833"></a><span class="lineno">17833</span>&#160;}</div>
<div class="line"><a name="l17834"></a><span class="lineno">17834</span>&#160;__rv32 vint16m8_t vand_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l17835"></a><span class="lineno">17835</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17836"></a><span class="lineno">17836</span>&#160;}</div>
<div class="line"><a name="l17837"></a><span class="lineno">17837</span>&#160; </div>
<div class="line"><a name="l17873"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa2720128b809837179b67d54c18b01f5">17873</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aa2720128b809837179b67d54c18b01f5">vand_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l17874"></a><span class="lineno">17874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17875"></a><span class="lineno">17875</span>&#160;}</div>
<div class="line"><a name="l17876"></a><span class="lineno">17876</span>&#160;__rv32 vint32m2_t vand_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l17877"></a><span class="lineno">17877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17878"></a><span class="lineno">17878</span>&#160;}</div>
<div class="line"><a name="l17879"></a><span class="lineno">17879</span>&#160;__rv32 vint32m4_t vand_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l17880"></a><span class="lineno">17880</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17881"></a><span class="lineno">17881</span>&#160;}</div>
<div class="line"><a name="l17882"></a><span class="lineno">17882</span>&#160;__rv32 vint32m8_t vand_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l17883"></a><span class="lineno">17883</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17884"></a><span class="lineno">17884</span>&#160;}</div>
<div class="line"><a name="l17885"></a><span class="lineno">17885</span>&#160; </div>
<div class="line"><a name="l17921"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a99d5bb9934ef408885b54fbe5fa69627">17921</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a99d5bb9934ef408885b54fbe5fa69627">vand_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l17922"></a><span class="lineno">17922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17923"></a><span class="lineno">17923</span>&#160;}</div>
<div class="line"><a name="l17924"></a><span class="lineno">17924</span>&#160;__rv32 vuint8m2_t vand_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l17925"></a><span class="lineno">17925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17926"></a><span class="lineno">17926</span>&#160;}</div>
<div class="line"><a name="l17927"></a><span class="lineno">17927</span>&#160;__rv32 vuint8m4_t vand_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l17928"></a><span class="lineno">17928</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17929"></a><span class="lineno">17929</span>&#160;}</div>
<div class="line"><a name="l17930"></a><span class="lineno">17930</span>&#160;__rv32 vuint8m8_t vand_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l17931"></a><span class="lineno">17931</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17932"></a><span class="lineno">17932</span>&#160;}</div>
<div class="line"><a name="l17933"></a><span class="lineno">17933</span>&#160; </div>
<div class="line"><a name="l17969"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeb0061b961ce9ee52f66ceb319b392c6">17969</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aeb0061b961ce9ee52f66ceb319b392c6">vand_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l17970"></a><span class="lineno">17970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l17971"></a><span class="lineno">17971</span>&#160;}</div>
<div class="line"><a name="l17972"></a><span class="lineno">17972</span>&#160;__rv32 vuint16m2_t vand_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l17973"></a><span class="lineno">17973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l17974"></a><span class="lineno">17974</span>&#160;}</div>
<div class="line"><a name="l17975"></a><span class="lineno">17975</span>&#160;__rv32 vuint16m4_t vand_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l17976"></a><span class="lineno">17976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l17977"></a><span class="lineno">17977</span>&#160;}</div>
<div class="line"><a name="l17978"></a><span class="lineno">17978</span>&#160;__rv32 vuint16m8_t vand_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l17979"></a><span class="lineno">17979</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l17980"></a><span class="lineno">17980</span>&#160;}</div>
<div class="line"><a name="l17981"></a><span class="lineno">17981</span>&#160; </div>
<div class="line"><a name="l18017"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca96169c44f69d9d64ae42f1e69051b7">18017</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aca96169c44f69d9d64ae42f1e69051b7">vand_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l18018"></a><span class="lineno">18018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18019"></a><span class="lineno">18019</span>&#160;}</div>
<div class="line"><a name="l18020"></a><span class="lineno">18020</span>&#160;__rv32 vuint32m2_t vand_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l18021"></a><span class="lineno">18021</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18022"></a><span class="lineno">18022</span>&#160;}</div>
<div class="line"><a name="l18023"></a><span class="lineno">18023</span>&#160;__rv32 vuint32m4_t vand_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l18024"></a><span class="lineno">18024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18025"></a><span class="lineno">18025</span>&#160;}</div>
<div class="line"><a name="l18026"></a><span class="lineno">18026</span>&#160;__rv32 vuint32m8_t vand_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l18027"></a><span class="lineno">18027</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vand_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18028"></a><span class="lineno">18028</span>&#160;}</div>
<div class="line"><a name="l18029"></a><span class="lineno">18029</span>&#160; </div>
<div class="line"><a name="l18065"></a><span class="lineno">18065</span>&#160;<span class="preprocessor">#define vand_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18066"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af83d1881f0ec6289988fc9d2050f1e99">18066</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l18067"></a><span class="lineno">18067</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18068"></a><span class="lineno">18068</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18069"></a><span class="lineno">18069</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18070"></a><span class="lineno">18070</span>&#160;<span class="preprocessor">#define vand_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18071"></a><span class="lineno">18071</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l18072"></a><span class="lineno">18072</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18073"></a><span class="lineno">18073</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18074"></a><span class="lineno">18074</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18075"></a><span class="lineno">18075</span>&#160;<span class="preprocessor">#define vand_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18076"></a><span class="lineno">18076</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l18077"></a><span class="lineno">18077</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18078"></a><span class="lineno">18078</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18079"></a><span class="lineno">18079</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18080"></a><span class="lineno">18080</span>&#160;<span class="preprocessor">#define vand_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18081"></a><span class="lineno">18081</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l18082"></a><span class="lineno">18082</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18083"></a><span class="lineno">18083</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18084"></a><span class="lineno">18084</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18085"></a><span class="lineno">18085</span>&#160; </div>
<div class="line"><a name="l18121"></a><span class="lineno">18121</span>&#160;<span class="preprocessor">#define vand_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18122"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac003a3ffbe02bf87addd97e706707e27">18122</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l18123"></a><span class="lineno">18123</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18124"></a><span class="lineno">18124</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18125"></a><span class="lineno">18125</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18126"></a><span class="lineno">18126</span>&#160;<span class="preprocessor">#define vand_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18127"></a><span class="lineno">18127</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l18128"></a><span class="lineno">18128</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18129"></a><span class="lineno">18129</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18130"></a><span class="lineno">18130</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18131"></a><span class="lineno">18131</span>&#160;<span class="preprocessor">#define vand_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18132"></a><span class="lineno">18132</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l18133"></a><span class="lineno">18133</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18134"></a><span class="lineno">18134</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18135"></a><span class="lineno">18135</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18136"></a><span class="lineno">18136</span>&#160;<span class="preprocessor">#define vand_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18137"></a><span class="lineno">18137</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l18138"></a><span class="lineno">18138</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18139"></a><span class="lineno">18139</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18140"></a><span class="lineno">18140</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18141"></a><span class="lineno">18141</span>&#160; </div>
<div class="line"><a name="l18177"></a><span class="lineno">18177</span>&#160;<span class="preprocessor">#define vand_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18178"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af8d99c316a2c1439484c69dee35fea98">18178</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l18179"></a><span class="lineno">18179</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18180"></a><span class="lineno">18180</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18181"></a><span class="lineno">18181</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18182"></a><span class="lineno">18182</span>&#160;<span class="preprocessor">#define vand_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18183"></a><span class="lineno">18183</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l18184"></a><span class="lineno">18184</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18185"></a><span class="lineno">18185</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18186"></a><span class="lineno">18186</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18187"></a><span class="lineno">18187</span>&#160;<span class="preprocessor">#define vand_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18188"></a><span class="lineno">18188</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l18189"></a><span class="lineno">18189</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18190"></a><span class="lineno">18190</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18191"></a><span class="lineno">18191</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18192"></a><span class="lineno">18192</span>&#160;<span class="preprocessor">#define vand_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18193"></a><span class="lineno">18193</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l18194"></a><span class="lineno">18194</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vand_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18195"></a><span class="lineno">18195</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18196"></a><span class="lineno">18196</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18197"></a><span class="lineno">18197</span>&#160; </div>
<div class="line"><a name="l18233"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ea10af178fac00a302c745151edad32">18233</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a6ea10af178fac00a302c745151edad32">vor_vv_i8m1_m</a>(vmask_t mask,vint8m1_t op1,vint8m1_t op2){</div>
<div class="line"><a name="l18234"></a><span class="lineno">18234</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18235"></a><span class="lineno">18235</span>&#160;}</div>
<div class="line"><a name="l18236"></a><span class="lineno">18236</span>&#160;__rv32 vint8m2_t vor_vv_i8m2_m(vmask_t mask,vint8m2_t op1,vint8m2_t op2){</div>
<div class="line"><a name="l18237"></a><span class="lineno">18237</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18238"></a><span class="lineno">18238</span>&#160;}</div>
<div class="line"><a name="l18239"></a><span class="lineno">18239</span>&#160;__rv32 vint8m4_t vor_vv_i8m4_m(vmask_t mask,vint8m4_t op1,vint8m4_t op2){</div>
<div class="line"><a name="l18240"></a><span class="lineno">18240</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18241"></a><span class="lineno">18241</span>&#160;}</div>
<div class="line"><a name="l18242"></a><span class="lineno">18242</span>&#160;__rv32 vint8m8_t vor_vv_i8m8_m(vmask_t mask,vint8m8_t op1,vint8m8_t op2){</div>
<div class="line"><a name="l18243"></a><span class="lineno">18243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18244"></a><span class="lineno">18244</span>&#160;}</div>
<div class="line"><a name="l18245"></a><span class="lineno">18245</span>&#160; </div>
<div class="line"><a name="l18281"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acc3628f016237fb5894c1fbac0f2d314">18281</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#acc3628f016237fb5894c1fbac0f2d314">vor_vv_i16m1_m</a>(vmask_t mask,vint16m1_t op1,vint16m1_t op2){</div>
<div class="line"><a name="l18282"></a><span class="lineno">18282</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18283"></a><span class="lineno">18283</span>&#160;}</div>
<div class="line"><a name="l18284"></a><span class="lineno">18284</span>&#160;__rv32 vint16m2_t vor_vv_i16m2_m(vmask_t mask,vint16m2_t op1,vint16m2_t op2){</div>
<div class="line"><a name="l18285"></a><span class="lineno">18285</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18286"></a><span class="lineno">18286</span>&#160;}</div>
<div class="line"><a name="l18287"></a><span class="lineno">18287</span>&#160;__rv32 vint16m4_t vor_vv_i16m4_m(vmask_t mask,vint16m4_t op1,vint16m4_t op2){</div>
<div class="line"><a name="l18288"></a><span class="lineno">18288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18289"></a><span class="lineno">18289</span>&#160;}</div>
<div class="line"><a name="l18290"></a><span class="lineno">18290</span>&#160;__rv32 vint16m8_t vor_vv_i16m8_m(vmask_t mask,vint16m8_t op1,vint16m8_t op2){</div>
<div class="line"><a name="l18291"></a><span class="lineno">18291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18292"></a><span class="lineno">18292</span>&#160;}</div>
<div class="line"><a name="l18293"></a><span class="lineno">18293</span>&#160; </div>
<div class="line"><a name="l18329"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a686e150ba699fa86537cb00c4a542016">18329</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a686e150ba699fa86537cb00c4a542016">vor_vv_i32m1_m</a>(vmask_t mask,vint32m1_t op1,vint32m1_t op2){</div>
<div class="line"><a name="l18330"></a><span class="lineno">18330</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18331"></a><span class="lineno">18331</span>&#160;}</div>
<div class="line"><a name="l18332"></a><span class="lineno">18332</span>&#160;__rv32 vint32m2_t vor_vv_i32m2_m(vmask_t mask,vint32m2_t op1,vint32m2_t op2){</div>
<div class="line"><a name="l18333"></a><span class="lineno">18333</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18334"></a><span class="lineno">18334</span>&#160;}</div>
<div class="line"><a name="l18335"></a><span class="lineno">18335</span>&#160;__rv32 vint32m4_t vor_vv_i32m4_m(vmask_t mask,vint32m4_t op1,vint32m4_t op2){</div>
<div class="line"><a name="l18336"></a><span class="lineno">18336</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18337"></a><span class="lineno">18337</span>&#160;}</div>
<div class="line"><a name="l18338"></a><span class="lineno">18338</span>&#160;__rv32 vint32m8_t vor_vv_i32m8_m(vmask_t mask,vint32m8_t op1,vint32m8_t op2){</div>
<div class="line"><a name="l18339"></a><span class="lineno">18339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18340"></a><span class="lineno">18340</span>&#160;}</div>
<div class="line"><a name="l18341"></a><span class="lineno">18341</span>&#160; </div>
<div class="line"><a name="l18377"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a323f6cdad9ce454e9512fbc9f617187f">18377</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a323f6cdad9ce454e9512fbc9f617187f">vor_vv_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l18378"></a><span class="lineno">18378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18379"></a><span class="lineno">18379</span>&#160;}</div>
<div class="line"><a name="l18380"></a><span class="lineno">18380</span>&#160;__rv32 vuint8m2_t vor_vv_u8m2_m(vmask_t mask,vuint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l18381"></a><span class="lineno">18381</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18382"></a><span class="lineno">18382</span>&#160;}</div>
<div class="line"><a name="l18383"></a><span class="lineno">18383</span>&#160;__rv32 vuint8m4_t vor_vv_u8m4_m(vmask_t mask,vuint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l18384"></a><span class="lineno">18384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18385"></a><span class="lineno">18385</span>&#160;}</div>
<div class="line"><a name="l18386"></a><span class="lineno">18386</span>&#160;__rv32 vuint8m8_t vor_vv_u8m8_m(vmask_t mask,vuint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l18387"></a><span class="lineno">18387</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18388"></a><span class="lineno">18388</span>&#160;}</div>
<div class="line"><a name="l18389"></a><span class="lineno">18389</span>&#160; </div>
<div class="line"><a name="l18425"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1a7052ffb71aff37ef969b3239ca27c0">18425</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a1a7052ffb71aff37ef969b3239ca27c0">vor_vv_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l18426"></a><span class="lineno">18426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18427"></a><span class="lineno">18427</span>&#160;}</div>
<div class="line"><a name="l18428"></a><span class="lineno">18428</span>&#160;__rv32 vuint16m2_t vor_vv_u16m2_m(vmask_t mask,vuint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l18429"></a><span class="lineno">18429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18430"></a><span class="lineno">18430</span>&#160;}</div>
<div class="line"><a name="l18431"></a><span class="lineno">18431</span>&#160;__rv32 vuint16m4_t vor_vv_u16m4_m(vmask_t mask,vuint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l18432"></a><span class="lineno">18432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18433"></a><span class="lineno">18433</span>&#160;}</div>
<div class="line"><a name="l18434"></a><span class="lineno">18434</span>&#160;__rv32 vuint16m8_t vor_vv_u16m8_m(vmask_t mask,vuint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l18435"></a><span class="lineno">18435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18436"></a><span class="lineno">18436</span>&#160;}</div>
<div class="line"><a name="l18437"></a><span class="lineno">18437</span>&#160; </div>
<div class="line"><a name="l18473"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9473a244e75312097ff29e7d4199bc4f">18473</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a9473a244e75312097ff29e7d4199bc4f">vor_vv_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l18474"></a><span class="lineno">18474</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18475"></a><span class="lineno">18475</span>&#160;}</div>
<div class="line"><a name="l18476"></a><span class="lineno">18476</span>&#160;__rv32 vuint32m2_t vor_vv_u32m2_m(vmask_t mask,vuint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l18477"></a><span class="lineno">18477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18478"></a><span class="lineno">18478</span>&#160;}</div>
<div class="line"><a name="l18479"></a><span class="lineno">18479</span>&#160;__rv32 vuint32m4_t vor_vv_u32m4_m(vmask_t mask,vuint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l18480"></a><span class="lineno">18480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18481"></a><span class="lineno">18481</span>&#160;}</div>
<div class="line"><a name="l18482"></a><span class="lineno">18482</span>&#160;__rv32 vuint32m8_t vor_vv_u32m8_m(vmask_t mask,vuint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l18483"></a><span class="lineno">18483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18484"></a><span class="lineno">18484</span>&#160;}</div>
<div class="line"><a name="l18485"></a><span class="lineno">18485</span>&#160; </div>
<div class="line"><a name="l18521"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a43dae8696b5a48fadfc5e0da754bbf22">18521</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a43dae8696b5a48fadfc5e0da754bbf22">vor_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int8_t op2){</div>
<div class="line"><a name="l18522"></a><span class="lineno">18522</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18523"></a><span class="lineno">18523</span>&#160;}</div>
<div class="line"><a name="l18524"></a><span class="lineno">18524</span>&#160;__rv32 vint8m2_t vor_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int8_t op2){</div>
<div class="line"><a name="l18525"></a><span class="lineno">18525</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18526"></a><span class="lineno">18526</span>&#160;}</div>
<div class="line"><a name="l18527"></a><span class="lineno">18527</span>&#160;__rv32 vint8m4_t vor_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int8_t op2){</div>
<div class="line"><a name="l18528"></a><span class="lineno">18528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18529"></a><span class="lineno">18529</span>&#160;}</div>
<div class="line"><a name="l18530"></a><span class="lineno">18530</span>&#160;__rv32 vint8m8_t vor_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int8_t op2){</div>
<div class="line"><a name="l18531"></a><span class="lineno">18531</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18532"></a><span class="lineno">18532</span>&#160;}</div>
<div class="line"><a name="l18533"></a><span class="lineno">18533</span>&#160; </div>
<div class="line"><a name="l18569"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac86d2cb24ea5579ae4580591e073eaf1">18569</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ac86d2cb24ea5579ae4580591e073eaf1">vor_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,int16_t op2){</div>
<div class="line"><a name="l18570"></a><span class="lineno">18570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18571"></a><span class="lineno">18571</span>&#160;}</div>
<div class="line"><a name="l18572"></a><span class="lineno">18572</span>&#160;__rv32 vint16m2_t vor_vx_i16m2_m(vmask_t mask,vint16m2_t op1,int16_t op2){</div>
<div class="line"><a name="l18573"></a><span class="lineno">18573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18574"></a><span class="lineno">18574</span>&#160;}</div>
<div class="line"><a name="l18575"></a><span class="lineno">18575</span>&#160;__rv32 vint16m4_t vor_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int16_t op2){</div>
<div class="line"><a name="l18576"></a><span class="lineno">18576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18577"></a><span class="lineno">18577</span>&#160;}</div>
<div class="line"><a name="l18578"></a><span class="lineno">18578</span>&#160;__rv32 vint16m8_t vor_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int16_t op2){</div>
<div class="line"><a name="l18579"></a><span class="lineno">18579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18580"></a><span class="lineno">18580</span>&#160;}</div>
<div class="line"><a name="l18581"></a><span class="lineno">18581</span>&#160; </div>
<div class="line"><a name="l18617"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae9d31c257b0a79164481cc1017502558">18617</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae9d31c257b0a79164481cc1017502558">vor_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t op2){</div>
<div class="line"><a name="l18618"></a><span class="lineno">18618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18619"></a><span class="lineno">18619</span>&#160;}</div>
<div class="line"><a name="l18620"></a><span class="lineno">18620</span>&#160;__rv32 vint32m2_t vor_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t op2){</div>
<div class="line"><a name="l18621"></a><span class="lineno">18621</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18622"></a><span class="lineno">18622</span>&#160;}</div>
<div class="line"><a name="l18623"></a><span class="lineno">18623</span>&#160;__rv32 vint32m4_t vor_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t op2){</div>
<div class="line"><a name="l18624"></a><span class="lineno">18624</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18625"></a><span class="lineno">18625</span>&#160;}</div>
<div class="line"><a name="l18626"></a><span class="lineno">18626</span>&#160;__rv32 vint32m8_t vor_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t op2){</div>
<div class="line"><a name="l18627"></a><span class="lineno">18627</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18628"></a><span class="lineno">18628</span>&#160;}</div>
<div class="line"><a name="l18629"></a><span class="lineno">18629</span>&#160; </div>
<div class="line"><a name="l18665"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abd013553396927690987662a13965ed2">18665</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#abd013553396927690987662a13965ed2">vor_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l18666"></a><span class="lineno">18666</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18667"></a><span class="lineno">18667</span>&#160;}</div>
<div class="line"><a name="l18668"></a><span class="lineno">18668</span>&#160;__rv32 vuint8m2_t vor_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l18669"></a><span class="lineno">18669</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18670"></a><span class="lineno">18670</span>&#160;}</div>
<div class="line"><a name="l18671"></a><span class="lineno">18671</span>&#160;__rv32 vuint8m4_t vor_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l18672"></a><span class="lineno">18672</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18673"></a><span class="lineno">18673</span>&#160;}</div>
<div class="line"><a name="l18674"></a><span class="lineno">18674</span>&#160;__rv32 vuint8m8_t vor_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l18675"></a><span class="lineno">18675</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18676"></a><span class="lineno">18676</span>&#160;}</div>
<div class="line"><a name="l18677"></a><span class="lineno">18677</span>&#160; </div>
<div class="line"><a name="l18713"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0272b4c0dbfbc61c49bc1ece13574000">18713</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a0272b4c0dbfbc61c49bc1ece13574000">vor_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l18714"></a><span class="lineno">18714</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18715"></a><span class="lineno">18715</span>&#160;}</div>
<div class="line"><a name="l18716"></a><span class="lineno">18716</span>&#160;__rv32 vuint16m2_t vor_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l18717"></a><span class="lineno">18717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18718"></a><span class="lineno">18718</span>&#160;}</div>
<div class="line"><a name="l18719"></a><span class="lineno">18719</span>&#160;__rv32 vuint16m4_t vor_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l18720"></a><span class="lineno">18720</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18721"></a><span class="lineno">18721</span>&#160;}</div>
<div class="line"><a name="l18722"></a><span class="lineno">18722</span>&#160;__rv32 vuint16m8_t vor_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l18723"></a><span class="lineno">18723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18724"></a><span class="lineno">18724</span>&#160;}</div>
<div class="line"><a name="l18725"></a><span class="lineno">18725</span>&#160; </div>
<div class="line"><a name="l18761"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0d493e78d4ae0cce867ffe3f090bb047">18761</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a0d493e78d4ae0cce867ffe3f090bb047">vor_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l18762"></a><span class="lineno">18762</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18763"></a><span class="lineno">18763</span>&#160;}</div>
<div class="line"><a name="l18764"></a><span class="lineno">18764</span>&#160;__rv32 vuint32m2_t vor_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l18765"></a><span class="lineno">18765</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18766"></a><span class="lineno">18766</span>&#160;}</div>
<div class="line"><a name="l18767"></a><span class="lineno">18767</span>&#160;__rv32 vuint32m4_t vor_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l18768"></a><span class="lineno">18768</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18769"></a><span class="lineno">18769</span>&#160;}</div>
<div class="line"><a name="l18770"></a><span class="lineno">18770</span>&#160;__rv32 vuint32m8_t vor_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l18771"></a><span class="lineno">18771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vor_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18772"></a><span class="lineno">18772</span>&#160;}</div>
<div class="line"><a name="l18773"></a><span class="lineno">18773</span>&#160; </div>
<div class="line"><a name="l18809"></a><span class="lineno">18809</span>&#160;<span class="preprocessor">#define vor_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18810"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5d146e8c4f69d40d0fc390430976913f">18810</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l18811"></a><span class="lineno">18811</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18812"></a><span class="lineno">18812</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18813"></a><span class="lineno">18813</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18814"></a><span class="lineno">18814</span>&#160;<span class="preprocessor">#define vor_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18815"></a><span class="lineno">18815</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l18816"></a><span class="lineno">18816</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18817"></a><span class="lineno">18817</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18818"></a><span class="lineno">18818</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18819"></a><span class="lineno">18819</span>&#160;<span class="preprocessor">#define vor_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18820"></a><span class="lineno">18820</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l18821"></a><span class="lineno">18821</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18822"></a><span class="lineno">18822</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18823"></a><span class="lineno">18823</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18824"></a><span class="lineno">18824</span>&#160;<span class="preprocessor">#define vor_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18825"></a><span class="lineno">18825</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l18826"></a><span class="lineno">18826</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18827"></a><span class="lineno">18827</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18828"></a><span class="lineno">18828</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18829"></a><span class="lineno">18829</span>&#160; </div>
<div class="line"><a name="l18865"></a><span class="lineno">18865</span>&#160;<span class="preprocessor">#define vor_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18866"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7d184fd8dd02bedc41251e898e32ec5e">18866</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l18867"></a><span class="lineno">18867</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18868"></a><span class="lineno">18868</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18869"></a><span class="lineno">18869</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18870"></a><span class="lineno">18870</span>&#160;<span class="preprocessor">#define vor_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18871"></a><span class="lineno">18871</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l18872"></a><span class="lineno">18872</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18873"></a><span class="lineno">18873</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18874"></a><span class="lineno">18874</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18875"></a><span class="lineno">18875</span>&#160;<span class="preprocessor">#define vor_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18876"></a><span class="lineno">18876</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l18877"></a><span class="lineno">18877</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18878"></a><span class="lineno">18878</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18879"></a><span class="lineno">18879</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18880"></a><span class="lineno">18880</span>&#160;<span class="preprocessor">#define vor_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18881"></a><span class="lineno">18881</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l18882"></a><span class="lineno">18882</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18883"></a><span class="lineno">18883</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18884"></a><span class="lineno">18884</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18885"></a><span class="lineno">18885</span>&#160; </div>
<div class="line"><a name="l18921"></a><span class="lineno">18921</span>&#160;<span class="preprocessor">#define vor_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18922"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a853a7a2387f467b97812d788dd543681">18922</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l18923"></a><span class="lineno">18923</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18924"></a><span class="lineno">18924</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18925"></a><span class="lineno">18925</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18926"></a><span class="lineno">18926</span>&#160;<span class="preprocessor">#define vor_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18927"></a><span class="lineno">18927</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l18928"></a><span class="lineno">18928</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18929"></a><span class="lineno">18929</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18930"></a><span class="lineno">18930</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18931"></a><span class="lineno">18931</span>&#160;<span class="preprocessor">#define vor_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18932"></a><span class="lineno">18932</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l18933"></a><span class="lineno">18933</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18934"></a><span class="lineno">18934</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18935"></a><span class="lineno">18935</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18936"></a><span class="lineno">18936</span>&#160;<span class="preprocessor">#define vor_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l18937"></a><span class="lineno">18937</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l18938"></a><span class="lineno">18938</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vor_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l18939"></a><span class="lineno">18939</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l18940"></a><span class="lineno">18940</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l18941"></a><span class="lineno">18941</span>&#160; </div>
<div class="line"><a name="l18977"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a30b02eab65ce3a015ed43d799d937e2d">18977</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a30b02eab65ce3a015ed43d799d937e2d">vxor_vv_i8m1_m</a>(vmask_t mask,vint8m1_t op1,vint8m1_t op2){</div>
<div class="line"><a name="l18978"></a><span class="lineno">18978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l18979"></a><span class="lineno">18979</span>&#160;}</div>
<div class="line"><a name="l18980"></a><span class="lineno">18980</span>&#160;__rv32 vint8m2_t vxor_vv_i8m2_m(vmask_t mask,vint8m2_t op1,vint8m2_t op2){</div>
<div class="line"><a name="l18981"></a><span class="lineno">18981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l18982"></a><span class="lineno">18982</span>&#160;}</div>
<div class="line"><a name="l18983"></a><span class="lineno">18983</span>&#160;__rv32 vint8m4_t vxor_vv_i8m4_m(vmask_t mask,vint8m4_t op1,vint8m4_t op2){</div>
<div class="line"><a name="l18984"></a><span class="lineno">18984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l18985"></a><span class="lineno">18985</span>&#160;}</div>
<div class="line"><a name="l18986"></a><span class="lineno">18986</span>&#160;__rv32 vint8m8_t vxor_vv_i8m8_m(vmask_t mask,vint8m8_t op1,vint8m8_t op2){</div>
<div class="line"><a name="l18987"></a><span class="lineno">18987</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l18988"></a><span class="lineno">18988</span>&#160;}</div>
<div class="line"><a name="l18989"></a><span class="lineno">18989</span>&#160; </div>
<div class="line"><a name="l19025"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7c0a6b3cbab7f9f3eadee7898d9b292">19025</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#af7c0a6b3cbab7f9f3eadee7898d9b292">vxor_vv_i16m1_m</a>(vmask_t mask,vint16m1_t op1,vint16m1_t op2){</div>
<div class="line"><a name="l19026"></a><span class="lineno">19026</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19027"></a><span class="lineno">19027</span>&#160;}</div>
<div class="line"><a name="l19028"></a><span class="lineno">19028</span>&#160;__rv32 vint16m2_t vxor_vv_i16m2_m(vmask_t mask,vint16m2_t op1,vint16m2_t op2){</div>
<div class="line"><a name="l19029"></a><span class="lineno">19029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19030"></a><span class="lineno">19030</span>&#160;}</div>
<div class="line"><a name="l19031"></a><span class="lineno">19031</span>&#160;__rv32 vint16m4_t vxor_vv_i16m4_m(vmask_t mask,vint16m4_t op1,vint16m4_t op2){</div>
<div class="line"><a name="l19032"></a><span class="lineno">19032</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19033"></a><span class="lineno">19033</span>&#160;}</div>
<div class="line"><a name="l19034"></a><span class="lineno">19034</span>&#160;__rv32 vint16m8_t vxor_vv_i16m8_m(vmask_t mask,vint16m8_t op1,vint16m8_t op2){</div>
<div class="line"><a name="l19035"></a><span class="lineno">19035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19036"></a><span class="lineno">19036</span>&#160;}</div>
<div class="line"><a name="l19037"></a><span class="lineno">19037</span>&#160; </div>
<div class="line"><a name="l19073"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac9afa66b5fe53ed7500838500aec9ac8">19073</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac9afa66b5fe53ed7500838500aec9ac8">vxor_vv_i32m1_m</a>(vmask_t mask,vint32m1_t op1,vint32m1_t op2){</div>
<div class="line"><a name="l19074"></a><span class="lineno">19074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19075"></a><span class="lineno">19075</span>&#160;}</div>
<div class="line"><a name="l19076"></a><span class="lineno">19076</span>&#160;__rv32 vint32m2_t vxor_vv_i32m2_m(vmask_t mask,vint32m2_t op1,vint32m2_t op2){</div>
<div class="line"><a name="l19077"></a><span class="lineno">19077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19078"></a><span class="lineno">19078</span>&#160;}</div>
<div class="line"><a name="l19079"></a><span class="lineno">19079</span>&#160;__rv32 vint32m4_t vxor_vv_i32m4_m(vmask_t mask,vint32m4_t op1,vint32m4_t op2){</div>
<div class="line"><a name="l19080"></a><span class="lineno">19080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19081"></a><span class="lineno">19081</span>&#160;}</div>
<div class="line"><a name="l19082"></a><span class="lineno">19082</span>&#160;__rv32 vint32m8_t vxor_vv_i32m8_m(vmask_t mask,vint32m8_t op1,vint32m8_t op2){</div>
<div class="line"><a name="l19083"></a><span class="lineno">19083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19084"></a><span class="lineno">19084</span>&#160;}</div>
<div class="line"><a name="l19085"></a><span class="lineno">19085</span>&#160; </div>
<div class="line"><a name="l19121"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acbdae0e27e7fab64eac23cdbff11b07e">19121</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#acbdae0e27e7fab64eac23cdbff11b07e">vxor_vv_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l19122"></a><span class="lineno">19122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19123"></a><span class="lineno">19123</span>&#160;}</div>
<div class="line"><a name="l19124"></a><span class="lineno">19124</span>&#160;__rv32 vuint8m2_t vxor_vv_u8m2_m(vmask_t mask,vuint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l19125"></a><span class="lineno">19125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19126"></a><span class="lineno">19126</span>&#160;}</div>
<div class="line"><a name="l19127"></a><span class="lineno">19127</span>&#160;__rv32 vuint8m4_t vxor_vv_u8m4_m(vmask_t mask,vuint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l19128"></a><span class="lineno">19128</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19129"></a><span class="lineno">19129</span>&#160;}</div>
<div class="line"><a name="l19130"></a><span class="lineno">19130</span>&#160;__rv32 vuint8m8_t vxor_vv_u8m8_m(vmask_t mask,vuint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l19131"></a><span class="lineno">19131</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19132"></a><span class="lineno">19132</span>&#160;}</div>
<div class="line"><a name="l19133"></a><span class="lineno">19133</span>&#160; </div>
<div class="line"><a name="l19169"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa1f2196fb1fad093206920ff2d6f4568">19169</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aa1f2196fb1fad093206920ff2d6f4568">vxor_vv_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l19170"></a><span class="lineno">19170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19171"></a><span class="lineno">19171</span>&#160;}</div>
<div class="line"><a name="l19172"></a><span class="lineno">19172</span>&#160;__rv32 vuint16m2_t vxor_vv_u16m2_m(vmask_t mask,vuint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l19173"></a><span class="lineno">19173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19174"></a><span class="lineno">19174</span>&#160;}</div>
<div class="line"><a name="l19175"></a><span class="lineno">19175</span>&#160;__rv32 vuint16m4_t vxor_vv_u16m4_m(vmask_t mask,vuint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l19176"></a><span class="lineno">19176</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19177"></a><span class="lineno">19177</span>&#160;}</div>
<div class="line"><a name="l19178"></a><span class="lineno">19178</span>&#160;__rv32 vuint16m8_t vxor_vv_u16m8_m(vmask_t mask,vuint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l19179"></a><span class="lineno">19179</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19180"></a><span class="lineno">19180</span>&#160;}</div>
<div class="line"><a name="l19181"></a><span class="lineno">19181</span>&#160; </div>
<div class="line"><a name="l19217"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a635b034d075876a0c751e50b862d5901">19217</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a635b034d075876a0c751e50b862d5901">vxor_vv_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l19218"></a><span class="lineno">19218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19219"></a><span class="lineno">19219</span>&#160;}</div>
<div class="line"><a name="l19220"></a><span class="lineno">19220</span>&#160;__rv32 vuint32m2_t vxor_vv_u32m2_m(vmask_t mask,vuint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l19221"></a><span class="lineno">19221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19222"></a><span class="lineno">19222</span>&#160;}</div>
<div class="line"><a name="l19223"></a><span class="lineno">19223</span>&#160;__rv32 vuint32m4_t vxor_vv_u32m4_m(vmask_t mask,vuint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l19224"></a><span class="lineno">19224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19225"></a><span class="lineno">19225</span>&#160;}</div>
<div class="line"><a name="l19226"></a><span class="lineno">19226</span>&#160;__rv32 vuint32m8_t vxor_vv_u32m8_m(vmask_t mask,vuint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l19227"></a><span class="lineno">19227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19228"></a><span class="lineno">19228</span>&#160;}</div>
<div class="line"><a name="l19229"></a><span class="lineno">19229</span>&#160; </div>
<div class="line"><a name="l19265"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9fdba662e80925edddd965a67ae728b6">19265</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9fdba662e80925edddd965a67ae728b6">vxor_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int8_t op2){</div>
<div class="line"><a name="l19266"></a><span class="lineno">19266</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19267"></a><span class="lineno">19267</span>&#160;}</div>
<div class="line"><a name="l19268"></a><span class="lineno">19268</span>&#160;__rv32 vint8m2_t vxor_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int8_t op2){</div>
<div class="line"><a name="l19269"></a><span class="lineno">19269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19270"></a><span class="lineno">19270</span>&#160;}</div>
<div class="line"><a name="l19271"></a><span class="lineno">19271</span>&#160;__rv32 vint8m4_t vxor_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int8_t op2){</div>
<div class="line"><a name="l19272"></a><span class="lineno">19272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19273"></a><span class="lineno">19273</span>&#160;}</div>
<div class="line"><a name="l19274"></a><span class="lineno">19274</span>&#160;__rv32 vint8m8_t vxor_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int8_t op2){</div>
<div class="line"><a name="l19275"></a><span class="lineno">19275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19276"></a><span class="lineno">19276</span>&#160;}</div>
<div class="line"><a name="l19277"></a><span class="lineno">19277</span>&#160; </div>
<div class="line"><a name="l19313"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a494a8c1e9f3410cb6c16d0b8c8cee6fd">19313</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a494a8c1e9f3410cb6c16d0b8c8cee6fd">vxor_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,int16_t op2){</div>
<div class="line"><a name="l19314"></a><span class="lineno">19314</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19315"></a><span class="lineno">19315</span>&#160;}</div>
<div class="line"><a name="l19316"></a><span class="lineno">19316</span>&#160;__rv32 vint16m2_t vxor_vx_i16m2_m(vmask_t mask,vint16m2_t op1,int16_t op2){</div>
<div class="line"><a name="l19317"></a><span class="lineno">19317</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19318"></a><span class="lineno">19318</span>&#160;}</div>
<div class="line"><a name="l19319"></a><span class="lineno">19319</span>&#160;__rv32 vint16m4_t vxor_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int16_t op2){</div>
<div class="line"><a name="l19320"></a><span class="lineno">19320</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19321"></a><span class="lineno">19321</span>&#160;}</div>
<div class="line"><a name="l19322"></a><span class="lineno">19322</span>&#160;__rv32 vint16m8_t vxor_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int16_t op2){</div>
<div class="line"><a name="l19323"></a><span class="lineno">19323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19324"></a><span class="lineno">19324</span>&#160;}</div>
<div class="line"><a name="l19325"></a><span class="lineno">19325</span>&#160; </div>
<div class="line"><a name="l19361"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad825e125d4438315057513bec60d4f84">19361</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ad825e125d4438315057513bec60d4f84">vxor_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t op2){</div>
<div class="line"><a name="l19362"></a><span class="lineno">19362</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19363"></a><span class="lineno">19363</span>&#160;}</div>
<div class="line"><a name="l19364"></a><span class="lineno">19364</span>&#160;__rv32 vint32m2_t vxor_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t op2){</div>
<div class="line"><a name="l19365"></a><span class="lineno">19365</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19366"></a><span class="lineno">19366</span>&#160;}</div>
<div class="line"><a name="l19367"></a><span class="lineno">19367</span>&#160;__rv32 vint32m4_t vxor_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t op2){</div>
<div class="line"><a name="l19368"></a><span class="lineno">19368</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19369"></a><span class="lineno">19369</span>&#160;}</div>
<div class="line"><a name="l19370"></a><span class="lineno">19370</span>&#160;__rv32 vint32m8_t vxor_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t op2){</div>
<div class="line"><a name="l19371"></a><span class="lineno">19371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19372"></a><span class="lineno">19372</span>&#160;}</div>
<div class="line"><a name="l19373"></a><span class="lineno">19373</span>&#160; </div>
<div class="line"><a name="l19409"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a692a29da0c8ca5f3857dd57af5ae1ee5">19409</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a692a29da0c8ca5f3857dd57af5ae1ee5">vxor_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l19410"></a><span class="lineno">19410</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19411"></a><span class="lineno">19411</span>&#160;}</div>
<div class="line"><a name="l19412"></a><span class="lineno">19412</span>&#160;__rv32 vuint8m2_t vxor_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l19413"></a><span class="lineno">19413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19414"></a><span class="lineno">19414</span>&#160;}</div>
<div class="line"><a name="l19415"></a><span class="lineno">19415</span>&#160;__rv32 vuint8m4_t vxor_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l19416"></a><span class="lineno">19416</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19417"></a><span class="lineno">19417</span>&#160;}</div>
<div class="line"><a name="l19418"></a><span class="lineno">19418</span>&#160;__rv32 vuint8m8_t vxor_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l19419"></a><span class="lineno">19419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19420"></a><span class="lineno">19420</span>&#160;}</div>
<div class="line"><a name="l19421"></a><span class="lineno">19421</span>&#160; </div>
<div class="line"><a name="l19457"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a82af311d350b9d1c9d8a050aa0774e45">19457</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a82af311d350b9d1c9d8a050aa0774e45">vxor_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l19458"></a><span class="lineno">19458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19459"></a><span class="lineno">19459</span>&#160;}</div>
<div class="line"><a name="l19460"></a><span class="lineno">19460</span>&#160;__rv32 vuint16m2_t vxor_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l19461"></a><span class="lineno">19461</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19462"></a><span class="lineno">19462</span>&#160;}</div>
<div class="line"><a name="l19463"></a><span class="lineno">19463</span>&#160;__rv32 vuint16m4_t vxor_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l19464"></a><span class="lineno">19464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19465"></a><span class="lineno">19465</span>&#160;}</div>
<div class="line"><a name="l19466"></a><span class="lineno">19466</span>&#160;__rv32 vuint16m8_t vxor_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l19467"></a><span class="lineno">19467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19468"></a><span class="lineno">19468</span>&#160;}</div>
<div class="line"><a name="l19469"></a><span class="lineno">19469</span>&#160; </div>
<div class="line"><a name="l19505"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5a5fdf9531619a2a239d3cf9bb0dffc8">19505</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a5a5fdf9531619a2a239d3cf9bb0dffc8">vxor_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l19506"></a><span class="lineno">19506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l19507"></a><span class="lineno">19507</span>&#160;}</div>
<div class="line"><a name="l19508"></a><span class="lineno">19508</span>&#160;__rv32 vuint32m2_t vxor_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l19509"></a><span class="lineno">19509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l19510"></a><span class="lineno">19510</span>&#160;}</div>
<div class="line"><a name="l19511"></a><span class="lineno">19511</span>&#160;__rv32 vuint32m4_t vxor_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l19512"></a><span class="lineno">19512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l19513"></a><span class="lineno">19513</span>&#160;}</div>
<div class="line"><a name="l19514"></a><span class="lineno">19514</span>&#160;__rv32 vuint32m8_t vxor_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l19515"></a><span class="lineno">19515</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vxor_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l19516"></a><span class="lineno">19516</span>&#160;}</div>
<div class="line"><a name="l19517"></a><span class="lineno">19517</span>&#160; </div>
<div class="line"><a name="l19553"></a><span class="lineno">19553</span>&#160;<span class="preprocessor">#define vxor_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19554"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0bbc3327ed045ac27cf3842cd6a70e4c">19554</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l19555"></a><span class="lineno">19555</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19556"></a><span class="lineno">19556</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19557"></a><span class="lineno">19557</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19558"></a><span class="lineno">19558</span>&#160;<span class="preprocessor">#define vxor_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19559"></a><span class="lineno">19559</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l19560"></a><span class="lineno">19560</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19561"></a><span class="lineno">19561</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19562"></a><span class="lineno">19562</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19563"></a><span class="lineno">19563</span>&#160;<span class="preprocessor">#define vxor_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19564"></a><span class="lineno">19564</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l19565"></a><span class="lineno">19565</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19566"></a><span class="lineno">19566</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19567"></a><span class="lineno">19567</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19568"></a><span class="lineno">19568</span>&#160;<span class="preprocessor">#define vxor_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19569"></a><span class="lineno">19569</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l19570"></a><span class="lineno">19570</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19571"></a><span class="lineno">19571</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19572"></a><span class="lineno">19572</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19573"></a><span class="lineno">19573</span>&#160; </div>
<div class="line"><a name="l19609"></a><span class="lineno">19609</span>&#160;<span class="preprocessor">#define vxor_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19610"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a44479895d6081e70ca2f25f18e28c5fe">19610</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l19611"></a><span class="lineno">19611</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19612"></a><span class="lineno">19612</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19613"></a><span class="lineno">19613</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19614"></a><span class="lineno">19614</span>&#160;<span class="preprocessor">#define vxor_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19615"></a><span class="lineno">19615</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l19616"></a><span class="lineno">19616</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19617"></a><span class="lineno">19617</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19618"></a><span class="lineno">19618</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19619"></a><span class="lineno">19619</span>&#160;<span class="preprocessor">#define vxor_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19620"></a><span class="lineno">19620</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l19621"></a><span class="lineno">19621</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19622"></a><span class="lineno">19622</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19623"></a><span class="lineno">19623</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19624"></a><span class="lineno">19624</span>&#160;<span class="preprocessor">#define vxor_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19625"></a><span class="lineno">19625</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l19626"></a><span class="lineno">19626</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19627"></a><span class="lineno">19627</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19628"></a><span class="lineno">19628</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19629"></a><span class="lineno">19629</span>&#160; </div>
<div class="line"><a name="l19665"></a><span class="lineno">19665</span>&#160;<span class="preprocessor">#define vxor_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19666"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a33268c0a0b613b1c73cc05885d38a1e6">19666</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l19667"></a><span class="lineno">19667</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19668"></a><span class="lineno">19668</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19669"></a><span class="lineno">19669</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19670"></a><span class="lineno">19670</span>&#160;<span class="preprocessor">#define vxor_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19671"></a><span class="lineno">19671</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l19672"></a><span class="lineno">19672</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19673"></a><span class="lineno">19673</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19674"></a><span class="lineno">19674</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19675"></a><span class="lineno">19675</span>&#160;<span class="preprocessor">#define vxor_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19676"></a><span class="lineno">19676</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l19677"></a><span class="lineno">19677</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19678"></a><span class="lineno">19678</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19679"></a><span class="lineno">19679</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19680"></a><span class="lineno">19680</span>&#160;<span class="preprocessor">#define vxor_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l19681"></a><span class="lineno">19681</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l19682"></a><span class="lineno">19682</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vxor_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l19683"></a><span class="lineno">19683</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l19684"></a><span class="lineno">19684</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l19685"></a><span class="lineno">19685</span>&#160; </div>
<div class="line"><a name="l19686"></a><span class="lineno">19686</span>&#160; </div>
<div class="line"><a name="l19687"></a><span class="lineno">19687</span>&#160;<span class="comment">/********Vector Single-Width Bit Shift Function**********/</span></div>
<div class="line"><a name="l19719"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ace6f5cf6bc7cf68d07811290e15facbb">19719</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ace6f5cf6bc7cf68d07811290e15facbb">vsll_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l19720"></a><span class="lineno">19720</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l19721"></a><span class="lineno">19721</span>&#160;}</div>
<div class="line"><a name="l19722"></a><span class="lineno">19722</span>&#160;__rv32 vint8m2_t vsll_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l19723"></a><span class="lineno">19723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l19724"></a><span class="lineno">19724</span>&#160;}</div>
<div class="line"><a name="l19725"></a><span class="lineno">19725</span>&#160;__rv32 vint8m4_t vsll_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l19726"></a><span class="lineno">19726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l19727"></a><span class="lineno">19727</span>&#160;}</div>
<div class="line"><a name="l19728"></a><span class="lineno">19728</span>&#160;__rv32 vint8m8_t vsll_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l19729"></a><span class="lineno">19729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l19730"></a><span class="lineno">19730</span>&#160;}</div>
<div class="line"><a name="l19731"></a><span class="lineno">19731</span>&#160; </div>
<div class="line"><a name="l19763"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa572799bbfd819feb63b4e861c23ead5">19763</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa572799bbfd819feb63b4e861c23ead5">vsll_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l19764"></a><span class="lineno">19764</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l19765"></a><span class="lineno">19765</span>&#160;}</div>
<div class="line"><a name="l19766"></a><span class="lineno">19766</span>&#160;__rv32 vint16m2_t vsll_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l19767"></a><span class="lineno">19767</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l19768"></a><span class="lineno">19768</span>&#160;}</div>
<div class="line"><a name="l19769"></a><span class="lineno">19769</span>&#160;__rv32 vint16m4_t vsll_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l19770"></a><span class="lineno">19770</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l19771"></a><span class="lineno">19771</span>&#160;}</div>
<div class="line"><a name="l19772"></a><span class="lineno">19772</span>&#160;__rv32 vint16m8_t vsll_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l19773"></a><span class="lineno">19773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l19774"></a><span class="lineno">19774</span>&#160;}</div>
<div class="line"><a name="l19775"></a><span class="lineno">19775</span>&#160; </div>
<div class="line"><a name="l19807"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaa993db39d339c5c26d665b797139d14">19807</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aaa993db39d339c5c26d665b797139d14">vsll_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l19808"></a><span class="lineno">19808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l19809"></a><span class="lineno">19809</span>&#160;}</div>
<div class="line"><a name="l19810"></a><span class="lineno">19810</span>&#160;__rv32 vint32m2_t vsll_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l19811"></a><span class="lineno">19811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l19812"></a><span class="lineno">19812</span>&#160;}</div>
<div class="line"><a name="l19813"></a><span class="lineno">19813</span>&#160;__rv32 vint32m4_t vsll_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l19814"></a><span class="lineno">19814</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l19815"></a><span class="lineno">19815</span>&#160;}</div>
<div class="line"><a name="l19816"></a><span class="lineno">19816</span>&#160;__rv32 vint32m8_t vsll_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l19817"></a><span class="lineno">19817</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l19818"></a><span class="lineno">19818</span>&#160;}</div>
<div class="line"><a name="l19819"></a><span class="lineno">19819</span>&#160; </div>
<div class="line"><a name="l19851"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9e9934151170e618236e71818cc38c6e">19851</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a9e9934151170e618236e71818cc38c6e">vsll_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l19852"></a><span class="lineno">19852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l19853"></a><span class="lineno">19853</span>&#160;}</div>
<div class="line"><a name="l19854"></a><span class="lineno">19854</span>&#160;__rv32 vuint8m2_t vsll_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l19855"></a><span class="lineno">19855</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l19856"></a><span class="lineno">19856</span>&#160;}</div>
<div class="line"><a name="l19857"></a><span class="lineno">19857</span>&#160;__rv32 vuint8m4_t vsll_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l19858"></a><span class="lineno">19858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l19859"></a><span class="lineno">19859</span>&#160;}</div>
<div class="line"><a name="l19860"></a><span class="lineno">19860</span>&#160;__rv32 vuint8m8_t vsll_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l19861"></a><span class="lineno">19861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l19862"></a><span class="lineno">19862</span>&#160;}</div>
<div class="line"><a name="l19863"></a><span class="lineno">19863</span>&#160; </div>
<div class="line"><a name="l19895"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeb56ec0caae27498b049f1d04c83b6f1">19895</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aeb56ec0caae27498b049f1d04c83b6f1">vsll_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l19896"></a><span class="lineno">19896</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l19897"></a><span class="lineno">19897</span>&#160;}</div>
<div class="line"><a name="l19898"></a><span class="lineno">19898</span>&#160;__rv32 vuint16m2_t vsll_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l19899"></a><span class="lineno">19899</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l19900"></a><span class="lineno">19900</span>&#160;}</div>
<div class="line"><a name="l19901"></a><span class="lineno">19901</span>&#160;__rv32 vuint16m4_t vsll_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l19902"></a><span class="lineno">19902</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l19903"></a><span class="lineno">19903</span>&#160;}</div>
<div class="line"><a name="l19904"></a><span class="lineno">19904</span>&#160;__rv32 vuint16m8_t vsll_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l19905"></a><span class="lineno">19905</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l19906"></a><span class="lineno">19906</span>&#160;}</div>
<div class="line"><a name="l19907"></a><span class="lineno">19907</span>&#160; </div>
<div class="line"><a name="l19939"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4fc4a3100b0b5a7bd3cd9a73862b02e0">19939</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a4fc4a3100b0b5a7bd3cd9a73862b02e0">vsll_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l19940"></a><span class="lineno">19940</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l19941"></a><span class="lineno">19941</span>&#160;}</div>
<div class="line"><a name="l19942"></a><span class="lineno">19942</span>&#160;__rv32 vuint32m2_t vsll_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l19943"></a><span class="lineno">19943</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l19944"></a><span class="lineno">19944</span>&#160;}</div>
<div class="line"><a name="l19945"></a><span class="lineno">19945</span>&#160;__rv32 vuint32m4_t vsll_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l19946"></a><span class="lineno">19946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l19947"></a><span class="lineno">19947</span>&#160;}</div>
<div class="line"><a name="l19948"></a><span class="lineno">19948</span>&#160;__rv32 vuint32m8_t vsll_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l19949"></a><span class="lineno">19949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l19950"></a><span class="lineno">19950</span>&#160;}</div>
<div class="line"><a name="l19951"></a><span class="lineno">19951</span>&#160; </div>
<div class="line"><a name="l19983"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abb0d712a3129d5342cc697e34822ec2d">19983</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#abb0d712a3129d5342cc697e34822ec2d">vsll_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l19984"></a><span class="lineno">19984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l19985"></a><span class="lineno">19985</span>&#160;}</div>
<div class="line"><a name="l19986"></a><span class="lineno">19986</span>&#160;__rv32 vint8m2_t vsll_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l19987"></a><span class="lineno">19987</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l19988"></a><span class="lineno">19988</span>&#160;}</div>
<div class="line"><a name="l19989"></a><span class="lineno">19989</span>&#160;__rv32 vint8m4_t vsll_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l19990"></a><span class="lineno">19990</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l19991"></a><span class="lineno">19991</span>&#160;}</div>
<div class="line"><a name="l19992"></a><span class="lineno">19992</span>&#160;__rv32 vint8m8_t vsll_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l19993"></a><span class="lineno">19993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l19994"></a><span class="lineno">19994</span>&#160;}</div>
<div class="line"><a name="l19995"></a><span class="lineno">19995</span>&#160; </div>
<div class="line"><a name="l20027"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abf94a8c26d099a9078d9b23fac401392">20027</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#abf94a8c26d099a9078d9b23fac401392">vsll_vx_i16m1</a>(vint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20028"></a><span class="lineno">20028</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l20029"></a><span class="lineno">20029</span>&#160;}</div>
<div class="line"><a name="l20030"></a><span class="lineno">20030</span>&#160;__rv32 vint16m2_t vsll_vx_i16m2(vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20031"></a><span class="lineno">20031</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l20032"></a><span class="lineno">20032</span>&#160;}</div>
<div class="line"><a name="l20033"></a><span class="lineno">20033</span>&#160;__rv32 vint16m4_t vsll_vx_i16m4(vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20034"></a><span class="lineno">20034</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l20035"></a><span class="lineno">20035</span>&#160;}</div>
<div class="line"><a name="l20036"></a><span class="lineno">20036</span>&#160;__rv32 vint16m8_t vsll_vx_i16m8(vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20037"></a><span class="lineno">20037</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l20038"></a><span class="lineno">20038</span>&#160;}</div>
<div class="line"><a name="l20039"></a><span class="lineno">20039</span>&#160; </div>
<div class="line"><a name="l20071"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f75f13507d98a7015f2a912cb1ed642">20071</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a8f75f13507d98a7015f2a912cb1ed642">vsll_vx_i32m1</a>(vint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20072"></a><span class="lineno">20072</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l20073"></a><span class="lineno">20073</span>&#160;}</div>
<div class="line"><a name="l20074"></a><span class="lineno">20074</span>&#160;__rv32 vint32m2_t vsll_vx_i32m2(vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20075"></a><span class="lineno">20075</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l20076"></a><span class="lineno">20076</span>&#160;}</div>
<div class="line"><a name="l20077"></a><span class="lineno">20077</span>&#160;__rv32 vint32m4_t vsll_vx_i32m4(vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20078"></a><span class="lineno">20078</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l20079"></a><span class="lineno">20079</span>&#160;}</div>
<div class="line"><a name="l20080"></a><span class="lineno">20080</span>&#160;__rv32 vint32m8_t vsll_vx_i32m8(vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20081"></a><span class="lineno">20081</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l20082"></a><span class="lineno">20082</span>&#160;}</div>
<div class="line"><a name="l20083"></a><span class="lineno">20083</span>&#160; </div>
<div class="line"><a name="l20115"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee3326dcedb26a840627652787b6be15">20115</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aee3326dcedb26a840627652787b6be15">vsll_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20116"></a><span class="lineno">20116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l20117"></a><span class="lineno">20117</span>&#160;}</div>
<div class="line"><a name="l20118"></a><span class="lineno">20118</span>&#160;__rv32 vuint8m2_t vsll_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20119"></a><span class="lineno">20119</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l20120"></a><span class="lineno">20120</span>&#160;}</div>
<div class="line"><a name="l20121"></a><span class="lineno">20121</span>&#160;__rv32 vuint8m4_t vsll_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20122"></a><span class="lineno">20122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l20123"></a><span class="lineno">20123</span>&#160;}</div>
<div class="line"><a name="l20124"></a><span class="lineno">20124</span>&#160;__rv32 vuint8m8_t vsll_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20125"></a><span class="lineno">20125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l20126"></a><span class="lineno">20126</span>&#160;}</div>
<div class="line"><a name="l20127"></a><span class="lineno">20127</span>&#160; </div>
<div class="line"><a name="l20159"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1d082b9eca1224eb0ef1e6ef5cfca7b7">20159</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a1d082b9eca1224eb0ef1e6ef5cfca7b7">vsll_vx_u16m1</a>(vuint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20160"></a><span class="lineno">20160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l20161"></a><span class="lineno">20161</span>&#160;}</div>
<div class="line"><a name="l20162"></a><span class="lineno">20162</span>&#160;__rv32 vuint16m2_t vsll_vx_u16m2(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20163"></a><span class="lineno">20163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l20164"></a><span class="lineno">20164</span>&#160;}</div>
<div class="line"><a name="l20165"></a><span class="lineno">20165</span>&#160;__rv32 vuint16m4_t vsll_vx_u16m4(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20166"></a><span class="lineno">20166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l20167"></a><span class="lineno">20167</span>&#160;}</div>
<div class="line"><a name="l20168"></a><span class="lineno">20168</span>&#160;__rv32 vuint16m8_t vsll_vx_u16m8(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20169"></a><span class="lineno">20169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l20170"></a><span class="lineno">20170</span>&#160;}</div>
<div class="line"><a name="l20171"></a><span class="lineno">20171</span>&#160; </div>
<div class="line"><a name="l20203"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c9b9d0af733b6a1f21f786eed6b6fd3">20203</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a1c9b9d0af733b6a1f21f786eed6b6fd3">vsll_vx_u32m1</a>(vuint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20204"></a><span class="lineno">20204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l20205"></a><span class="lineno">20205</span>&#160;}</div>
<div class="line"><a name="l20206"></a><span class="lineno">20206</span>&#160;__rv32 vuint32m2_t vsll_vx_u32m2(vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20207"></a><span class="lineno">20207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l20208"></a><span class="lineno">20208</span>&#160;}</div>
<div class="line"><a name="l20209"></a><span class="lineno">20209</span>&#160;__rv32 vuint32m4_t vsll_vx_u32m4(vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20210"></a><span class="lineno">20210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l20211"></a><span class="lineno">20211</span>&#160;}</div>
<div class="line"><a name="l20212"></a><span class="lineno">20212</span>&#160;__rv32 vuint32m8_t vsll_vx_u32m8(vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20213"></a><span class="lineno">20213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l20214"></a><span class="lineno">20214</span>&#160;}</div>
<div class="line"><a name="l20215"></a><span class="lineno">20215</span>&#160; </div>
<div class="line"><a name="l20247"></a><span class="lineno">20247</span>&#160;<span class="preprocessor">#define vsll_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20248"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4051b0deccd8ae888031f498441eab5b">20248</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l20249"></a><span class="lineno">20249</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l20250"></a><span class="lineno">20250</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20251"></a><span class="lineno">20251</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20252"></a><span class="lineno">20252</span>&#160;<span class="preprocessor">#define vsll_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20253"></a><span class="lineno">20253</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l20254"></a><span class="lineno">20254</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l20255"></a><span class="lineno">20255</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20256"></a><span class="lineno">20256</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20257"></a><span class="lineno">20257</span>&#160;<span class="preprocessor">#define vsll_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20258"></a><span class="lineno">20258</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l20259"></a><span class="lineno">20259</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l20260"></a><span class="lineno">20260</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20261"></a><span class="lineno">20261</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20262"></a><span class="lineno">20262</span>&#160;<span class="preprocessor">#define vsll_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20263"></a><span class="lineno">20263</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l20264"></a><span class="lineno">20264</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l20265"></a><span class="lineno">20265</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20266"></a><span class="lineno">20266</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20267"></a><span class="lineno">20267</span>&#160; </div>
<div class="line"><a name="l20299"></a><span class="lineno">20299</span>&#160;<span class="preprocessor">#define vsll_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20300"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa59bf8e779c93567efd06565946ff434">20300</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l20301"></a><span class="lineno">20301</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l20302"></a><span class="lineno">20302</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20303"></a><span class="lineno">20303</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20304"></a><span class="lineno">20304</span>&#160;<span class="preprocessor">#define vsll_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20305"></a><span class="lineno">20305</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l20306"></a><span class="lineno">20306</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l20307"></a><span class="lineno">20307</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20308"></a><span class="lineno">20308</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20309"></a><span class="lineno">20309</span>&#160;<span class="preprocessor">#define vsll_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20310"></a><span class="lineno">20310</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l20311"></a><span class="lineno">20311</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l20312"></a><span class="lineno">20312</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20313"></a><span class="lineno">20313</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20314"></a><span class="lineno">20314</span>&#160;<span class="preprocessor">#define vsll_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20315"></a><span class="lineno">20315</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l20316"></a><span class="lineno">20316</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l20317"></a><span class="lineno">20317</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20318"></a><span class="lineno">20318</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20319"></a><span class="lineno">20319</span>&#160; </div>
<div class="line"><a name="l20351"></a><span class="lineno">20351</span>&#160;<span class="preprocessor">#define vsll_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20352"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5560353a624111b576bfaa9c16ad5b88">20352</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l20353"></a><span class="lineno">20353</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l20354"></a><span class="lineno">20354</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20355"></a><span class="lineno">20355</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20356"></a><span class="lineno">20356</span>&#160;<span class="preprocessor">#define vsll_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20357"></a><span class="lineno">20357</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l20358"></a><span class="lineno">20358</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l20359"></a><span class="lineno">20359</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20360"></a><span class="lineno">20360</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20361"></a><span class="lineno">20361</span>&#160;<span class="preprocessor">#define vsll_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20362"></a><span class="lineno">20362</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l20363"></a><span class="lineno">20363</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l20364"></a><span class="lineno">20364</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20365"></a><span class="lineno">20365</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20366"></a><span class="lineno">20366</span>&#160;<span class="preprocessor">#define vsll_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20367"></a><span class="lineno">20367</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l20368"></a><span class="lineno">20368</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l20369"></a><span class="lineno">20369</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20370"></a><span class="lineno">20370</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20371"></a><span class="lineno">20371</span>&#160; </div>
<div class="line"><a name="l20403"></a><span class="lineno">20403</span>&#160;<span class="preprocessor">#define vsll_vi_u8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20404"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa5a9d4ebfd391d8d6221a6b7e9a4eafe">20404</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l20405"></a><span class="lineno">20405</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l20406"></a><span class="lineno">20406</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20407"></a><span class="lineno">20407</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20408"></a><span class="lineno">20408</span>&#160;<span class="preprocessor">#define vsll_vi_u8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20409"></a><span class="lineno">20409</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l20410"></a><span class="lineno">20410</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l20411"></a><span class="lineno">20411</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20412"></a><span class="lineno">20412</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20413"></a><span class="lineno">20413</span>&#160;<span class="preprocessor">#define vsll_vi_u8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20414"></a><span class="lineno">20414</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l20415"></a><span class="lineno">20415</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l20416"></a><span class="lineno">20416</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20417"></a><span class="lineno">20417</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20418"></a><span class="lineno">20418</span>&#160;<span class="preprocessor">#define vsll_vi_u8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20419"></a><span class="lineno">20419</span>&#160;<span class="preprocessor">        vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l20420"></a><span class="lineno">20420</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l20421"></a><span class="lineno">20421</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20422"></a><span class="lineno">20422</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20423"></a><span class="lineno">20423</span>&#160; </div>
<div class="line"><a name="l20455"></a><span class="lineno">20455</span>&#160;<span class="preprocessor">#define vsll_vi_u16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20456"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8e197eff03044199d77fac86e17f49b6">20456</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l20457"></a><span class="lineno">20457</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l20458"></a><span class="lineno">20458</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20459"></a><span class="lineno">20459</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20460"></a><span class="lineno">20460</span>&#160;<span class="preprocessor">#define vsll_vi_u16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20461"></a><span class="lineno">20461</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l20462"></a><span class="lineno">20462</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l20463"></a><span class="lineno">20463</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20464"></a><span class="lineno">20464</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20465"></a><span class="lineno">20465</span>&#160;<span class="preprocessor">#define vsll_vi_u16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20466"></a><span class="lineno">20466</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l20467"></a><span class="lineno">20467</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l20468"></a><span class="lineno">20468</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20469"></a><span class="lineno">20469</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20470"></a><span class="lineno">20470</span>&#160;<span class="preprocessor">#define vsll_vi_u16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20471"></a><span class="lineno">20471</span>&#160;<span class="preprocessor">        vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l20472"></a><span class="lineno">20472</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l20473"></a><span class="lineno">20473</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20474"></a><span class="lineno">20474</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20475"></a><span class="lineno">20475</span>&#160; </div>
<div class="line"><a name="l20507"></a><span class="lineno">20507</span>&#160;<span class="preprocessor">#define vsll_vi_u32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20508"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8fd2d6d2283f41ee18c89a0427fbcf54">20508</a></span>&#160;<span class="preprocessor">        vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l20509"></a><span class="lineno">20509</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l20510"></a><span class="lineno">20510</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20511"></a><span class="lineno">20511</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20512"></a><span class="lineno">20512</span>&#160;<span class="preprocessor">#define vsll_vi_u32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20513"></a><span class="lineno">20513</span>&#160;<span class="preprocessor">        vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l20514"></a><span class="lineno">20514</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l20515"></a><span class="lineno">20515</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20516"></a><span class="lineno">20516</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20517"></a><span class="lineno">20517</span>&#160;<span class="preprocessor">#define vsll_vi_u32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20518"></a><span class="lineno">20518</span>&#160;<span class="preprocessor">        vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l20519"></a><span class="lineno">20519</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l20520"></a><span class="lineno">20520</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20521"></a><span class="lineno">20521</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20522"></a><span class="lineno">20522</span>&#160;<span class="preprocessor">#define vsll_vi_u32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20523"></a><span class="lineno">20523</span>&#160;<span class="preprocessor">        vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l20524"></a><span class="lineno">20524</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l20525"></a><span class="lineno">20525</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20526"></a><span class="lineno">20526</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20527"></a><span class="lineno">20527</span>&#160; </div>
<div class="line"><a name="l20559"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af4551e4f19bd4624433eba2fc0348f8b">20559</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af4551e4f19bd4624433eba2fc0348f8b">vsrl_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l20560"></a><span class="lineno">20560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l20561"></a><span class="lineno">20561</span>&#160;}</div>
<div class="line"><a name="l20562"></a><span class="lineno">20562</span>&#160;__rv32 vuint8m2_t vsrl_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l20563"></a><span class="lineno">20563</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l20564"></a><span class="lineno">20564</span>&#160;}</div>
<div class="line"><a name="l20565"></a><span class="lineno">20565</span>&#160;__rv32 vuint8m4_t vsrl_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l20566"></a><span class="lineno">20566</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l20567"></a><span class="lineno">20567</span>&#160;}</div>
<div class="line"><a name="l20568"></a><span class="lineno">20568</span>&#160;__rv32 vuint8m8_t vsrl_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l20569"></a><span class="lineno">20569</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l20570"></a><span class="lineno">20570</span>&#160;}</div>
<div class="line"><a name="l20571"></a><span class="lineno">20571</span>&#160; </div>
<div class="line"><a name="l20603"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf295dc9a241464de042f326f772f683">20603</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aaf295dc9a241464de042f326f772f683">vsrl_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l20604"></a><span class="lineno">20604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l20605"></a><span class="lineno">20605</span>&#160;}</div>
<div class="line"><a name="l20606"></a><span class="lineno">20606</span>&#160;__rv32 vuint16m2_t vsrl_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l20607"></a><span class="lineno">20607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l20608"></a><span class="lineno">20608</span>&#160;}</div>
<div class="line"><a name="l20609"></a><span class="lineno">20609</span>&#160;__rv32 vuint16m4_t vsrl_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l20610"></a><span class="lineno">20610</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l20611"></a><span class="lineno">20611</span>&#160;}</div>
<div class="line"><a name="l20612"></a><span class="lineno">20612</span>&#160;__rv32 vuint16m8_t vsrl_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l20613"></a><span class="lineno">20613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l20614"></a><span class="lineno">20614</span>&#160;}</div>
<div class="line"><a name="l20615"></a><span class="lineno">20615</span>&#160; </div>
<div class="line"><a name="l20647"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa823909dca60d9b80d61198054785f5a">20647</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa823909dca60d9b80d61198054785f5a">vsrl_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l20648"></a><span class="lineno">20648</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l20649"></a><span class="lineno">20649</span>&#160;}</div>
<div class="line"><a name="l20650"></a><span class="lineno">20650</span>&#160;__rv32 vuint32m2_t vsrl_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l20651"></a><span class="lineno">20651</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l20652"></a><span class="lineno">20652</span>&#160;}</div>
<div class="line"><a name="l20653"></a><span class="lineno">20653</span>&#160;__rv32 vuint32m4_t vsrl_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l20654"></a><span class="lineno">20654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l20655"></a><span class="lineno">20655</span>&#160;}</div>
<div class="line"><a name="l20656"></a><span class="lineno">20656</span>&#160;__rv32 vuint32m8_t vsrl_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l20657"></a><span class="lineno">20657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l20658"></a><span class="lineno">20658</span>&#160;}</div>
<div class="line"><a name="l20659"></a><span class="lineno">20659</span>&#160; </div>
<div class="line"><a name="l20691"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0ada024265521938a6a96ac8ad85f1e2">20691</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0ada024265521938a6a96ac8ad85f1e2">vsrl_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20692"></a><span class="lineno">20692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l20693"></a><span class="lineno">20693</span>&#160;}</div>
<div class="line"><a name="l20694"></a><span class="lineno">20694</span>&#160;__rv32 vuint8m2_t vsrl_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20695"></a><span class="lineno">20695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l20696"></a><span class="lineno">20696</span>&#160;}</div>
<div class="line"><a name="l20697"></a><span class="lineno">20697</span>&#160;__rv32 vuint8m4_t vsrl_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20698"></a><span class="lineno">20698</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l20699"></a><span class="lineno">20699</span>&#160;}</div>
<div class="line"><a name="l20700"></a><span class="lineno">20700</span>&#160;__rv32 vuint8m8_t vsrl_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20701"></a><span class="lineno">20701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l20702"></a><span class="lineno">20702</span>&#160;}</div>
<div class="line"><a name="l20703"></a><span class="lineno">20703</span>&#160; </div>
<div class="line"><a name="l20735"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4a49fd8cbc93dc25e65338369e02a6cf">20735</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a4a49fd8cbc93dc25e65338369e02a6cf">vsrl_vx_u16m1</a>(vuint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20736"></a><span class="lineno">20736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l20737"></a><span class="lineno">20737</span>&#160;}</div>
<div class="line"><a name="l20738"></a><span class="lineno">20738</span>&#160;__rv32 vuint16m2_t vsrl_vx_u16m2(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20739"></a><span class="lineno">20739</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l20740"></a><span class="lineno">20740</span>&#160;}</div>
<div class="line"><a name="l20741"></a><span class="lineno">20741</span>&#160;__rv32 vuint16m4_t vsrl_vx_u16m4(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20742"></a><span class="lineno">20742</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l20743"></a><span class="lineno">20743</span>&#160;}</div>
<div class="line"><a name="l20744"></a><span class="lineno">20744</span>&#160;__rv32 vuint16m8_t vsrl_vx_u16m8(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20745"></a><span class="lineno">20745</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l20746"></a><span class="lineno">20746</span>&#160;}</div>
<div class="line"><a name="l20747"></a><span class="lineno">20747</span>&#160; </div>
<div class="line"><a name="l20779"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad0e2962c74c1be1429b350f98ad03930">20779</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ad0e2962c74c1be1429b350f98ad03930">vsrl_vx_u32m1</a>(vuint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l20780"></a><span class="lineno">20780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l20781"></a><span class="lineno">20781</span>&#160;}</div>
<div class="line"><a name="l20782"></a><span class="lineno">20782</span>&#160;__rv32 vuint32m2_t vsrl_vx_u32m2(vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l20783"></a><span class="lineno">20783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l20784"></a><span class="lineno">20784</span>&#160;}</div>
<div class="line"><a name="l20785"></a><span class="lineno">20785</span>&#160;__rv32 vuint32m4_t vsrl_vx_u32m4(vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l20786"></a><span class="lineno">20786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l20787"></a><span class="lineno">20787</span>&#160;}</div>
<div class="line"><a name="l20788"></a><span class="lineno">20788</span>&#160;__rv32 vuint32m8_t vsrl_vx_u32m8(vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l20789"></a><span class="lineno">20789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l20790"></a><span class="lineno">20790</span>&#160;}</div>
<div class="line"><a name="l20791"></a><span class="lineno">20791</span>&#160; </div>
<div class="line"><a name="l20823"></a><span class="lineno">20823</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20824"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3949ec347e98e7db9db98f3e9da0fa7">20824</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l20825"></a><span class="lineno">20825</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l20826"></a><span class="lineno">20826</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20827"></a><span class="lineno">20827</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20828"></a><span class="lineno">20828</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20829"></a><span class="lineno">20829</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l20830"></a><span class="lineno">20830</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l20831"></a><span class="lineno">20831</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20832"></a><span class="lineno">20832</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20833"></a><span class="lineno">20833</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20834"></a><span class="lineno">20834</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l20835"></a><span class="lineno">20835</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l20836"></a><span class="lineno">20836</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20837"></a><span class="lineno">20837</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20838"></a><span class="lineno">20838</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20839"></a><span class="lineno">20839</span>&#160;<span class="preprocessor">        vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l20840"></a><span class="lineno">20840</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l20841"></a><span class="lineno">20841</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20842"></a><span class="lineno">20842</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20843"></a><span class="lineno">20843</span>&#160; </div>
<div class="line"><a name="l20875"></a><span class="lineno">20875</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20876"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2322a3db7863c19ad83e2e8ea9155db0">20876</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l20877"></a><span class="lineno">20877</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l20878"></a><span class="lineno">20878</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20879"></a><span class="lineno">20879</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20880"></a><span class="lineno">20880</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20881"></a><span class="lineno">20881</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l20882"></a><span class="lineno">20882</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l20883"></a><span class="lineno">20883</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20884"></a><span class="lineno">20884</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20885"></a><span class="lineno">20885</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20886"></a><span class="lineno">20886</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l20887"></a><span class="lineno">20887</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l20888"></a><span class="lineno">20888</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20889"></a><span class="lineno">20889</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20890"></a><span class="lineno">20890</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20891"></a><span class="lineno">20891</span>&#160;<span class="preprocessor">        vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l20892"></a><span class="lineno">20892</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l20893"></a><span class="lineno">20893</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20894"></a><span class="lineno">20894</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20895"></a><span class="lineno">20895</span>&#160; </div>
<div class="line"><a name="l20896"></a><span class="lineno">20896</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l20897"></a><span class="lineno">20897</span>&#160;<span class="comment">********************************************</span></div>
<div class="line"><a name="l20898"></a><span class="lineno">20898</span>&#160;<span class="comment">*   @n@b  Vector Single-Width Bit Shift Instructions</span></div>
<div class="line"><a name="l20899"></a><span class="lineno">20899</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20900"></a><span class="lineno">20900</span>&#160;<span class="comment">*   @b vsrl_vi_u32：</span></div>
<div class="line"><a name="l20901"></a><span class="lineno">20901</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20902"></a><span class="lineno">20902</span>&#160;<span class="comment">*   @b LMUL = 1</span></div>
<div class="line"><a name="l20903"></a><span class="lineno">20903</span>&#160;<span class="comment">*   @n op1: vuint32m1_t</span></div>
<div class="line"><a name="l20904"></a><span class="lineno">20904</span>&#160;<span class="comment">*   @n op2: uimm [0,31]</span></div>
<div class="line"><a name="l20905"></a><span class="lineno">20905</span>&#160;<span class="comment">*   @n 返回值：vuint32m1_t</span></div>
<div class="line"><a name="l20906"></a><span class="lineno">20906</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20907"></a><span class="lineno">20907</span>&#160;<span class="comment">*   @b LMUL = 2</span></div>
<div class="line"><a name="l20908"></a><span class="lineno">20908</span>&#160;<span class="comment">*   @n op1: vuint32m2_t</span></div>
<div class="line"><a name="l20909"></a><span class="lineno">20909</span>&#160;<span class="comment">*   @n op2: uimm [0,31]</span></div>
<div class="line"><a name="l20910"></a><span class="lineno">20910</span>&#160;<span class="comment">*   @n 返回值：vuint32m2_t</span></div>
<div class="line"><a name="l20911"></a><span class="lineno">20911</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20912"></a><span class="lineno">20912</span>&#160;<span class="comment">*   @b LMUL = 4</span></div>
<div class="line"><a name="l20913"></a><span class="lineno">20913</span>&#160;<span class="comment">*   @n op1: vuint32m4_t</span></div>
<div class="line"><a name="l20914"></a><span class="lineno">20914</span>&#160;<span class="comment">*   @n op2: uimm [0,31]</span></div>
<div class="line"><a name="l20915"></a><span class="lineno">20915</span>&#160;<span class="comment">*   @n 返回值：vuint32m4_t</span></div>
<div class="line"><a name="l20916"></a><span class="lineno">20916</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20917"></a><span class="lineno">20917</span>&#160;<span class="comment">*   @b LMUL =8</span></div>
<div class="line"><a name="l20918"></a><span class="lineno">20918</span>&#160;<span class="comment">*   @n op1: vuint32m8_t</span></div>
<div class="line"><a name="l20919"></a><span class="lineno">20919</span>&#160;<span class="comment">*   @n op2: uimm [0,31]</span></div>
<div class="line"><a name="l20920"></a><span class="lineno">20920</span>&#160;<span class="comment">*   @n 返回值：vuint32m8_t</span></div>
<div class="line"><a name="l20921"></a><span class="lineno">20921</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l20922"></a><span class="lineno">20922</span>&#160;<span class="comment">*   @b 汇编指令：</span></div>
<div class="line"><a name="l20923"></a><span class="lineno">20923</span>&#160;<span class="comment">*   @n vsll.vi vd, vs2, uimm</span></div>
<div class="line"><a name="l20924"></a><span class="lineno">20924</span>&#160;<span class="comment">*********************************************</span></div>
<div class="line"><a name="l20925"></a><span class="lineno">20925</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l20926"></a><span class="lineno">20926</span>&#160; </div>
<div class="line"><a name="l20927"></a><span class="lineno">20927</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20928"></a><span class="lineno">20928</span>&#160;<span class="preprocessor">        vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l20929"></a><span class="lineno">20929</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l20930"></a><span class="lineno">20930</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20931"></a><span class="lineno">20931</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20932"></a><span class="lineno">20932</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20933"></a><span class="lineno">20933</span>&#160;<span class="preprocessor">        vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l20934"></a><span class="lineno">20934</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l20935"></a><span class="lineno">20935</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20936"></a><span class="lineno">20936</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20937"></a><span class="lineno">20937</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20938"></a><span class="lineno">20938</span>&#160;<span class="preprocessor">        vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l20939"></a><span class="lineno">20939</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l20940"></a><span class="lineno">20940</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20941"></a><span class="lineno">20941</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20942"></a><span class="lineno">20942</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l20943"></a><span class="lineno">20943</span>&#160;<span class="preprocessor">        vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l20944"></a><span class="lineno">20944</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l20945"></a><span class="lineno">20945</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l20946"></a><span class="lineno">20946</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l20947"></a><span class="lineno">20947</span>&#160; </div>
<div class="line"><a name="l20979"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a293b4e2de63d65244ccde57656cb93da">20979</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a293b4e2de63d65244ccde57656cb93da">vsra_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l20980"></a><span class="lineno">20980</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l20981"></a><span class="lineno">20981</span>&#160;}</div>
<div class="line"><a name="l20982"></a><span class="lineno">20982</span>&#160;__rv32 vint8m2_t vsra_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l20983"></a><span class="lineno">20983</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l20984"></a><span class="lineno">20984</span>&#160;}</div>
<div class="line"><a name="l20985"></a><span class="lineno">20985</span>&#160;__rv32 vint8m4_t vsra_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l20986"></a><span class="lineno">20986</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l20987"></a><span class="lineno">20987</span>&#160;}</div>
<div class="line"><a name="l20988"></a><span class="lineno">20988</span>&#160;__rv32 vint8m8_t vsra_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l20989"></a><span class="lineno">20989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l20990"></a><span class="lineno">20990</span>&#160;}</div>
<div class="line"><a name="l20991"></a><span class="lineno">20991</span>&#160; </div>
<div class="line"><a name="l21023"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abccdc57be8d66d6518eb771c36863963">21023</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#abccdc57be8d66d6518eb771c36863963">vsra_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l21024"></a><span class="lineno">21024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l21025"></a><span class="lineno">21025</span>&#160;}</div>
<div class="line"><a name="l21026"></a><span class="lineno">21026</span>&#160;__rv32 vint16m2_t vsra_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l21027"></a><span class="lineno">21027</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l21028"></a><span class="lineno">21028</span>&#160;}</div>
<div class="line"><a name="l21029"></a><span class="lineno">21029</span>&#160;__rv32 vint16m4_t vsra_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l21030"></a><span class="lineno">21030</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l21031"></a><span class="lineno">21031</span>&#160;}</div>
<div class="line"><a name="l21032"></a><span class="lineno">21032</span>&#160;__rv32 vint16m8_t vsra_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l21033"></a><span class="lineno">21033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l21034"></a><span class="lineno">21034</span>&#160;}</div>
<div class="line"><a name="l21035"></a><span class="lineno">21035</span>&#160; </div>
<div class="line"><a name="l21067"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a254ce09738311415ce7df1d01bbf62b1">21067</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a254ce09738311415ce7df1d01bbf62b1">vsra_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l21068"></a><span class="lineno">21068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l21069"></a><span class="lineno">21069</span>&#160;}</div>
<div class="line"><a name="l21070"></a><span class="lineno">21070</span>&#160;__rv32 vint32m2_t vsra_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l21071"></a><span class="lineno">21071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l21072"></a><span class="lineno">21072</span>&#160;}</div>
<div class="line"><a name="l21073"></a><span class="lineno">21073</span>&#160;__rv32 vint32m4_t vsra_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l21074"></a><span class="lineno">21074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l21075"></a><span class="lineno">21075</span>&#160;}</div>
<div class="line"><a name="l21076"></a><span class="lineno">21076</span>&#160;__rv32 vint32m8_t vsra_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l21077"></a><span class="lineno">21077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l21078"></a><span class="lineno">21078</span>&#160;}</div>
<div class="line"><a name="l21079"></a><span class="lineno">21079</span>&#160; </div>
<div class="line"><a name="l21111"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9ca1e817ec6d17563c1cef7bbbaa0fba">21111</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9ca1e817ec6d17563c1cef7bbbaa0fba">vsra_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21112"></a><span class="lineno">21112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l21113"></a><span class="lineno">21113</span>&#160;}</div>
<div class="line"><a name="l21114"></a><span class="lineno">21114</span>&#160;__rv32 vint8m2_t vsra_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21115"></a><span class="lineno">21115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l21116"></a><span class="lineno">21116</span>&#160;}</div>
<div class="line"><a name="l21117"></a><span class="lineno">21117</span>&#160;__rv32 vint8m4_t vsra_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21118"></a><span class="lineno">21118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l21119"></a><span class="lineno">21119</span>&#160;}</div>
<div class="line"><a name="l21120"></a><span class="lineno">21120</span>&#160;__rv32 vint8m8_t vsra_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21121"></a><span class="lineno">21121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l21122"></a><span class="lineno">21122</span>&#160;}</div>
<div class="line"><a name="l21123"></a><span class="lineno">21123</span>&#160; </div>
<div class="line"><a name="l21155"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad8e7215e5737aa87d9d394e419031453">21155</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad8e7215e5737aa87d9d394e419031453">vsra_vx_i16m1</a>(vint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21156"></a><span class="lineno">21156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l21157"></a><span class="lineno">21157</span>&#160;}</div>
<div class="line"><a name="l21158"></a><span class="lineno">21158</span>&#160;__rv32 vint16m2_t vsra_vx_i16m2(vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21159"></a><span class="lineno">21159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l21160"></a><span class="lineno">21160</span>&#160;}</div>
<div class="line"><a name="l21161"></a><span class="lineno">21161</span>&#160;__rv32 vint16m4_t vsra_vx_i16m4(vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21162"></a><span class="lineno">21162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l21163"></a><span class="lineno">21163</span>&#160;}</div>
<div class="line"><a name="l21164"></a><span class="lineno">21164</span>&#160;__rv32 vint16m8_t vsra_vx_i16m8(vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21165"></a><span class="lineno">21165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l21166"></a><span class="lineno">21166</span>&#160;}</div>
<div class="line"><a name="l21167"></a><span class="lineno">21167</span>&#160; </div>
<div class="line"><a name="l21199"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa2f6f4cdd789a82deb0c8c5c280b1d4">21199</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afa2f6f4cdd789a82deb0c8c5c280b1d4">vsra_vx_i32m1</a>(vint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21200"></a><span class="lineno">21200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l21201"></a><span class="lineno">21201</span>&#160;}</div>
<div class="line"><a name="l21202"></a><span class="lineno">21202</span>&#160;__rv32 vint32m2_t vsra_vx_i32m2(vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21203"></a><span class="lineno">21203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l21204"></a><span class="lineno">21204</span>&#160;}</div>
<div class="line"><a name="l21205"></a><span class="lineno">21205</span>&#160;__rv32 vint32m4_t vsra_vx_i32m4(vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21206"></a><span class="lineno">21206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l21207"></a><span class="lineno">21207</span>&#160;}</div>
<div class="line"><a name="l21208"></a><span class="lineno">21208</span>&#160;__rv32 vint32m8_t vsra_vx_i32m8(vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21209"></a><span class="lineno">21209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l21210"></a><span class="lineno">21210</span>&#160;}</div>
<div class="line"><a name="l21211"></a><span class="lineno">21211</span>&#160; </div>
<div class="line"><a name="l21243"></a><span class="lineno">21243</span>&#160;<span class="preprocessor">#define vsra_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21244"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afadb4994a4facc20999bedcb49d71757">21244</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l21245"></a><span class="lineno">21245</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l21246"></a><span class="lineno">21246</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21247"></a><span class="lineno">21247</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21248"></a><span class="lineno">21248</span>&#160;<span class="preprocessor">#define vsra_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21249"></a><span class="lineno">21249</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l21250"></a><span class="lineno">21250</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l21251"></a><span class="lineno">21251</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21252"></a><span class="lineno">21252</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21253"></a><span class="lineno">21253</span>&#160;<span class="preprocessor">#define vsra_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21254"></a><span class="lineno">21254</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l21255"></a><span class="lineno">21255</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l21256"></a><span class="lineno">21256</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21257"></a><span class="lineno">21257</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21258"></a><span class="lineno">21258</span>&#160;<span class="preprocessor">#define vsra_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21259"></a><span class="lineno">21259</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l21260"></a><span class="lineno">21260</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l21261"></a><span class="lineno">21261</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21262"></a><span class="lineno">21262</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21263"></a><span class="lineno">21263</span>&#160; </div>
<div class="line"><a name="l21295"></a><span class="lineno">21295</span>&#160;<span class="preprocessor">#define vsra_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21296"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeb0a8e9b3c81f9f50a3732efcbb4003e">21296</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l21297"></a><span class="lineno">21297</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l21298"></a><span class="lineno">21298</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21299"></a><span class="lineno">21299</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21300"></a><span class="lineno">21300</span>&#160;<span class="preprocessor">#define vsra_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21301"></a><span class="lineno">21301</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l21302"></a><span class="lineno">21302</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l21303"></a><span class="lineno">21303</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21304"></a><span class="lineno">21304</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21305"></a><span class="lineno">21305</span>&#160;<span class="preprocessor">#define vsra_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21306"></a><span class="lineno">21306</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l21307"></a><span class="lineno">21307</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l21308"></a><span class="lineno">21308</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21309"></a><span class="lineno">21309</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21310"></a><span class="lineno">21310</span>&#160;<span class="preprocessor">#define vsra_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21311"></a><span class="lineno">21311</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l21312"></a><span class="lineno">21312</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l21313"></a><span class="lineno">21313</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21314"></a><span class="lineno">21314</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21315"></a><span class="lineno">21315</span>&#160; </div>
<div class="line"><a name="l21347"></a><span class="lineno">21347</span>&#160;<span class="preprocessor">#define vsra_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21348"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5bf3ba1a4ced238617b89a806dc23123">21348</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l21349"></a><span class="lineno">21349</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l21350"></a><span class="lineno">21350</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21351"></a><span class="lineno">21351</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21352"></a><span class="lineno">21352</span>&#160;<span class="preprocessor">#define vsra_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21353"></a><span class="lineno">21353</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l21354"></a><span class="lineno">21354</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l21355"></a><span class="lineno">21355</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21356"></a><span class="lineno">21356</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21357"></a><span class="lineno">21357</span>&#160;<span class="preprocessor">#define vsra_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21358"></a><span class="lineno">21358</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l21359"></a><span class="lineno">21359</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l21360"></a><span class="lineno">21360</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21361"></a><span class="lineno">21361</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21362"></a><span class="lineno">21362</span>&#160;<span class="preprocessor">#define vsra_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21363"></a><span class="lineno">21363</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l21364"></a><span class="lineno">21364</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l21365"></a><span class="lineno">21365</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21366"></a><span class="lineno">21366</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21367"></a><span class="lineno">21367</span>&#160; </div>
<div class="line"><a name="l21368"></a><span class="lineno">21368</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l21403"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e29ce41f52fd67c16a56a81cd9c1f3b">21403</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a2e29ce41f52fd67c16a56a81cd9c1f3b">vsll_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l21404"></a><span class="lineno">21404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21405"></a><span class="lineno">21405</span>&#160;}</div>
<div class="line"><a name="l21406"></a><span class="lineno">21406</span>&#160;__rv32 vint8m2_t vsll_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l21407"></a><span class="lineno">21407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21408"></a><span class="lineno">21408</span>&#160;}</div>
<div class="line"><a name="l21409"></a><span class="lineno">21409</span>&#160;__rv32 vint8m4_t vsll_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l21410"></a><span class="lineno">21410</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21411"></a><span class="lineno">21411</span>&#160;}</div>
<div class="line"><a name="l21412"></a><span class="lineno">21412</span>&#160;__rv32 vint8m8_t vsll_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l21413"></a><span class="lineno">21413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21414"></a><span class="lineno">21414</span>&#160;}</div>
<div class="line"><a name="l21415"></a><span class="lineno">21415</span>&#160; </div>
<div class="line"><a name="l21451"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a18fb8dfc5965be42b88a182a46294923">21451</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a18fb8dfc5965be42b88a182a46294923">vsll_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l21452"></a><span class="lineno">21452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21453"></a><span class="lineno">21453</span>&#160;}</div>
<div class="line"><a name="l21454"></a><span class="lineno">21454</span>&#160;__rv32 vint16m2_t vsll_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l21455"></a><span class="lineno">21455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21456"></a><span class="lineno">21456</span>&#160;}</div>
<div class="line"><a name="l21457"></a><span class="lineno">21457</span>&#160;__rv32 vint16m4_t vsll_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l21458"></a><span class="lineno">21458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21459"></a><span class="lineno">21459</span>&#160;}</div>
<div class="line"><a name="l21460"></a><span class="lineno">21460</span>&#160;__rv32 vint16m8_t vsll_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l21461"></a><span class="lineno">21461</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21462"></a><span class="lineno">21462</span>&#160;}</div>
<div class="line"><a name="l21463"></a><span class="lineno">21463</span>&#160; </div>
<div class="line"><a name="l21499"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07">21499</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07">vsll_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l21500"></a><span class="lineno">21500</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21501"></a><span class="lineno">21501</span>&#160;}</div>
<div class="line"><a name="l21502"></a><span class="lineno">21502</span>&#160;__rv32 vint32m2_t vsll_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l21503"></a><span class="lineno">21503</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21504"></a><span class="lineno">21504</span>&#160;}</div>
<div class="line"><a name="l21505"></a><span class="lineno">21505</span>&#160;__rv32 vint32m4_t vsll_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l21506"></a><span class="lineno">21506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21507"></a><span class="lineno">21507</span>&#160;}</div>
<div class="line"><a name="l21508"></a><span class="lineno">21508</span>&#160;__rv32 vint32m8_t vsll_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l21509"></a><span class="lineno">21509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21510"></a><span class="lineno">21510</span>&#160;}</div>
<div class="line"><a name="l21511"></a><span class="lineno">21511</span>&#160; </div>
<div class="line"><a name="l21547"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac1a6aedf47b1fe9ff79a4a90a2f9dabc">21547</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ac1a6aedf47b1fe9ff79a4a90a2f9dabc">vsll_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l21548"></a><span class="lineno">21548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21549"></a><span class="lineno">21549</span>&#160;}</div>
<div class="line"><a name="l21550"></a><span class="lineno">21550</span>&#160;__rv32 vuint8m2_t vsll_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l21551"></a><span class="lineno">21551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21552"></a><span class="lineno">21552</span>&#160;}</div>
<div class="line"><a name="l21553"></a><span class="lineno">21553</span>&#160;__rv32 vuint8m4_t vsll_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l21554"></a><span class="lineno">21554</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21555"></a><span class="lineno">21555</span>&#160;}</div>
<div class="line"><a name="l21556"></a><span class="lineno">21556</span>&#160;__rv32 vuint8m8_t vsll_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l21557"></a><span class="lineno">21557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21558"></a><span class="lineno">21558</span>&#160;}</div>
<div class="line"><a name="l21559"></a><span class="lineno">21559</span>&#160; </div>
<div class="line"><a name="l21595"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab2bda7fc229486ec14b938a82138f637">21595</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ab2bda7fc229486ec14b938a82138f637">vsll_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l21596"></a><span class="lineno">21596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21597"></a><span class="lineno">21597</span>&#160;}</div>
<div class="line"><a name="l21598"></a><span class="lineno">21598</span>&#160;__rv32 vuint16m2_t vsll_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l21599"></a><span class="lineno">21599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21600"></a><span class="lineno">21600</span>&#160;}</div>
<div class="line"><a name="l21601"></a><span class="lineno">21601</span>&#160;__rv32 vuint16m4_t vsll_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l21602"></a><span class="lineno">21602</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21603"></a><span class="lineno">21603</span>&#160;}</div>
<div class="line"><a name="l21604"></a><span class="lineno">21604</span>&#160;__rv32 vuint16m8_t vsll_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l21605"></a><span class="lineno">21605</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21606"></a><span class="lineno">21606</span>&#160;}</div>
<div class="line"><a name="l21607"></a><span class="lineno">21607</span>&#160; </div>
<div class="line"><a name="l21643"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac5292453827f87521413a14cd7ff435b">21643</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac5292453827f87521413a14cd7ff435b">vsll_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l21644"></a><span class="lineno">21644</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21645"></a><span class="lineno">21645</span>&#160;}</div>
<div class="line"><a name="l21646"></a><span class="lineno">21646</span>&#160;__rv32 vuint32m2_t vsll_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l21647"></a><span class="lineno">21647</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21648"></a><span class="lineno">21648</span>&#160;}</div>
<div class="line"><a name="l21649"></a><span class="lineno">21649</span>&#160;__rv32 vuint32m4_t vsll_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l21650"></a><span class="lineno">21650</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21651"></a><span class="lineno">21651</span>&#160;}</div>
<div class="line"><a name="l21652"></a><span class="lineno">21652</span>&#160;__rv32 vuint32m8_t vsll_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l21653"></a><span class="lineno">21653</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21654"></a><span class="lineno">21654</span>&#160;}</div>
<div class="line"><a name="l21655"></a><span class="lineno">21655</span>&#160; </div>
<div class="line"><a name="l21691"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa1d975848576386122671d1c6671df5">21691</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#afa1d975848576386122671d1c6671df5">vsll_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21692"></a><span class="lineno">21692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21693"></a><span class="lineno">21693</span>&#160;}</div>
<div class="line"><a name="l21694"></a><span class="lineno">21694</span>&#160;__rv32 vint8m2_t vsll_vx_i8m2_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21695"></a><span class="lineno">21695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21696"></a><span class="lineno">21696</span>&#160;}</div>
<div class="line"><a name="l21697"></a><span class="lineno">21697</span>&#160;__rv32 vint8m4_t vsll_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21698"></a><span class="lineno">21698</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21699"></a><span class="lineno">21699</span>&#160;}</div>
<div class="line"><a name="l21700"></a><span class="lineno">21700</span>&#160;__rv32 vint8m8_t vsll_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21701"></a><span class="lineno">21701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21702"></a><span class="lineno">21702</span>&#160;}</div>
<div class="line"><a name="l21703"></a><span class="lineno">21703</span>&#160; </div>
<div class="line"><a name="l21739"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a91c29934b6b41e3074c50d6702e887ae">21739</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a91c29934b6b41e3074c50d6702e887ae">vsll_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21740"></a><span class="lineno">21740</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21741"></a><span class="lineno">21741</span>&#160;}</div>
<div class="line"><a name="l21742"></a><span class="lineno">21742</span>&#160;__rv32 vint16m2_t vsll_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21743"></a><span class="lineno">21743</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21744"></a><span class="lineno">21744</span>&#160;}</div>
<div class="line"><a name="l21745"></a><span class="lineno">21745</span>&#160;__rv32 vint16m4_t vsll_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21746"></a><span class="lineno">21746</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21747"></a><span class="lineno">21747</span>&#160;}</div>
<div class="line"><a name="l21748"></a><span class="lineno">21748</span>&#160;__rv32 vint16m8_t vsll_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21749"></a><span class="lineno">21749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21750"></a><span class="lineno">21750</span>&#160;}</div>
<div class="line"><a name="l21751"></a><span class="lineno">21751</span>&#160; </div>
<div class="line"><a name="l21787"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe9645bbe84581168c3397c15a37fce1">21787</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#abe9645bbe84581168c3397c15a37fce1">vsll_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21788"></a><span class="lineno">21788</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21789"></a><span class="lineno">21789</span>&#160;}</div>
<div class="line"><a name="l21790"></a><span class="lineno">21790</span>&#160;__rv32 vint32m2_t vsll_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21791"></a><span class="lineno">21791</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21792"></a><span class="lineno">21792</span>&#160;}</div>
<div class="line"><a name="l21793"></a><span class="lineno">21793</span>&#160;__rv32 vint32m4_t vsll_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21794"></a><span class="lineno">21794</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21795"></a><span class="lineno">21795</span>&#160;}</div>
<div class="line"><a name="l21796"></a><span class="lineno">21796</span>&#160;__rv32 vint32m8_t vsll_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21797"></a><span class="lineno">21797</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21798"></a><span class="lineno">21798</span>&#160;}</div>
<div class="line"><a name="l21799"></a><span class="lineno">21799</span>&#160; </div>
<div class="line"><a name="l21835"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab97896d617f64a940585d23f13d78aa1">21835</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ab97896d617f64a940585d23f13d78aa1">vsll_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21836"></a><span class="lineno">21836</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21837"></a><span class="lineno">21837</span>&#160;}</div>
<div class="line"><a name="l21838"></a><span class="lineno">21838</span>&#160;__rv32 vuint8m2_t vsll_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21839"></a><span class="lineno">21839</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21840"></a><span class="lineno">21840</span>&#160;}</div>
<div class="line"><a name="l21841"></a><span class="lineno">21841</span>&#160;__rv32 vuint8m4_t vsll_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21842"></a><span class="lineno">21842</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21843"></a><span class="lineno">21843</span>&#160;}</div>
<div class="line"><a name="l21844"></a><span class="lineno">21844</span>&#160;__rv32 vuint8m8_t vsll_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21845"></a><span class="lineno">21845</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21846"></a><span class="lineno">21846</span>&#160;}</div>
<div class="line"><a name="l21847"></a><span class="lineno">21847</span>&#160; </div>
<div class="line"><a name="l21883"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab94edd75f070f7c6a0d61a8464eb8b4e">21883</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ab94edd75f070f7c6a0d61a8464eb8b4e">vsll_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21884"></a><span class="lineno">21884</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21885"></a><span class="lineno">21885</span>&#160;}</div>
<div class="line"><a name="l21886"></a><span class="lineno">21886</span>&#160;__rv32 vuint16m2_t vsll_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21887"></a><span class="lineno">21887</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21888"></a><span class="lineno">21888</span>&#160;}</div>
<div class="line"><a name="l21889"></a><span class="lineno">21889</span>&#160;__rv32 vuint16m4_t vsll_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21890"></a><span class="lineno">21890</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21891"></a><span class="lineno">21891</span>&#160;}</div>
<div class="line"><a name="l21892"></a><span class="lineno">21892</span>&#160;__rv32 vuint16m8_t vsll_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21893"></a><span class="lineno">21893</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21894"></a><span class="lineno">21894</span>&#160;}</div>
<div class="line"><a name="l21895"></a><span class="lineno">21895</span>&#160; </div>
<div class="line"><a name="l21931"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3acf543094f3ca8203ce27d9d0bacc45">21931</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3acf543094f3ca8203ce27d9d0bacc45">vsll_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l21932"></a><span class="lineno">21932</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l21933"></a><span class="lineno">21933</span>&#160;}</div>
<div class="line"><a name="l21934"></a><span class="lineno">21934</span>&#160;__rv32 vuint32m2_t vsll_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l21935"></a><span class="lineno">21935</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l21936"></a><span class="lineno">21936</span>&#160;}</div>
<div class="line"><a name="l21937"></a><span class="lineno">21937</span>&#160;__rv32 vuint32m4_t vsll_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l21938"></a><span class="lineno">21938</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l21939"></a><span class="lineno">21939</span>&#160;}</div>
<div class="line"><a name="l21940"></a><span class="lineno">21940</span>&#160;__rv32 vuint32m8_t vsll_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l21941"></a><span class="lineno">21941</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsll_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l21942"></a><span class="lineno">21942</span>&#160;}</div>
<div class="line"><a name="l21943"></a><span class="lineno">21943</span>&#160; </div>
<div class="line"><a name="l21979"></a><span class="lineno">21979</span>&#160;<span class="preprocessor">#define vsll_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21980"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a08fe58e88b2b2f91a1d340f1e0666432">21980</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l21981"></a><span class="lineno">21981</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l21982"></a><span class="lineno">21982</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21983"></a><span class="lineno">21983</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21984"></a><span class="lineno">21984</span>&#160;<span class="preprocessor">#define vsll_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21985"></a><span class="lineno">21985</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l21986"></a><span class="lineno">21986</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l21987"></a><span class="lineno">21987</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21988"></a><span class="lineno">21988</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21989"></a><span class="lineno">21989</span>&#160;<span class="preprocessor">#define vsll_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21990"></a><span class="lineno">21990</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l21991"></a><span class="lineno">21991</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l21992"></a><span class="lineno">21992</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21993"></a><span class="lineno">21993</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21994"></a><span class="lineno">21994</span>&#160;<span class="preprocessor">#define vsll_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l21995"></a><span class="lineno">21995</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l21996"></a><span class="lineno">21996</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l21997"></a><span class="lineno">21997</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l21998"></a><span class="lineno">21998</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l21999"></a><span class="lineno">21999</span>&#160; </div>
<div class="line"><a name="l22035"></a><span class="lineno">22035</span>&#160;<span class="preprocessor">#define vsll_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22036"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8de5d8aa9dafaa738b18af0d72e510fb">22036</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l22037"></a><span class="lineno">22037</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22038"></a><span class="lineno">22038</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22039"></a><span class="lineno">22039</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22040"></a><span class="lineno">22040</span>&#160;<span class="preprocessor">#define vsll_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22041"></a><span class="lineno">22041</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l22042"></a><span class="lineno">22042</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22043"></a><span class="lineno">22043</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22044"></a><span class="lineno">22044</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22045"></a><span class="lineno">22045</span>&#160;<span class="preprocessor">#define vsll_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22046"></a><span class="lineno">22046</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l22047"></a><span class="lineno">22047</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22048"></a><span class="lineno">22048</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22049"></a><span class="lineno">22049</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22050"></a><span class="lineno">22050</span>&#160;<span class="preprocessor">#define vsll_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22051"></a><span class="lineno">22051</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l22052"></a><span class="lineno">22052</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22053"></a><span class="lineno">22053</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22054"></a><span class="lineno">22054</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22055"></a><span class="lineno">22055</span>&#160; </div>
<div class="line"><a name="l22091"></a><span class="lineno">22091</span>&#160;<span class="preprocessor">#define vsll_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22092"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aff67e7fd1a0c399595085317f721d532">22092</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l22093"></a><span class="lineno">22093</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22094"></a><span class="lineno">22094</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22095"></a><span class="lineno">22095</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22096"></a><span class="lineno">22096</span>&#160;<span class="preprocessor">#define vsll_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22097"></a><span class="lineno">22097</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l22098"></a><span class="lineno">22098</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22099"></a><span class="lineno">22099</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22100"></a><span class="lineno">22100</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22101"></a><span class="lineno">22101</span>&#160;<span class="preprocessor">#define vsll_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22102"></a><span class="lineno">22102</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l22103"></a><span class="lineno">22103</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22104"></a><span class="lineno">22104</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22105"></a><span class="lineno">22105</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22106"></a><span class="lineno">22106</span>&#160;<span class="preprocessor">#define vsll_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22107"></a><span class="lineno">22107</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l22108"></a><span class="lineno">22108</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22109"></a><span class="lineno">22109</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22110"></a><span class="lineno">22110</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22111"></a><span class="lineno">22111</span>&#160; </div>
<div class="line"><a name="l22147"></a><span class="lineno">22147</span>&#160;<span class="preprocessor">#define vsll_vi_u8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22148"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a33f0390b76475c6518abd828c4727a6f">22148</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l22149"></a><span class="lineno">22149</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22150"></a><span class="lineno">22150</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22151"></a><span class="lineno">22151</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22152"></a><span class="lineno">22152</span>&#160;<span class="preprocessor">#define vsll_vi_u8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22153"></a><span class="lineno">22153</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l22154"></a><span class="lineno">22154</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22155"></a><span class="lineno">22155</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22156"></a><span class="lineno">22156</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22157"></a><span class="lineno">22157</span>&#160;<span class="preprocessor">#define vsll_vi_u8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22158"></a><span class="lineno">22158</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l22159"></a><span class="lineno">22159</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22160"></a><span class="lineno">22160</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22161"></a><span class="lineno">22161</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22162"></a><span class="lineno">22162</span>&#160;<span class="preprocessor">#define vsll_vi_u8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22163"></a><span class="lineno">22163</span>&#160;<span class="preprocessor">        vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l22164"></a><span class="lineno">22164</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22165"></a><span class="lineno">22165</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22166"></a><span class="lineno">22166</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22167"></a><span class="lineno">22167</span>&#160; </div>
<div class="line"><a name="l22203"></a><span class="lineno">22203</span>&#160;<span class="preprocessor">#define vsll_vi_u16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22204"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a771b876f48869054bbe6b5cfd03f9b01">22204</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l22205"></a><span class="lineno">22205</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22206"></a><span class="lineno">22206</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22207"></a><span class="lineno">22207</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22208"></a><span class="lineno">22208</span>&#160;<span class="preprocessor">#define vsll_vi_u16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22209"></a><span class="lineno">22209</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l22210"></a><span class="lineno">22210</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22211"></a><span class="lineno">22211</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22212"></a><span class="lineno">22212</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22213"></a><span class="lineno">22213</span>&#160;<span class="preprocessor">#define vsll_vi_u16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22214"></a><span class="lineno">22214</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l22215"></a><span class="lineno">22215</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22216"></a><span class="lineno">22216</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22217"></a><span class="lineno">22217</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22218"></a><span class="lineno">22218</span>&#160;<span class="preprocessor">#define vsll_vi_u16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22219"></a><span class="lineno">22219</span>&#160;<span class="preprocessor">        vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l22220"></a><span class="lineno">22220</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22221"></a><span class="lineno">22221</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22222"></a><span class="lineno">22222</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22223"></a><span class="lineno">22223</span>&#160; </div>
<div class="line"><a name="l22259"></a><span class="lineno">22259</span>&#160;<span class="preprocessor">#define vsll_vi_u32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22260"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5b05e38656235b7d559bc31ea9b50ba5">22260</a></span>&#160;<span class="preprocessor">        vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l22261"></a><span class="lineno">22261</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22262"></a><span class="lineno">22262</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22263"></a><span class="lineno">22263</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22264"></a><span class="lineno">22264</span>&#160;<span class="preprocessor">#define vsll_vi_u32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22265"></a><span class="lineno">22265</span>&#160;<span class="preprocessor">        vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l22266"></a><span class="lineno">22266</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22267"></a><span class="lineno">22267</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22268"></a><span class="lineno">22268</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22269"></a><span class="lineno">22269</span>&#160;<span class="preprocessor">#define vsll_vi_u32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22270"></a><span class="lineno">22270</span>&#160;<span class="preprocessor">        vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l22271"></a><span class="lineno">22271</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22272"></a><span class="lineno">22272</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22273"></a><span class="lineno">22273</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22274"></a><span class="lineno">22274</span>&#160;<span class="preprocessor">#define vsll_vi_u32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22275"></a><span class="lineno">22275</span>&#160;<span class="preprocessor">        vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l22276"></a><span class="lineno">22276</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsll_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22277"></a><span class="lineno">22277</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22278"></a><span class="lineno">22278</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22279"></a><span class="lineno">22279</span>&#160; </div>
<div class="line"><a name="l22315"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab246837d60788083d6a14f0e15c9d1b3">22315</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ab246837d60788083d6a14f0e15c9d1b3">vsrl_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l22316"></a><span class="lineno">22316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22317"></a><span class="lineno">22317</span>&#160;}</div>
<div class="line"><a name="l22318"></a><span class="lineno">22318</span>&#160;__rv32 vuint8m2_t vsrl_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l22319"></a><span class="lineno">22319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22320"></a><span class="lineno">22320</span>&#160;}</div>
<div class="line"><a name="l22321"></a><span class="lineno">22321</span>&#160;__rv32 vuint8m4_t vsrl_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l22322"></a><span class="lineno">22322</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22323"></a><span class="lineno">22323</span>&#160;}</div>
<div class="line"><a name="l22324"></a><span class="lineno">22324</span>&#160;__rv32 vuint8m8_t vsrl_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l22325"></a><span class="lineno">22325</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22326"></a><span class="lineno">22326</span>&#160;}</div>
<div class="line"><a name="l22327"></a><span class="lineno">22327</span>&#160; </div>
<div class="line"><a name="l22363"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac2341eebc9a68582524dee5e1361888">22363</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aac2341eebc9a68582524dee5e1361888">vsrl_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l22364"></a><span class="lineno">22364</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22365"></a><span class="lineno">22365</span>&#160;}</div>
<div class="line"><a name="l22366"></a><span class="lineno">22366</span>&#160;__rv32 vuint16m2_t vsrl_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l22367"></a><span class="lineno">22367</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22368"></a><span class="lineno">22368</span>&#160;}</div>
<div class="line"><a name="l22369"></a><span class="lineno">22369</span>&#160;__rv32 vuint16m4_t vsrl_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l22370"></a><span class="lineno">22370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22371"></a><span class="lineno">22371</span>&#160;}</div>
<div class="line"><a name="l22372"></a><span class="lineno">22372</span>&#160;__rv32 vuint16m8_t vsrl_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l22373"></a><span class="lineno">22373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22374"></a><span class="lineno">22374</span>&#160;}</div>
<div class="line"><a name="l22375"></a><span class="lineno">22375</span>&#160; </div>
<div class="line"><a name="l22411"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad06d6b5f442a6651d4545db35298748a">22411</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ad06d6b5f442a6651d4545db35298748a">vsrl_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l22412"></a><span class="lineno">22412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22413"></a><span class="lineno">22413</span>&#160;}</div>
<div class="line"><a name="l22414"></a><span class="lineno">22414</span>&#160;__rv32 vuint32m2_t vsrl_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l22415"></a><span class="lineno">22415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22416"></a><span class="lineno">22416</span>&#160;}</div>
<div class="line"><a name="l22417"></a><span class="lineno">22417</span>&#160;__rv32 vuint32m4_t vsrl_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l22418"></a><span class="lineno">22418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22419"></a><span class="lineno">22419</span>&#160;}</div>
<div class="line"><a name="l22420"></a><span class="lineno">22420</span>&#160;__rv32 vuint32m8_t vsrl_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l22421"></a><span class="lineno">22421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22422"></a><span class="lineno">22422</span>&#160;}</div>
<div class="line"><a name="l22423"></a><span class="lineno">22423</span>&#160; </div>
<div class="line"><a name="l22459"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae6340ddac10eb7d124c83dda0c40121e">22459</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae6340ddac10eb7d124c83dda0c40121e">vsrl_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l22460"></a><span class="lineno">22460</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22461"></a><span class="lineno">22461</span>&#160;}</div>
<div class="line"><a name="l22462"></a><span class="lineno">22462</span>&#160;__rv32 vuint8m2_t vsrl_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l22463"></a><span class="lineno">22463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22464"></a><span class="lineno">22464</span>&#160;}</div>
<div class="line"><a name="l22465"></a><span class="lineno">22465</span>&#160;__rv32 vuint8m4_t vsrl_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l22466"></a><span class="lineno">22466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22467"></a><span class="lineno">22467</span>&#160;}</div>
<div class="line"><a name="l22468"></a><span class="lineno">22468</span>&#160;__rv32 vuint8m8_t vsrl_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l22469"></a><span class="lineno">22469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22470"></a><span class="lineno">22470</span>&#160;}</div>
<div class="line"><a name="l22471"></a><span class="lineno">22471</span>&#160; </div>
<div class="line"><a name="l22507"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a76d83277a4f2935ace2d10c8d81a14aa">22507</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a76d83277a4f2935ace2d10c8d81a14aa">vsrl_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l22508"></a><span class="lineno">22508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22509"></a><span class="lineno">22509</span>&#160;}</div>
<div class="line"><a name="l22510"></a><span class="lineno">22510</span>&#160;__rv32 vuint16m2_t vsrl_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l22511"></a><span class="lineno">22511</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22512"></a><span class="lineno">22512</span>&#160;}</div>
<div class="line"><a name="l22513"></a><span class="lineno">22513</span>&#160;__rv32 vuint16m4_t vsrl_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l22514"></a><span class="lineno">22514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22515"></a><span class="lineno">22515</span>&#160;}</div>
<div class="line"><a name="l22516"></a><span class="lineno">22516</span>&#160;__rv32 vuint16m8_t vsrl_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l22517"></a><span class="lineno">22517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22518"></a><span class="lineno">22518</span>&#160;}</div>
<div class="line"><a name="l22519"></a><span class="lineno">22519</span>&#160; </div>
<div class="line"><a name="l22555"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afee65e5cca4361d6dfc48ee97b746cd7">22555</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#afee65e5cca4361d6dfc48ee97b746cd7">vsrl_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l22556"></a><span class="lineno">22556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22557"></a><span class="lineno">22557</span>&#160;}</div>
<div class="line"><a name="l22558"></a><span class="lineno">22558</span>&#160;__rv32 vuint32m2_t vsrl_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l22559"></a><span class="lineno">22559</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22560"></a><span class="lineno">22560</span>&#160;}</div>
<div class="line"><a name="l22561"></a><span class="lineno">22561</span>&#160;__rv32 vuint32m4_t vsrl_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l22562"></a><span class="lineno">22562</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22563"></a><span class="lineno">22563</span>&#160;}</div>
<div class="line"><a name="l22564"></a><span class="lineno">22564</span>&#160;__rv32 vuint32m8_t vsrl_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l22565"></a><span class="lineno">22565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsrl_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22566"></a><span class="lineno">22566</span>&#160;}</div>
<div class="line"><a name="l22567"></a><span class="lineno">22567</span>&#160; </div>
<div class="line"><a name="l22603"></a><span class="lineno">22603</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22604"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa31084f28885a820731546880d423771">22604</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l22605"></a><span class="lineno">22605</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22606"></a><span class="lineno">22606</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22607"></a><span class="lineno">22607</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22608"></a><span class="lineno">22608</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22609"></a><span class="lineno">22609</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l22610"></a><span class="lineno">22610</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22611"></a><span class="lineno">22611</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22612"></a><span class="lineno">22612</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22613"></a><span class="lineno">22613</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22614"></a><span class="lineno">22614</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l22615"></a><span class="lineno">22615</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22616"></a><span class="lineno">22616</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22617"></a><span class="lineno">22617</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22618"></a><span class="lineno">22618</span>&#160;<span class="preprocessor">#define vsrl_vi_u8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22619"></a><span class="lineno">22619</span>&#160;<span class="preprocessor">        vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l22620"></a><span class="lineno">22620</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22621"></a><span class="lineno">22621</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22622"></a><span class="lineno">22622</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22623"></a><span class="lineno">22623</span>&#160; </div>
<div class="line"><a name="l22659"></a><span class="lineno">22659</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22660"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa08d2e748b851c7a1a54bb1c599c889">22660</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l22661"></a><span class="lineno">22661</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22662"></a><span class="lineno">22662</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22663"></a><span class="lineno">22663</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22664"></a><span class="lineno">22664</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22665"></a><span class="lineno">22665</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l22666"></a><span class="lineno">22666</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22667"></a><span class="lineno">22667</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22668"></a><span class="lineno">22668</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22669"></a><span class="lineno">22669</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22670"></a><span class="lineno">22670</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l22671"></a><span class="lineno">22671</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22672"></a><span class="lineno">22672</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22673"></a><span class="lineno">22673</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22674"></a><span class="lineno">22674</span>&#160;<span class="preprocessor">#define vsrl_vi_u16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22675"></a><span class="lineno">22675</span>&#160;<span class="preprocessor">        vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l22676"></a><span class="lineno">22676</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22677"></a><span class="lineno">22677</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22678"></a><span class="lineno">22678</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22679"></a><span class="lineno">22679</span>&#160; </div>
<div class="line"><a name="l22715"></a><span class="lineno">22715</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22716"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b8b83e4e72bdc7255a4e348836ce785">22716</a></span>&#160;<span class="preprocessor">        vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l22717"></a><span class="lineno">22717</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22718"></a><span class="lineno">22718</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22719"></a><span class="lineno">22719</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22720"></a><span class="lineno">22720</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22721"></a><span class="lineno">22721</span>&#160;<span class="preprocessor">        vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l22722"></a><span class="lineno">22722</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22723"></a><span class="lineno">22723</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22724"></a><span class="lineno">22724</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22725"></a><span class="lineno">22725</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22726"></a><span class="lineno">22726</span>&#160;<span class="preprocessor">        vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l22727"></a><span class="lineno">22727</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22728"></a><span class="lineno">22728</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22729"></a><span class="lineno">22729</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22730"></a><span class="lineno">22730</span>&#160;<span class="preprocessor">#define vsrl_vi_u32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l22731"></a><span class="lineno">22731</span>&#160;<span class="preprocessor">        vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l22732"></a><span class="lineno">22732</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsrl_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l22733"></a><span class="lineno">22733</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l22734"></a><span class="lineno">22734</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l22735"></a><span class="lineno">22735</span>&#160; </div>
<div class="line"><a name="l22771"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7ca66e770733490e13b10b403bc85674">22771</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a7ca66e770733490e13b10b403bc85674">vsra_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l22772"></a><span class="lineno">22772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22773"></a><span class="lineno">22773</span>&#160;}</div>
<div class="line"><a name="l22774"></a><span class="lineno">22774</span>&#160;__rv32 vint8m2_t vsra_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l22775"></a><span class="lineno">22775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22776"></a><span class="lineno">22776</span>&#160;}</div>
<div class="line"><a name="l22777"></a><span class="lineno">22777</span>&#160;__rv32 vint8m4_t vsra_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l22778"></a><span class="lineno">22778</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22779"></a><span class="lineno">22779</span>&#160;}</div>
<div class="line"><a name="l22780"></a><span class="lineno">22780</span>&#160;__rv32 vint8m8_t vsra_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l22781"></a><span class="lineno">22781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22782"></a><span class="lineno">22782</span>&#160;}</div>
<div class="line"><a name="l22783"></a><span class="lineno">22783</span>&#160; </div>
<div class="line"><a name="l22819"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abfdb83acc7fc308f8f34d09f060b2b40">22819</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#abfdb83acc7fc308f8f34d09f060b2b40">vsra_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l22820"></a><span class="lineno">22820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22821"></a><span class="lineno">22821</span>&#160;}</div>
<div class="line"><a name="l22822"></a><span class="lineno">22822</span>&#160;__rv32 vint16m2_t vsra_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l22823"></a><span class="lineno">22823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22824"></a><span class="lineno">22824</span>&#160;}</div>
<div class="line"><a name="l22825"></a><span class="lineno">22825</span>&#160;__rv32 vint16m4_t vsra_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l22826"></a><span class="lineno">22826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22827"></a><span class="lineno">22827</span>&#160;}</div>
<div class="line"><a name="l22828"></a><span class="lineno">22828</span>&#160;__rv32 vint16m8_t vsra_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l22829"></a><span class="lineno">22829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22830"></a><span class="lineno">22830</span>&#160;}</div>
<div class="line"><a name="l22831"></a><span class="lineno">22831</span>&#160; </div>
<div class="line"><a name="l22867"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae664d50ab221acb80db33106dfd15560">22867</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae664d50ab221acb80db33106dfd15560">vsra_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l22868"></a><span class="lineno">22868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22869"></a><span class="lineno">22869</span>&#160;}</div>
<div class="line"><a name="l22870"></a><span class="lineno">22870</span>&#160;__rv32 vuint32m2_t vsra_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l22871"></a><span class="lineno">22871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22872"></a><span class="lineno">22872</span>&#160;}</div>
<div class="line"><a name="l22873"></a><span class="lineno">22873</span>&#160;__rv32 vuint32m4_t vsra_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l22874"></a><span class="lineno">22874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22875"></a><span class="lineno">22875</span>&#160;}</div>
<div class="line"><a name="l22876"></a><span class="lineno">22876</span>&#160;__rv32 vuint32m8_t vsra_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l22877"></a><span class="lineno">22877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22878"></a><span class="lineno">22878</span>&#160;}</div>
<div class="line"><a name="l22879"></a><span class="lineno">22879</span>&#160; </div>
<div class="line"><a name="l22915"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a58c535087d418e09394e9a1d72b90c1f">22915</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a58c535087d418e09394e9a1d72b90c1f">vsra_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l22916"></a><span class="lineno">22916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22917"></a><span class="lineno">22917</span>&#160;}</div>
<div class="line"><a name="l22918"></a><span class="lineno">22918</span>&#160;__rv32 vint8m2_t vsra_vx_i8m2_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l22919"></a><span class="lineno">22919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22920"></a><span class="lineno">22920</span>&#160;}</div>
<div class="line"><a name="l22921"></a><span class="lineno">22921</span>&#160;__rv32 vint8m4_t vsra_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l22922"></a><span class="lineno">22922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22923"></a><span class="lineno">22923</span>&#160;}</div>
<div class="line"><a name="l22924"></a><span class="lineno">22924</span>&#160;__rv32 vint8m8_t vsra_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l22925"></a><span class="lineno">22925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22926"></a><span class="lineno">22926</span>&#160;}</div>
<div class="line"><a name="l22927"></a><span class="lineno">22927</span>&#160; </div>
<div class="line"><a name="l22963"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8c0fe75607db5ef8af54b9c501ebd5e1">22963</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8c0fe75607db5ef8af54b9c501ebd5e1">vsra_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l22964"></a><span class="lineno">22964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l22965"></a><span class="lineno">22965</span>&#160;}</div>
<div class="line"><a name="l22966"></a><span class="lineno">22966</span>&#160;__rv32 vint16m2_t vsra_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l22967"></a><span class="lineno">22967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l22968"></a><span class="lineno">22968</span>&#160;}</div>
<div class="line"><a name="l22969"></a><span class="lineno">22969</span>&#160;__rv32 vint16m4_t vsra_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l22970"></a><span class="lineno">22970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l22971"></a><span class="lineno">22971</span>&#160;}</div>
<div class="line"><a name="l22972"></a><span class="lineno">22972</span>&#160;__rv32 vint16m8_t vsra_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l22973"></a><span class="lineno">22973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l22974"></a><span class="lineno">22974</span>&#160;}</div>
<div class="line"><a name="l22975"></a><span class="lineno">22975</span>&#160; </div>
<div class="line"><a name="l23011"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9cb04c27e92cb2bcc66f20afcf89c040">23011</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a9cb04c27e92cb2bcc66f20afcf89c040">vsra_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l23012"></a><span class="lineno">23012</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23013"></a><span class="lineno">23013</span>&#160;}</div>
<div class="line"><a name="l23014"></a><span class="lineno">23014</span>&#160;__rv32 vint32m2_t vsra_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23015"></a><span class="lineno">23015</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23016"></a><span class="lineno">23016</span>&#160;}</div>
<div class="line"><a name="l23017"></a><span class="lineno">23017</span>&#160;__rv32 vint32m4_t vsra_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23018"></a><span class="lineno">23018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23019"></a><span class="lineno">23019</span>&#160;}</div>
<div class="line"><a name="l23020"></a><span class="lineno">23020</span>&#160;__rv32 vint32m8_t vsra_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23021"></a><span class="lineno">23021</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsra_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l23022"></a><span class="lineno">23022</span>&#160;}</div>
<div class="line"><a name="l23023"></a><span class="lineno">23023</span>&#160; </div>
<div class="line"><a name="l23059"></a><span class="lineno">23059</span>&#160;<span class="preprocessor">#define vsra_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23060"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a109f966a6daf06b0779d58ea8cd7389c">23060</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l23061"></a><span class="lineno">23061</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23062"></a><span class="lineno">23062</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23063"></a><span class="lineno">23063</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23064"></a><span class="lineno">23064</span>&#160;<span class="preprocessor">#define vsra_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23065"></a><span class="lineno">23065</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l23066"></a><span class="lineno">23066</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23067"></a><span class="lineno">23067</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23068"></a><span class="lineno">23068</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23069"></a><span class="lineno">23069</span>&#160;<span class="preprocessor">#define vsra_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23070"></a><span class="lineno">23070</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l23071"></a><span class="lineno">23071</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23072"></a><span class="lineno">23072</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23073"></a><span class="lineno">23073</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23074"></a><span class="lineno">23074</span>&#160;<span class="preprocessor">#define vsra_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23075"></a><span class="lineno">23075</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l23076"></a><span class="lineno">23076</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23077"></a><span class="lineno">23077</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23078"></a><span class="lineno">23078</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23079"></a><span class="lineno">23079</span>&#160; </div>
<div class="line"><a name="l23115"></a><span class="lineno">23115</span>&#160;<span class="preprocessor">#define vsra_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23116"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af0687f257daed10a451e7ef5640fc418">23116</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l23117"></a><span class="lineno">23117</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23118"></a><span class="lineno">23118</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23119"></a><span class="lineno">23119</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23120"></a><span class="lineno">23120</span>&#160;<span class="preprocessor">#define vsra_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23121"></a><span class="lineno">23121</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l23122"></a><span class="lineno">23122</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23123"></a><span class="lineno">23123</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23124"></a><span class="lineno">23124</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23125"></a><span class="lineno">23125</span>&#160;<span class="preprocessor">#define vsra_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23126"></a><span class="lineno">23126</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l23127"></a><span class="lineno">23127</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23128"></a><span class="lineno">23128</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23129"></a><span class="lineno">23129</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23130"></a><span class="lineno">23130</span>&#160;<span class="preprocessor">#define vsra_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23131"></a><span class="lineno">23131</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l23132"></a><span class="lineno">23132</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23133"></a><span class="lineno">23133</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23134"></a><span class="lineno">23134</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23135"></a><span class="lineno">23135</span>&#160; </div>
<div class="line"><a name="l23171"></a><span class="lineno">23171</span>&#160;<span class="preprocessor">#define vsra_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23172"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a18fc34273f08f84d40b8cb62e6b9d26c">23172</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l23173"></a><span class="lineno">23173</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23174"></a><span class="lineno">23174</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23175"></a><span class="lineno">23175</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23176"></a><span class="lineno">23176</span>&#160;<span class="preprocessor">#define vsra_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23177"></a><span class="lineno">23177</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l23178"></a><span class="lineno">23178</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23179"></a><span class="lineno">23179</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23180"></a><span class="lineno">23180</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23181"></a><span class="lineno">23181</span>&#160;<span class="preprocessor">#define vsra_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23182"></a><span class="lineno">23182</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l23183"></a><span class="lineno">23183</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23184"></a><span class="lineno">23184</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23185"></a><span class="lineno">23185</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23186"></a><span class="lineno">23186</span>&#160;<span class="preprocessor">#define vsra_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23187"></a><span class="lineno">23187</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l23188"></a><span class="lineno">23188</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vsra_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23189"></a><span class="lineno">23189</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23190"></a><span class="lineno">23190</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23191"></a><span class="lineno">23191</span>&#160; </div>
<div class="line"><a name="l23192"></a><span class="lineno">23192</span>&#160;<span class="comment">/*********Vector Narrowing Integer Right Shift Functions************/</span></div>
<div class="line"><a name="l23219"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0d6ecafa4aa918d36eefe67930f9f19c">23219</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0d6ecafa4aa918d36eefe67930f9f19c">vnsrl_wv_u8m1</a>(vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l23220"></a><span class="lineno">23220</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m1(op1,op2);</div>
<div class="line"><a name="l23221"></a><span class="lineno">23221</span>&#160;}</div>
<div class="line"><a name="l23222"></a><span class="lineno">23222</span>&#160;__rv32 vuint8m2_t vnsrl_wv_u8m2(vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l23223"></a><span class="lineno">23223</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m2(op1,op2);</div>
<div class="line"><a name="l23224"></a><span class="lineno">23224</span>&#160;}</div>
<div class="line"><a name="l23225"></a><span class="lineno">23225</span>&#160;__rv32 vuint8m4_t vnsrl_wv_u8m4(vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l23226"></a><span class="lineno">23226</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m4(op1,op2);</div>
<div class="line"><a name="l23227"></a><span class="lineno">23227</span>&#160;}</div>
<div class="line"><a name="l23228"></a><span class="lineno">23228</span>&#160; </div>
<div class="line"><a name="l23255"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4eca7e27c37654432d08cdcc222e89af">23255</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a4eca7e27c37654432d08cdcc222e89af">vnsrl_wv_u16m1</a>(vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l23256"></a><span class="lineno">23256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m1(op1,op2);</div>
<div class="line"><a name="l23257"></a><span class="lineno">23257</span>&#160;}</div>
<div class="line"><a name="l23258"></a><span class="lineno">23258</span>&#160;__rv32 vuint16m2_t vnsrl_wv_u16m2(vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l23259"></a><span class="lineno">23259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m2(op1,op2);</div>
<div class="line"><a name="l23260"></a><span class="lineno">23260</span>&#160;}</div>
<div class="line"><a name="l23261"></a><span class="lineno">23261</span>&#160;__rv32 vuint16m4_t vnsrl_wv_u16m4(vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l23262"></a><span class="lineno">23262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m4(op1,op2);</div>
<div class="line"><a name="l23263"></a><span class="lineno">23263</span>&#160;}</div>
<div class="line"><a name="l23264"></a><span class="lineno">23264</span>&#160; </div>
<div class="line"><a name="l23291"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1be0f1a9fd68eea333e914a2f2c33081">23291</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1be0f1a9fd68eea333e914a2f2c33081">vnsrl_wx_u8m1</a>(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23292"></a><span class="lineno">23292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m1(op1,op2);</div>
<div class="line"><a name="l23293"></a><span class="lineno">23293</span>&#160;}</div>
<div class="line"><a name="l23294"></a><span class="lineno">23294</span>&#160;__rv32 vuint8m2_t vnsrl_wx_u8m2(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23295"></a><span class="lineno">23295</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m2(op1,op2);</div>
<div class="line"><a name="l23296"></a><span class="lineno">23296</span>&#160;}</div>
<div class="line"><a name="l23297"></a><span class="lineno">23297</span>&#160;__rv32 vuint8m4_t vnsrl_wx_u8m4(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23298"></a><span class="lineno">23298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m4(op1,op2);</div>
<div class="line"><a name="l23299"></a><span class="lineno">23299</span>&#160;}</div>
<div class="line"><a name="l23300"></a><span class="lineno">23300</span>&#160; </div>
<div class="line"><a name="l23327"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8965af98d9f05bd53a2f114a31b67e52">23327</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8965af98d9f05bd53a2f114a31b67e52">vnsrl_wx_u16m1</a>(vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23328"></a><span class="lineno">23328</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m1(op1,op2); </div>
<div class="line"><a name="l23329"></a><span class="lineno">23329</span>&#160;}</div>
<div class="line"><a name="l23330"></a><span class="lineno">23330</span>&#160;__rv32 vuint16m2_t vnsrl_wx_u16m2(vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23331"></a><span class="lineno">23331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m2(op1,op2); </div>
<div class="line"><a name="l23332"></a><span class="lineno">23332</span>&#160;}</div>
<div class="line"><a name="l23333"></a><span class="lineno">23333</span>&#160;__rv32 vuint16m4_t vnsrl_wx_u16m4(vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23334"></a><span class="lineno">23334</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m4(op1,op2); </div>
<div class="line"><a name="l23335"></a><span class="lineno">23335</span>&#160;}</div>
<div class="line"><a name="l23336"></a><span class="lineno">23336</span>&#160; </div>
<div class="line"><a name="l23363"></a><span class="lineno">23363</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23364"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2b15497618c6c3f2681fb9b6caf28669">23364</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l23365"></a><span class="lineno">23365</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l23366"></a><span class="lineno">23366</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23367"></a><span class="lineno">23367</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23368"></a><span class="lineno">23368</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23369"></a><span class="lineno">23369</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l23370"></a><span class="lineno">23370</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l23371"></a><span class="lineno">23371</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23372"></a><span class="lineno">23372</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23373"></a><span class="lineno">23373</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23374"></a><span class="lineno">23374</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l23375"></a><span class="lineno">23375</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l23376"></a><span class="lineno">23376</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23377"></a><span class="lineno">23377</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23378"></a><span class="lineno">23378</span>&#160; </div>
<div class="line"><a name="l23404"></a><span class="lineno">23404</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23405"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af363a298bef4ddf2d6f55bcdd2fdcf2c">23405</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l23406"></a><span class="lineno">23406</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l23407"></a><span class="lineno">23407</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23408"></a><span class="lineno">23408</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23409"></a><span class="lineno">23409</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23410"></a><span class="lineno">23410</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l23411"></a><span class="lineno">23411</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l23412"></a><span class="lineno">23412</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23413"></a><span class="lineno">23413</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23414"></a><span class="lineno">23414</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23415"></a><span class="lineno">23415</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l23416"></a><span class="lineno">23416</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l23417"></a><span class="lineno">23417</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23418"></a><span class="lineno">23418</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23419"></a><span class="lineno">23419</span>&#160; </div>
<div class="line"><a name="l23446"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b3f362c75f0553ba19d0f603703b6a7">23446</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3b3f362c75f0553ba19d0f603703b6a7">vnsra_wv_i8m1</a>(vint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l23447"></a><span class="lineno">23447</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m1(op1,op2);</div>
<div class="line"><a name="l23448"></a><span class="lineno">23448</span>&#160;}</div>
<div class="line"><a name="l23449"></a><span class="lineno">23449</span>&#160;__rv32 vint8m2_t vnsra_wv_i8m2(vint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l23450"></a><span class="lineno">23450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m2(op1,op2);</div>
<div class="line"><a name="l23451"></a><span class="lineno">23451</span>&#160;}</div>
<div class="line"><a name="l23452"></a><span class="lineno">23452</span>&#160;__rv32 vint8m4_t vnsra_wv_i8m4(vint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l23453"></a><span class="lineno">23453</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m4(op1,op2);</div>
<div class="line"><a name="l23454"></a><span class="lineno">23454</span>&#160;}</div>
<div class="line"><a name="l23455"></a><span class="lineno">23455</span>&#160; </div>
<div class="line"><a name="l23482"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2d593c0520f95f7cf4b22ed419bca0c6">23482</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a2d593c0520f95f7cf4b22ed419bca0c6">vnsra_wv_i16m1</a>(vint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l23483"></a><span class="lineno">23483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m1(op1,op2);</div>
<div class="line"><a name="l23484"></a><span class="lineno">23484</span>&#160;}</div>
<div class="line"><a name="l23485"></a><span class="lineno">23485</span>&#160;__rv32 vint16m2_t vnsra_wv_i16m2(vint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l23486"></a><span class="lineno">23486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m2(op1,op2);</div>
<div class="line"><a name="l23487"></a><span class="lineno">23487</span>&#160;}</div>
<div class="line"><a name="l23488"></a><span class="lineno">23488</span>&#160;__rv32 vint16m4_t vnsra_wv_i16m4(vint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l23489"></a><span class="lineno">23489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m4(op1,op2);</div>
<div class="line"><a name="l23490"></a><span class="lineno">23490</span>&#160;}</div>
<div class="line"><a name="l23491"></a><span class="lineno">23491</span>&#160; </div>
<div class="line"><a name="l23518"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a92eab09710256640713675fb1c7a6c25">23518</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a92eab09710256640713675fb1c7a6c25">vnsra_wx_i8m1</a>(vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23519"></a><span class="lineno">23519</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m1(op1,op2);</div>
<div class="line"><a name="l23520"></a><span class="lineno">23520</span>&#160;}</div>
<div class="line"><a name="l23521"></a><span class="lineno">23521</span>&#160;__rv32 vint8m2_t vnsra_wx_i8m2(vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23522"></a><span class="lineno">23522</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m2(op1,op2);</div>
<div class="line"><a name="l23523"></a><span class="lineno">23523</span>&#160;}</div>
<div class="line"><a name="l23524"></a><span class="lineno">23524</span>&#160;__rv32 vint8m4_t vnsra_wx_i8m4(vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23525"></a><span class="lineno">23525</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m4(op1,op2);</div>
<div class="line"><a name="l23526"></a><span class="lineno">23526</span>&#160;}</div>
<div class="line"><a name="l23527"></a><span class="lineno">23527</span>&#160; </div>
<div class="line"><a name="l23554"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae012114a06cf6691f6d884ff39ca0907">23554</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae012114a06cf6691f6d884ff39ca0907">vnsra_wx_i16m1</a>(vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23555"></a><span class="lineno">23555</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m1(op1,op2);</div>
<div class="line"><a name="l23556"></a><span class="lineno">23556</span>&#160;}</div>
<div class="line"><a name="l23557"></a><span class="lineno">23557</span>&#160;__rv32 vint16m2_t vnsra_wx_i16m2(vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23558"></a><span class="lineno">23558</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m2(op1,op2);</div>
<div class="line"><a name="l23559"></a><span class="lineno">23559</span>&#160;}</div>
<div class="line"><a name="l23560"></a><span class="lineno">23560</span>&#160;__rv32 vint16m4_t vnsra_wx_i16m4(vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23561"></a><span class="lineno">23561</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m4(op1,op2);</div>
<div class="line"><a name="l23562"></a><span class="lineno">23562</span>&#160;}</div>
<div class="line"><a name="l23563"></a><span class="lineno">23563</span>&#160; </div>
<div class="line"><a name="l23590"></a><span class="lineno">23590</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23591"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a644881a449f6b58816f121994ff0f3e6">23591</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l23592"></a><span class="lineno">23592</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l23593"></a><span class="lineno">23593</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23594"></a><span class="lineno">23594</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23595"></a><span class="lineno">23595</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23596"></a><span class="lineno">23596</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l23597"></a><span class="lineno">23597</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l23598"></a><span class="lineno">23598</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23599"></a><span class="lineno">23599</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23600"></a><span class="lineno">23600</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23601"></a><span class="lineno">23601</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l23602"></a><span class="lineno">23602</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l23603"></a><span class="lineno">23603</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23604"></a><span class="lineno">23604</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23605"></a><span class="lineno">23605</span>&#160; </div>
<div class="line"><a name="l23632"></a><span class="lineno">23632</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23633"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e9bb2c5ddf1f95874e1b563840fdccd">23633</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l23634"></a><span class="lineno">23634</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l23635"></a><span class="lineno">23635</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23636"></a><span class="lineno">23636</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23637"></a><span class="lineno">23637</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23638"></a><span class="lineno">23638</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l23639"></a><span class="lineno">23639</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l23640"></a><span class="lineno">23640</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23641"></a><span class="lineno">23641</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23642"></a><span class="lineno">23642</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23643"></a><span class="lineno">23643</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l23644"></a><span class="lineno">23644</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l23645"></a><span class="lineno">23645</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23646"></a><span class="lineno">23646</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23647"></a><span class="lineno">23647</span>&#160; </div>
<div class="line"><a name="l23648"></a><span class="lineno">23648</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l23678"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa95467899456de70595cd7dc864a4417">23678</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa95467899456de70595cd7dc864a4417">vnsrl_wv_u8m1_m</a>(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l23679"></a><span class="lineno">23679</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23680"></a><span class="lineno">23680</span>&#160;}</div>
<div class="line"><a name="l23681"></a><span class="lineno">23681</span>&#160;__rv32 vuint8m2_t vnsrl_wv_u8m2_m(vmask_t mask, vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l23682"></a><span class="lineno">23682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23683"></a><span class="lineno">23683</span>&#160;}</div>
<div class="line"><a name="l23684"></a><span class="lineno">23684</span>&#160;__rv32 vuint8m4_t vnsrl_wv_u8m4_m(vmask_t mask, vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l23685"></a><span class="lineno">23685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23686"></a><span class="lineno">23686</span>&#160;}</div>
<div class="line"><a name="l23687"></a><span class="lineno">23687</span>&#160; </div>
<div class="line"><a name="l23717"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a012abb95ba42519799484a902e1ffb62">23717</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a012abb95ba42519799484a902e1ffb62">vnsrl_wv_u16m1_m</a>(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l23718"></a><span class="lineno">23718</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23719"></a><span class="lineno">23719</span>&#160;}</div>
<div class="line"><a name="l23720"></a><span class="lineno">23720</span>&#160;__rv32 vuint16m2_t vnsrl_wv_u16m2_m(vmask_t mask, vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l23721"></a><span class="lineno">23721</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23722"></a><span class="lineno">23722</span>&#160;}</div>
<div class="line"><a name="l23723"></a><span class="lineno">23723</span>&#160;__rv32 vuint16m4_t vnsrl_wv_u16m4_m(vmask_t mask, vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l23724"></a><span class="lineno">23724</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23725"></a><span class="lineno">23725</span>&#160;}</div>
<div class="line"><a name="l23726"></a><span class="lineno">23726</span>&#160; </div>
<div class="line"><a name="l23756"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3a210ecc43624df5a6cfc088e3436ab">23756</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af3a210ecc43624df5a6cfc088e3436ab">vnsrl_wx_u8m1_m</a>(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23757"></a><span class="lineno">23757</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23758"></a><span class="lineno">23758</span>&#160;}</div>
<div class="line"><a name="l23759"></a><span class="lineno">23759</span>&#160;__rv32 vuint8m2_t vnsrl_wx_u8m2_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23760"></a><span class="lineno">23760</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23761"></a><span class="lineno">23761</span>&#160;}</div>
<div class="line"><a name="l23762"></a><span class="lineno">23762</span>&#160;__rv32 vuint8m4_t vnsrl_wx_u8m4_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23763"></a><span class="lineno">23763</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23764"></a><span class="lineno">23764</span>&#160;}</div>
<div class="line"><a name="l23765"></a><span class="lineno">23765</span>&#160; </div>
<div class="line"><a name="l23795"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7328f96a0b2db89f0dbfa2ec519af4fd">23795</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a7328f96a0b2db89f0dbfa2ec519af4fd">vnsrl_wx_u16m1_m</a>(vmask_t mask, vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l23796"></a><span class="lineno">23796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23797"></a><span class="lineno">23797</span>&#160;}</div>
<div class="line"><a name="l23798"></a><span class="lineno">23798</span>&#160;__rv32 vuint16m2_t vnsrl_wx_u16m2_m(vmask_t mask, vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l23799"></a><span class="lineno">23799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23800"></a><span class="lineno">23800</span>&#160;}</div>
<div class="line"><a name="l23801"></a><span class="lineno">23801</span>&#160;__rv32 vuint16m4_t vnsrl_wx_u16m4_m(vmask_t mask, vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l23802"></a><span class="lineno">23802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsrl_wx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23803"></a><span class="lineno">23803</span>&#160;}</div>
<div class="line"><a name="l23804"></a><span class="lineno">23804</span>&#160; </div>
<div class="line"><a name="l23834"></a><span class="lineno">23834</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23835"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab2d452577152bd9594fafbe99517363f">23835</a></span>&#160;<span class="preprocessor">        vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l23836"></a><span class="lineno">23836</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23837"></a><span class="lineno">23837</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23838"></a><span class="lineno">23838</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23839"></a><span class="lineno">23839</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23840"></a><span class="lineno">23840</span>&#160;<span class="preprocessor">        vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l23841"></a><span class="lineno">23841</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23842"></a><span class="lineno">23842</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23843"></a><span class="lineno">23843</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23844"></a><span class="lineno">23844</span>&#160;<span class="preprocessor">#define vnsrl_wi_u8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23845"></a><span class="lineno">23845</span>&#160;<span class="preprocessor">        vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l23846"></a><span class="lineno">23846</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23847"></a><span class="lineno">23847</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23848"></a><span class="lineno">23848</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23849"></a><span class="lineno">23849</span>&#160; </div>
<div class="line"><a name="l23879"></a><span class="lineno">23879</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23880"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae09435896fbce4a50f3e318ebaf05e4b">23880</a></span>&#160;<span class="preprocessor">        vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l23881"></a><span class="lineno">23881</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23882"></a><span class="lineno">23882</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23883"></a><span class="lineno">23883</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23884"></a><span class="lineno">23884</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23885"></a><span class="lineno">23885</span>&#160;<span class="preprocessor">        vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l23886"></a><span class="lineno">23886</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23887"></a><span class="lineno">23887</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23888"></a><span class="lineno">23888</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23889"></a><span class="lineno">23889</span>&#160;<span class="preprocessor">#define vnsrl_wi_u16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l23890"></a><span class="lineno">23890</span>&#160;<span class="preprocessor">        vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l23891"></a><span class="lineno">23891</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsrl_wi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l23892"></a><span class="lineno">23892</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l23893"></a><span class="lineno">23893</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l23894"></a><span class="lineno">23894</span>&#160; </div>
<div class="line"><a name="l23924"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a043dada8c91b600402bb058416d1a445">23924</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a043dada8c91b600402bb058416d1a445">vnsra_wv_i8m1_m</a>(vmask_t mask, vint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l23925"></a><span class="lineno">23925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23926"></a><span class="lineno">23926</span>&#160;}</div>
<div class="line"><a name="l23927"></a><span class="lineno">23927</span>&#160;__rv32 vint8m2_t vnsra_wv_i8m2_m(vmask_t mask, vint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l23928"></a><span class="lineno">23928</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23929"></a><span class="lineno">23929</span>&#160;}</div>
<div class="line"><a name="l23930"></a><span class="lineno">23930</span>&#160;__rv32 vint8m4_t vnsra_wv_i8m4_m(vmask_t mask, vint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l23931"></a><span class="lineno">23931</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23932"></a><span class="lineno">23932</span>&#160;}</div>
<div class="line"><a name="l23933"></a><span class="lineno">23933</span>&#160; </div>
<div class="line"><a name="l23963"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6448c120403f576ff8a52ae4f47943d8">23963</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a6448c120403f576ff8a52ae4f47943d8">vnsra_wv_i16m1_m</a>(vmask_t mask, vint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l23964"></a><span class="lineno">23964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l23965"></a><span class="lineno">23965</span>&#160;}</div>
<div class="line"><a name="l23966"></a><span class="lineno">23966</span>&#160;__rv32 vint16m2_t vnsra_wv_i16m2_m(vmask_t mask, vint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l23967"></a><span class="lineno">23967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l23968"></a><span class="lineno">23968</span>&#160;}</div>
<div class="line"><a name="l23969"></a><span class="lineno">23969</span>&#160;__rv32 vint16m4_t vnsra_wv_i16m4_m(vmask_t mask, vint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l23970"></a><span class="lineno">23970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l23971"></a><span class="lineno">23971</span>&#160;}</div>
<div class="line"><a name="l23972"></a><span class="lineno">23972</span>&#160; </div>
<div class="line"><a name="l24002"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aadf1574cd319e7d6dce0a0894e639671">24002</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aadf1574cd319e7d6dce0a0894e639671">vnsra_wx_i8m1_m</a>(vmask_t mask, vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l24003"></a><span class="lineno">24003</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l24004"></a><span class="lineno">24004</span>&#160;}</div>
<div class="line"><a name="l24005"></a><span class="lineno">24005</span>&#160;__rv32 vint8m2_t vnsra_wx_i8m2_m(vmask_t mask, vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l24006"></a><span class="lineno">24006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l24007"></a><span class="lineno">24007</span>&#160;}</div>
<div class="line"><a name="l24008"></a><span class="lineno">24008</span>&#160;__rv32 vint8m4_t vnsra_wx_i8m4_m(vmask_t mask, vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l24009"></a><span class="lineno">24009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l24010"></a><span class="lineno">24010</span>&#160;}</div>
<div class="line"><a name="l24011"></a><span class="lineno">24011</span>&#160; </div>
<div class="line"><a name="l24041"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8e93ecc1a5cb364f7620b44b11151811">24041</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8e93ecc1a5cb364f7620b44b11151811">vnsra_wx_i16m1_m</a>(vmask_t mask, vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l24042"></a><span class="lineno">24042</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l24043"></a><span class="lineno">24043</span>&#160;}</div>
<div class="line"><a name="l24044"></a><span class="lineno">24044</span>&#160;__rv32 vint16m2_t vnsra_wx_i16m2_m(vmask_t mask, vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l24045"></a><span class="lineno">24045</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l24046"></a><span class="lineno">24046</span>&#160;}</div>
<div class="line"><a name="l24047"></a><span class="lineno">24047</span>&#160;__rv32 vint16m4_t vnsra_wx_i16m4_m(vmask_t mask, vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l24048"></a><span class="lineno">24048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnsra_wx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l24049"></a><span class="lineno">24049</span>&#160;}</div>
<div class="line"><a name="l24050"></a><span class="lineno">24050</span>&#160; </div>
<div class="line"><a name="l24080"></a><span class="lineno">24080</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24081"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a738779cb96bdf4bce9bf6d6755b03b33">24081</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l24082"></a><span class="lineno">24082</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24083"></a><span class="lineno">24083</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24084"></a><span class="lineno">24084</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24085"></a><span class="lineno">24085</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24086"></a><span class="lineno">24086</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l24087"></a><span class="lineno">24087</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24088"></a><span class="lineno">24088</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24089"></a><span class="lineno">24089</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24090"></a><span class="lineno">24090</span>&#160;<span class="preprocessor">#define vnsra_wi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24091"></a><span class="lineno">24091</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l24092"></a><span class="lineno">24092</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24093"></a><span class="lineno">24093</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24094"></a><span class="lineno">24094</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24095"></a><span class="lineno">24095</span>&#160; </div>
<div class="line"><a name="l24125"></a><span class="lineno">24125</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24126"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8bd90706d1865c78a0cab03e456f72a9">24126</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l24127"></a><span class="lineno">24127</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24128"></a><span class="lineno">24128</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24129"></a><span class="lineno">24129</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24130"></a><span class="lineno">24130</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24131"></a><span class="lineno">24131</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l24132"></a><span class="lineno">24132</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24133"></a><span class="lineno">24133</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24134"></a><span class="lineno">24134</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24135"></a><span class="lineno">24135</span>&#160;<span class="preprocessor">#define vnsra_wi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24136"></a><span class="lineno">24136</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l24137"></a><span class="lineno">24137</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vnsra_wi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l24138"></a><span class="lineno">24138</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24139"></a><span class="lineno">24139</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24140"></a><span class="lineno">24140</span>&#160; </div>
<div class="line"><a name="l24141"></a><span class="lineno">24141</span>&#160;<span class="comment">/************Vector Integer Comparison Functions***************/</span></div>
<div class="line"><a name="l24142"></a><span class="lineno">24142</span>&#160; </div>
<div class="line"><a name="l24174"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6258c2e3cca19782a04018a51df826d2">24174</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6258c2e3cca19782a04018a51df826d2">vmseq_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l24175"></a><span class="lineno">24175</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l24176"></a><span class="lineno">24176</span>&#160;}</div>
<div class="line"><a name="l24177"></a><span class="lineno">24177</span>&#160;__rv32 vmask_t vmseq_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l24178"></a><span class="lineno">24178</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l24179"></a><span class="lineno">24179</span>&#160;}</div>
<div class="line"><a name="l24180"></a><span class="lineno">24180</span>&#160;__rv32 vmask_t vmseq_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l24181"></a><span class="lineno">24181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l24182"></a><span class="lineno">24182</span>&#160;}</div>
<div class="line"><a name="l24183"></a><span class="lineno">24183</span>&#160;__rv32 vmask_t vmseq_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l24184"></a><span class="lineno">24184</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l24185"></a><span class="lineno">24185</span>&#160;}</div>
<div class="line"><a name="l24186"></a><span class="lineno">24186</span>&#160; </div>
<div class="line"><a name="l24218"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afda636ff8214841178cb95a510a8967f">24218</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#afda636ff8214841178cb95a510a8967f">vmseq_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l24219"></a><span class="lineno">24219</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l24220"></a><span class="lineno">24220</span>&#160;}</div>
<div class="line"><a name="l24221"></a><span class="lineno">24221</span>&#160;__rv32 vmask_t vmseq_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l24222"></a><span class="lineno">24222</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l24223"></a><span class="lineno">24223</span>&#160;}</div>
<div class="line"><a name="l24224"></a><span class="lineno">24224</span>&#160;__rv32 vmask_t vmseq_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l24225"></a><span class="lineno">24225</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l24226"></a><span class="lineno">24226</span>&#160;}</div>
<div class="line"><a name="l24227"></a><span class="lineno">24227</span>&#160;__rv32 vmask_t vmseq_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l24228"></a><span class="lineno">24228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l24229"></a><span class="lineno">24229</span>&#160;}</div>
<div class="line"><a name="l24230"></a><span class="lineno">24230</span>&#160; </div>
<div class="line"><a name="l24262"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab5a695214764931e8a28aa2e80b7c085">24262</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ab5a695214764931e8a28aa2e80b7c085">vmseq_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l24263"></a><span class="lineno">24263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l24264"></a><span class="lineno">24264</span>&#160;}</div>
<div class="line"><a name="l24265"></a><span class="lineno">24265</span>&#160;__rv32 vmask_t vmseq_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l24266"></a><span class="lineno">24266</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l24267"></a><span class="lineno">24267</span>&#160;}</div>
<div class="line"><a name="l24268"></a><span class="lineno">24268</span>&#160;__rv32 vmask_t vmseq_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l24269"></a><span class="lineno">24269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l24270"></a><span class="lineno">24270</span>&#160;}</div>
<div class="line"><a name="l24271"></a><span class="lineno">24271</span>&#160;__rv32 vmask_t vmseq_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l24272"></a><span class="lineno">24272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l24273"></a><span class="lineno">24273</span>&#160;}</div>
<div class="line"><a name="l24274"></a><span class="lineno">24274</span>&#160; </div>
<div class="line"><a name="l24306"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a822ade635a5132e2fe4db6c7a59ed375">24306</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a822ade635a5132e2fe4db6c7a59ed375">vmseq_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l24307"></a><span class="lineno">24307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l24308"></a><span class="lineno">24308</span>&#160;}</div>
<div class="line"><a name="l24309"></a><span class="lineno">24309</span>&#160;__rv32 vmask_t vmseq_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l24310"></a><span class="lineno">24310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l24311"></a><span class="lineno">24311</span>&#160;}</div>
<div class="line"><a name="l24312"></a><span class="lineno">24312</span>&#160;__rv32 vmask_t vmseq_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l24313"></a><span class="lineno">24313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l24314"></a><span class="lineno">24314</span>&#160;}</div>
<div class="line"><a name="l24315"></a><span class="lineno">24315</span>&#160;__rv32 vmask_t vmseq_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l24316"></a><span class="lineno">24316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l24317"></a><span class="lineno">24317</span>&#160;}</div>
<div class="line"><a name="l24318"></a><span class="lineno">24318</span>&#160; </div>
<div class="line"><a name="l24350"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a324a329cece918de1896d5087290e321">24350</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a324a329cece918de1896d5087290e321">vmseq_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l24351"></a><span class="lineno">24351</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l24352"></a><span class="lineno">24352</span>&#160;}</div>
<div class="line"><a name="l24353"></a><span class="lineno">24353</span>&#160;__rv32 vmask_t vmseq_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l24354"></a><span class="lineno">24354</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l24355"></a><span class="lineno">24355</span>&#160;}</div>
<div class="line"><a name="l24356"></a><span class="lineno">24356</span>&#160;__rv32 vmask_t vmseq_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l24357"></a><span class="lineno">24357</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l24358"></a><span class="lineno">24358</span>&#160;}</div>
<div class="line"><a name="l24359"></a><span class="lineno">24359</span>&#160;__rv32 vmask_t vmseq_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l24360"></a><span class="lineno">24360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l24361"></a><span class="lineno">24361</span>&#160;}</div>
<div class="line"><a name="l24362"></a><span class="lineno">24362</span>&#160; </div>
<div class="line"><a name="l24394"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a06a202cd21b17b8039e68e903f39bb4e">24394</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a06a202cd21b17b8039e68e903f39bb4e">vmseq_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l24395"></a><span class="lineno">24395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l24396"></a><span class="lineno">24396</span>&#160;}</div>
<div class="line"><a name="l24397"></a><span class="lineno">24397</span>&#160;__rv32 vmask_t vmseq_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l24398"></a><span class="lineno">24398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l24399"></a><span class="lineno">24399</span>&#160;}</div>
<div class="line"><a name="l24400"></a><span class="lineno">24400</span>&#160;__rv32 vmask_t vmseq_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l24401"></a><span class="lineno">24401</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l24402"></a><span class="lineno">24402</span>&#160;}</div>
<div class="line"><a name="l24403"></a><span class="lineno">24403</span>&#160;__rv32 vmask_t vmseq_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l24404"></a><span class="lineno">24404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l24405"></a><span class="lineno">24405</span>&#160;}</div>
<div class="line"><a name="l24406"></a><span class="lineno">24406</span>&#160; </div>
<div class="line"><a name="l24438"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2f0765c0918c703c01f3e9b3d0ca8679">24438</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2f0765c0918c703c01f3e9b3d0ca8679">vmseq_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l24439"></a><span class="lineno">24439</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l24440"></a><span class="lineno">24440</span>&#160;}</div>
<div class="line"><a name="l24441"></a><span class="lineno">24441</span>&#160;__rv32 vmask_t vmseq_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l24442"></a><span class="lineno">24442</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l24443"></a><span class="lineno">24443</span>&#160;}</div>
<div class="line"><a name="l24444"></a><span class="lineno">24444</span>&#160;__rv32 vmask_t vmseq_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l24445"></a><span class="lineno">24445</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l24446"></a><span class="lineno">24446</span>&#160;}</div>
<div class="line"><a name="l24447"></a><span class="lineno">24447</span>&#160;__rv32 vmask_t vmseq_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l24448"></a><span class="lineno">24448</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l24449"></a><span class="lineno">24449</span>&#160;}</div>
<div class="line"><a name="l24450"></a><span class="lineno">24450</span>&#160; </div>
<div class="line"><a name="l24482"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a19d006f72f9a38784cfedba9416635e2">24482</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a19d006f72f9a38784cfedba9416635e2">vmseq_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l24483"></a><span class="lineno">24483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l24484"></a><span class="lineno">24484</span>&#160;}</div>
<div class="line"><a name="l24485"></a><span class="lineno">24485</span>&#160;__rv32 vmask_t vmseq_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l24486"></a><span class="lineno">24486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l24487"></a><span class="lineno">24487</span>&#160;}</div>
<div class="line"><a name="l24488"></a><span class="lineno">24488</span>&#160;__rv32 vmask_t vmseq_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l24489"></a><span class="lineno">24489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l24490"></a><span class="lineno">24490</span>&#160;}</div>
<div class="line"><a name="l24491"></a><span class="lineno">24491</span>&#160;__rv32 vmask_t vmseq_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l24492"></a><span class="lineno">24492</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l24493"></a><span class="lineno">24493</span>&#160;}</div>
<div class="line"><a name="l24494"></a><span class="lineno">24494</span>&#160; </div>
<div class="line"><a name="l24526"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa71fcb9722a62aceb60180232695c7bf">24526</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa71fcb9722a62aceb60180232695c7bf">vmseq_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l24527"></a><span class="lineno">24527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l24528"></a><span class="lineno">24528</span>&#160;}</div>
<div class="line"><a name="l24529"></a><span class="lineno">24529</span>&#160;__rv32 vmask_t vmseq_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l24530"></a><span class="lineno">24530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l24531"></a><span class="lineno">24531</span>&#160;}</div>
<div class="line"><a name="l24532"></a><span class="lineno">24532</span>&#160;__rv32 vmask_t vmseq_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l24533"></a><span class="lineno">24533</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l24534"></a><span class="lineno">24534</span>&#160;}</div>
<div class="line"><a name="l24535"></a><span class="lineno">24535</span>&#160;__rv32 vmask_t vmseq_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l24536"></a><span class="lineno">24536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l24537"></a><span class="lineno">24537</span>&#160;}</div>
<div class="line"><a name="l24538"></a><span class="lineno">24538</span>&#160; </div>
<div class="line"><a name="l24570"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a76dfbec57925bb666f44b3312bfc6544">24570</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a76dfbec57925bb666f44b3312bfc6544">vmseq_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l24571"></a><span class="lineno">24571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l24572"></a><span class="lineno">24572</span>&#160;}</div>
<div class="line"><a name="l24573"></a><span class="lineno">24573</span>&#160;__rv32 vmask_t vmseq_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l24574"></a><span class="lineno">24574</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l24575"></a><span class="lineno">24575</span>&#160;}</div>
<div class="line"><a name="l24576"></a><span class="lineno">24576</span>&#160;__rv32 vmask_t vmseq_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l24577"></a><span class="lineno">24577</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l24578"></a><span class="lineno">24578</span>&#160;}</div>
<div class="line"><a name="l24579"></a><span class="lineno">24579</span>&#160;__rv32 vmask_t vmseq_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l24580"></a><span class="lineno">24580</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l24581"></a><span class="lineno">24581</span>&#160;}</div>
<div class="line"><a name="l24582"></a><span class="lineno">24582</span>&#160; </div>
<div class="line"><a name="l24614"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad7e3c0b3c7451059d767062b78c350e8">24614</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad7e3c0b3c7451059d767062b78c350e8">vmseq_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l24615"></a><span class="lineno">24615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l24616"></a><span class="lineno">24616</span>&#160;}</div>
<div class="line"><a name="l24617"></a><span class="lineno">24617</span>&#160;__rv32 vmask_t vmseq_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l24618"></a><span class="lineno">24618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l24619"></a><span class="lineno">24619</span>&#160;}</div>
<div class="line"><a name="l24620"></a><span class="lineno">24620</span>&#160;__rv32 vmask_t vmseq_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l24621"></a><span class="lineno">24621</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l24622"></a><span class="lineno">24622</span>&#160;}</div>
<div class="line"><a name="l24623"></a><span class="lineno">24623</span>&#160;__rv32 vmask_t vmseq_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l24624"></a><span class="lineno">24624</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l24625"></a><span class="lineno">24625</span>&#160;}</div>
<div class="line"><a name="l24626"></a><span class="lineno">24626</span>&#160; </div>
<div class="line"><a name="l24658"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a42711ebc4809b1dbae52c4187db80360">24658</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a42711ebc4809b1dbae52c4187db80360">vmseq_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l24659"></a><span class="lineno">24659</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l24660"></a><span class="lineno">24660</span>&#160;}</div>
<div class="line"><a name="l24661"></a><span class="lineno">24661</span>&#160;__rv32 vmask_t vmseq_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l24662"></a><span class="lineno">24662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l24663"></a><span class="lineno">24663</span>&#160;}</div>
<div class="line"><a name="l24664"></a><span class="lineno">24664</span>&#160;__rv32 vmask_t vmseq_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l24665"></a><span class="lineno">24665</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l24666"></a><span class="lineno">24666</span>&#160;}</div>
<div class="line"><a name="l24667"></a><span class="lineno">24667</span>&#160;__rv32 vmask_t vmseq_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l24668"></a><span class="lineno">24668</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l24669"></a><span class="lineno">24669</span>&#160;}</div>
<div class="line"><a name="l24670"></a><span class="lineno">24670</span>&#160; </div>
<div class="line"><a name="l24702"></a><span class="lineno">24702</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24703"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaff9c2e79263943e165c41b9b8d94c73">24703</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24704"></a><span class="lineno">24704</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l24705"></a><span class="lineno">24705</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24706"></a><span class="lineno">24706</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24707"></a><span class="lineno">24707</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24708"></a><span class="lineno">24708</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24709"></a><span class="lineno">24709</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l24710"></a><span class="lineno">24710</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24711"></a><span class="lineno">24711</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24712"></a><span class="lineno">24712</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24713"></a><span class="lineno">24713</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24714"></a><span class="lineno">24714</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l24715"></a><span class="lineno">24715</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24716"></a><span class="lineno">24716</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24717"></a><span class="lineno">24717</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24718"></a><span class="lineno">24718</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24719"></a><span class="lineno">24719</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l24720"></a><span class="lineno">24720</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24721"></a><span class="lineno">24721</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24722"></a><span class="lineno">24722</span>&#160; </div>
<div class="line"><a name="l24754"></a><span class="lineno">24754</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24755"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae5b8179ddf4e7fbb473dc16966026805">24755</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24756"></a><span class="lineno">24756</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l24757"></a><span class="lineno">24757</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24758"></a><span class="lineno">24758</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24759"></a><span class="lineno">24759</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24760"></a><span class="lineno">24760</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24761"></a><span class="lineno">24761</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l24762"></a><span class="lineno">24762</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24763"></a><span class="lineno">24763</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24764"></a><span class="lineno">24764</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24765"></a><span class="lineno">24765</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24766"></a><span class="lineno">24766</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l24767"></a><span class="lineno">24767</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24768"></a><span class="lineno">24768</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24769"></a><span class="lineno">24769</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24770"></a><span class="lineno">24770</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24771"></a><span class="lineno">24771</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l24772"></a><span class="lineno">24772</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24773"></a><span class="lineno">24773</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24774"></a><span class="lineno">24774</span>&#160; </div>
<div class="line"><a name="l24806"></a><span class="lineno">24806</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24807"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a380e47d35ee135d8f62f0bb1c25bf90a">24807</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24808"></a><span class="lineno">24808</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l24809"></a><span class="lineno">24809</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24810"></a><span class="lineno">24810</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24811"></a><span class="lineno">24811</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24812"></a><span class="lineno">24812</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24813"></a><span class="lineno">24813</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l24814"></a><span class="lineno">24814</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24815"></a><span class="lineno">24815</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24816"></a><span class="lineno">24816</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24817"></a><span class="lineno">24817</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24818"></a><span class="lineno">24818</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l24819"></a><span class="lineno">24819</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24820"></a><span class="lineno">24820</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24821"></a><span class="lineno">24821</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l24822"></a><span class="lineno">24822</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l24823"></a><span class="lineno">24823</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l24824"></a><span class="lineno">24824</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l24825"></a><span class="lineno">24825</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l24826"></a><span class="lineno">24826</span>&#160; </div>
<div class="line"><a name="l24858"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4aff871fb6acd6167c5eb712eeb274f">24858</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa4aff871fb6acd6167c5eb712eeb274f">vmsne_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l24859"></a><span class="lineno">24859</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l24860"></a><span class="lineno">24860</span>&#160;}</div>
<div class="line"><a name="l24861"></a><span class="lineno">24861</span>&#160;__rv32 vmask_t vmsne_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l24862"></a><span class="lineno">24862</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l24863"></a><span class="lineno">24863</span>&#160;}</div>
<div class="line"><a name="l24864"></a><span class="lineno">24864</span>&#160;__rv32 vmask_t vmsne_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l24865"></a><span class="lineno">24865</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l24866"></a><span class="lineno">24866</span>&#160;}</div>
<div class="line"><a name="l24867"></a><span class="lineno">24867</span>&#160;__rv32 vmask_t vmsne_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l24868"></a><span class="lineno">24868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l24869"></a><span class="lineno">24869</span>&#160;}</div>
<div class="line"><a name="l24870"></a><span class="lineno">24870</span>&#160; </div>
<div class="line"><a name="l24902"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeac698741c8b360f26bc8b68f21e50e4">24902</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aeac698741c8b360f26bc8b68f21e50e4">vmsne_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l24903"></a><span class="lineno">24903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l24904"></a><span class="lineno">24904</span>&#160;}</div>
<div class="line"><a name="l24905"></a><span class="lineno">24905</span>&#160;__rv32 vmask_t vmsne_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l24906"></a><span class="lineno">24906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l24907"></a><span class="lineno">24907</span>&#160;}</div>
<div class="line"><a name="l24908"></a><span class="lineno">24908</span>&#160;__rv32 vmask_t vmsne_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l24909"></a><span class="lineno">24909</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l24910"></a><span class="lineno">24910</span>&#160;}</div>
<div class="line"><a name="l24911"></a><span class="lineno">24911</span>&#160;__rv32 vmask_t vmsne_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l24912"></a><span class="lineno">24912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l24913"></a><span class="lineno">24913</span>&#160;}</div>
<div class="line"><a name="l24914"></a><span class="lineno">24914</span>&#160; </div>
<div class="line"><a name="l24946"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a17fd276a5810e45a91a0b801fba68e4a">24946</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a17fd276a5810e45a91a0b801fba68e4a">vmsne_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l24947"></a><span class="lineno">24947</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l24948"></a><span class="lineno">24948</span>&#160;}</div>
<div class="line"><a name="l24949"></a><span class="lineno">24949</span>&#160;__rv32 vmask_t vmsne_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l24950"></a><span class="lineno">24950</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l24951"></a><span class="lineno">24951</span>&#160;}</div>
<div class="line"><a name="l24952"></a><span class="lineno">24952</span>&#160;__rv32 vmask_t vmsne_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l24953"></a><span class="lineno">24953</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l24954"></a><span class="lineno">24954</span>&#160;}</div>
<div class="line"><a name="l24955"></a><span class="lineno">24955</span>&#160;__rv32 vmask_t vmsne_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l24956"></a><span class="lineno">24956</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l24957"></a><span class="lineno">24957</span>&#160;}</div>
<div class="line"><a name="l24958"></a><span class="lineno">24958</span>&#160; </div>
<div class="line"><a name="l24990"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aab32b309eadf928be42ef3c557406b1e">24990</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aab32b309eadf928be42ef3c557406b1e">vmsne_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l24991"></a><span class="lineno">24991</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l24992"></a><span class="lineno">24992</span>&#160;}</div>
<div class="line"><a name="l24993"></a><span class="lineno">24993</span>&#160;__rv32 vmask_t vmsne_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l24994"></a><span class="lineno">24994</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l24995"></a><span class="lineno">24995</span>&#160;}</div>
<div class="line"><a name="l24996"></a><span class="lineno">24996</span>&#160;__rv32 vmask_t vmsne_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l24997"></a><span class="lineno">24997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l24998"></a><span class="lineno">24998</span>&#160;}</div>
<div class="line"><a name="l24999"></a><span class="lineno">24999</span>&#160;__rv32 vmask_t vmsne_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l25000"></a><span class="lineno">25000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l25001"></a><span class="lineno">25001</span>&#160;}</div>
<div class="line"><a name="l25002"></a><span class="lineno">25002</span>&#160; </div>
<div class="line"><a name="l25034"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad6ddbe3782dd6d39f02a2c3babf0eb50">25034</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad6ddbe3782dd6d39f02a2c3babf0eb50">vmsne_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l25035"></a><span class="lineno">25035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l25036"></a><span class="lineno">25036</span>&#160;}</div>
<div class="line"><a name="l25037"></a><span class="lineno">25037</span>&#160;__rv32 vmask_t vmsne_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l25038"></a><span class="lineno">25038</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l25039"></a><span class="lineno">25039</span>&#160;}</div>
<div class="line"><a name="l25040"></a><span class="lineno">25040</span>&#160;__rv32 vmask_t vmsne_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l25041"></a><span class="lineno">25041</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l25042"></a><span class="lineno">25042</span>&#160;}</div>
<div class="line"><a name="l25043"></a><span class="lineno">25043</span>&#160;__rv32 vmask_t vmsne_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l25044"></a><span class="lineno">25044</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l25045"></a><span class="lineno">25045</span>&#160;}</div>
<div class="line"><a name="l25046"></a><span class="lineno">25046</span>&#160; </div>
<div class="line"><a name="l25078"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a189bafaa02a15e0ab9ff459761431464">25078</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a189bafaa02a15e0ab9ff459761431464">vmsne_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l25079"></a><span class="lineno">25079</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l25080"></a><span class="lineno">25080</span>&#160;}</div>
<div class="line"><a name="l25081"></a><span class="lineno">25081</span>&#160;__rv32 vmask_t vmsne_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l25082"></a><span class="lineno">25082</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l25083"></a><span class="lineno">25083</span>&#160;}</div>
<div class="line"><a name="l25084"></a><span class="lineno">25084</span>&#160;__rv32 vmask_t vmsne_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l25085"></a><span class="lineno">25085</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l25086"></a><span class="lineno">25086</span>&#160;}</div>
<div class="line"><a name="l25087"></a><span class="lineno">25087</span>&#160;__rv32 vmask_t vmsne_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l25088"></a><span class="lineno">25088</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l25089"></a><span class="lineno">25089</span>&#160;}</div>
<div class="line"><a name="l25090"></a><span class="lineno">25090</span>&#160; </div>
<div class="line"><a name="l25122"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af739aed226cc8e0cf821ce3cb12c11cc">25122</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#af739aed226cc8e0cf821ce3cb12c11cc">vmsne_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l25123"></a><span class="lineno">25123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l25124"></a><span class="lineno">25124</span>&#160;}</div>
<div class="line"><a name="l25125"></a><span class="lineno">25125</span>&#160;__rv32 vmask_t vmsne_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l25126"></a><span class="lineno">25126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l25127"></a><span class="lineno">25127</span>&#160;}</div>
<div class="line"><a name="l25128"></a><span class="lineno">25128</span>&#160;__rv32 vmask_t vmsne_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l25129"></a><span class="lineno">25129</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l25130"></a><span class="lineno">25130</span>&#160;}</div>
<div class="line"><a name="l25131"></a><span class="lineno">25131</span>&#160;__rv32 vmask_t vmsne_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l25132"></a><span class="lineno">25132</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l25133"></a><span class="lineno">25133</span>&#160;}</div>
<div class="line"><a name="l25134"></a><span class="lineno">25134</span>&#160; </div>
<div class="line"><a name="l25166"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad2c3c1d688a822b00a4d9e4de2a9bc61">25166</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad2c3c1d688a822b00a4d9e4de2a9bc61">vmsne_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l25167"></a><span class="lineno">25167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l25168"></a><span class="lineno">25168</span>&#160;}</div>
<div class="line"><a name="l25169"></a><span class="lineno">25169</span>&#160;__rv32 vmask_t vmsne_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l25170"></a><span class="lineno">25170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l25171"></a><span class="lineno">25171</span>&#160;}</div>
<div class="line"><a name="l25172"></a><span class="lineno">25172</span>&#160;__rv32 vmask_t vmsne_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l25173"></a><span class="lineno">25173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l25174"></a><span class="lineno">25174</span>&#160;}</div>
<div class="line"><a name="l25175"></a><span class="lineno">25175</span>&#160;__rv32 vmask_t vmsne_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l25176"></a><span class="lineno">25176</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l25177"></a><span class="lineno">25177</span>&#160;}</div>
<div class="line"><a name="l25178"></a><span class="lineno">25178</span>&#160; </div>
<div class="line"><a name="l25210"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0e246be5da7f878906dbaf1ea795ec9d">25210</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0e246be5da7f878906dbaf1ea795ec9d">vmsne_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l25211"></a><span class="lineno">25211</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l25212"></a><span class="lineno">25212</span>&#160;}</div>
<div class="line"><a name="l25213"></a><span class="lineno">25213</span>&#160;__rv32 vmask_t vmsne_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l25214"></a><span class="lineno">25214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l25215"></a><span class="lineno">25215</span>&#160;}</div>
<div class="line"><a name="l25216"></a><span class="lineno">25216</span>&#160;__rv32 vmask_t vmsne_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l25217"></a><span class="lineno">25217</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l25218"></a><span class="lineno">25218</span>&#160;}</div>
<div class="line"><a name="l25219"></a><span class="lineno">25219</span>&#160;__rv32 vmask_t vmsne_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l25220"></a><span class="lineno">25220</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l25221"></a><span class="lineno">25221</span>&#160;}</div>
<div class="line"><a name="l25222"></a><span class="lineno">25222</span>&#160; </div>
<div class="line"><a name="l25254"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a97911c3e6c819430f38e6122f04030f5">25254</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a97911c3e6c819430f38e6122f04030f5">vmsne_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l25255"></a><span class="lineno">25255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l25256"></a><span class="lineno">25256</span>&#160;}</div>
<div class="line"><a name="l25257"></a><span class="lineno">25257</span>&#160;__rv32 vmask_t vmsne_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l25258"></a><span class="lineno">25258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l25259"></a><span class="lineno">25259</span>&#160;}</div>
<div class="line"><a name="l25260"></a><span class="lineno">25260</span>&#160;__rv32 vmask_t vmsne_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l25261"></a><span class="lineno">25261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l25262"></a><span class="lineno">25262</span>&#160;}</div>
<div class="line"><a name="l25263"></a><span class="lineno">25263</span>&#160;__rv32 vmask_t vmsne_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l25264"></a><span class="lineno">25264</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l25265"></a><span class="lineno">25265</span>&#160;}</div>
<div class="line"><a name="l25266"></a><span class="lineno">25266</span>&#160; </div>
<div class="line"><a name="l25298"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acd494b848a203f38ad98bf6e1dfeb5f4">25298</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#acd494b848a203f38ad98bf6e1dfeb5f4">vmsne_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l25299"></a><span class="lineno">25299</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l25300"></a><span class="lineno">25300</span>&#160;}</div>
<div class="line"><a name="l25301"></a><span class="lineno">25301</span>&#160;__rv32 vmask_t vmsne_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l25302"></a><span class="lineno">25302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l25303"></a><span class="lineno">25303</span>&#160;}</div>
<div class="line"><a name="l25304"></a><span class="lineno">25304</span>&#160;__rv32 vmask_t vmsne_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l25305"></a><span class="lineno">25305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l25306"></a><span class="lineno">25306</span>&#160;}</div>
<div class="line"><a name="l25307"></a><span class="lineno">25307</span>&#160;__rv32 vmask_t vmsne_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l25308"></a><span class="lineno">25308</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l25309"></a><span class="lineno">25309</span>&#160;}</div>
<div class="line"><a name="l25310"></a><span class="lineno">25310</span>&#160; </div>
<div class="line"><a name="l25342"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa74b05e35ef96dd18e78c33ccb1ada7f">25342</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa74b05e35ef96dd18e78c33ccb1ada7f">vmsne_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l25343"></a><span class="lineno">25343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l25344"></a><span class="lineno">25344</span>&#160;}</div>
<div class="line"><a name="l25345"></a><span class="lineno">25345</span>&#160;__rv32 vmask_t vmsne_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l25346"></a><span class="lineno">25346</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l25347"></a><span class="lineno">25347</span>&#160;}</div>
<div class="line"><a name="l25348"></a><span class="lineno">25348</span>&#160;__rv32 vmask_t vmsne_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l25349"></a><span class="lineno">25349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l25350"></a><span class="lineno">25350</span>&#160;}</div>
<div class="line"><a name="l25351"></a><span class="lineno">25351</span>&#160;__rv32 vmask_t vmsne_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l25352"></a><span class="lineno">25352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l25353"></a><span class="lineno">25353</span>&#160;}</div>
<div class="line"><a name="l25354"></a><span class="lineno">25354</span>&#160; </div>
<div class="line"><a name="l25386"></a><span class="lineno">25386</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25387"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b9b5a498a42f8335f6dd6cb3122bdc2">25387</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25388"></a><span class="lineno">25388</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l25389"></a><span class="lineno">25389</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25390"></a><span class="lineno">25390</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25391"></a><span class="lineno">25391</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25392"></a><span class="lineno">25392</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25393"></a><span class="lineno">25393</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l25394"></a><span class="lineno">25394</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25395"></a><span class="lineno">25395</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25396"></a><span class="lineno">25396</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25397"></a><span class="lineno">25397</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25398"></a><span class="lineno">25398</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l25399"></a><span class="lineno">25399</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25400"></a><span class="lineno">25400</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25401"></a><span class="lineno">25401</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25402"></a><span class="lineno">25402</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25403"></a><span class="lineno">25403</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l25404"></a><span class="lineno">25404</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25405"></a><span class="lineno">25405</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25406"></a><span class="lineno">25406</span>&#160; </div>
<div class="line"><a name="l25438"></a><span class="lineno">25438</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25439"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a817983067325e22900f0024609c63d83">25439</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25440"></a><span class="lineno">25440</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l25441"></a><span class="lineno">25441</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25442"></a><span class="lineno">25442</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25443"></a><span class="lineno">25443</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25444"></a><span class="lineno">25444</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25445"></a><span class="lineno">25445</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l25446"></a><span class="lineno">25446</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25447"></a><span class="lineno">25447</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25448"></a><span class="lineno">25448</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25449"></a><span class="lineno">25449</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25450"></a><span class="lineno">25450</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l25451"></a><span class="lineno">25451</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25452"></a><span class="lineno">25452</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25453"></a><span class="lineno">25453</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25454"></a><span class="lineno">25454</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25455"></a><span class="lineno">25455</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l25456"></a><span class="lineno">25456</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25457"></a><span class="lineno">25457</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25458"></a><span class="lineno">25458</span>&#160; </div>
<div class="line"><a name="l25490"></a><span class="lineno">25490</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25491"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af23f8632765bb842adbccdfe48a40e9b">25491</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25492"></a><span class="lineno">25492</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l25493"></a><span class="lineno">25493</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25494"></a><span class="lineno">25494</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25495"></a><span class="lineno">25495</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25496"></a><span class="lineno">25496</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25497"></a><span class="lineno">25497</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l25498"></a><span class="lineno">25498</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25499"></a><span class="lineno">25499</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25500"></a><span class="lineno">25500</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25501"></a><span class="lineno">25501</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25502"></a><span class="lineno">25502</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l25503"></a><span class="lineno">25503</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25504"></a><span class="lineno">25504</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25505"></a><span class="lineno">25505</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l25506"></a><span class="lineno">25506</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l25507"></a><span class="lineno">25507</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l25508"></a><span class="lineno">25508</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l25509"></a><span class="lineno">25509</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l25510"></a><span class="lineno">25510</span>&#160; </div>
<div class="line"><a name="l25542"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a025fb833d1b123d1cc9a455d8d6ef275">25542</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a025fb833d1b123d1cc9a455d8d6ef275">vmsltu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l25543"></a><span class="lineno">25543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l25544"></a><span class="lineno">25544</span>&#160;}</div>
<div class="line"><a name="l25545"></a><span class="lineno">25545</span>&#160;__rv32 vmask_t vmsltu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l25546"></a><span class="lineno">25546</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l25547"></a><span class="lineno">25547</span>&#160;}</div>
<div class="line"><a name="l25548"></a><span class="lineno">25548</span>&#160;__rv32 vmask_t vmsltu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l25549"></a><span class="lineno">25549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l25550"></a><span class="lineno">25550</span>&#160;}</div>
<div class="line"><a name="l25551"></a><span class="lineno">25551</span>&#160;__rv32 vmask_t vmsltu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l25552"></a><span class="lineno">25552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l25553"></a><span class="lineno">25553</span>&#160;}</div>
<div class="line"><a name="l25554"></a><span class="lineno">25554</span>&#160; </div>
<div class="line"><a name="l25586"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8cc77527d87efd39a10303bb89f37d5a">25586</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8cc77527d87efd39a10303bb89f37d5a">vmsltu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l25587"></a><span class="lineno">25587</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l25588"></a><span class="lineno">25588</span>&#160;}</div>
<div class="line"><a name="l25589"></a><span class="lineno">25589</span>&#160;__rv32 vmask_t vmsltu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l25590"></a><span class="lineno">25590</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l25591"></a><span class="lineno">25591</span>&#160;}</div>
<div class="line"><a name="l25592"></a><span class="lineno">25592</span>&#160;__rv32 vmask_t vmsltu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l25593"></a><span class="lineno">25593</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l25594"></a><span class="lineno">25594</span>&#160;}</div>
<div class="line"><a name="l25595"></a><span class="lineno">25595</span>&#160;__rv32 vmask_t vmsltu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l25596"></a><span class="lineno">25596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l25597"></a><span class="lineno">25597</span>&#160;}</div>
<div class="line"><a name="l25598"></a><span class="lineno">25598</span>&#160; </div>
<div class="line"><a name="l25630"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae9d26279bc8dbfc6eba4d9ca463ff2d1">25630</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ae9d26279bc8dbfc6eba4d9ca463ff2d1">vmsltu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l25631"></a><span class="lineno">25631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l25632"></a><span class="lineno">25632</span>&#160;}</div>
<div class="line"><a name="l25633"></a><span class="lineno">25633</span>&#160;__rv32 vmask_t vmsltu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l25634"></a><span class="lineno">25634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l25635"></a><span class="lineno">25635</span>&#160;}</div>
<div class="line"><a name="l25636"></a><span class="lineno">25636</span>&#160;__rv32 vmask_t vmsltu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l25637"></a><span class="lineno">25637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l25638"></a><span class="lineno">25638</span>&#160;}</div>
<div class="line"><a name="l25639"></a><span class="lineno">25639</span>&#160;__rv32 vmask_t vmsltu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l25640"></a><span class="lineno">25640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l25641"></a><span class="lineno">25641</span>&#160;}</div>
<div class="line"><a name="l25642"></a><span class="lineno">25642</span>&#160; </div>
<div class="line"><a name="l25674"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c4785ee144a6969c1207cc1279b5998">25674</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7c4785ee144a6969c1207cc1279b5998">vmsltu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l25675"></a><span class="lineno">25675</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l25676"></a><span class="lineno">25676</span>&#160;} </div>
<div class="line"><a name="l25677"></a><span class="lineno">25677</span>&#160;__rv32 vmask_t vmsltu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l25678"></a><span class="lineno">25678</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l25679"></a><span class="lineno">25679</span>&#160;} </div>
<div class="line"><a name="l25680"></a><span class="lineno">25680</span>&#160;__rv32 vmask_t vmsltu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l25681"></a><span class="lineno">25681</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l25682"></a><span class="lineno">25682</span>&#160;} </div>
<div class="line"><a name="l25683"></a><span class="lineno">25683</span>&#160;__rv32 vmask_t vmsltu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l25684"></a><span class="lineno">25684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l25685"></a><span class="lineno">25685</span>&#160;} </div>
<div class="line"><a name="l25686"></a><span class="lineno">25686</span>&#160; </div>
<div class="line"><a name="l25718"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a39ca8aae07b068a996a54de4122c15d9">25718</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a39ca8aae07b068a996a54de4122c15d9">vmsltu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l25719"></a><span class="lineno">25719</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l25720"></a><span class="lineno">25720</span>&#160;}</div>
<div class="line"><a name="l25721"></a><span class="lineno">25721</span>&#160;__rv32 vmask_t vmsltu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l25722"></a><span class="lineno">25722</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l25723"></a><span class="lineno">25723</span>&#160;}</div>
<div class="line"><a name="l25724"></a><span class="lineno">25724</span>&#160;__rv32 vmask_t vmsltu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l25725"></a><span class="lineno">25725</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l25726"></a><span class="lineno">25726</span>&#160;}</div>
<div class="line"><a name="l25727"></a><span class="lineno">25727</span>&#160;__rv32 vmask_t vmsltu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l25728"></a><span class="lineno">25728</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l25729"></a><span class="lineno">25729</span>&#160;}</div>
<div class="line"><a name="l25730"></a><span class="lineno">25730</span>&#160; </div>
<div class="line"><a name="l25762"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6c95e8f8fe016b3f505c8bf79612948a">25762</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6c95e8f8fe016b3f505c8bf79612948a">vmsltu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l25763"></a><span class="lineno">25763</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l25764"></a><span class="lineno">25764</span>&#160;}</div>
<div class="line"><a name="l25765"></a><span class="lineno">25765</span>&#160;__rv32 vmask_t vmsltu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l25766"></a><span class="lineno">25766</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l25767"></a><span class="lineno">25767</span>&#160;}</div>
<div class="line"><a name="l25768"></a><span class="lineno">25768</span>&#160;__rv32 vmask_t vmsltu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l25769"></a><span class="lineno">25769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l25770"></a><span class="lineno">25770</span>&#160;}</div>
<div class="line"><a name="l25771"></a><span class="lineno">25771</span>&#160;__rv32 vmask_t vmsltu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l25772"></a><span class="lineno">25772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l25773"></a><span class="lineno">25773</span>&#160;}</div>
<div class="line"><a name="l25774"></a><span class="lineno">25774</span>&#160; </div>
<div class="line"><a name="l25806"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a88b6c8ebf0a80406c5109748f2f2261e">25806</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a88b6c8ebf0a80406c5109748f2f2261e">vmslt_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l25807"></a><span class="lineno">25807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l25808"></a><span class="lineno">25808</span>&#160;}</div>
<div class="line"><a name="l25809"></a><span class="lineno">25809</span>&#160;__rv32 vmask_t vmslt_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l25810"></a><span class="lineno">25810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l25811"></a><span class="lineno">25811</span>&#160;}</div>
<div class="line"><a name="l25812"></a><span class="lineno">25812</span>&#160;__rv32 vmask_t vmslt_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l25813"></a><span class="lineno">25813</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l25814"></a><span class="lineno">25814</span>&#160;}</div>
<div class="line"><a name="l25815"></a><span class="lineno">25815</span>&#160;__rv32 vmask_t vmslt_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l25816"></a><span class="lineno">25816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l25817"></a><span class="lineno">25817</span>&#160;}</div>
<div class="line"><a name="l25818"></a><span class="lineno">25818</span>&#160; </div>
<div class="line"><a name="l25850"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aafe559d3d920ab3cb175bc2306eb09e7">25850</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aafe559d3d920ab3cb175bc2306eb09e7">vmslt_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l25851"></a><span class="lineno">25851</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l25852"></a><span class="lineno">25852</span>&#160;}</div>
<div class="line"><a name="l25853"></a><span class="lineno">25853</span>&#160;__rv32 vmask_t vmslt_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l25854"></a><span class="lineno">25854</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l25855"></a><span class="lineno">25855</span>&#160;}</div>
<div class="line"><a name="l25856"></a><span class="lineno">25856</span>&#160;__rv32 vmask_t vmslt_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l25857"></a><span class="lineno">25857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l25858"></a><span class="lineno">25858</span>&#160;}</div>
<div class="line"><a name="l25859"></a><span class="lineno">25859</span>&#160;__rv32 vmask_t vmslt_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l25860"></a><span class="lineno">25860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l25861"></a><span class="lineno">25861</span>&#160;}</div>
<div class="line"><a name="l25862"></a><span class="lineno">25862</span>&#160; </div>
<div class="line"><a name="l25894"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a29ebff6f5f00595fcfbf27f5c2c957fa">25894</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a29ebff6f5f00595fcfbf27f5c2c957fa">vmslt_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l25895"></a><span class="lineno">25895</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l25896"></a><span class="lineno">25896</span>&#160;}</div>
<div class="line"><a name="l25897"></a><span class="lineno">25897</span>&#160;__rv32 vmask_t vmslt_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l25898"></a><span class="lineno">25898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l25899"></a><span class="lineno">25899</span>&#160;}</div>
<div class="line"><a name="l25900"></a><span class="lineno">25900</span>&#160;__rv32 vmask_t vmslt_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l25901"></a><span class="lineno">25901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l25902"></a><span class="lineno">25902</span>&#160;}</div>
<div class="line"><a name="l25903"></a><span class="lineno">25903</span>&#160;__rv32 vmask_t vmslt_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l25904"></a><span class="lineno">25904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l25905"></a><span class="lineno">25905</span>&#160;}</div>
<div class="line"><a name="l25906"></a><span class="lineno">25906</span>&#160; </div>
<div class="line"><a name="l25938"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1055c83923f6e35327c88b63d8ce3962">25938</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1055c83923f6e35327c88b63d8ce3962">vmslt_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l25939"></a><span class="lineno">25939</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l25940"></a><span class="lineno">25940</span>&#160;}</div>
<div class="line"><a name="l25941"></a><span class="lineno">25941</span>&#160;__rv32 vmask_t vmslt_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l25942"></a><span class="lineno">25942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l25943"></a><span class="lineno">25943</span>&#160;}</div>
<div class="line"><a name="l25944"></a><span class="lineno">25944</span>&#160;__rv32 vmask_t vmslt_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l25945"></a><span class="lineno">25945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l25946"></a><span class="lineno">25946</span>&#160;}</div>
<div class="line"><a name="l25947"></a><span class="lineno">25947</span>&#160;__rv32 vmask_t vmslt_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l25948"></a><span class="lineno">25948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l25949"></a><span class="lineno">25949</span>&#160;}</div>
<div class="line"><a name="l25950"></a><span class="lineno">25950</span>&#160; </div>
<div class="line"><a name="l25982"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a913d7e7c130a0a191a0afba611e700eb">25982</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a913d7e7c130a0a191a0afba611e700eb">vmslt_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l25983"></a><span class="lineno">25983</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l25984"></a><span class="lineno">25984</span>&#160;}</div>
<div class="line"><a name="l25985"></a><span class="lineno">25985</span>&#160;__rv32 vmask_t vmslt_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l25986"></a><span class="lineno">25986</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l25987"></a><span class="lineno">25987</span>&#160;}</div>
<div class="line"><a name="l25988"></a><span class="lineno">25988</span>&#160;__rv32 vmask_t vmslt_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l25989"></a><span class="lineno">25989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l25990"></a><span class="lineno">25990</span>&#160;}</div>
<div class="line"><a name="l25991"></a><span class="lineno">25991</span>&#160;__rv32 vmask_t vmslt_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l25992"></a><span class="lineno">25992</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l25993"></a><span class="lineno">25993</span>&#160;}</div>
<div class="line"><a name="l25994"></a><span class="lineno">25994</span>&#160; </div>
<div class="line"><a name="l26026"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a552218165c5c3c4afe184139c006b172">26026</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a552218165c5c3c4afe184139c006b172">vmslt_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l26027"></a><span class="lineno">26027</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l26028"></a><span class="lineno">26028</span>&#160;}</div>
<div class="line"><a name="l26029"></a><span class="lineno">26029</span>&#160;__rv32 vmask_t vmslt_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l26030"></a><span class="lineno">26030</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l26031"></a><span class="lineno">26031</span>&#160;}</div>
<div class="line"><a name="l26032"></a><span class="lineno">26032</span>&#160;__rv32 vmask_t vmslt_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l26033"></a><span class="lineno">26033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l26034"></a><span class="lineno">26034</span>&#160;}</div>
<div class="line"><a name="l26035"></a><span class="lineno">26035</span>&#160;__rv32 vmask_t vmslt_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l26036"></a><span class="lineno">26036</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l26037"></a><span class="lineno">26037</span>&#160;}</div>
<div class="line"><a name="l26038"></a><span class="lineno">26038</span>&#160; </div>
<div class="line"><a name="l26070"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66cf704c717e3fd1c0601f1c50601d39">26070</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a66cf704c717e3fd1c0601f1c50601d39">vmsleu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l26071"></a><span class="lineno">26071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l26072"></a><span class="lineno">26072</span>&#160;}</div>
<div class="line"><a name="l26073"></a><span class="lineno">26073</span>&#160;__rv32 vmask_t vmsleu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l26074"></a><span class="lineno">26074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l26075"></a><span class="lineno">26075</span>&#160;}</div>
<div class="line"><a name="l26076"></a><span class="lineno">26076</span>&#160;__rv32 vmask_t vmsleu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l26077"></a><span class="lineno">26077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l26078"></a><span class="lineno">26078</span>&#160;}</div>
<div class="line"><a name="l26079"></a><span class="lineno">26079</span>&#160;__rv32 vmask_t vmsleu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l26080"></a><span class="lineno">26080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l26081"></a><span class="lineno">26081</span>&#160;}</div>
<div class="line"><a name="l26082"></a><span class="lineno">26082</span>&#160; </div>
<div class="line"><a name="l26114"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2c8f57c9187a7e38b4686504c807100a">26114</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2c8f57c9187a7e38b4686504c807100a">vmsleu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l26115"></a><span class="lineno">26115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l26116"></a><span class="lineno">26116</span>&#160;}</div>
<div class="line"><a name="l26117"></a><span class="lineno">26117</span>&#160;__rv32 vmask_t vmsleu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l26118"></a><span class="lineno">26118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l26119"></a><span class="lineno">26119</span>&#160;}</div>
<div class="line"><a name="l26120"></a><span class="lineno">26120</span>&#160;__rv32 vmask_t vmsleu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l26121"></a><span class="lineno">26121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l26122"></a><span class="lineno">26122</span>&#160;}</div>
<div class="line"><a name="l26123"></a><span class="lineno">26123</span>&#160;__rv32 vmask_t vmsleu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l26124"></a><span class="lineno">26124</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l26125"></a><span class="lineno">26125</span>&#160;}</div>
<div class="line"><a name="l26126"></a><span class="lineno">26126</span>&#160; </div>
<div class="line"><a name="l26158"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5862cfa3f6f8733b2677d21bf4fd1c8c">26158</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5862cfa3f6f8733b2677d21bf4fd1c8c">vmsleu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l26159"></a><span class="lineno">26159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l26160"></a><span class="lineno">26160</span>&#160;}</div>
<div class="line"><a name="l26161"></a><span class="lineno">26161</span>&#160;__rv32 vmask_t vmsleu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l26162"></a><span class="lineno">26162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l26163"></a><span class="lineno">26163</span>&#160;}</div>
<div class="line"><a name="l26164"></a><span class="lineno">26164</span>&#160;__rv32 vmask_t vmsleu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l26165"></a><span class="lineno">26165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l26166"></a><span class="lineno">26166</span>&#160;}</div>
<div class="line"><a name="l26167"></a><span class="lineno">26167</span>&#160;__rv32 vmask_t vmsleu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l26168"></a><span class="lineno">26168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l26169"></a><span class="lineno">26169</span>&#160;}</div>
<div class="line"><a name="l26170"></a><span class="lineno">26170</span>&#160; </div>
<div class="line"><a name="l26202"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3dd8cb3e8642f38789bb276772a99cdb">26202</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3dd8cb3e8642f38789bb276772a99cdb">vmsleu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l26203"></a><span class="lineno">26203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l26204"></a><span class="lineno">26204</span>&#160;}</div>
<div class="line"><a name="l26205"></a><span class="lineno">26205</span>&#160;__rv32 vmask_t vmsleu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l26206"></a><span class="lineno">26206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l26207"></a><span class="lineno">26207</span>&#160;}</div>
<div class="line"><a name="l26208"></a><span class="lineno">26208</span>&#160;__rv32 vmask_t vmsleu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l26209"></a><span class="lineno">26209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l26210"></a><span class="lineno">26210</span>&#160;}</div>
<div class="line"><a name="l26211"></a><span class="lineno">26211</span>&#160;__rv32 vmask_t vmsleu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l26212"></a><span class="lineno">26212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l26213"></a><span class="lineno">26213</span>&#160;}</div>
<div class="line"><a name="l26214"></a><span class="lineno">26214</span>&#160; </div>
<div class="line"><a name="l26246"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa1cf477f27dba0ff17ec00f1854be633">26246</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa1cf477f27dba0ff17ec00f1854be633">vmsleu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l26247"></a><span class="lineno">26247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l26248"></a><span class="lineno">26248</span>&#160;}</div>
<div class="line"><a name="l26249"></a><span class="lineno">26249</span>&#160;__rv32 vmask_t vmsleu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l26250"></a><span class="lineno">26250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l26251"></a><span class="lineno">26251</span>&#160;}</div>
<div class="line"><a name="l26252"></a><span class="lineno">26252</span>&#160;__rv32 vmask_t vmsleu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l26253"></a><span class="lineno">26253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l26254"></a><span class="lineno">26254</span>&#160;}</div>
<div class="line"><a name="l26255"></a><span class="lineno">26255</span>&#160;__rv32 vmask_t vmsleu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l26256"></a><span class="lineno">26256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l26257"></a><span class="lineno">26257</span>&#160;}</div>
<div class="line"><a name="l26258"></a><span class="lineno">26258</span>&#160; </div>
<div class="line"><a name="l26290"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a26a8c4bbbb2a45d213740bc314c93fbd">26290</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a26a8c4bbbb2a45d213740bc314c93fbd">vmsleu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l26291"></a><span class="lineno">26291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l26292"></a><span class="lineno">26292</span>&#160;}</div>
<div class="line"><a name="l26293"></a><span class="lineno">26293</span>&#160;__rv32 vmask_t vmsleu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l26294"></a><span class="lineno">26294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l26295"></a><span class="lineno">26295</span>&#160;}</div>
<div class="line"><a name="l26296"></a><span class="lineno">26296</span>&#160;__rv32 vmask_t vmsleu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l26297"></a><span class="lineno">26297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l26298"></a><span class="lineno">26298</span>&#160;}</div>
<div class="line"><a name="l26299"></a><span class="lineno">26299</span>&#160;__rv32 vmask_t vmsleu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l26300"></a><span class="lineno">26300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l26301"></a><span class="lineno">26301</span>&#160;}</div>
<div class="line"><a name="l26302"></a><span class="lineno">26302</span>&#160; </div>
<div class="line"><a name="l26334"></a><span class="lineno">26334</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26335"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac76ff3955566c0dce084d70887c38732">26335</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26336"></a><span class="lineno">26336</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l26337"></a><span class="lineno">26337</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26338"></a><span class="lineno">26338</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26339"></a><span class="lineno">26339</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26340"></a><span class="lineno">26340</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26341"></a><span class="lineno">26341</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l26342"></a><span class="lineno">26342</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26343"></a><span class="lineno">26343</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26344"></a><span class="lineno">26344</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26345"></a><span class="lineno">26345</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26346"></a><span class="lineno">26346</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l26347"></a><span class="lineno">26347</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26348"></a><span class="lineno">26348</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26349"></a><span class="lineno">26349</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26350"></a><span class="lineno">26350</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26351"></a><span class="lineno">26351</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l26352"></a><span class="lineno">26352</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26353"></a><span class="lineno">26353</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26354"></a><span class="lineno">26354</span>&#160; </div>
<div class="line"><a name="l26386"></a><span class="lineno">26386</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26387"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad7164edeb40bc92a462c7c1cef624228">26387</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26388"></a><span class="lineno">26388</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l26389"></a><span class="lineno">26389</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26390"></a><span class="lineno">26390</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26391"></a><span class="lineno">26391</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26392"></a><span class="lineno">26392</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26393"></a><span class="lineno">26393</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l26394"></a><span class="lineno">26394</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26395"></a><span class="lineno">26395</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26396"></a><span class="lineno">26396</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26397"></a><span class="lineno">26397</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26398"></a><span class="lineno">26398</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l26399"></a><span class="lineno">26399</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26400"></a><span class="lineno">26400</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26401"></a><span class="lineno">26401</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26402"></a><span class="lineno">26402</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26403"></a><span class="lineno">26403</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l26404"></a><span class="lineno">26404</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26405"></a><span class="lineno">26405</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26406"></a><span class="lineno">26406</span>&#160; </div>
<div class="line"><a name="l26438"></a><span class="lineno">26438</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26439"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1dad46e3926d2cff94876abbd635b3c9">26439</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26440"></a><span class="lineno">26440</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l26441"></a><span class="lineno">26441</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26442"></a><span class="lineno">26442</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26443"></a><span class="lineno">26443</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26444"></a><span class="lineno">26444</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26445"></a><span class="lineno">26445</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l26446"></a><span class="lineno">26446</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26447"></a><span class="lineno">26447</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26448"></a><span class="lineno">26448</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26449"></a><span class="lineno">26449</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26450"></a><span class="lineno">26450</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l26451"></a><span class="lineno">26451</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26452"></a><span class="lineno">26452</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26453"></a><span class="lineno">26453</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26454"></a><span class="lineno">26454</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26455"></a><span class="lineno">26455</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l26456"></a><span class="lineno">26456</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26457"></a><span class="lineno">26457</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26458"></a><span class="lineno">26458</span>&#160; </div>
<div class="line"><a name="l26490"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a432fa1c1635049beff162426fb1f4b5c">26490</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a432fa1c1635049beff162426fb1f4b5c">vmsle_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l26491"></a><span class="lineno">26491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l26492"></a><span class="lineno">26492</span>&#160;}</div>
<div class="line"><a name="l26493"></a><span class="lineno">26493</span>&#160;__rv32 vmask_t vmsle_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l26494"></a><span class="lineno">26494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l26495"></a><span class="lineno">26495</span>&#160;}</div>
<div class="line"><a name="l26496"></a><span class="lineno">26496</span>&#160;__rv32 vmask_t vmsle_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l26497"></a><span class="lineno">26497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l26498"></a><span class="lineno">26498</span>&#160;}</div>
<div class="line"><a name="l26499"></a><span class="lineno">26499</span>&#160;__rv32 vmask_t vmsle_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l26500"></a><span class="lineno">26500</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l26501"></a><span class="lineno">26501</span>&#160;}</div>
<div class="line"><a name="l26502"></a><span class="lineno">26502</span>&#160; </div>
<div class="line"><a name="l26534"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2cae01a2a902328b7e9aa0713064695a">26534</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2cae01a2a902328b7e9aa0713064695a">vmsle_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l26535"></a><span class="lineno">26535</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l26536"></a><span class="lineno">26536</span>&#160;}</div>
<div class="line"><a name="l26537"></a><span class="lineno">26537</span>&#160;__rv32 vmask_t vmsle_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l26538"></a><span class="lineno">26538</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l26539"></a><span class="lineno">26539</span>&#160;}</div>
<div class="line"><a name="l26540"></a><span class="lineno">26540</span>&#160;__rv32 vmask_t vmsle_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l26541"></a><span class="lineno">26541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l26542"></a><span class="lineno">26542</span>&#160;}</div>
<div class="line"><a name="l26543"></a><span class="lineno">26543</span>&#160;__rv32 vmask_t vmsle_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l26544"></a><span class="lineno">26544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l26545"></a><span class="lineno">26545</span>&#160;}</div>
<div class="line"><a name="l26546"></a><span class="lineno">26546</span>&#160; </div>
<div class="line"><a name="l26578"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0d387402760f178af2316ecf2cee1ef4">26578</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0d387402760f178af2316ecf2cee1ef4">vmsle_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l26579"></a><span class="lineno">26579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l26580"></a><span class="lineno">26580</span>&#160;}</div>
<div class="line"><a name="l26581"></a><span class="lineno">26581</span>&#160;__rv32 vmask_t vmsle_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l26582"></a><span class="lineno">26582</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l26583"></a><span class="lineno">26583</span>&#160;}</div>
<div class="line"><a name="l26584"></a><span class="lineno">26584</span>&#160;__rv32 vmask_t vmsle_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l26585"></a><span class="lineno">26585</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l26586"></a><span class="lineno">26586</span>&#160;}</div>
<div class="line"><a name="l26587"></a><span class="lineno">26587</span>&#160;__rv32 vmask_t vmsle_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l26588"></a><span class="lineno">26588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l26589"></a><span class="lineno">26589</span>&#160;}</div>
<div class="line"><a name="l26590"></a><span class="lineno">26590</span>&#160; </div>
<div class="line"><a name="l26622"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2a807973efabeb0461e1ba5633ca50f3">26622</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2a807973efabeb0461e1ba5633ca50f3">vmsle_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l26623"></a><span class="lineno">26623</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l26624"></a><span class="lineno">26624</span>&#160;}</div>
<div class="line"><a name="l26625"></a><span class="lineno">26625</span>&#160;__rv32 vmask_t vmsle_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l26626"></a><span class="lineno">26626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l26627"></a><span class="lineno">26627</span>&#160;}</div>
<div class="line"><a name="l26628"></a><span class="lineno">26628</span>&#160;__rv32 vmask_t vmsle_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l26629"></a><span class="lineno">26629</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l26630"></a><span class="lineno">26630</span>&#160;}</div>
<div class="line"><a name="l26631"></a><span class="lineno">26631</span>&#160;__rv32 vmask_t vmsle_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l26632"></a><span class="lineno">26632</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l26633"></a><span class="lineno">26633</span>&#160;}</div>
<div class="line"><a name="l26634"></a><span class="lineno">26634</span>&#160; </div>
<div class="line"><a name="l26666"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1b3af122deefa8138790eeea923a7a4b">26666</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1b3af122deefa8138790eeea923a7a4b">vmsle_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l26667"></a><span class="lineno">26667</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l26668"></a><span class="lineno">26668</span>&#160;}</div>
<div class="line"><a name="l26669"></a><span class="lineno">26669</span>&#160;__rv32 vmask_t vmsle_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l26670"></a><span class="lineno">26670</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l26671"></a><span class="lineno">26671</span>&#160;}</div>
<div class="line"><a name="l26672"></a><span class="lineno">26672</span>&#160;__rv32 vmask_t vmsle_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l26673"></a><span class="lineno">26673</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l26674"></a><span class="lineno">26674</span>&#160;}</div>
<div class="line"><a name="l26675"></a><span class="lineno">26675</span>&#160;__rv32 vmask_t vmsle_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l26676"></a><span class="lineno">26676</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l26677"></a><span class="lineno">26677</span>&#160;}</div>
<div class="line"><a name="l26678"></a><span class="lineno">26678</span>&#160; </div>
<div class="line"><a name="l26710"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8607de66a5aba6245bcde55efc1ede4e">26710</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8607de66a5aba6245bcde55efc1ede4e">vmsle_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l26711"></a><span class="lineno">26711</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l26712"></a><span class="lineno">26712</span>&#160;}</div>
<div class="line"><a name="l26713"></a><span class="lineno">26713</span>&#160;__rv32 vmask_t vmsle_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l26714"></a><span class="lineno">26714</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l26715"></a><span class="lineno">26715</span>&#160;}</div>
<div class="line"><a name="l26716"></a><span class="lineno">26716</span>&#160;__rv32 vmask_t vmsle_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l26717"></a><span class="lineno">26717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l26718"></a><span class="lineno">26718</span>&#160;}</div>
<div class="line"><a name="l26719"></a><span class="lineno">26719</span>&#160;__rv32 vmask_t vmsle_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l26720"></a><span class="lineno">26720</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l26721"></a><span class="lineno">26721</span>&#160;}</div>
<div class="line"><a name="l26722"></a><span class="lineno">26722</span>&#160; </div>
<div class="line"><a name="l26754"></a><span class="lineno">26754</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26755"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a39cb703c90c350ea0fbafef7f1c98808">26755</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26756"></a><span class="lineno">26756</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l26757"></a><span class="lineno">26757</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26758"></a><span class="lineno">26758</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26759"></a><span class="lineno">26759</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26760"></a><span class="lineno">26760</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26761"></a><span class="lineno">26761</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l26762"></a><span class="lineno">26762</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26763"></a><span class="lineno">26763</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26764"></a><span class="lineno">26764</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26765"></a><span class="lineno">26765</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26766"></a><span class="lineno">26766</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l26767"></a><span class="lineno">26767</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26768"></a><span class="lineno">26768</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26769"></a><span class="lineno">26769</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26770"></a><span class="lineno">26770</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26771"></a><span class="lineno">26771</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l26772"></a><span class="lineno">26772</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26773"></a><span class="lineno">26773</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26774"></a><span class="lineno">26774</span>&#160; </div>
<div class="line"><a name="l26806"></a><span class="lineno">26806</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26807"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a24d63d73ca542649550b25214398c4df">26807</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26808"></a><span class="lineno">26808</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l26809"></a><span class="lineno">26809</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26810"></a><span class="lineno">26810</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26811"></a><span class="lineno">26811</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26812"></a><span class="lineno">26812</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26813"></a><span class="lineno">26813</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l26814"></a><span class="lineno">26814</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26815"></a><span class="lineno">26815</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26816"></a><span class="lineno">26816</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26817"></a><span class="lineno">26817</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26818"></a><span class="lineno">26818</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l26819"></a><span class="lineno">26819</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26820"></a><span class="lineno">26820</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26821"></a><span class="lineno">26821</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26822"></a><span class="lineno">26822</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26823"></a><span class="lineno">26823</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l26824"></a><span class="lineno">26824</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26825"></a><span class="lineno">26825</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26826"></a><span class="lineno">26826</span>&#160; </div>
<div class="line"><a name="l26858"></a><span class="lineno">26858</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26859"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af2be35a70d45965ce231c26a1d114260">26859</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26860"></a><span class="lineno">26860</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l26861"></a><span class="lineno">26861</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26862"></a><span class="lineno">26862</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26863"></a><span class="lineno">26863</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26864"></a><span class="lineno">26864</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26865"></a><span class="lineno">26865</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l26866"></a><span class="lineno">26866</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26867"></a><span class="lineno">26867</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26868"></a><span class="lineno">26868</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26869"></a><span class="lineno">26869</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26870"></a><span class="lineno">26870</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l26871"></a><span class="lineno">26871</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26872"></a><span class="lineno">26872</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26873"></a><span class="lineno">26873</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l26874"></a><span class="lineno">26874</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l26875"></a><span class="lineno">26875</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l26876"></a><span class="lineno">26876</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l26877"></a><span class="lineno">26877</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l26878"></a><span class="lineno">26878</span>&#160; </div>
<div class="line"><a name="l26910"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1645231e31200ef04760de1b31baf792">26910</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1645231e31200ef04760de1b31baf792">vmsgtu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l26911"></a><span class="lineno">26911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l26912"></a><span class="lineno">26912</span>&#160;}</div>
<div class="line"><a name="l26913"></a><span class="lineno">26913</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l26914"></a><span class="lineno">26914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l26915"></a><span class="lineno">26915</span>&#160;}</div>
<div class="line"><a name="l26916"></a><span class="lineno">26916</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l26917"></a><span class="lineno">26917</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l26918"></a><span class="lineno">26918</span>&#160;}</div>
<div class="line"><a name="l26919"></a><span class="lineno">26919</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l26920"></a><span class="lineno">26920</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l26921"></a><span class="lineno">26921</span>&#160;}</div>
<div class="line"><a name="l26922"></a><span class="lineno">26922</span>&#160; </div>
<div class="line"><a name="l26954"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a89dcc18650ecb2757f4c3b41a1905f56">26954</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a89dcc18650ecb2757f4c3b41a1905f56">vmsgtu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l26955"></a><span class="lineno">26955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l26956"></a><span class="lineno">26956</span>&#160;}</div>
<div class="line"><a name="l26957"></a><span class="lineno">26957</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l26958"></a><span class="lineno">26958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l26959"></a><span class="lineno">26959</span>&#160;}</div>
<div class="line"><a name="l26960"></a><span class="lineno">26960</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l26961"></a><span class="lineno">26961</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l26962"></a><span class="lineno">26962</span>&#160;}</div>
<div class="line"><a name="l26963"></a><span class="lineno">26963</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l26964"></a><span class="lineno">26964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l26965"></a><span class="lineno">26965</span>&#160;}</div>
<div class="line"><a name="l26966"></a><span class="lineno">26966</span>&#160; </div>
<div class="line"><a name="l26998"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae21b42ae0b89cf7985cd38c3a1877e4f">26998</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ae21b42ae0b89cf7985cd38c3a1877e4f">vmsgtu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l26999"></a><span class="lineno">26999</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l27000"></a><span class="lineno">27000</span>&#160;}</div>
<div class="line"><a name="l27001"></a><span class="lineno">27001</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l27002"></a><span class="lineno">27002</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l27003"></a><span class="lineno">27003</span>&#160;}</div>
<div class="line"><a name="l27004"></a><span class="lineno">27004</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l27005"></a><span class="lineno">27005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l27006"></a><span class="lineno">27006</span>&#160;}</div>
<div class="line"><a name="l27007"></a><span class="lineno">27007</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l27008"></a><span class="lineno">27008</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l27009"></a><span class="lineno">27009</span>&#160;}</div>
<div class="line"><a name="l27010"></a><span class="lineno">27010</span>&#160; </div>
<div class="line"><a name="l27042"></a><span class="lineno">27042</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27043"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a826d087a731d1a7b2a6e5fa36e349237">27043</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27044"></a><span class="lineno">27044</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l27045"></a><span class="lineno">27045</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27046"></a><span class="lineno">27046</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27047"></a><span class="lineno">27047</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27048"></a><span class="lineno">27048</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27049"></a><span class="lineno">27049</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l27050"></a><span class="lineno">27050</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27051"></a><span class="lineno">27051</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27052"></a><span class="lineno">27052</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27053"></a><span class="lineno">27053</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27054"></a><span class="lineno">27054</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l27055"></a><span class="lineno">27055</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27056"></a><span class="lineno">27056</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27057"></a><span class="lineno">27057</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27058"></a><span class="lineno">27058</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27059"></a><span class="lineno">27059</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l27060"></a><span class="lineno">27060</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27061"></a><span class="lineno">27061</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27062"></a><span class="lineno">27062</span>&#160; </div>
<div class="line"><a name="l27094"></a><span class="lineno">27094</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27095"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a01e511e2fa74419335f35aadffe14565">27095</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27096"></a><span class="lineno">27096</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l27097"></a><span class="lineno">27097</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27098"></a><span class="lineno">27098</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27099"></a><span class="lineno">27099</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27100"></a><span class="lineno">27100</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27101"></a><span class="lineno">27101</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l27102"></a><span class="lineno">27102</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27103"></a><span class="lineno">27103</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27104"></a><span class="lineno">27104</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27105"></a><span class="lineno">27105</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27106"></a><span class="lineno">27106</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l27107"></a><span class="lineno">27107</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27108"></a><span class="lineno">27108</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27109"></a><span class="lineno">27109</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27110"></a><span class="lineno">27110</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27111"></a><span class="lineno">27111</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l27112"></a><span class="lineno">27112</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27113"></a><span class="lineno">27113</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27114"></a><span class="lineno">27114</span>&#160; </div>
<div class="line"><a name="l27146"></a><span class="lineno">27146</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27147"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae6bdbfc46428a07676de89a0f635a2e6">27147</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27148"></a><span class="lineno">27148</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l27149"></a><span class="lineno">27149</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27150"></a><span class="lineno">27150</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27151"></a><span class="lineno">27151</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27152"></a><span class="lineno">27152</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27153"></a><span class="lineno">27153</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l27154"></a><span class="lineno">27154</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27155"></a><span class="lineno">27155</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27156"></a><span class="lineno">27156</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27157"></a><span class="lineno">27157</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27158"></a><span class="lineno">27158</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l27159"></a><span class="lineno">27159</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27160"></a><span class="lineno">27160</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27161"></a><span class="lineno">27161</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27162"></a><span class="lineno">27162</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27163"></a><span class="lineno">27163</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l27164"></a><span class="lineno">27164</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27165"></a><span class="lineno">27165</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27166"></a><span class="lineno">27166</span>&#160; </div>
<div class="line"><a name="l27198"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0c3ef491da6c2b1fa32854e2501e85bf">27198</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0c3ef491da6c2b1fa32854e2501e85bf">vmsgt_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l27199"></a><span class="lineno">27199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l27200"></a><span class="lineno">27200</span>&#160;}</div>
<div class="line"><a name="l27201"></a><span class="lineno">27201</span>&#160;__rv32 vmask_t vmsgt_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l27202"></a><span class="lineno">27202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l27203"></a><span class="lineno">27203</span>&#160;}</div>
<div class="line"><a name="l27204"></a><span class="lineno">27204</span>&#160;__rv32 vmask_t vmsgt_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l27205"></a><span class="lineno">27205</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l27206"></a><span class="lineno">27206</span>&#160;}</div>
<div class="line"><a name="l27207"></a><span class="lineno">27207</span>&#160;__rv32 vmask_t vmsgt_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l27208"></a><span class="lineno">27208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l27209"></a><span class="lineno">27209</span>&#160;}</div>
<div class="line"><a name="l27210"></a><span class="lineno">27210</span>&#160; </div>
<div class="line"><a name="l27242"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad9657733e17423f20282743bff60431b">27242</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad9657733e17423f20282743bff60431b">vmsgt_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l27243"></a><span class="lineno">27243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l27244"></a><span class="lineno">27244</span>&#160;}</div>
<div class="line"><a name="l27245"></a><span class="lineno">27245</span>&#160;__rv32 vmask_t vmsgt_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l27246"></a><span class="lineno">27246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l27247"></a><span class="lineno">27247</span>&#160;}</div>
<div class="line"><a name="l27248"></a><span class="lineno">27248</span>&#160;__rv32 vmask_t vmsgt_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l27249"></a><span class="lineno">27249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l27250"></a><span class="lineno">27250</span>&#160;}</div>
<div class="line"><a name="l27251"></a><span class="lineno">27251</span>&#160;__rv32 vmask_t vmsgt_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l27252"></a><span class="lineno">27252</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l27253"></a><span class="lineno">27253</span>&#160;}</div>
<div class="line"><a name="l27254"></a><span class="lineno">27254</span>&#160; </div>
<div class="line"><a name="l27286"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a49ce4c5ccd2508df3b6a62d7c37e9fc9">27286</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a49ce4c5ccd2508df3b6a62d7c37e9fc9">vmsgt_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l27287"></a><span class="lineno">27287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l27288"></a><span class="lineno">27288</span>&#160;}</div>
<div class="line"><a name="l27289"></a><span class="lineno">27289</span>&#160;__rv32 vmask_t vmsgt_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l27290"></a><span class="lineno">27290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l27291"></a><span class="lineno">27291</span>&#160;}</div>
<div class="line"><a name="l27292"></a><span class="lineno">27292</span>&#160;__rv32 vmask_t vmsgt_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l27293"></a><span class="lineno">27293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l27294"></a><span class="lineno">27294</span>&#160;}</div>
<div class="line"><a name="l27295"></a><span class="lineno">27295</span>&#160;__rv32 vmask_t vmsgt_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l27296"></a><span class="lineno">27296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l27297"></a><span class="lineno">27297</span>&#160;}</div>
<div class="line"><a name="l27298"></a><span class="lineno">27298</span>&#160; </div>
<div class="line"><a name="l27330"></a><span class="lineno">27330</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27331"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a41c19a71cc327b717c88aa2635170268">27331</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27332"></a><span class="lineno">27332</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l27333"></a><span class="lineno">27333</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27334"></a><span class="lineno">27334</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27335"></a><span class="lineno">27335</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27336"></a><span class="lineno">27336</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27337"></a><span class="lineno">27337</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l27338"></a><span class="lineno">27338</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27339"></a><span class="lineno">27339</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27340"></a><span class="lineno">27340</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27341"></a><span class="lineno">27341</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27342"></a><span class="lineno">27342</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l27343"></a><span class="lineno">27343</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27344"></a><span class="lineno">27344</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27345"></a><span class="lineno">27345</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27346"></a><span class="lineno">27346</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27347"></a><span class="lineno">27347</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l27348"></a><span class="lineno">27348</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27349"></a><span class="lineno">27349</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27350"></a><span class="lineno">27350</span>&#160; </div>
<div class="line"><a name="l27382"></a><span class="lineno">27382</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27383"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac422c87361f58af35256d7df50c8d5ca">27383</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27384"></a><span class="lineno">27384</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l27385"></a><span class="lineno">27385</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27386"></a><span class="lineno">27386</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27387"></a><span class="lineno">27387</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27388"></a><span class="lineno">27388</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27389"></a><span class="lineno">27389</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l27390"></a><span class="lineno">27390</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27391"></a><span class="lineno">27391</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27392"></a><span class="lineno">27392</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27393"></a><span class="lineno">27393</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27394"></a><span class="lineno">27394</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l27395"></a><span class="lineno">27395</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27396"></a><span class="lineno">27396</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27397"></a><span class="lineno">27397</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27398"></a><span class="lineno">27398</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27399"></a><span class="lineno">27399</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l27400"></a><span class="lineno">27400</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27401"></a><span class="lineno">27401</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27402"></a><span class="lineno">27402</span>&#160; </div>
<div class="line"><a name="l27434"></a><span class="lineno">27434</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27435"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57b8195ac98e734483be17f94b96d630">27435</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27436"></a><span class="lineno">27436</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l27437"></a><span class="lineno">27437</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27438"></a><span class="lineno">27438</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27439"></a><span class="lineno">27439</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27440"></a><span class="lineno">27440</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27441"></a><span class="lineno">27441</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l27442"></a><span class="lineno">27442</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27443"></a><span class="lineno">27443</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27444"></a><span class="lineno">27444</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27445"></a><span class="lineno">27445</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27446"></a><span class="lineno">27446</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l27447"></a><span class="lineno">27447</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27448"></a><span class="lineno">27448</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27449"></a><span class="lineno">27449</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l27450"></a><span class="lineno">27450</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l27451"></a><span class="lineno">27451</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l27452"></a><span class="lineno">27452</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l27453"></a><span class="lineno">27453</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l27454"></a><span class="lineno">27454</span>&#160; </div>
<div class="line"><a name="l27455"></a><span class="lineno">27455</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l27491"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78e8caceeec9022ef41d2b75f35290dd">27491</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a78e8caceeec9022ef41d2b75f35290dd">vmseq_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l27492"></a><span class="lineno">27492</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27493"></a><span class="lineno">27493</span>&#160;}</div>
<div class="line"><a name="l27494"></a><span class="lineno">27494</span>&#160;__rv32 vmask_t vmseq_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l27495"></a><span class="lineno">27495</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27496"></a><span class="lineno">27496</span>&#160;}</div>
<div class="line"><a name="l27497"></a><span class="lineno">27497</span>&#160;__rv32 vmask_t vmseq_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l27498"></a><span class="lineno">27498</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27499"></a><span class="lineno">27499</span>&#160;}</div>
<div class="line"><a name="l27500"></a><span class="lineno">27500</span>&#160;__rv32 vmask_t vmseq_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l27501"></a><span class="lineno">27501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27502"></a><span class="lineno">27502</span>&#160;}</div>
<div class="line"><a name="l27503"></a><span class="lineno">27503</span>&#160; </div>
<div class="line"><a name="l27539"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6af6d1bb951247260f11db2cbbc420c2">27539</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6af6d1bb951247260f11db2cbbc420c2">vmseq_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l27540"></a><span class="lineno">27540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27541"></a><span class="lineno">27541</span>&#160;}</div>
<div class="line"><a name="l27542"></a><span class="lineno">27542</span>&#160;__rv32 vmask_t vmseq_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l27543"></a><span class="lineno">27543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27544"></a><span class="lineno">27544</span>&#160;}</div>
<div class="line"><a name="l27545"></a><span class="lineno">27545</span>&#160;__rv32 vmask_t vmseq_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l27546"></a><span class="lineno">27546</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27547"></a><span class="lineno">27547</span>&#160;}</div>
<div class="line"><a name="l27548"></a><span class="lineno">27548</span>&#160;__rv32 vmask_t vmseq_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l27549"></a><span class="lineno">27549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27550"></a><span class="lineno">27550</span>&#160;}</div>
<div class="line"><a name="l27551"></a><span class="lineno">27551</span>&#160; </div>
<div class="line"><a name="l27587"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6add964013e008db26b3812fd285926">27587</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac6add964013e008db26b3812fd285926">vmseq_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l27588"></a><span class="lineno">27588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27589"></a><span class="lineno">27589</span>&#160;}</div>
<div class="line"><a name="l27590"></a><span class="lineno">27590</span>&#160;__rv32 vmask_t vmseq_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l27591"></a><span class="lineno">27591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27592"></a><span class="lineno">27592</span>&#160;}</div>
<div class="line"><a name="l27593"></a><span class="lineno">27593</span>&#160;__rv32 vmask_t vmseq_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l27594"></a><span class="lineno">27594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27595"></a><span class="lineno">27595</span>&#160;}</div>
<div class="line"><a name="l27596"></a><span class="lineno">27596</span>&#160;__rv32 vmask_t vmseq_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l27597"></a><span class="lineno">27597</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27598"></a><span class="lineno">27598</span>&#160;}</div>
<div class="line"><a name="l27599"></a><span class="lineno">27599</span>&#160; </div>
<div class="line"><a name="l27635"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad8d68b72083e099524a7d1895d7ccd49">27635</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad8d68b72083e099524a7d1895d7ccd49">vmseq_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l27636"></a><span class="lineno">27636</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27637"></a><span class="lineno">27637</span>&#160;}</div>
<div class="line"><a name="l27638"></a><span class="lineno">27638</span>&#160;__rv32 vmask_t vmseq_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l27639"></a><span class="lineno">27639</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27640"></a><span class="lineno">27640</span>&#160;}</div>
<div class="line"><a name="l27641"></a><span class="lineno">27641</span>&#160;__rv32 vmask_t vmseq_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l27642"></a><span class="lineno">27642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27643"></a><span class="lineno">27643</span>&#160;}</div>
<div class="line"><a name="l27644"></a><span class="lineno">27644</span>&#160;__rv32 vmask_t vmseq_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l27645"></a><span class="lineno">27645</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27646"></a><span class="lineno">27646</span>&#160;}</div>
<div class="line"><a name="l27647"></a><span class="lineno">27647</span>&#160; </div>
<div class="line"><a name="l27683"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53899d53cc8145d603c12ea87dd7c495">27683</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a53899d53cc8145d603c12ea87dd7c495">vmseq_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l27684"></a><span class="lineno">27684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27685"></a><span class="lineno">27685</span>&#160;}</div>
<div class="line"><a name="l27686"></a><span class="lineno">27686</span>&#160;__rv32 vmask_t vmseq_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l27687"></a><span class="lineno">27687</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27688"></a><span class="lineno">27688</span>&#160;}</div>
<div class="line"><a name="l27689"></a><span class="lineno">27689</span>&#160;__rv32 vmask_t vmseq_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l27690"></a><span class="lineno">27690</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27691"></a><span class="lineno">27691</span>&#160;}</div>
<div class="line"><a name="l27692"></a><span class="lineno">27692</span>&#160;__rv32 vmask_t vmseq_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l27693"></a><span class="lineno">27693</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27694"></a><span class="lineno">27694</span>&#160;}</div>
<div class="line"><a name="l27695"></a><span class="lineno">27695</span>&#160; </div>
<div class="line"><a name="l27731"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9320fac61ae234b55145744cc41d1d74">27731</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a9320fac61ae234b55145744cc41d1d74">vmseq_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l27732"></a><span class="lineno">27732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27733"></a><span class="lineno">27733</span>&#160;}</div>
<div class="line"><a name="l27734"></a><span class="lineno">27734</span>&#160;__rv32 vmask_t vmseq_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l27735"></a><span class="lineno">27735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27736"></a><span class="lineno">27736</span>&#160;}</div>
<div class="line"><a name="l27737"></a><span class="lineno">27737</span>&#160;__rv32 vmask_t vmseq_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l27738"></a><span class="lineno">27738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27739"></a><span class="lineno">27739</span>&#160;}</div>
<div class="line"><a name="l27740"></a><span class="lineno">27740</span>&#160;__rv32 vmask_t vmseq_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l27741"></a><span class="lineno">27741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27742"></a><span class="lineno">27742</span>&#160;}</div>
<div class="line"><a name="l27743"></a><span class="lineno">27743</span>&#160; </div>
<div class="line"><a name="l27779"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a239a4db082ab7364e6bb1e44facd378b">27779</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a239a4db082ab7364e6bb1e44facd378b">vmseq_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l27780"></a><span class="lineno">27780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27781"></a><span class="lineno">27781</span>&#160;}</div>
<div class="line"><a name="l27782"></a><span class="lineno">27782</span>&#160;__rv32 vmask_t vmseq_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l27783"></a><span class="lineno">27783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27784"></a><span class="lineno">27784</span>&#160;}</div>
<div class="line"><a name="l27785"></a><span class="lineno">27785</span>&#160;__rv32 vmask_t vmseq_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l27786"></a><span class="lineno">27786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27787"></a><span class="lineno">27787</span>&#160;}</div>
<div class="line"><a name="l27788"></a><span class="lineno">27788</span>&#160;__rv32 vmask_t vmseq_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l27789"></a><span class="lineno">27789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27790"></a><span class="lineno">27790</span>&#160;}</div>
<div class="line"><a name="l27791"></a><span class="lineno">27791</span>&#160; </div>
<div class="line"><a name="l27827"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aedf4c50b5dfc59d82a74f30c80ac6277">27827</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aedf4c50b5dfc59d82a74f30c80ac6277">vmseq_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l27828"></a><span class="lineno">27828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27829"></a><span class="lineno">27829</span>&#160;}</div>
<div class="line"><a name="l27830"></a><span class="lineno">27830</span>&#160;__rv32 vmask_t vmseq_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l27831"></a><span class="lineno">27831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27832"></a><span class="lineno">27832</span>&#160;}</div>
<div class="line"><a name="l27833"></a><span class="lineno">27833</span>&#160;__rv32 vmask_t vmseq_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l27834"></a><span class="lineno">27834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27835"></a><span class="lineno">27835</span>&#160;}</div>
<div class="line"><a name="l27836"></a><span class="lineno">27836</span>&#160;__rv32 vmask_t vmseq_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l27837"></a><span class="lineno">27837</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27838"></a><span class="lineno">27838</span>&#160;}</div>
<div class="line"><a name="l27839"></a><span class="lineno">27839</span>&#160; </div>
<div class="line"><a name="l27875"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa2408b4b456776ae7275707b71f356c3">27875</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa2408b4b456776ae7275707b71f356c3">vmseq_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l27876"></a><span class="lineno">27876</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27877"></a><span class="lineno">27877</span>&#160;}</div>
<div class="line"><a name="l27878"></a><span class="lineno">27878</span>&#160;__rv32 vmask_t vmseq_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l27879"></a><span class="lineno">27879</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27880"></a><span class="lineno">27880</span>&#160;}</div>
<div class="line"><a name="l27881"></a><span class="lineno">27881</span>&#160;__rv32 vmask_t vmseq_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l27882"></a><span class="lineno">27882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27883"></a><span class="lineno">27883</span>&#160;}</div>
<div class="line"><a name="l27884"></a><span class="lineno">27884</span>&#160;__rv32 vmask_t vmseq_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l27885"></a><span class="lineno">27885</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27886"></a><span class="lineno">27886</span>&#160;}</div>
<div class="line"><a name="l27887"></a><span class="lineno">27887</span>&#160; </div>
<div class="line"><a name="l27923"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adb8706382ccc574d04db2449ef0a631f">27923</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#adb8706382ccc574d04db2449ef0a631f">vmseq_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l27924"></a><span class="lineno">27924</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27925"></a><span class="lineno">27925</span>&#160;}</div>
<div class="line"><a name="l27926"></a><span class="lineno">27926</span>&#160;__rv32 vmask_t vmseq_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l27927"></a><span class="lineno">27927</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27928"></a><span class="lineno">27928</span>&#160;}</div>
<div class="line"><a name="l27929"></a><span class="lineno">27929</span>&#160;__rv32 vmask_t vmseq_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l27930"></a><span class="lineno">27930</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27931"></a><span class="lineno">27931</span>&#160;}</div>
<div class="line"><a name="l27932"></a><span class="lineno">27932</span>&#160;__rv32 vmask_t vmseq_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l27933"></a><span class="lineno">27933</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27934"></a><span class="lineno">27934</span>&#160;}</div>
<div class="line"><a name="l27935"></a><span class="lineno">27935</span>&#160; </div>
<div class="line"><a name="l27971"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a98903da5f22073dd896074357f1b86ad">27971</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a98903da5f22073dd896074357f1b86ad">vmseq_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l27972"></a><span class="lineno">27972</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l27973"></a><span class="lineno">27973</span>&#160;}</div>
<div class="line"><a name="l27974"></a><span class="lineno">27974</span>&#160;__rv32 vmask_t vmseq_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l27975"></a><span class="lineno">27975</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l27976"></a><span class="lineno">27976</span>&#160;}</div>
<div class="line"><a name="l27977"></a><span class="lineno">27977</span>&#160;__rv32 vmask_t vmseq_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l27978"></a><span class="lineno">27978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l27979"></a><span class="lineno">27979</span>&#160;}</div>
<div class="line"><a name="l27980"></a><span class="lineno">27980</span>&#160;__rv32 vmask_t vmseq_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l27981"></a><span class="lineno">27981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l27982"></a><span class="lineno">27982</span>&#160;}</div>
<div class="line"><a name="l27983"></a><span class="lineno">27983</span>&#160; </div>
<div class="line"><a name="l28019"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3396009651affdf8249c571d71385b9b">28019</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3396009651affdf8249c571d71385b9b">vmseq_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l28020"></a><span class="lineno">28020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28021"></a><span class="lineno">28021</span>&#160;}</div>
<div class="line"><a name="l28022"></a><span class="lineno">28022</span>&#160;__rv32 vmask_t vmseq_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l28023"></a><span class="lineno">28023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28024"></a><span class="lineno">28024</span>&#160;}</div>
<div class="line"><a name="l28025"></a><span class="lineno">28025</span>&#160;__rv32 vmask_t vmseq_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l28026"></a><span class="lineno">28026</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28027"></a><span class="lineno">28027</span>&#160;}</div>
<div class="line"><a name="l28028"></a><span class="lineno">28028</span>&#160;__rv32 vmask_t vmseq_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l28029"></a><span class="lineno">28029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmseq_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28030"></a><span class="lineno">28030</span>&#160;}</div>
<div class="line"><a name="l28031"></a><span class="lineno">28031</span>&#160; </div>
<div class="line"><a name="l28067"></a><span class="lineno">28067</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28068"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac8ff38d0aa6b8f642f0545430c4d5b76">28068</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28069"></a><span class="lineno">28069</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28070"></a><span class="lineno">28070</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28071"></a><span class="lineno">28071</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28072"></a><span class="lineno">28072</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28073"></a><span class="lineno">28073</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28074"></a><span class="lineno">28074</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28075"></a><span class="lineno">28075</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28076"></a><span class="lineno">28076</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28077"></a><span class="lineno">28077</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28078"></a><span class="lineno">28078</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28079"></a><span class="lineno">28079</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28080"></a><span class="lineno">28080</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28081"></a><span class="lineno">28081</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28082"></a><span class="lineno">28082</span>&#160;<span class="preprocessor">#define vmseq_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28083"></a><span class="lineno">28083</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28084"></a><span class="lineno">28084</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28085"></a><span class="lineno">28085</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28086"></a><span class="lineno">28086</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28087"></a><span class="lineno">28087</span>&#160; </div>
<div class="line"><a name="l28123"></a><span class="lineno">28123</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28124"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a244d52d8c546bb894ab9ad07d3fbc884">28124</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28125"></a><span class="lineno">28125</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28126"></a><span class="lineno">28126</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28127"></a><span class="lineno">28127</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28128"></a><span class="lineno">28128</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28129"></a><span class="lineno">28129</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28130"></a><span class="lineno">28130</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28131"></a><span class="lineno">28131</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28132"></a><span class="lineno">28132</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28133"></a><span class="lineno">28133</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28134"></a><span class="lineno">28134</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28135"></a><span class="lineno">28135</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28136"></a><span class="lineno">28136</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28137"></a><span class="lineno">28137</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28138"></a><span class="lineno">28138</span>&#160;<span class="preprocessor">#define vmseq_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28139"></a><span class="lineno">28139</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28140"></a><span class="lineno">28140</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28141"></a><span class="lineno">28141</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28142"></a><span class="lineno">28142</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28143"></a><span class="lineno">28143</span>&#160; </div>
<div class="line"><a name="l28179"></a><span class="lineno">28179</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28180"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a88a78845ce1339d47b7757c26f779e2a">28180</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28181"></a><span class="lineno">28181</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28182"></a><span class="lineno">28182</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28183"></a><span class="lineno">28183</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28184"></a><span class="lineno">28184</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28185"></a><span class="lineno">28185</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28186"></a><span class="lineno">28186</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28187"></a><span class="lineno">28187</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28188"></a><span class="lineno">28188</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28189"></a><span class="lineno">28189</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28190"></a><span class="lineno">28190</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28191"></a><span class="lineno">28191</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28192"></a><span class="lineno">28192</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28193"></a><span class="lineno">28193</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28194"></a><span class="lineno">28194</span>&#160;<span class="preprocessor">#define vmseq_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28195"></a><span class="lineno">28195</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28196"></a><span class="lineno">28196</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmseq_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28197"></a><span class="lineno">28197</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28198"></a><span class="lineno">28198</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28199"></a><span class="lineno">28199</span>&#160; </div>
<div class="line"><a name="l28200"></a><span class="lineno">28200</span>&#160; </div>
<div class="line"><a name="l28236"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac982630834178b1bd1a25ea53392c1c9">28236</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac982630834178b1bd1a25ea53392c1c9">vmsne_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l28237"></a><span class="lineno">28237</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28238"></a><span class="lineno">28238</span>&#160;}</div>
<div class="line"><a name="l28239"></a><span class="lineno">28239</span>&#160;__rv32 vmask_t vmsne_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l28240"></a><span class="lineno">28240</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28241"></a><span class="lineno">28241</span>&#160;}</div>
<div class="line"><a name="l28242"></a><span class="lineno">28242</span>&#160;__rv32 vmask_t vmsne_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l28243"></a><span class="lineno">28243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28244"></a><span class="lineno">28244</span>&#160;}</div>
<div class="line"><a name="l28245"></a><span class="lineno">28245</span>&#160;__rv32 vmask_t vmsne_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l28246"></a><span class="lineno">28246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28247"></a><span class="lineno">28247</span>&#160;}</div>
<div class="line"><a name="l28248"></a><span class="lineno">28248</span>&#160; </div>
<div class="line"><a name="l28284"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f3c3949116829050477d5d7877455ed">28284</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8f3c3949116829050477d5d7877455ed">vmsne_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l28285"></a><span class="lineno">28285</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28286"></a><span class="lineno">28286</span>&#160;}</div>
<div class="line"><a name="l28287"></a><span class="lineno">28287</span>&#160;__rv32 vmask_t vmsne_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l28288"></a><span class="lineno">28288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28289"></a><span class="lineno">28289</span>&#160;}</div>
<div class="line"><a name="l28290"></a><span class="lineno">28290</span>&#160;__rv32 vmask_t vmsne_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l28291"></a><span class="lineno">28291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28292"></a><span class="lineno">28292</span>&#160;}</div>
<div class="line"><a name="l28293"></a><span class="lineno">28293</span>&#160;__rv32 vmask_t vmsne_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l28294"></a><span class="lineno">28294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28295"></a><span class="lineno">28295</span>&#160;}</div>
<div class="line"><a name="l28296"></a><span class="lineno">28296</span>&#160; </div>
<div class="line"><a name="l28332"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab0ae91dd5a8428799e1f5e3f4f9691a6">28332</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ab0ae91dd5a8428799e1f5e3f4f9691a6">vmsne_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l28333"></a><span class="lineno">28333</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28334"></a><span class="lineno">28334</span>&#160;}</div>
<div class="line"><a name="l28335"></a><span class="lineno">28335</span>&#160;__rv32 vmask_t vmsne_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l28336"></a><span class="lineno">28336</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28337"></a><span class="lineno">28337</span>&#160;}</div>
<div class="line"><a name="l28338"></a><span class="lineno">28338</span>&#160;__rv32 vmask_t vmsne_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l28339"></a><span class="lineno">28339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28340"></a><span class="lineno">28340</span>&#160;}</div>
<div class="line"><a name="l28341"></a><span class="lineno">28341</span>&#160;__rv32 vmask_t vmsne_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l28342"></a><span class="lineno">28342</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28343"></a><span class="lineno">28343</span>&#160;}</div>
<div class="line"><a name="l28344"></a><span class="lineno">28344</span>&#160; </div>
<div class="line"><a name="l28380"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6d7e5f5ffa0a34c7a6e6424ed480b195">28380</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6d7e5f5ffa0a34c7a6e6424ed480b195">vmsne_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l28381"></a><span class="lineno">28381</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28382"></a><span class="lineno">28382</span>&#160;}</div>
<div class="line"><a name="l28383"></a><span class="lineno">28383</span>&#160;__rv32 vmask_t vmsne_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l28384"></a><span class="lineno">28384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28385"></a><span class="lineno">28385</span>&#160;}</div>
<div class="line"><a name="l28386"></a><span class="lineno">28386</span>&#160;__rv32 vmask_t vmsne_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l28387"></a><span class="lineno">28387</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28388"></a><span class="lineno">28388</span>&#160;}</div>
<div class="line"><a name="l28389"></a><span class="lineno">28389</span>&#160;__rv32 vmask_t vmsne_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l28390"></a><span class="lineno">28390</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28391"></a><span class="lineno">28391</span>&#160;}</div>
<div class="line"><a name="l28392"></a><span class="lineno">28392</span>&#160; </div>
<div class="line"><a name="l28428"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3ead84ab7a9c874fe98522b1807bb7ce">28428</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3ead84ab7a9c874fe98522b1807bb7ce">vmsne_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l28429"></a><span class="lineno">28429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28430"></a><span class="lineno">28430</span>&#160;}</div>
<div class="line"><a name="l28431"></a><span class="lineno">28431</span>&#160;__rv32 vmask_t vmsne_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l28432"></a><span class="lineno">28432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28433"></a><span class="lineno">28433</span>&#160;}</div>
<div class="line"><a name="l28434"></a><span class="lineno">28434</span>&#160;__rv32 vmask_t vmsne_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l28435"></a><span class="lineno">28435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28436"></a><span class="lineno">28436</span>&#160;}</div>
<div class="line"><a name="l28437"></a><span class="lineno">28437</span>&#160;__rv32 vmask_t vmsne_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l28438"></a><span class="lineno">28438</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28439"></a><span class="lineno">28439</span>&#160;}</div>
<div class="line"><a name="l28440"></a><span class="lineno">28440</span>&#160; </div>
<div class="line"><a name="l28476"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f2978252f771dd0a4fd36f4933210b5">28476</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8f2978252f771dd0a4fd36f4933210b5">vmsne_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l28477"></a><span class="lineno">28477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28478"></a><span class="lineno">28478</span>&#160;}</div>
<div class="line"><a name="l28479"></a><span class="lineno">28479</span>&#160;__rv32 vmask_t vmsne_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l28480"></a><span class="lineno">28480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28481"></a><span class="lineno">28481</span>&#160;}</div>
<div class="line"><a name="l28482"></a><span class="lineno">28482</span>&#160;__rv32 vmask_t vmsne_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l28483"></a><span class="lineno">28483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28484"></a><span class="lineno">28484</span>&#160;}</div>
<div class="line"><a name="l28485"></a><span class="lineno">28485</span>&#160;__rv32 vmask_t vmsne_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l28486"></a><span class="lineno">28486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28487"></a><span class="lineno">28487</span>&#160;}</div>
<div class="line"><a name="l28488"></a><span class="lineno">28488</span>&#160; </div>
<div class="line"><a name="l28524"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0c8e1263b3baa6309b531035f6c98c5a">28524</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0c8e1263b3baa6309b531035f6c98c5a">vmsne_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l28525"></a><span class="lineno">28525</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28526"></a><span class="lineno">28526</span>&#160;}</div>
<div class="line"><a name="l28527"></a><span class="lineno">28527</span>&#160;__rv32 vmask_t vmsne_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l28528"></a><span class="lineno">28528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28529"></a><span class="lineno">28529</span>&#160;}</div>
<div class="line"><a name="l28530"></a><span class="lineno">28530</span>&#160;__rv32 vmask_t vmsne_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l28531"></a><span class="lineno">28531</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28532"></a><span class="lineno">28532</span>&#160;}</div>
<div class="line"><a name="l28533"></a><span class="lineno">28533</span>&#160;__rv32 vmask_t vmsne_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l28534"></a><span class="lineno">28534</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28535"></a><span class="lineno">28535</span>&#160;}</div>
<div class="line"><a name="l28536"></a><span class="lineno">28536</span>&#160; </div>
<div class="line"><a name="l28572"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57bde884da686247c5b8c697997dd21b">28572</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a57bde884da686247c5b8c697997dd21b">vmsne_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l28573"></a><span class="lineno">28573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28574"></a><span class="lineno">28574</span>&#160;}</div>
<div class="line"><a name="l28575"></a><span class="lineno">28575</span>&#160;__rv32 vmask_t vmsne_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l28576"></a><span class="lineno">28576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28577"></a><span class="lineno">28577</span>&#160;}</div>
<div class="line"><a name="l28578"></a><span class="lineno">28578</span>&#160;__rv32 vmask_t vmsne_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l28579"></a><span class="lineno">28579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28580"></a><span class="lineno">28580</span>&#160;}</div>
<div class="line"><a name="l28581"></a><span class="lineno">28581</span>&#160;__rv32 vmask_t vmsne_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l28582"></a><span class="lineno">28582</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28583"></a><span class="lineno">28583</span>&#160;}</div>
<div class="line"><a name="l28584"></a><span class="lineno">28584</span>&#160; </div>
<div class="line"><a name="l28620"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ace155f2971b4b0c7013a82b755e50f8c">28620</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ace155f2971b4b0c7013a82b755e50f8c">vmsne_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l28621"></a><span class="lineno">28621</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28622"></a><span class="lineno">28622</span>&#160;}</div>
<div class="line"><a name="l28623"></a><span class="lineno">28623</span>&#160;__rv32 vmask_t vmsne_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l28624"></a><span class="lineno">28624</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28625"></a><span class="lineno">28625</span>&#160;}</div>
<div class="line"><a name="l28626"></a><span class="lineno">28626</span>&#160;__rv32 vmask_t vmsne_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l28627"></a><span class="lineno">28627</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28628"></a><span class="lineno">28628</span>&#160;}</div>
<div class="line"><a name="l28629"></a><span class="lineno">28629</span>&#160;__rv32 vmask_t vmsne_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l28630"></a><span class="lineno">28630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28631"></a><span class="lineno">28631</span>&#160;}</div>
<div class="line"><a name="l28632"></a><span class="lineno">28632</span>&#160; </div>
<div class="line"><a name="l28668"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a72bec25f71a3c5a0ef792b4f30ccfbce">28668</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a72bec25f71a3c5a0ef792b4f30ccfbce">vmsne_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l28669"></a><span class="lineno">28669</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28670"></a><span class="lineno">28670</span>&#160;}</div>
<div class="line"><a name="l28671"></a><span class="lineno">28671</span>&#160;__rv32 vmask_t vmsne_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l28672"></a><span class="lineno">28672</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28673"></a><span class="lineno">28673</span>&#160;}</div>
<div class="line"><a name="l28674"></a><span class="lineno">28674</span>&#160;__rv32 vmask_t vmsne_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l28675"></a><span class="lineno">28675</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28676"></a><span class="lineno">28676</span>&#160;}</div>
<div class="line"><a name="l28677"></a><span class="lineno">28677</span>&#160;__rv32 vmask_t vmsne_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l28678"></a><span class="lineno">28678</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28679"></a><span class="lineno">28679</span>&#160;}</div>
<div class="line"><a name="l28680"></a><span class="lineno">28680</span>&#160; </div>
<div class="line"><a name="l28716"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6c3f2ef1538b8cf4e51c93431dc59ff">28716</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac6c3f2ef1538b8cf4e51c93431dc59ff">vmsne_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l28717"></a><span class="lineno">28717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28718"></a><span class="lineno">28718</span>&#160;}</div>
<div class="line"><a name="l28719"></a><span class="lineno">28719</span>&#160;__rv32 vmask_t vmsne_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l28720"></a><span class="lineno">28720</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28721"></a><span class="lineno">28721</span>&#160;}</div>
<div class="line"><a name="l28722"></a><span class="lineno">28722</span>&#160;__rv32 vmask_t vmsne_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l28723"></a><span class="lineno">28723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28724"></a><span class="lineno">28724</span>&#160;}</div>
<div class="line"><a name="l28725"></a><span class="lineno">28725</span>&#160;__rv32 vmask_t vmsne_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l28726"></a><span class="lineno">28726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28727"></a><span class="lineno">28727</span>&#160;}</div>
<div class="line"><a name="l28728"></a><span class="lineno">28728</span>&#160; </div>
<div class="line"><a name="l28764"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a28bc62bfd73919f247837894bcb7519c">28764</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a28bc62bfd73919f247837894bcb7519c">vmsne_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l28765"></a><span class="lineno">28765</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28766"></a><span class="lineno">28766</span>&#160;}</div>
<div class="line"><a name="l28767"></a><span class="lineno">28767</span>&#160;__rv32 vmask_t vmsne_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l28768"></a><span class="lineno">28768</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28769"></a><span class="lineno">28769</span>&#160;}</div>
<div class="line"><a name="l28770"></a><span class="lineno">28770</span>&#160;__rv32 vmask_t vmsne_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l28771"></a><span class="lineno">28771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28772"></a><span class="lineno">28772</span>&#160;}</div>
<div class="line"><a name="l28773"></a><span class="lineno">28773</span>&#160;__rv32 vmask_t vmsne_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l28774"></a><span class="lineno">28774</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsne_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28775"></a><span class="lineno">28775</span>&#160;}</div>
<div class="line"><a name="l28776"></a><span class="lineno">28776</span>&#160; </div>
<div class="line"><a name="l28812"></a><span class="lineno">28812</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28813"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeeddec505421809136fc93a0ca9c9f96">28813</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28814"></a><span class="lineno">28814</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28815"></a><span class="lineno">28815</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28816"></a><span class="lineno">28816</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28817"></a><span class="lineno">28817</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28818"></a><span class="lineno">28818</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28819"></a><span class="lineno">28819</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28820"></a><span class="lineno">28820</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28821"></a><span class="lineno">28821</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28822"></a><span class="lineno">28822</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28823"></a><span class="lineno">28823</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28824"></a><span class="lineno">28824</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28825"></a><span class="lineno">28825</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28826"></a><span class="lineno">28826</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28827"></a><span class="lineno">28827</span>&#160;<span class="preprocessor">#define vmsne_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28828"></a><span class="lineno">28828</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28829"></a><span class="lineno">28829</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28830"></a><span class="lineno">28830</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28831"></a><span class="lineno">28831</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28832"></a><span class="lineno">28832</span>&#160; </div>
<div class="line"><a name="l28868"></a><span class="lineno">28868</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28869"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a37a4fc7f2866b388dea136fc9a95b877">28869</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28870"></a><span class="lineno">28870</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28871"></a><span class="lineno">28871</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28872"></a><span class="lineno">28872</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28873"></a><span class="lineno">28873</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28874"></a><span class="lineno">28874</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28875"></a><span class="lineno">28875</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28876"></a><span class="lineno">28876</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28877"></a><span class="lineno">28877</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28878"></a><span class="lineno">28878</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28879"></a><span class="lineno">28879</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28880"></a><span class="lineno">28880</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28881"></a><span class="lineno">28881</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28882"></a><span class="lineno">28882</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28883"></a><span class="lineno">28883</span>&#160;<span class="preprocessor">#define vmsne_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28884"></a><span class="lineno">28884</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28885"></a><span class="lineno">28885</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28886"></a><span class="lineno">28886</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28887"></a><span class="lineno">28887</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28888"></a><span class="lineno">28888</span>&#160; </div>
<div class="line"><a name="l28924"></a><span class="lineno">28924</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28925"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0143cfbf9001a058329b96820ab97792">28925</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28926"></a><span class="lineno">28926</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28927"></a><span class="lineno">28927</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28928"></a><span class="lineno">28928</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28929"></a><span class="lineno">28929</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28930"></a><span class="lineno">28930</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28931"></a><span class="lineno">28931</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28932"></a><span class="lineno">28932</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28933"></a><span class="lineno">28933</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28934"></a><span class="lineno">28934</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28935"></a><span class="lineno">28935</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28936"></a><span class="lineno">28936</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28937"></a><span class="lineno">28937</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28938"></a><span class="lineno">28938</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28939"></a><span class="lineno">28939</span>&#160;<span class="preprocessor">#define vmsne_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l28940"></a><span class="lineno">28940</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l28941"></a><span class="lineno">28941</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsne_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l28942"></a><span class="lineno">28942</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l28943"></a><span class="lineno">28943</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l28944"></a><span class="lineno">28944</span>&#160; </div>
<div class="line"><a name="l28980"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0407a34c4acf6b69a33dfef23c97418a">28980</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0407a34c4acf6b69a33dfef23c97418a">vmsltu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l28981"></a><span class="lineno">28981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l28982"></a><span class="lineno">28982</span>&#160;}</div>
<div class="line"><a name="l28983"></a><span class="lineno">28983</span>&#160;__rv32 vmask_t vmsltu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l28984"></a><span class="lineno">28984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l28985"></a><span class="lineno">28985</span>&#160;}</div>
<div class="line"><a name="l28986"></a><span class="lineno">28986</span>&#160;__rv32 vmask_t vmsltu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l28987"></a><span class="lineno">28987</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l28988"></a><span class="lineno">28988</span>&#160;}</div>
<div class="line"><a name="l28989"></a><span class="lineno">28989</span>&#160;__rv32 vmask_t vmsltu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l28990"></a><span class="lineno">28990</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l28991"></a><span class="lineno">28991</span>&#160;}</div>
<div class="line"><a name="l28992"></a><span class="lineno">28992</span>&#160; </div>
<div class="line"><a name="l29028"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4f54a69aabe4174a050532c96ba495e">29028</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa4f54a69aabe4174a050532c96ba495e">vmsltu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l29029"></a><span class="lineno">29029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29030"></a><span class="lineno">29030</span>&#160;}</div>
<div class="line"><a name="l29031"></a><span class="lineno">29031</span>&#160;__rv32 vmask_t vmsltu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l29032"></a><span class="lineno">29032</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29033"></a><span class="lineno">29033</span>&#160;}</div>
<div class="line"><a name="l29034"></a><span class="lineno">29034</span>&#160;__rv32 vmask_t vmsltu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l29035"></a><span class="lineno">29035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29036"></a><span class="lineno">29036</span>&#160;}</div>
<div class="line"><a name="l29037"></a><span class="lineno">29037</span>&#160;__rv32 vmask_t vmsltu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l29038"></a><span class="lineno">29038</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29039"></a><span class="lineno">29039</span>&#160;}</div>
<div class="line"><a name="l29040"></a><span class="lineno">29040</span>&#160; </div>
<div class="line"><a name="l29076"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0662583b726da485b4b54773e15f6a3b">29076</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a0662583b726da485b4b54773e15f6a3b">vmsltu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l29077"></a><span class="lineno">29077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29078"></a><span class="lineno">29078</span>&#160;}</div>
<div class="line"><a name="l29079"></a><span class="lineno">29079</span>&#160;__rv32 vmask_t vmsltu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l29080"></a><span class="lineno">29080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29081"></a><span class="lineno">29081</span>&#160;}</div>
<div class="line"><a name="l29082"></a><span class="lineno">29082</span>&#160;__rv32 vmask_t vmsltu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l29083"></a><span class="lineno">29083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29084"></a><span class="lineno">29084</span>&#160;}</div>
<div class="line"><a name="l29085"></a><span class="lineno">29085</span>&#160;__rv32 vmask_t vmsltu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l29086"></a><span class="lineno">29086</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29087"></a><span class="lineno">29087</span>&#160;}</div>
<div class="line"><a name="l29088"></a><span class="lineno">29088</span>&#160; </div>
<div class="line"><a name="l29124"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a84a86209618bd7150f030b04d9bf3818">29124</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a84a86209618bd7150f030b04d9bf3818">vmsltu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l29125"></a><span class="lineno">29125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29126"></a><span class="lineno">29126</span>&#160;}</div>
<div class="line"><a name="l29127"></a><span class="lineno">29127</span>&#160;__rv32 vmask_t vmsltu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l29128"></a><span class="lineno">29128</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29129"></a><span class="lineno">29129</span>&#160;}</div>
<div class="line"><a name="l29130"></a><span class="lineno">29130</span>&#160;__rv32 vmask_t vmsltu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l29131"></a><span class="lineno">29131</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29132"></a><span class="lineno">29132</span>&#160;}</div>
<div class="line"><a name="l29133"></a><span class="lineno">29133</span>&#160;__rv32 vmask_t vmsltu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l29134"></a><span class="lineno">29134</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29135"></a><span class="lineno">29135</span>&#160;}</div>
<div class="line"><a name="l29136"></a><span class="lineno">29136</span>&#160; </div>
<div class="line"><a name="l29172"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aec0bfcfdbc891a224d07608b42b8a06c">29172</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aec0bfcfdbc891a224d07608b42b8a06c">vmsltu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l29173"></a><span class="lineno">29173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29174"></a><span class="lineno">29174</span>&#160;}</div>
<div class="line"><a name="l29175"></a><span class="lineno">29175</span>&#160;__rv32 vmask_t vmsltu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l29176"></a><span class="lineno">29176</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29177"></a><span class="lineno">29177</span>&#160;}</div>
<div class="line"><a name="l29178"></a><span class="lineno">29178</span>&#160;__rv32 vmask_t vmsltu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l29179"></a><span class="lineno">29179</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29180"></a><span class="lineno">29180</span>&#160;}</div>
<div class="line"><a name="l29181"></a><span class="lineno">29181</span>&#160;__rv32 vmask_t vmsltu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l29182"></a><span class="lineno">29182</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29183"></a><span class="lineno">29183</span>&#160;}</div>
<div class="line"><a name="l29184"></a><span class="lineno">29184</span>&#160; </div>
<div class="line"><a name="l29220"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a62be63e1443ee02f6dc6bea845e2bc95">29220</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a62be63e1443ee02f6dc6bea845e2bc95">vmsltu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l29221"></a><span class="lineno">29221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29222"></a><span class="lineno">29222</span>&#160;}</div>
<div class="line"><a name="l29223"></a><span class="lineno">29223</span>&#160;__rv32 vmask_t vmsltu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l29224"></a><span class="lineno">29224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29225"></a><span class="lineno">29225</span>&#160;}</div>
<div class="line"><a name="l29226"></a><span class="lineno">29226</span>&#160;__rv32 vmask_t vmsltu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l29227"></a><span class="lineno">29227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29228"></a><span class="lineno">29228</span>&#160;}</div>
<div class="line"><a name="l29229"></a><span class="lineno">29229</span>&#160;__rv32 vmask_t vmsltu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l29230"></a><span class="lineno">29230</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsltu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29231"></a><span class="lineno">29231</span>&#160;}</div>
<div class="line"><a name="l29232"></a><span class="lineno">29232</span>&#160; </div>
<div class="line"><a name="l29268"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b43e58206e0ce879b5b186212e1215d">29268</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7b43e58206e0ce879b5b186212e1215d">vmslt_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l29269"></a><span class="lineno">29269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29270"></a><span class="lineno">29270</span>&#160;}</div>
<div class="line"><a name="l29271"></a><span class="lineno">29271</span>&#160;__rv32 vmask_t vmslt_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l29272"></a><span class="lineno">29272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29273"></a><span class="lineno">29273</span>&#160;}</div>
<div class="line"><a name="l29274"></a><span class="lineno">29274</span>&#160;__rv32 vmask_t vmslt_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l29275"></a><span class="lineno">29275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29276"></a><span class="lineno">29276</span>&#160;}</div>
<div class="line"><a name="l29277"></a><span class="lineno">29277</span>&#160;__rv32 vmask_t vmslt_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l29278"></a><span class="lineno">29278</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29279"></a><span class="lineno">29279</span>&#160;}</div>
<div class="line"><a name="l29280"></a><span class="lineno">29280</span>&#160; </div>
<div class="line"><a name="l29316"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae993c893cd372c1f7a609ceaceaf8985">29316</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ae993c893cd372c1f7a609ceaceaf8985">vmslt_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l29317"></a><span class="lineno">29317</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29318"></a><span class="lineno">29318</span>&#160;}</div>
<div class="line"><a name="l29319"></a><span class="lineno">29319</span>&#160;__rv32 vmask_t vmslt_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l29320"></a><span class="lineno">29320</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29321"></a><span class="lineno">29321</span>&#160;}</div>
<div class="line"><a name="l29322"></a><span class="lineno">29322</span>&#160;__rv32 vmask_t vmslt_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l29323"></a><span class="lineno">29323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29324"></a><span class="lineno">29324</span>&#160;}</div>
<div class="line"><a name="l29325"></a><span class="lineno">29325</span>&#160;__rv32 vmask_t vmslt_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l29326"></a><span class="lineno">29326</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29327"></a><span class="lineno">29327</span>&#160;}</div>
<div class="line"><a name="l29328"></a><span class="lineno">29328</span>&#160; </div>
<div class="line"><a name="l29364"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2765398c0e3d1c47a4600ecd1013850d">29364</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2765398c0e3d1c47a4600ecd1013850d">vmslt_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l29365"></a><span class="lineno">29365</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29366"></a><span class="lineno">29366</span>&#160;}</div>
<div class="line"><a name="l29367"></a><span class="lineno">29367</span>&#160;__rv32 vmask_t vmslt_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l29368"></a><span class="lineno">29368</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29369"></a><span class="lineno">29369</span>&#160;}</div>
<div class="line"><a name="l29370"></a><span class="lineno">29370</span>&#160;__rv32 vmask_t vmslt_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l29371"></a><span class="lineno">29371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29372"></a><span class="lineno">29372</span>&#160;}</div>
<div class="line"><a name="l29373"></a><span class="lineno">29373</span>&#160;__rv32 vmask_t vmslt_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l29374"></a><span class="lineno">29374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29375"></a><span class="lineno">29375</span>&#160;}</div>
<div class="line"><a name="l29376"></a><span class="lineno">29376</span>&#160; </div>
<div class="line"><a name="l29412"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aea76494dc1b23d22306d11b5a4104742">29412</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aea76494dc1b23d22306d11b5a4104742">vmslt_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l29413"></a><span class="lineno">29413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29414"></a><span class="lineno">29414</span>&#160;}</div>
<div class="line"><a name="l29415"></a><span class="lineno">29415</span>&#160;__rv32 vmask_t vmslt_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l29416"></a><span class="lineno">29416</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29417"></a><span class="lineno">29417</span>&#160;}</div>
<div class="line"><a name="l29418"></a><span class="lineno">29418</span>&#160;__rv32 vmask_t vmslt_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l29419"></a><span class="lineno">29419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29420"></a><span class="lineno">29420</span>&#160;}</div>
<div class="line"><a name="l29421"></a><span class="lineno">29421</span>&#160;__rv32 vmask_t vmslt_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l29422"></a><span class="lineno">29422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29423"></a><span class="lineno">29423</span>&#160;}</div>
<div class="line"><a name="l29424"></a><span class="lineno">29424</span>&#160; </div>
<div class="line"><a name="l29460"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a880fd08fac1e965dc1bc363992887cdb">29460</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a880fd08fac1e965dc1bc363992887cdb">vmslt_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l29461"></a><span class="lineno">29461</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29462"></a><span class="lineno">29462</span>&#160;}</div>
<div class="line"><a name="l29463"></a><span class="lineno">29463</span>&#160;__rv32 vmask_t vmslt_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l29464"></a><span class="lineno">29464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29465"></a><span class="lineno">29465</span>&#160;}</div>
<div class="line"><a name="l29466"></a><span class="lineno">29466</span>&#160;__rv32 vmask_t vmslt_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l29467"></a><span class="lineno">29467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29468"></a><span class="lineno">29468</span>&#160;}</div>
<div class="line"><a name="l29469"></a><span class="lineno">29469</span>&#160;__rv32 vmask_t vmslt_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l29470"></a><span class="lineno">29470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29471"></a><span class="lineno">29471</span>&#160;}</div>
<div class="line"><a name="l29472"></a><span class="lineno">29472</span>&#160; </div>
<div class="line"><a name="l29508"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66cea741b850d18b63d4c5e13a859721">29508</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a66cea741b850d18b63d4c5e13a859721">vmslt_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l29509"></a><span class="lineno">29509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29510"></a><span class="lineno">29510</span>&#160;}</div>
<div class="line"><a name="l29511"></a><span class="lineno">29511</span>&#160;__rv32 vmask_t vmslt_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l29512"></a><span class="lineno">29512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29513"></a><span class="lineno">29513</span>&#160;}</div>
<div class="line"><a name="l29514"></a><span class="lineno">29514</span>&#160;__rv32 vmask_t vmslt_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l29515"></a><span class="lineno">29515</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29516"></a><span class="lineno">29516</span>&#160;}</div>
<div class="line"><a name="l29517"></a><span class="lineno">29517</span>&#160;__rv32 vmask_t vmslt_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l29518"></a><span class="lineno">29518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmslt_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29519"></a><span class="lineno">29519</span>&#160;}</div>
<div class="line"><a name="l29520"></a><span class="lineno">29520</span>&#160; </div>
<div class="line"><a name="l29556"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1733f9759bc0ec083e976b7808b6f996">29556</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1733f9759bc0ec083e976b7808b6f996">vmsleu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l29557"></a><span class="lineno">29557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29558"></a><span class="lineno">29558</span>&#160;}</div>
<div class="line"><a name="l29559"></a><span class="lineno">29559</span>&#160;__rv32 vmask_t vmsleu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l29560"></a><span class="lineno">29560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29561"></a><span class="lineno">29561</span>&#160;}</div>
<div class="line"><a name="l29562"></a><span class="lineno">29562</span>&#160;__rv32 vmask_t vmsleu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l29563"></a><span class="lineno">29563</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29564"></a><span class="lineno">29564</span>&#160;}</div>
<div class="line"><a name="l29565"></a><span class="lineno">29565</span>&#160;__rv32 vmask_t vmsleu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l29566"></a><span class="lineno">29566</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29567"></a><span class="lineno">29567</span>&#160;}</div>
<div class="line"><a name="l29568"></a><span class="lineno">29568</span>&#160; </div>
<div class="line"><a name="l29604"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aecba70083eea29c5bd5cb3e708d68863">29604</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aecba70083eea29c5bd5cb3e708d68863">vmsleu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l29605"></a><span class="lineno">29605</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29606"></a><span class="lineno">29606</span>&#160;}</div>
<div class="line"><a name="l29607"></a><span class="lineno">29607</span>&#160;__rv32 vmask_t vmsleu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l29608"></a><span class="lineno">29608</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29609"></a><span class="lineno">29609</span>&#160;}</div>
<div class="line"><a name="l29610"></a><span class="lineno">29610</span>&#160;__rv32 vmask_t vmsleu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l29611"></a><span class="lineno">29611</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29612"></a><span class="lineno">29612</span>&#160;}</div>
<div class="line"><a name="l29613"></a><span class="lineno">29613</span>&#160;__rv32 vmask_t vmsleu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l29614"></a><span class="lineno">29614</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29615"></a><span class="lineno">29615</span>&#160;}</div>
<div class="line"><a name="l29616"></a><span class="lineno">29616</span>&#160; </div>
<div class="line"><a name="l29652"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a288fed8993bbbaa34278000f483501d8">29652</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a288fed8993bbbaa34278000f483501d8">vmsleu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l29653"></a><span class="lineno">29653</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29654"></a><span class="lineno">29654</span>&#160;}</div>
<div class="line"><a name="l29655"></a><span class="lineno">29655</span>&#160;__rv32 vmask_t vmsleu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l29656"></a><span class="lineno">29656</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29657"></a><span class="lineno">29657</span>&#160;}</div>
<div class="line"><a name="l29658"></a><span class="lineno">29658</span>&#160;__rv32 vmask_t vmsleu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l29659"></a><span class="lineno">29659</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29660"></a><span class="lineno">29660</span>&#160;}</div>
<div class="line"><a name="l29661"></a><span class="lineno">29661</span>&#160;__rv32 vmask_t vmsleu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l29662"></a><span class="lineno">29662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29663"></a><span class="lineno">29663</span>&#160;}</div>
<div class="line"><a name="l29664"></a><span class="lineno">29664</span>&#160; </div>
<div class="line"><a name="l29700"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac4799321296f76b240563fe5343cc456">29700</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ac4799321296f76b240563fe5343cc456">vmsleu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l29701"></a><span class="lineno">29701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29702"></a><span class="lineno">29702</span>&#160;}</div>
<div class="line"><a name="l29703"></a><span class="lineno">29703</span>&#160;__rv32 vmask_t vmsleu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l29704"></a><span class="lineno">29704</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29705"></a><span class="lineno">29705</span>&#160;}</div>
<div class="line"><a name="l29706"></a><span class="lineno">29706</span>&#160;__rv32 vmask_t vmsleu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l29707"></a><span class="lineno">29707</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29708"></a><span class="lineno">29708</span>&#160;}</div>
<div class="line"><a name="l29709"></a><span class="lineno">29709</span>&#160;__rv32 vmask_t vmsleu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l29710"></a><span class="lineno">29710</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29711"></a><span class="lineno">29711</span>&#160;}</div>
<div class="line"><a name="l29712"></a><span class="lineno">29712</span>&#160; </div>
<div class="line"><a name="l29748"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5804a44ed5f35e28680fdba997564512">29748</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5804a44ed5f35e28680fdba997564512">vmsleu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l29749"></a><span class="lineno">29749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29750"></a><span class="lineno">29750</span>&#160;}</div>
<div class="line"><a name="l29751"></a><span class="lineno">29751</span>&#160;__rv32 vmask_t vmsleu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l29752"></a><span class="lineno">29752</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29753"></a><span class="lineno">29753</span>&#160;}</div>
<div class="line"><a name="l29754"></a><span class="lineno">29754</span>&#160;__rv32 vmask_t vmsleu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l29755"></a><span class="lineno">29755</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29756"></a><span class="lineno">29756</span>&#160;}</div>
<div class="line"><a name="l29757"></a><span class="lineno">29757</span>&#160;__rv32 vmask_t vmsleu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l29758"></a><span class="lineno">29758</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29759"></a><span class="lineno">29759</span>&#160;}</div>
<div class="line"><a name="l29760"></a><span class="lineno">29760</span>&#160; </div>
<div class="line"><a name="l29796"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b84eb3fafc226539914c2d357f52389">29796</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6b84eb3fafc226539914c2d357f52389">vmsleu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l29797"></a><span class="lineno">29797</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l29798"></a><span class="lineno">29798</span>&#160;}</div>
<div class="line"><a name="l29799"></a><span class="lineno">29799</span>&#160;__rv32 vmask_t vmsleu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l29800"></a><span class="lineno">29800</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l29801"></a><span class="lineno">29801</span>&#160;}</div>
<div class="line"><a name="l29802"></a><span class="lineno">29802</span>&#160;__rv32 vmask_t vmsleu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l29803"></a><span class="lineno">29803</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l29804"></a><span class="lineno">29804</span>&#160;}</div>
<div class="line"><a name="l29805"></a><span class="lineno">29805</span>&#160;__rv32 vmask_t vmsleu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l29806"></a><span class="lineno">29806</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsleu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l29807"></a><span class="lineno">29807</span>&#160;}</div>
<div class="line"><a name="l29808"></a><span class="lineno">29808</span>&#160; </div>
<div class="line"><a name="l29844"></a><span class="lineno">29844</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29845"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1a21d655f2ab9c8d6c7ca0e4a800f6b1">29845</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29846"></a><span class="lineno">29846</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29847"></a><span class="lineno">29847</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29848"></a><span class="lineno">29848</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29849"></a><span class="lineno">29849</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29850"></a><span class="lineno">29850</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29851"></a><span class="lineno">29851</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29852"></a><span class="lineno">29852</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29853"></a><span class="lineno">29853</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29854"></a><span class="lineno">29854</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29855"></a><span class="lineno">29855</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29856"></a><span class="lineno">29856</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29857"></a><span class="lineno">29857</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29858"></a><span class="lineno">29858</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29859"></a><span class="lineno">29859</span>&#160;<span class="preprocessor">#define vmsleu_vi_u8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29860"></a><span class="lineno">29860</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29861"></a><span class="lineno">29861</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29862"></a><span class="lineno">29862</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29863"></a><span class="lineno">29863</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29864"></a><span class="lineno">29864</span>&#160; </div>
<div class="line"><a name="l29900"></a><span class="lineno">29900</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29901"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a68829c50737c697b4a1b52c3f67d6b37">29901</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29902"></a><span class="lineno">29902</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29903"></a><span class="lineno">29903</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29904"></a><span class="lineno">29904</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29905"></a><span class="lineno">29905</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29906"></a><span class="lineno">29906</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29907"></a><span class="lineno">29907</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29908"></a><span class="lineno">29908</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29909"></a><span class="lineno">29909</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29910"></a><span class="lineno">29910</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29911"></a><span class="lineno">29911</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29912"></a><span class="lineno">29912</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29913"></a><span class="lineno">29913</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29914"></a><span class="lineno">29914</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29915"></a><span class="lineno">29915</span>&#160;<span class="preprocessor">#define vmsleu_vi_u16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29916"></a><span class="lineno">29916</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29917"></a><span class="lineno">29917</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29918"></a><span class="lineno">29918</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29919"></a><span class="lineno">29919</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29920"></a><span class="lineno">29920</span>&#160; </div>
<div class="line"><a name="l29956"></a><span class="lineno">29956</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29957"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad5b68ef58aea27765ec07b92ef542fc0">29957</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29958"></a><span class="lineno">29958</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29959"></a><span class="lineno">29959</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29960"></a><span class="lineno">29960</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29961"></a><span class="lineno">29961</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29962"></a><span class="lineno">29962</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29963"></a><span class="lineno">29963</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29964"></a><span class="lineno">29964</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29965"></a><span class="lineno">29965</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29966"></a><span class="lineno">29966</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29967"></a><span class="lineno">29967</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29968"></a><span class="lineno">29968</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29969"></a><span class="lineno">29969</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29970"></a><span class="lineno">29970</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29971"></a><span class="lineno">29971</span>&#160;<span class="preprocessor">#define vmsleu_vi_u32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l29972"></a><span class="lineno">29972</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l29973"></a><span class="lineno">29973</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsleu_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l29974"></a><span class="lineno">29974</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l29975"></a><span class="lineno">29975</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l29976"></a><span class="lineno">29976</span>&#160; </div>
<div class="line"><a name="l30012"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a735de6e4ada37a7d1217469f373ca5db">30012</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a735de6e4ada37a7d1217469f373ca5db">vmsle_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l30013"></a><span class="lineno">30013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30014"></a><span class="lineno">30014</span>&#160;}</div>
<div class="line"><a name="l30015"></a><span class="lineno">30015</span>&#160;__rv32 vmask_t vmsle_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l30016"></a><span class="lineno">30016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30017"></a><span class="lineno">30017</span>&#160;}</div>
<div class="line"><a name="l30018"></a><span class="lineno">30018</span>&#160;__rv32 vmask_t vmsle_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l30019"></a><span class="lineno">30019</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30020"></a><span class="lineno">30020</span>&#160;}</div>
<div class="line"><a name="l30021"></a><span class="lineno">30021</span>&#160;__rv32 vmask_t vmsle_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l30022"></a><span class="lineno">30022</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30023"></a><span class="lineno">30023</span>&#160;}</div>
<div class="line"><a name="l30024"></a><span class="lineno">30024</span>&#160; </div>
<div class="line"><a name="l30060"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5db13468c3e89ef39ca46c712610d96a">30060</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5db13468c3e89ef39ca46c712610d96a">vmsle_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l30061"></a><span class="lineno">30061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30062"></a><span class="lineno">30062</span>&#160;}</div>
<div class="line"><a name="l30063"></a><span class="lineno">30063</span>&#160;__rv32 vmask_t vmsle_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l30064"></a><span class="lineno">30064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30065"></a><span class="lineno">30065</span>&#160;}</div>
<div class="line"><a name="l30066"></a><span class="lineno">30066</span>&#160;__rv32 vmask_t vmsle_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l30067"></a><span class="lineno">30067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30068"></a><span class="lineno">30068</span>&#160;}</div>
<div class="line"><a name="l30069"></a><span class="lineno">30069</span>&#160;__rv32 vmask_t vmsle_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l30070"></a><span class="lineno">30070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30071"></a><span class="lineno">30071</span>&#160;}</div>
<div class="line"><a name="l30072"></a><span class="lineno">30072</span>&#160; </div>
<div class="line"><a name="l30108"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a50cae5d62642db93fec70e44fd181bf3">30108</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a50cae5d62642db93fec70e44fd181bf3">vmsle_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l30109"></a><span class="lineno">30109</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30110"></a><span class="lineno">30110</span>&#160;}</div>
<div class="line"><a name="l30111"></a><span class="lineno">30111</span>&#160;__rv32 vmask_t vmsle_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l30112"></a><span class="lineno">30112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30113"></a><span class="lineno">30113</span>&#160;}</div>
<div class="line"><a name="l30114"></a><span class="lineno">30114</span>&#160;__rv32 vmask_t vmsle_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l30115"></a><span class="lineno">30115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30116"></a><span class="lineno">30116</span>&#160;}</div>
<div class="line"><a name="l30117"></a><span class="lineno">30117</span>&#160;__rv32 vmask_t vmsle_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l30118"></a><span class="lineno">30118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30119"></a><span class="lineno">30119</span>&#160;}</div>
<div class="line"><a name="l30120"></a><span class="lineno">30120</span>&#160; </div>
<div class="line"><a name="l30156"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2fd691b2302f221d26fb482b103fecb1">30156</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a2fd691b2302f221d26fb482b103fecb1">vmsle_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l30157"></a><span class="lineno">30157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30158"></a><span class="lineno">30158</span>&#160;}</div>
<div class="line"><a name="l30159"></a><span class="lineno">30159</span>&#160;__rv32 vmask_t vmsle_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l30160"></a><span class="lineno">30160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30161"></a><span class="lineno">30161</span>&#160;}</div>
<div class="line"><a name="l30162"></a><span class="lineno">30162</span>&#160;__rv32 vmask_t vmsle_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l30163"></a><span class="lineno">30163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30164"></a><span class="lineno">30164</span>&#160;}</div>
<div class="line"><a name="l30165"></a><span class="lineno">30165</span>&#160;__rv32 vmask_t vmsle_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l30166"></a><span class="lineno">30166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30167"></a><span class="lineno">30167</span>&#160;}</div>
<div class="line"><a name="l30168"></a><span class="lineno">30168</span>&#160; </div>
<div class="line"><a name="l30204"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad5adba1603e97a5b03d2488bb5ef0990">30204</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad5adba1603e97a5b03d2488bb5ef0990">vmsle_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l30205"></a><span class="lineno">30205</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30206"></a><span class="lineno">30206</span>&#160;}</div>
<div class="line"><a name="l30207"></a><span class="lineno">30207</span>&#160;__rv32 vmask_t vmsle_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l30208"></a><span class="lineno">30208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30209"></a><span class="lineno">30209</span>&#160;}</div>
<div class="line"><a name="l30210"></a><span class="lineno">30210</span>&#160;__rv32 vmask_t vmsle_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l30211"></a><span class="lineno">30211</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30212"></a><span class="lineno">30212</span>&#160;}</div>
<div class="line"><a name="l30213"></a><span class="lineno">30213</span>&#160;__rv32 vmask_t vmsle_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l30214"></a><span class="lineno">30214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30215"></a><span class="lineno">30215</span>&#160;}</div>
<div class="line"><a name="l30216"></a><span class="lineno">30216</span>&#160; </div>
<div class="line"><a name="l30252"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a24b64941ad403faf92cdc296e31c7488">30252</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a24b64941ad403faf92cdc296e31c7488">vmsle_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l30253"></a><span class="lineno">30253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30254"></a><span class="lineno">30254</span>&#160;}</div>
<div class="line"><a name="l30255"></a><span class="lineno">30255</span>&#160;__rv32 vmask_t vmsle_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l30256"></a><span class="lineno">30256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30257"></a><span class="lineno">30257</span>&#160;}</div>
<div class="line"><a name="l30258"></a><span class="lineno">30258</span>&#160;__rv32 vmask_t vmsle_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l30259"></a><span class="lineno">30259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30260"></a><span class="lineno">30260</span>&#160;}</div>
<div class="line"><a name="l30261"></a><span class="lineno">30261</span>&#160;__rv32 vmask_t vmsle_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l30262"></a><span class="lineno">30262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsle_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30263"></a><span class="lineno">30263</span>&#160;}</div>
<div class="line"><a name="l30264"></a><span class="lineno">30264</span>&#160; </div>
<div class="line"><a name="l30300"></a><span class="lineno">30300</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30301"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a424b6c3c4e0aeb86b77eae21ef5d1409">30301</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30302"></a><span class="lineno">30302</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30303"></a><span class="lineno">30303</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30304"></a><span class="lineno">30304</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30305"></a><span class="lineno">30305</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30306"></a><span class="lineno">30306</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30307"></a><span class="lineno">30307</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30308"></a><span class="lineno">30308</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30309"></a><span class="lineno">30309</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30310"></a><span class="lineno">30310</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30311"></a><span class="lineno">30311</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30312"></a><span class="lineno">30312</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30313"></a><span class="lineno">30313</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30314"></a><span class="lineno">30314</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30315"></a><span class="lineno">30315</span>&#160;<span class="preprocessor">#define vmsle_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30316"></a><span class="lineno">30316</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30317"></a><span class="lineno">30317</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30318"></a><span class="lineno">30318</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30319"></a><span class="lineno">30319</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30320"></a><span class="lineno">30320</span>&#160; </div>
<div class="line"><a name="l30356"></a><span class="lineno">30356</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30357"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a948beb210aa1926b0839d1bd1571af15">30357</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30358"></a><span class="lineno">30358</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30359"></a><span class="lineno">30359</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30360"></a><span class="lineno">30360</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30361"></a><span class="lineno">30361</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30362"></a><span class="lineno">30362</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30363"></a><span class="lineno">30363</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30364"></a><span class="lineno">30364</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30365"></a><span class="lineno">30365</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30366"></a><span class="lineno">30366</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30367"></a><span class="lineno">30367</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30368"></a><span class="lineno">30368</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30369"></a><span class="lineno">30369</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30370"></a><span class="lineno">30370</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30371"></a><span class="lineno">30371</span>&#160;<span class="preprocessor">#define vmsle_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30372"></a><span class="lineno">30372</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30373"></a><span class="lineno">30373</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30374"></a><span class="lineno">30374</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30375"></a><span class="lineno">30375</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30376"></a><span class="lineno">30376</span>&#160; </div>
<div class="line"><a name="l30412"></a><span class="lineno">30412</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30413"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aba2dd6c21b517f231eecdb6307d9b43b">30413</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30414"></a><span class="lineno">30414</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30415"></a><span class="lineno">30415</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30416"></a><span class="lineno">30416</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30417"></a><span class="lineno">30417</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30418"></a><span class="lineno">30418</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30419"></a><span class="lineno">30419</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30420"></a><span class="lineno">30420</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30421"></a><span class="lineno">30421</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30422"></a><span class="lineno">30422</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30423"></a><span class="lineno">30423</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30424"></a><span class="lineno">30424</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30425"></a><span class="lineno">30425</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30426"></a><span class="lineno">30426</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30427"></a><span class="lineno">30427</span>&#160;<span class="preprocessor">#define vmsle_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30428"></a><span class="lineno">30428</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30429"></a><span class="lineno">30429</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsle_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30430"></a><span class="lineno">30430</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30431"></a><span class="lineno">30431</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30432"></a><span class="lineno">30432</span>&#160; </div>
<div class="line"><a name="l30468"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6f54a0dfc3294989241c4321dda84223">30468</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6f54a0dfc3294989241c4321dda84223">vmsgtu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l30469"></a><span class="lineno">30469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30470"></a><span class="lineno">30470</span>&#160;}</div>
<div class="line"><a name="l30471"></a><span class="lineno">30471</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l30472"></a><span class="lineno">30472</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30473"></a><span class="lineno">30473</span>&#160;}</div>
<div class="line"><a name="l30474"></a><span class="lineno">30474</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l30475"></a><span class="lineno">30475</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30476"></a><span class="lineno">30476</span>&#160;}</div>
<div class="line"><a name="l30477"></a><span class="lineno">30477</span>&#160;__rv32 vmask_t vmsgtu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l30478"></a><span class="lineno">30478</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30479"></a><span class="lineno">30479</span>&#160;}</div>
<div class="line"><a name="l30480"></a><span class="lineno">30480</span>&#160; </div>
<div class="line"><a name="l30516"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5c6f5534e1e7200e624b52f744a7c618">30516</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5c6f5534e1e7200e624b52f744a7c618">vmsgtu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l30517"></a><span class="lineno">30517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30518"></a><span class="lineno">30518</span>&#160;}</div>
<div class="line"><a name="l30519"></a><span class="lineno">30519</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l30520"></a><span class="lineno">30520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30521"></a><span class="lineno">30521</span>&#160;}</div>
<div class="line"><a name="l30522"></a><span class="lineno">30522</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l30523"></a><span class="lineno">30523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30524"></a><span class="lineno">30524</span>&#160;}</div>
<div class="line"><a name="l30525"></a><span class="lineno">30525</span>&#160;__rv32 vmask_t vmsgtu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l30526"></a><span class="lineno">30526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30527"></a><span class="lineno">30527</span>&#160;}</div>
<div class="line"><a name="l30528"></a><span class="lineno">30528</span>&#160; </div>
<div class="line"><a name="l30564"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7a36e3254f917fe197e7ea4039a5c6a1">30564</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7a36e3254f917fe197e7ea4039a5c6a1">vmsgtu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l30565"></a><span class="lineno">30565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30566"></a><span class="lineno">30566</span>&#160;}</div>
<div class="line"><a name="l30567"></a><span class="lineno">30567</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l30568"></a><span class="lineno">30568</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30569"></a><span class="lineno">30569</span>&#160;}</div>
<div class="line"><a name="l30570"></a><span class="lineno">30570</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l30571"></a><span class="lineno">30571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30572"></a><span class="lineno">30572</span>&#160;}</div>
<div class="line"><a name="l30573"></a><span class="lineno">30573</span>&#160;__rv32 vmask_t vmsgtu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l30574"></a><span class="lineno">30574</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgtu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30575"></a><span class="lineno">30575</span>&#160;}</div>
<div class="line"><a name="l30576"></a><span class="lineno">30576</span>&#160; </div>
<div class="line"><a name="l30612"></a><span class="lineno">30612</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30613"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a542f646e3fe4492d3434df68b4e4efed">30613</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30614"></a><span class="lineno">30614</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30615"></a><span class="lineno">30615</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30616"></a><span class="lineno">30616</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30617"></a><span class="lineno">30617</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30618"></a><span class="lineno">30618</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30619"></a><span class="lineno">30619</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30620"></a><span class="lineno">30620</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30621"></a><span class="lineno">30621</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30622"></a><span class="lineno">30622</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30623"></a><span class="lineno">30623</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30624"></a><span class="lineno">30624</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30625"></a><span class="lineno">30625</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30626"></a><span class="lineno">30626</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30627"></a><span class="lineno">30627</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30628"></a><span class="lineno">30628</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30629"></a><span class="lineno">30629</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30630"></a><span class="lineno">30630</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30631"></a><span class="lineno">30631</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30632"></a><span class="lineno">30632</span>&#160; </div>
<div class="line"><a name="l30668"></a><span class="lineno">30668</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30669"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad810369e082f1253dc594ef0a6a84717">30669</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30670"></a><span class="lineno">30670</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30671"></a><span class="lineno">30671</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30672"></a><span class="lineno">30672</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30673"></a><span class="lineno">30673</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30674"></a><span class="lineno">30674</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30675"></a><span class="lineno">30675</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30676"></a><span class="lineno">30676</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30677"></a><span class="lineno">30677</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30678"></a><span class="lineno">30678</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30679"></a><span class="lineno">30679</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30680"></a><span class="lineno">30680</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30681"></a><span class="lineno">30681</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30682"></a><span class="lineno">30682</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30683"></a><span class="lineno">30683</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30684"></a><span class="lineno">30684</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30685"></a><span class="lineno">30685</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30686"></a><span class="lineno">30686</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30687"></a><span class="lineno">30687</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30688"></a><span class="lineno">30688</span>&#160; </div>
<div class="line"><a name="l30724"></a><span class="lineno">30724</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30725"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0079bbc84d30a7fa3bb8ef9666816389">30725</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30726"></a><span class="lineno">30726</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30727"></a><span class="lineno">30727</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30728"></a><span class="lineno">30728</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30729"></a><span class="lineno">30729</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30730"></a><span class="lineno">30730</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30731"></a><span class="lineno">30731</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30732"></a><span class="lineno">30732</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30733"></a><span class="lineno">30733</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30734"></a><span class="lineno">30734</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30735"></a><span class="lineno">30735</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30736"></a><span class="lineno">30736</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30737"></a><span class="lineno">30737</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30738"></a><span class="lineno">30738</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30739"></a><span class="lineno">30739</span>&#160;<span class="preprocessor">#define vmsgtu_vi_u32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30740"></a><span class="lineno">30740</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30741"></a><span class="lineno">30741</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgtu_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30742"></a><span class="lineno">30742</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30743"></a><span class="lineno">30743</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30744"></a><span class="lineno">30744</span>&#160; </div>
<div class="line"><a name="l30780"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a809e1ee7896acf45b448c8619f515278">30780</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a809e1ee7896acf45b448c8619f515278">vmsgt_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l30781"></a><span class="lineno">30781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30782"></a><span class="lineno">30782</span>&#160;}</div>
<div class="line"><a name="l30783"></a><span class="lineno">30783</span>&#160;__rv32 vmask_t vmsgt_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l30784"></a><span class="lineno">30784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30785"></a><span class="lineno">30785</span>&#160;}</div>
<div class="line"><a name="l30786"></a><span class="lineno">30786</span>&#160;__rv32 vmask_t vmsgt_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l30787"></a><span class="lineno">30787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30788"></a><span class="lineno">30788</span>&#160;}</div>
<div class="line"><a name="l30789"></a><span class="lineno">30789</span>&#160;__rv32 vmask_t vmsgt_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l30790"></a><span class="lineno">30790</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30791"></a><span class="lineno">30791</span>&#160;}</div>
<div class="line"><a name="l30792"></a><span class="lineno">30792</span>&#160; </div>
<div class="line"><a name="l30828"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a511487982bdf020e736fa04473c58922">30828</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a511487982bdf020e736fa04473c58922">vmsgt_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l30829"></a><span class="lineno">30829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30830"></a><span class="lineno">30830</span>&#160;}</div>
<div class="line"><a name="l30831"></a><span class="lineno">30831</span>&#160;__rv32 vmask_t vmsgt_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l30832"></a><span class="lineno">30832</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30833"></a><span class="lineno">30833</span>&#160;}</div>
<div class="line"><a name="l30834"></a><span class="lineno">30834</span>&#160;__rv32 vmask_t vmsgt_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l30835"></a><span class="lineno">30835</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30836"></a><span class="lineno">30836</span>&#160;}</div>
<div class="line"><a name="l30837"></a><span class="lineno">30837</span>&#160;__rv32 vmask_t vmsgt_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l30838"></a><span class="lineno">30838</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30839"></a><span class="lineno">30839</span>&#160;}</div>
<div class="line"><a name="l30840"></a><span class="lineno">30840</span>&#160; </div>
<div class="line"><a name="l30876"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a23a867074ab2514b90aab860792d8975">30876</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a23a867074ab2514b90aab860792d8975">vmsgt_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l30877"></a><span class="lineno">30877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l30878"></a><span class="lineno">30878</span>&#160;}</div>
<div class="line"><a name="l30879"></a><span class="lineno">30879</span>&#160;__rv32 vmask_t vmsgt_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l30880"></a><span class="lineno">30880</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l30881"></a><span class="lineno">30881</span>&#160;}</div>
<div class="line"><a name="l30882"></a><span class="lineno">30882</span>&#160;__rv32 vmask_t vmsgt_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l30883"></a><span class="lineno">30883</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l30884"></a><span class="lineno">30884</span>&#160;}</div>
<div class="line"><a name="l30885"></a><span class="lineno">30885</span>&#160;__rv32 vmask_t vmsgt_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l30886"></a><span class="lineno">30886</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsgt_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l30887"></a><span class="lineno">30887</span>&#160;}</div>
<div class="line"><a name="l30888"></a><span class="lineno">30888</span>&#160; </div>
<div class="line"><a name="l30924"></a><span class="lineno">30924</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30925"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8592fe5cf4556b04fddafd3c82e4fe3b">30925</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30926"></a><span class="lineno">30926</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30927"></a><span class="lineno">30927</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30928"></a><span class="lineno">30928</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30929"></a><span class="lineno">30929</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30930"></a><span class="lineno">30930</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30931"></a><span class="lineno">30931</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30932"></a><span class="lineno">30932</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30933"></a><span class="lineno">30933</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30934"></a><span class="lineno">30934</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30935"></a><span class="lineno">30935</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30936"></a><span class="lineno">30936</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30937"></a><span class="lineno">30937</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30938"></a><span class="lineno">30938</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30939"></a><span class="lineno">30939</span>&#160;<span class="preprocessor">#define vmsgt_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30940"></a><span class="lineno">30940</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30941"></a><span class="lineno">30941</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30942"></a><span class="lineno">30942</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30943"></a><span class="lineno">30943</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30944"></a><span class="lineno">30944</span>&#160; </div>
<div class="line"><a name="l30980"></a><span class="lineno">30980</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30981"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acf06b66627b335d182928c9f415f2425">30981</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30982"></a><span class="lineno">30982</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30983"></a><span class="lineno">30983</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30984"></a><span class="lineno">30984</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30985"></a><span class="lineno">30985</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30986"></a><span class="lineno">30986</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30987"></a><span class="lineno">30987</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30988"></a><span class="lineno">30988</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30989"></a><span class="lineno">30989</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30990"></a><span class="lineno">30990</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30991"></a><span class="lineno">30991</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30992"></a><span class="lineno">30992</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30993"></a><span class="lineno">30993</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30994"></a><span class="lineno">30994</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l30995"></a><span class="lineno">30995</span>&#160;<span class="preprocessor">#define vmsgt_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l30996"></a><span class="lineno">30996</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l30997"></a><span class="lineno">30997</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l30998"></a><span class="lineno">30998</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l30999"></a><span class="lineno">30999</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l31000"></a><span class="lineno">31000</span>&#160; </div>
<div class="line"><a name="l31036"></a><span class="lineno">31036</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l31037"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5d2aebfcdbfef36f5fd9401b50f462f8">31037</a></span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l31038"></a><span class="lineno">31038</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l31039"></a><span class="lineno">31039</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l31040"></a><span class="lineno">31040</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l31041"></a><span class="lineno">31041</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l31042"></a><span class="lineno">31042</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l31043"></a><span class="lineno">31043</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l31044"></a><span class="lineno">31044</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l31045"></a><span class="lineno">31045</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l31046"></a><span class="lineno">31046</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l31047"></a><span class="lineno">31047</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l31048"></a><span class="lineno">31048</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l31049"></a><span class="lineno">31049</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l31050"></a><span class="lineno">31050</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l31051"></a><span class="lineno">31051</span>&#160;<span class="preprocessor">#define vmsgt_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l31052"></a><span class="lineno">31052</span>&#160;<span class="preprocessor">        vmask_t __ret;\</span></div>
<div class="line"><a name="l31053"></a><span class="lineno">31053</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vmsgt_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l31054"></a><span class="lineno">31054</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l31055"></a><span class="lineno">31055</span>&#160;<span class="preprocessor">        })          </span></div>
<div class="line"><a name="l31056"></a><span class="lineno">31056</span>&#160; </div>
<div class="line"><a name="l31057"></a><span class="lineno">31057</span>&#160;<span class="comment">/**********Vector Integer Min/Max Functions************/</span></div>
<div class="line"><a name="l31089"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af01f81f1db67f0500433361db61f3e12">31089</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af01f81f1db67f0500433361db61f3e12">vminu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l31090"></a><span class="lineno">31090</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l31091"></a><span class="lineno">31091</span>&#160;}</div>
<div class="line"><a name="l31092"></a><span class="lineno">31092</span>&#160;__rv32 vuint8m2_t vminu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l31093"></a><span class="lineno">31093</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l31094"></a><span class="lineno">31094</span>&#160;}</div>
<div class="line"><a name="l31095"></a><span class="lineno">31095</span>&#160;__rv32 vuint8m4_t vminu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l31096"></a><span class="lineno">31096</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l31097"></a><span class="lineno">31097</span>&#160;}</div>
<div class="line"><a name="l31098"></a><span class="lineno">31098</span>&#160;__rv32 vuint8m8_t vminu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l31099"></a><span class="lineno">31099</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l31100"></a><span class="lineno">31100</span>&#160;}</div>
<div class="line"><a name="l31101"></a><span class="lineno">31101</span>&#160; </div>
<div class="line"><a name="l31133"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a43674a90d6ee3da42ec8fb272c7ed90b">31133</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a43674a90d6ee3da42ec8fb272c7ed90b">vminu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l31134"></a><span class="lineno">31134</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l31135"></a><span class="lineno">31135</span>&#160;}</div>
<div class="line"><a name="l31136"></a><span class="lineno">31136</span>&#160;__rv32 vuint16m2_t vminu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l31137"></a><span class="lineno">31137</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l31138"></a><span class="lineno">31138</span>&#160;}</div>
<div class="line"><a name="l31139"></a><span class="lineno">31139</span>&#160;__rv32 vuint16m4_t vminu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l31140"></a><span class="lineno">31140</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l31141"></a><span class="lineno">31141</span>&#160;}</div>
<div class="line"><a name="l31142"></a><span class="lineno">31142</span>&#160;__rv32 vuint16m8_t vminu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l31143"></a><span class="lineno">31143</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l31144"></a><span class="lineno">31144</span>&#160;}</div>
<div class="line"><a name="l31145"></a><span class="lineno">31145</span>&#160; </div>
<div class="line"><a name="l31177"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2c9807ccfcc08378d885a9ea1211d979">31177</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a2c9807ccfcc08378d885a9ea1211d979">vminu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l31178"></a><span class="lineno">31178</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l31179"></a><span class="lineno">31179</span>&#160;}</div>
<div class="line"><a name="l31180"></a><span class="lineno">31180</span>&#160;__rv32 vuint32m2_t vminu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l31181"></a><span class="lineno">31181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l31182"></a><span class="lineno">31182</span>&#160;}</div>
<div class="line"><a name="l31183"></a><span class="lineno">31183</span>&#160;__rv32 vuint32m4_t vminu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l31184"></a><span class="lineno">31184</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l31185"></a><span class="lineno">31185</span>&#160;}</div>
<div class="line"><a name="l31186"></a><span class="lineno">31186</span>&#160;__rv32 vuint32m8_t vminu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l31187"></a><span class="lineno">31187</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l31188"></a><span class="lineno">31188</span>&#160;}</div>
<div class="line"><a name="l31189"></a><span class="lineno">31189</span>&#160; </div>
<div class="line"><a name="l31221"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a687c09ed54eddb9e85ac485214e43036">31221</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a687c09ed54eddb9e85ac485214e43036">vminu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l31222"></a><span class="lineno">31222</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l31223"></a><span class="lineno">31223</span>&#160;}</div>
<div class="line"><a name="l31224"></a><span class="lineno">31224</span>&#160;__rv32 vuint8m2_t vminu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l31225"></a><span class="lineno">31225</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l31226"></a><span class="lineno">31226</span>&#160;}</div>
<div class="line"><a name="l31227"></a><span class="lineno">31227</span>&#160;__rv32 vuint8m4_t vminu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l31228"></a><span class="lineno">31228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l31229"></a><span class="lineno">31229</span>&#160;}</div>
<div class="line"><a name="l31230"></a><span class="lineno">31230</span>&#160;__rv32 vuint8m8_t vminu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l31231"></a><span class="lineno">31231</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l31232"></a><span class="lineno">31232</span>&#160;}</div>
<div class="line"><a name="l31233"></a><span class="lineno">31233</span>&#160; </div>
<div class="line"><a name="l31265"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a87881ddf2345824f19689de108fc72bd">31265</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a87881ddf2345824f19689de108fc72bd">vminu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l31266"></a><span class="lineno">31266</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l31267"></a><span class="lineno">31267</span>&#160;} </div>
<div class="line"><a name="l31268"></a><span class="lineno">31268</span>&#160;__rv32 vuint16m2_t vminu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l31269"></a><span class="lineno">31269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l31270"></a><span class="lineno">31270</span>&#160;} </div>
<div class="line"><a name="l31271"></a><span class="lineno">31271</span>&#160;__rv32 vuint16m4_t vminu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l31272"></a><span class="lineno">31272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l31273"></a><span class="lineno">31273</span>&#160;} </div>
<div class="line"><a name="l31274"></a><span class="lineno">31274</span>&#160;__rv32 vuint16m8_t vminu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l31275"></a><span class="lineno">31275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l31276"></a><span class="lineno">31276</span>&#160;} </div>
<div class="line"><a name="l31277"></a><span class="lineno">31277</span>&#160; </div>
<div class="line"><a name="l31309"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5e29be7c45335ceb90a79dc6beaf9778">31309</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a5e29be7c45335ceb90a79dc6beaf9778">vminu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l31310"></a><span class="lineno">31310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l31311"></a><span class="lineno">31311</span>&#160;}</div>
<div class="line"><a name="l31312"></a><span class="lineno">31312</span>&#160;__rv32 vuint32m2_t vminu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l31313"></a><span class="lineno">31313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l31314"></a><span class="lineno">31314</span>&#160;}</div>
<div class="line"><a name="l31315"></a><span class="lineno">31315</span>&#160;__rv32 vuint32m4_t vminu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l31316"></a><span class="lineno">31316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l31317"></a><span class="lineno">31317</span>&#160;}</div>
<div class="line"><a name="l31318"></a><span class="lineno">31318</span>&#160;__rv32 vuint32m8_t vminu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l31319"></a><span class="lineno">31319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l31320"></a><span class="lineno">31320</span>&#160;}</div>
<div class="line"><a name="l31321"></a><span class="lineno">31321</span>&#160; </div>
<div class="line"><a name="l31353"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a11afb892ebcff0c0990d0ee5a94eaf2e">31353</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a11afb892ebcff0c0990d0ee5a94eaf2e">vmin_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l31354"></a><span class="lineno">31354</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l31355"></a><span class="lineno">31355</span>&#160;}</div>
<div class="line"><a name="l31356"></a><span class="lineno">31356</span>&#160;__rv32 vint8m2_t vmin_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l31357"></a><span class="lineno">31357</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l31358"></a><span class="lineno">31358</span>&#160;}</div>
<div class="line"><a name="l31359"></a><span class="lineno">31359</span>&#160;__rv32 vint8m4_t vmin_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l31360"></a><span class="lineno">31360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l31361"></a><span class="lineno">31361</span>&#160;}</div>
<div class="line"><a name="l31362"></a><span class="lineno">31362</span>&#160;__rv32 vint8m8_t vmin_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l31363"></a><span class="lineno">31363</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l31364"></a><span class="lineno">31364</span>&#160;}</div>
<div class="line"><a name="l31365"></a><span class="lineno">31365</span>&#160; </div>
<div class="line"><a name="l31397"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac45c833ae33953a9391cfb8205fdb19c">31397</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ac45c833ae33953a9391cfb8205fdb19c">vmin_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l31398"></a><span class="lineno">31398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l31399"></a><span class="lineno">31399</span>&#160;}</div>
<div class="line"><a name="l31400"></a><span class="lineno">31400</span>&#160;__rv32 vint16m2_t vmin_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l31401"></a><span class="lineno">31401</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l31402"></a><span class="lineno">31402</span>&#160;}</div>
<div class="line"><a name="l31403"></a><span class="lineno">31403</span>&#160;__rv32 vint16m4_t vmin_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l31404"></a><span class="lineno">31404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l31405"></a><span class="lineno">31405</span>&#160;}</div>
<div class="line"><a name="l31406"></a><span class="lineno">31406</span>&#160;__rv32 vint16m8_t vmin_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l31407"></a><span class="lineno">31407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l31408"></a><span class="lineno">31408</span>&#160;}</div>
<div class="line"><a name="l31409"></a><span class="lineno">31409</span>&#160; </div>
<div class="line"><a name="l31441"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a834f61afab1a3177e299f79113d24687">31441</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a834f61afab1a3177e299f79113d24687">vmin_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l31442"></a><span class="lineno">31442</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l31443"></a><span class="lineno">31443</span>&#160;}</div>
<div class="line"><a name="l31444"></a><span class="lineno">31444</span>&#160;__rv32 vint32m2_t vmin_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l31445"></a><span class="lineno">31445</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l31446"></a><span class="lineno">31446</span>&#160;}</div>
<div class="line"><a name="l31447"></a><span class="lineno">31447</span>&#160;__rv32 vint32m4_t vmin_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l31448"></a><span class="lineno">31448</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l31449"></a><span class="lineno">31449</span>&#160;}</div>
<div class="line"><a name="l31450"></a><span class="lineno">31450</span>&#160;__rv32 vint32m8_t vmin_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l31451"></a><span class="lineno">31451</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l31452"></a><span class="lineno">31452</span>&#160;}</div>
<div class="line"><a name="l31453"></a><span class="lineno">31453</span>&#160; </div>
<div class="line"><a name="l31485"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa5e05628649c7a9b8091d18af66cd6b3">31485</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aa5e05628649c7a9b8091d18af66cd6b3">vmin_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l31486"></a><span class="lineno">31486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l31487"></a><span class="lineno">31487</span>&#160;}</div>
<div class="line"><a name="l31488"></a><span class="lineno">31488</span>&#160;__rv32 vint8m2_t vmin_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l31489"></a><span class="lineno">31489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l31490"></a><span class="lineno">31490</span>&#160;}</div>
<div class="line"><a name="l31491"></a><span class="lineno">31491</span>&#160;__rv32 vint8m4_t vmin_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l31492"></a><span class="lineno">31492</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l31493"></a><span class="lineno">31493</span>&#160;}</div>
<div class="line"><a name="l31494"></a><span class="lineno">31494</span>&#160;__rv32 vint8m8_t vmin_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l31495"></a><span class="lineno">31495</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l31496"></a><span class="lineno">31496</span>&#160;}</div>
<div class="line"><a name="l31497"></a><span class="lineno">31497</span>&#160; </div>
<div class="line"><a name="l31529"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a350d0ba604652e9dd1a3803bb9fc9cdd">31529</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a350d0ba604652e9dd1a3803bb9fc9cdd">vmin_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l31530"></a><span class="lineno">31530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l31531"></a><span class="lineno">31531</span>&#160;}</div>
<div class="line"><a name="l31532"></a><span class="lineno">31532</span>&#160;__rv32 vint16m2_t vmin_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l31533"></a><span class="lineno">31533</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l31534"></a><span class="lineno">31534</span>&#160;}</div>
<div class="line"><a name="l31535"></a><span class="lineno">31535</span>&#160;__rv32 vint16m4_t vmin_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l31536"></a><span class="lineno">31536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l31537"></a><span class="lineno">31537</span>&#160;}</div>
<div class="line"><a name="l31538"></a><span class="lineno">31538</span>&#160;__rv32 vint16m8_t vmin_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l31539"></a><span class="lineno">31539</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l31540"></a><span class="lineno">31540</span>&#160;}</div>
<div class="line"><a name="l31541"></a><span class="lineno">31541</span>&#160; </div>
<div class="line"><a name="l31573"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac068f2855ba5a219ce04c28a7e44e85">31573</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aac068f2855ba5a219ce04c28a7e44e85">vmin_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l31574"></a><span class="lineno">31574</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l31575"></a><span class="lineno">31575</span>&#160;}</div>
<div class="line"><a name="l31576"></a><span class="lineno">31576</span>&#160;__rv32 vint32m2_t vmin_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l31577"></a><span class="lineno">31577</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l31578"></a><span class="lineno">31578</span>&#160;}</div>
<div class="line"><a name="l31579"></a><span class="lineno">31579</span>&#160;__rv32 vint32m4_t vmin_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l31580"></a><span class="lineno">31580</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l31581"></a><span class="lineno">31581</span>&#160;}</div>
<div class="line"><a name="l31582"></a><span class="lineno">31582</span>&#160;__rv32 vint32m8_t vmin_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l31583"></a><span class="lineno">31583</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l31584"></a><span class="lineno">31584</span>&#160;}</div>
<div class="line"><a name="l31585"></a><span class="lineno">31585</span>&#160; </div>
<div class="line"><a name="l31617"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a680ce25cf1837a77d7e341d11ea80505">31617</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a680ce25cf1837a77d7e341d11ea80505">vmaxu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l31618"></a><span class="lineno">31618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l31619"></a><span class="lineno">31619</span>&#160;}</div>
<div class="line"><a name="l31620"></a><span class="lineno">31620</span>&#160;__rv32 vuint8m2_t vmaxu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l31621"></a><span class="lineno">31621</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l31622"></a><span class="lineno">31622</span>&#160;}</div>
<div class="line"><a name="l31623"></a><span class="lineno">31623</span>&#160;__rv32 vuint8m4_t vmaxu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l31624"></a><span class="lineno">31624</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l31625"></a><span class="lineno">31625</span>&#160;}</div>
<div class="line"><a name="l31626"></a><span class="lineno">31626</span>&#160;__rv32 vuint8m8_t vmaxu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l31627"></a><span class="lineno">31627</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l31628"></a><span class="lineno">31628</span>&#160;}</div>
<div class="line"><a name="l31629"></a><span class="lineno">31629</span>&#160; </div>
<div class="line"><a name="l31661"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a357e4e696953dab8a1e85e64cd5a94f7">31661</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a357e4e696953dab8a1e85e64cd5a94f7">vmaxu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l31662"></a><span class="lineno">31662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l31663"></a><span class="lineno">31663</span>&#160;}</div>
<div class="line"><a name="l31664"></a><span class="lineno">31664</span>&#160;__rv32 vuint16m2_t vmaxu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l31665"></a><span class="lineno">31665</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l31666"></a><span class="lineno">31666</span>&#160;}</div>
<div class="line"><a name="l31667"></a><span class="lineno">31667</span>&#160;__rv32 vuint16m4_t vmaxu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l31668"></a><span class="lineno">31668</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l31669"></a><span class="lineno">31669</span>&#160;}</div>
<div class="line"><a name="l31670"></a><span class="lineno">31670</span>&#160;__rv32 vuint16m8_t vmaxu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l31671"></a><span class="lineno">31671</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l31672"></a><span class="lineno">31672</span>&#160;}</div>
<div class="line"><a name="l31673"></a><span class="lineno">31673</span>&#160; </div>
<div class="line"><a name="l31705"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a889903012ed119796a14332be7d92e5a">31705</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a889903012ed119796a14332be7d92e5a">vmaxu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l31706"></a><span class="lineno">31706</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l31707"></a><span class="lineno">31707</span>&#160;}</div>
<div class="line"><a name="l31708"></a><span class="lineno">31708</span>&#160;__rv32 vuint32m2_t vmaxu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l31709"></a><span class="lineno">31709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l31710"></a><span class="lineno">31710</span>&#160;}</div>
<div class="line"><a name="l31711"></a><span class="lineno">31711</span>&#160;__rv32 vuint32m4_t vmaxu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l31712"></a><span class="lineno">31712</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l31713"></a><span class="lineno">31713</span>&#160;}</div>
<div class="line"><a name="l31714"></a><span class="lineno">31714</span>&#160;__rv32 vuint32m8_t vmaxu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l31715"></a><span class="lineno">31715</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l31716"></a><span class="lineno">31716</span>&#160;}</div>
<div class="line"><a name="l31717"></a><span class="lineno">31717</span>&#160; </div>
<div class="line"><a name="l31749"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeeda3ff443d39b48d964b35f3ab477b0">31749</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aeeda3ff443d39b48d964b35f3ab477b0">vmaxu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l31750"></a><span class="lineno">31750</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l31751"></a><span class="lineno">31751</span>&#160;}</div>
<div class="line"><a name="l31752"></a><span class="lineno">31752</span>&#160;__rv32 vuint8m2_t vmaxu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l31753"></a><span class="lineno">31753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l31754"></a><span class="lineno">31754</span>&#160;}</div>
<div class="line"><a name="l31755"></a><span class="lineno">31755</span>&#160;__rv32 vuint8m4_t vmaxu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l31756"></a><span class="lineno">31756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l31757"></a><span class="lineno">31757</span>&#160;}</div>
<div class="line"><a name="l31758"></a><span class="lineno">31758</span>&#160;__rv32 vuint8m8_t vmaxu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l31759"></a><span class="lineno">31759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l31760"></a><span class="lineno">31760</span>&#160;}</div>
<div class="line"><a name="l31761"></a><span class="lineno">31761</span>&#160; </div>
<div class="line"><a name="l31793"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac42eba18e9c9a6e0b820cd683713c67">31793</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aac42eba18e9c9a6e0b820cd683713c67">vmaxu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l31794"></a><span class="lineno">31794</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l31795"></a><span class="lineno">31795</span>&#160;}</div>
<div class="line"><a name="l31796"></a><span class="lineno">31796</span>&#160;__rv32 vuint16m2_t vmaxu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l31797"></a><span class="lineno">31797</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l31798"></a><span class="lineno">31798</span>&#160;}</div>
<div class="line"><a name="l31799"></a><span class="lineno">31799</span>&#160;__rv32 vuint16m4_t vmaxu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l31800"></a><span class="lineno">31800</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l31801"></a><span class="lineno">31801</span>&#160;}</div>
<div class="line"><a name="l31802"></a><span class="lineno">31802</span>&#160;__rv32 vuint16m8_t vmaxu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l31803"></a><span class="lineno">31803</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l31804"></a><span class="lineno">31804</span>&#160;}</div>
<div class="line"><a name="l31805"></a><span class="lineno">31805</span>&#160; </div>
<div class="line"><a name="l31837"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3046e3ef8f65d0e86e753d0b3dd3b72b">31837</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3046e3ef8f65d0e86e753d0b3dd3b72b">vmaxu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l31838"></a><span class="lineno">31838</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l31839"></a><span class="lineno">31839</span>&#160;}</div>
<div class="line"><a name="l31840"></a><span class="lineno">31840</span>&#160;__rv32 vuint32m2_t vmaxu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l31841"></a><span class="lineno">31841</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l31842"></a><span class="lineno">31842</span>&#160;}</div>
<div class="line"><a name="l31843"></a><span class="lineno">31843</span>&#160;__rv32 vuint32m4_t vmaxu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l31844"></a><span class="lineno">31844</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l31845"></a><span class="lineno">31845</span>&#160;}</div>
<div class="line"><a name="l31846"></a><span class="lineno">31846</span>&#160;__rv32 vuint32m8_t vmaxu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l31847"></a><span class="lineno">31847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l31848"></a><span class="lineno">31848</span>&#160;}</div>
<div class="line"><a name="l31849"></a><span class="lineno">31849</span>&#160; </div>
<div class="line"><a name="l31881"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a67d754bdf03e2f203ec2af96fcfff38a">31881</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a67d754bdf03e2f203ec2af96fcfff38a">vmax_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l31882"></a><span class="lineno">31882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l31883"></a><span class="lineno">31883</span>&#160;}</div>
<div class="line"><a name="l31884"></a><span class="lineno">31884</span>&#160;__rv32 vint8m2_t vmax_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l31885"></a><span class="lineno">31885</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l31886"></a><span class="lineno">31886</span>&#160;}</div>
<div class="line"><a name="l31887"></a><span class="lineno">31887</span>&#160;__rv32 vint8m4_t vmax_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l31888"></a><span class="lineno">31888</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l31889"></a><span class="lineno">31889</span>&#160;}</div>
<div class="line"><a name="l31890"></a><span class="lineno">31890</span>&#160;__rv32 vint8m8_t vmax_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l31891"></a><span class="lineno">31891</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l31892"></a><span class="lineno">31892</span>&#160;}</div>
<div class="line"><a name="l31893"></a><span class="lineno">31893</span>&#160; </div>
<div class="line"><a name="l31925"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acbc76d771b2a5dc52a9474ab5e9b5eba">31925</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#acbc76d771b2a5dc52a9474ab5e9b5eba">vmax_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l31926"></a><span class="lineno">31926</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l31927"></a><span class="lineno">31927</span>&#160;}</div>
<div class="line"><a name="l31928"></a><span class="lineno">31928</span>&#160;__rv32 vint16m2_t vmax_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l31929"></a><span class="lineno">31929</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l31930"></a><span class="lineno">31930</span>&#160;}</div>
<div class="line"><a name="l31931"></a><span class="lineno">31931</span>&#160;__rv32 vint16m4_t vmax_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l31932"></a><span class="lineno">31932</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l31933"></a><span class="lineno">31933</span>&#160;}</div>
<div class="line"><a name="l31934"></a><span class="lineno">31934</span>&#160;__rv32 vint16m8_t vmax_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l31935"></a><span class="lineno">31935</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l31936"></a><span class="lineno">31936</span>&#160;}</div>
<div class="line"><a name="l31937"></a><span class="lineno">31937</span>&#160; </div>
<div class="line"><a name="l31969"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a34967bcf1d52b19f24d25373c5fc0439">31969</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a34967bcf1d52b19f24d25373c5fc0439">vmax_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l31970"></a><span class="lineno">31970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l31971"></a><span class="lineno">31971</span>&#160;}</div>
<div class="line"><a name="l31972"></a><span class="lineno">31972</span>&#160;__rv32 vint32m2_t vmax_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l31973"></a><span class="lineno">31973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l31974"></a><span class="lineno">31974</span>&#160;}</div>
<div class="line"><a name="l31975"></a><span class="lineno">31975</span>&#160;__rv32 vint32m4_t vmax_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l31976"></a><span class="lineno">31976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l31977"></a><span class="lineno">31977</span>&#160;}</div>
<div class="line"><a name="l31978"></a><span class="lineno">31978</span>&#160;__rv32 vint32m8_t vmax_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l31979"></a><span class="lineno">31979</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l31980"></a><span class="lineno">31980</span>&#160;}</div>
<div class="line"><a name="l31981"></a><span class="lineno">31981</span>&#160; </div>
<div class="line"><a name="l32013"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9a63ca0b94f977624432779304c8e03a">32013</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9a63ca0b94f977624432779304c8e03a">vmax_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l32014"></a><span class="lineno">32014</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l32015"></a><span class="lineno">32015</span>&#160;}</div>
<div class="line"><a name="l32016"></a><span class="lineno">32016</span>&#160;__rv32 vint8m2_t vmax_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l32017"></a><span class="lineno">32017</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l32018"></a><span class="lineno">32018</span>&#160;}</div>
<div class="line"><a name="l32019"></a><span class="lineno">32019</span>&#160;__rv32 vint8m4_t vmax_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l32020"></a><span class="lineno">32020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l32021"></a><span class="lineno">32021</span>&#160;}</div>
<div class="line"><a name="l32022"></a><span class="lineno">32022</span>&#160;__rv32 vint8m8_t vmax_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l32023"></a><span class="lineno">32023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l32024"></a><span class="lineno">32024</span>&#160;}</div>
<div class="line"><a name="l32025"></a><span class="lineno">32025</span>&#160; </div>
<div class="line"><a name="l32057"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf04386c8c7ba7ea36f00d39d84429d1">32057</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aaf04386c8c7ba7ea36f00d39d84429d1">vmax_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l32058"></a><span class="lineno">32058</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l32059"></a><span class="lineno">32059</span>&#160;}</div>
<div class="line"><a name="l32060"></a><span class="lineno">32060</span>&#160;__rv32 vint16m2_t vmax_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l32061"></a><span class="lineno">32061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l32062"></a><span class="lineno">32062</span>&#160;}</div>
<div class="line"><a name="l32063"></a><span class="lineno">32063</span>&#160;__rv32 vint16m4_t vmax_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l32064"></a><span class="lineno">32064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l32065"></a><span class="lineno">32065</span>&#160;}</div>
<div class="line"><a name="l32066"></a><span class="lineno">32066</span>&#160;__rv32 vint16m8_t vmax_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l32067"></a><span class="lineno">32067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l32068"></a><span class="lineno">32068</span>&#160;}</div>
<div class="line"><a name="l32069"></a><span class="lineno">32069</span>&#160; </div>
<div class="line"><a name="l32101"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1e5cb29000a66e1939ccc267f6d40d06">32101</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a1e5cb29000a66e1939ccc267f6d40d06">vmax_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l32102"></a><span class="lineno">32102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l32103"></a><span class="lineno">32103</span>&#160;}</div>
<div class="line"><a name="l32104"></a><span class="lineno">32104</span>&#160;__rv32 vint32m2_t vmax_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l32105"></a><span class="lineno">32105</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l32106"></a><span class="lineno">32106</span>&#160;}</div>
<div class="line"><a name="l32107"></a><span class="lineno">32107</span>&#160;__rv32 vint32m4_t vmax_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l32108"></a><span class="lineno">32108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l32109"></a><span class="lineno">32109</span>&#160;}</div>
<div class="line"><a name="l32110"></a><span class="lineno">32110</span>&#160;__rv32 vint32m8_t vmax_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l32111"></a><span class="lineno">32111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l32112"></a><span class="lineno">32112</span>&#160;}</div>
<div class="line"><a name="l32113"></a><span class="lineno">32113</span>&#160; </div>
<div class="line"><a name="l32114"></a><span class="lineno">32114</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l32150"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7589111d9b7a49eb9c671b93b001cdfe">32150</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a7589111d9b7a49eb9c671b93b001cdfe">vminu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l32151"></a><span class="lineno">32151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32152"></a><span class="lineno">32152</span>&#160;}</div>
<div class="line"><a name="l32153"></a><span class="lineno">32153</span>&#160;__rv32 vuint8m2_t vminu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l32154"></a><span class="lineno">32154</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32155"></a><span class="lineno">32155</span>&#160;}</div>
<div class="line"><a name="l32156"></a><span class="lineno">32156</span>&#160;__rv32 vuint8m4_t vminu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l32157"></a><span class="lineno">32157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32158"></a><span class="lineno">32158</span>&#160;}</div>
<div class="line"><a name="l32159"></a><span class="lineno">32159</span>&#160;__rv32 vuint8m8_t vminu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l32160"></a><span class="lineno">32160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32161"></a><span class="lineno">32161</span>&#160;}</div>
<div class="line"><a name="l32162"></a><span class="lineno">32162</span>&#160; </div>
<div class="line"><a name="l32198"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af408fb09eb0b7baa6ba73ad804fa8cdd">32198</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af408fb09eb0b7baa6ba73ad804fa8cdd">vminu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l32199"></a><span class="lineno">32199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32200"></a><span class="lineno">32200</span>&#160;}</div>
<div class="line"><a name="l32201"></a><span class="lineno">32201</span>&#160;__rv32 vuint16m2_t vminu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l32202"></a><span class="lineno">32202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32203"></a><span class="lineno">32203</span>&#160;}</div>
<div class="line"><a name="l32204"></a><span class="lineno">32204</span>&#160;__rv32 vuint16m4_t vminu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l32205"></a><span class="lineno">32205</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32206"></a><span class="lineno">32206</span>&#160;}</div>
<div class="line"><a name="l32207"></a><span class="lineno">32207</span>&#160;__rv32 vuint16m8_t vminu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l32208"></a><span class="lineno">32208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32209"></a><span class="lineno">32209</span>&#160;}</div>
<div class="line"><a name="l32210"></a><span class="lineno">32210</span>&#160; </div>
<div class="line"><a name="l32246"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a06b6b277c64e6cd9a86f22a6d73129b5">32246</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a06b6b277c64e6cd9a86f22a6d73129b5">vminu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l32247"></a><span class="lineno">32247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32248"></a><span class="lineno">32248</span>&#160;}</div>
<div class="line"><a name="l32249"></a><span class="lineno">32249</span>&#160;__rv32 vuint32m2_t vminu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l32250"></a><span class="lineno">32250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32251"></a><span class="lineno">32251</span>&#160;}</div>
<div class="line"><a name="l32252"></a><span class="lineno">32252</span>&#160;__rv32 vuint32m4_t vminu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l32253"></a><span class="lineno">32253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32254"></a><span class="lineno">32254</span>&#160;}</div>
<div class="line"><a name="l32255"></a><span class="lineno">32255</span>&#160;__rv32 vuint32m8_t vminu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l32256"></a><span class="lineno">32256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32257"></a><span class="lineno">32257</span>&#160;}</div>
<div class="line"><a name="l32258"></a><span class="lineno">32258</span>&#160; </div>
<div class="line"><a name="l32294"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c37c57dea216ee8d0e1d940852accbf">32294</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1c37c57dea216ee8d0e1d940852accbf">vminu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l32295"></a><span class="lineno">32295</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32296"></a><span class="lineno">32296</span>&#160;}</div>
<div class="line"><a name="l32297"></a><span class="lineno">32297</span>&#160;__rv32 vuint8m2_t vminu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l32298"></a><span class="lineno">32298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32299"></a><span class="lineno">32299</span>&#160;}</div>
<div class="line"><a name="l32300"></a><span class="lineno">32300</span>&#160;__rv32 vuint8m4_t vminu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l32301"></a><span class="lineno">32301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32302"></a><span class="lineno">32302</span>&#160;}</div>
<div class="line"><a name="l32303"></a><span class="lineno">32303</span>&#160;__rv32 vuint8m8_t vminu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l32304"></a><span class="lineno">32304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32305"></a><span class="lineno">32305</span>&#160;}</div>
<div class="line"><a name="l32306"></a><span class="lineno">32306</span>&#160; </div>
<div class="line"><a name="l32342"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a68f3de620189ec2a7ffafb29885bf5db">32342</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a68f3de620189ec2a7ffafb29885bf5db">vminu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l32343"></a><span class="lineno">32343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32344"></a><span class="lineno">32344</span>&#160;}</div>
<div class="line"><a name="l32345"></a><span class="lineno">32345</span>&#160;__rv32 vuint16m2_t vminu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l32346"></a><span class="lineno">32346</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32347"></a><span class="lineno">32347</span>&#160;}</div>
<div class="line"><a name="l32348"></a><span class="lineno">32348</span>&#160;__rv32 vuint16m4_t vminu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l32349"></a><span class="lineno">32349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32350"></a><span class="lineno">32350</span>&#160;}</div>
<div class="line"><a name="l32351"></a><span class="lineno">32351</span>&#160;__rv32 vuint16m8_t vminu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l32352"></a><span class="lineno">32352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32353"></a><span class="lineno">32353</span>&#160;}</div>
<div class="line"><a name="l32354"></a><span class="lineno">32354</span>&#160; </div>
<div class="line"><a name="l32390"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af157a52e8d2154fd7945cfb54e9a6095">32390</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af157a52e8d2154fd7945cfb54e9a6095">vminu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l32391"></a><span class="lineno">32391</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32392"></a><span class="lineno">32392</span>&#160;}</div>
<div class="line"><a name="l32393"></a><span class="lineno">32393</span>&#160;__rv32 vuint32m2_t vminu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l32394"></a><span class="lineno">32394</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32395"></a><span class="lineno">32395</span>&#160;}</div>
<div class="line"><a name="l32396"></a><span class="lineno">32396</span>&#160;__rv32 vuint32m4_t vminu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l32397"></a><span class="lineno">32397</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32398"></a><span class="lineno">32398</span>&#160;}</div>
<div class="line"><a name="l32399"></a><span class="lineno">32399</span>&#160;__rv32 vuint32m8_t vminu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l32400"></a><span class="lineno">32400</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vminu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32401"></a><span class="lineno">32401</span>&#160;}</div>
<div class="line"><a name="l32402"></a><span class="lineno">32402</span>&#160; </div>
<div class="line"><a name="l32438"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad53bb9ceb88dbc31a5658522f96327f0">32438</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad53bb9ceb88dbc31a5658522f96327f0">vmin_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l32439"></a><span class="lineno">32439</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32440"></a><span class="lineno">32440</span>&#160;}</div>
<div class="line"><a name="l32441"></a><span class="lineno">32441</span>&#160;__rv32 vint8m2_t vmin_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l32442"></a><span class="lineno">32442</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32443"></a><span class="lineno">32443</span>&#160;}</div>
<div class="line"><a name="l32444"></a><span class="lineno">32444</span>&#160;__rv32 vint8m4_t vmin_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l32445"></a><span class="lineno">32445</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32446"></a><span class="lineno">32446</span>&#160;}</div>
<div class="line"><a name="l32447"></a><span class="lineno">32447</span>&#160;__rv32 vint8m8_t vmin_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l32448"></a><span class="lineno">32448</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32449"></a><span class="lineno">32449</span>&#160;}</div>
<div class="line"><a name="l32450"></a><span class="lineno">32450</span>&#160; </div>
<div class="line"><a name="l32486"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8bc85a876ec81f1ccde4d5d651382466">32486</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8bc85a876ec81f1ccde4d5d651382466">vmin_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l32487"></a><span class="lineno">32487</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32488"></a><span class="lineno">32488</span>&#160;}</div>
<div class="line"><a name="l32489"></a><span class="lineno">32489</span>&#160;__rv32 vint16m2_t vmin_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l32490"></a><span class="lineno">32490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32491"></a><span class="lineno">32491</span>&#160;}</div>
<div class="line"><a name="l32492"></a><span class="lineno">32492</span>&#160;__rv32 vint16m4_t vmin_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l32493"></a><span class="lineno">32493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32494"></a><span class="lineno">32494</span>&#160;}</div>
<div class="line"><a name="l32495"></a><span class="lineno">32495</span>&#160;__rv32 vint16m8_t vmin_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l32496"></a><span class="lineno">32496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32497"></a><span class="lineno">32497</span>&#160;}</div>
<div class="line"><a name="l32498"></a><span class="lineno">32498</span>&#160; </div>
<div class="line"><a name="l32534"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a95ba7aa123ddc42fc31d142c6e3b252d">32534</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a95ba7aa123ddc42fc31d142c6e3b252d">vmin_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l32535"></a><span class="lineno">32535</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32536"></a><span class="lineno">32536</span>&#160;}</div>
<div class="line"><a name="l32537"></a><span class="lineno">32537</span>&#160;__rv32 vint32m2_t vmin_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l32538"></a><span class="lineno">32538</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32539"></a><span class="lineno">32539</span>&#160;}</div>
<div class="line"><a name="l32540"></a><span class="lineno">32540</span>&#160;__rv32 vint32m4_t vmin_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l32541"></a><span class="lineno">32541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32542"></a><span class="lineno">32542</span>&#160;}</div>
<div class="line"><a name="l32543"></a><span class="lineno">32543</span>&#160;__rv32 vint32m8_t vmin_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l32544"></a><span class="lineno">32544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32545"></a><span class="lineno">32545</span>&#160;}</div>
<div class="line"><a name="l32546"></a><span class="lineno">32546</span>&#160; </div>
<div class="line"><a name="l32582"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a34799e8bf6a65efdc5fd5d595e3d6cb8">32582</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a34799e8bf6a65efdc5fd5d595e3d6cb8">vmin_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l32583"></a><span class="lineno">32583</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32584"></a><span class="lineno">32584</span>&#160;}</div>
<div class="line"><a name="l32585"></a><span class="lineno">32585</span>&#160;__rv32 vint8m2_t vmin_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l32586"></a><span class="lineno">32586</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32587"></a><span class="lineno">32587</span>&#160;}</div>
<div class="line"><a name="l32588"></a><span class="lineno">32588</span>&#160;__rv32 vint8m4_t vmin_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l32589"></a><span class="lineno">32589</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32590"></a><span class="lineno">32590</span>&#160;}</div>
<div class="line"><a name="l32591"></a><span class="lineno">32591</span>&#160;__rv32 vint8m8_t vmin_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l32592"></a><span class="lineno">32592</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32593"></a><span class="lineno">32593</span>&#160;}</div>
<div class="line"><a name="l32594"></a><span class="lineno">32594</span>&#160; </div>
<div class="line"><a name="l32630"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa639efeae37a3353f833834c24fb24da">32630</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa639efeae37a3353f833834c24fb24da">vmin_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l32631"></a><span class="lineno">32631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32632"></a><span class="lineno">32632</span>&#160;}</div>
<div class="line"><a name="l32633"></a><span class="lineno">32633</span>&#160;__rv32 vint16m2_t vmin_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l32634"></a><span class="lineno">32634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32635"></a><span class="lineno">32635</span>&#160;}</div>
<div class="line"><a name="l32636"></a><span class="lineno">32636</span>&#160;__rv32 vint16m4_t vmin_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l32637"></a><span class="lineno">32637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32638"></a><span class="lineno">32638</span>&#160;}</div>
<div class="line"><a name="l32639"></a><span class="lineno">32639</span>&#160;__rv32 vint16m8_t vmin_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l32640"></a><span class="lineno">32640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32641"></a><span class="lineno">32641</span>&#160;}</div>
<div class="line"><a name="l32642"></a><span class="lineno">32642</span>&#160; </div>
<div class="line"><a name="l32678"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a226f7f2890404d9b30ea2d25b6a8f87d">32678</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a226f7f2890404d9b30ea2d25b6a8f87d">vmin_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l32679"></a><span class="lineno">32679</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32680"></a><span class="lineno">32680</span>&#160;}</div>
<div class="line"><a name="l32681"></a><span class="lineno">32681</span>&#160;__rv32 vint32m2_t vmin_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l32682"></a><span class="lineno">32682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32683"></a><span class="lineno">32683</span>&#160;}</div>
<div class="line"><a name="l32684"></a><span class="lineno">32684</span>&#160;__rv32 vint32m4_t vmin_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l32685"></a><span class="lineno">32685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32686"></a><span class="lineno">32686</span>&#160;}</div>
<div class="line"><a name="l32687"></a><span class="lineno">32687</span>&#160;__rv32 vint32m8_t vmin_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l32688"></a><span class="lineno">32688</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmin_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32689"></a><span class="lineno">32689</span>&#160;}</div>
<div class="line"><a name="l32690"></a><span class="lineno">32690</span>&#160; </div>
<div class="line"><a name="l32726"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adb8bdee754579271fc9744ee69973691">32726</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#adb8bdee754579271fc9744ee69973691">vmaxu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l32727"></a><span class="lineno">32727</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32728"></a><span class="lineno">32728</span>&#160;}</div>
<div class="line"><a name="l32729"></a><span class="lineno">32729</span>&#160;__rv32 vuint8m2_t vmaxu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l32730"></a><span class="lineno">32730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32731"></a><span class="lineno">32731</span>&#160;}</div>
<div class="line"><a name="l32732"></a><span class="lineno">32732</span>&#160;__rv32 vuint8m4_t vmaxu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l32733"></a><span class="lineno">32733</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32734"></a><span class="lineno">32734</span>&#160;}</div>
<div class="line"><a name="l32735"></a><span class="lineno">32735</span>&#160;__rv32 vuint8m8_t vmaxu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l32736"></a><span class="lineno">32736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32737"></a><span class="lineno">32737</span>&#160;}</div>
<div class="line"><a name="l32738"></a><span class="lineno">32738</span>&#160; </div>
<div class="line"><a name="l32774"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6316c16ed93a4772c6a5e8fc5a40fa4f">32774</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6316c16ed93a4772c6a5e8fc5a40fa4f">vmaxu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l32775"></a><span class="lineno">32775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32776"></a><span class="lineno">32776</span>&#160;}</div>
<div class="line"><a name="l32777"></a><span class="lineno">32777</span>&#160;__rv32 vuint16m2_t vmaxu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l32778"></a><span class="lineno">32778</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32779"></a><span class="lineno">32779</span>&#160;}</div>
<div class="line"><a name="l32780"></a><span class="lineno">32780</span>&#160;__rv32 vuint16m4_t vmaxu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l32781"></a><span class="lineno">32781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32782"></a><span class="lineno">32782</span>&#160;}</div>
<div class="line"><a name="l32783"></a><span class="lineno">32783</span>&#160;__rv32 vuint16m8_t vmaxu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l32784"></a><span class="lineno">32784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32785"></a><span class="lineno">32785</span>&#160;}</div>
<div class="line"><a name="l32786"></a><span class="lineno">32786</span>&#160; </div>
<div class="line"><a name="l32822"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3d1efa17898baa90b69615f6c1c41d5b">32822</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3d1efa17898baa90b69615f6c1c41d5b">vmaxu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l32823"></a><span class="lineno">32823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32824"></a><span class="lineno">32824</span>&#160;}</div>
<div class="line"><a name="l32825"></a><span class="lineno">32825</span>&#160;__rv32 vuint32m2_t vmaxu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l32826"></a><span class="lineno">32826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32827"></a><span class="lineno">32827</span>&#160;}</div>
<div class="line"><a name="l32828"></a><span class="lineno">32828</span>&#160;__rv32 vuint32m4_t vmaxu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l32829"></a><span class="lineno">32829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32830"></a><span class="lineno">32830</span>&#160;}</div>
<div class="line"><a name="l32831"></a><span class="lineno">32831</span>&#160;__rv32 vuint32m8_t vmaxu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l32832"></a><span class="lineno">32832</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32833"></a><span class="lineno">32833</span>&#160;}</div>
<div class="line"><a name="l32834"></a><span class="lineno">32834</span>&#160; </div>
<div class="line"><a name="l32870"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aecdd4b5b13a814d99eb3d15ff29718a2">32870</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aecdd4b5b13a814d99eb3d15ff29718a2">vmaxu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l32871"></a><span class="lineno">32871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32872"></a><span class="lineno">32872</span>&#160;}</div>
<div class="line"><a name="l32873"></a><span class="lineno">32873</span>&#160;__rv32 vuint8m2_t vmaxu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l32874"></a><span class="lineno">32874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32875"></a><span class="lineno">32875</span>&#160;}</div>
<div class="line"><a name="l32876"></a><span class="lineno">32876</span>&#160;__rv32 vuint8m4_t vmaxu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l32877"></a><span class="lineno">32877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32878"></a><span class="lineno">32878</span>&#160;}</div>
<div class="line"><a name="l32879"></a><span class="lineno">32879</span>&#160;__rv32 vuint8m8_t vmaxu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l32880"></a><span class="lineno">32880</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32881"></a><span class="lineno">32881</span>&#160;}</div>
<div class="line"><a name="l32882"></a><span class="lineno">32882</span>&#160; </div>
<div class="line"><a name="l32918"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af895e5a888e33f380e12719b78ef0a6f">32918</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af895e5a888e33f380e12719b78ef0a6f">vmaxu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l32919"></a><span class="lineno">32919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32920"></a><span class="lineno">32920</span>&#160;}</div>
<div class="line"><a name="l32921"></a><span class="lineno">32921</span>&#160;__rv32 vuint16m2_t vmaxu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l32922"></a><span class="lineno">32922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32923"></a><span class="lineno">32923</span>&#160;}</div>
<div class="line"><a name="l32924"></a><span class="lineno">32924</span>&#160;__rv32 vuint16m4_t vmaxu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l32925"></a><span class="lineno">32925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32926"></a><span class="lineno">32926</span>&#160;}</div>
<div class="line"><a name="l32927"></a><span class="lineno">32927</span>&#160;__rv32 vuint16m8_t vmaxu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l32928"></a><span class="lineno">32928</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32929"></a><span class="lineno">32929</span>&#160;}</div>
<div class="line"><a name="l32930"></a><span class="lineno">32930</span>&#160; </div>
<div class="line"><a name="l32966"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aba9a4f5087a6198adb43b9165ad076d1">32966</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aba9a4f5087a6198adb43b9165ad076d1">vmaxu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l32967"></a><span class="lineno">32967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l32968"></a><span class="lineno">32968</span>&#160;}</div>
<div class="line"><a name="l32969"></a><span class="lineno">32969</span>&#160;__rv32 vuint32m2_t vmaxu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l32970"></a><span class="lineno">32970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l32971"></a><span class="lineno">32971</span>&#160;}</div>
<div class="line"><a name="l32972"></a><span class="lineno">32972</span>&#160;__rv32 vuint32m4_t vmaxu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l32973"></a><span class="lineno">32973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l32974"></a><span class="lineno">32974</span>&#160;}</div>
<div class="line"><a name="l32975"></a><span class="lineno">32975</span>&#160;__rv32 vuint32m8_t vmaxu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l32976"></a><span class="lineno">32976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmaxu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l32977"></a><span class="lineno">32977</span>&#160;}</div>
<div class="line"><a name="l32978"></a><span class="lineno">32978</span>&#160; </div>
<div class="line"><a name="l33014"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a26d8a5f0e51604f50b589759c0270092">33014</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a26d8a5f0e51604f50b589759c0270092">vmax_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l33015"></a><span class="lineno">33015</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33016"></a><span class="lineno">33016</span>&#160;}</div>
<div class="line"><a name="l33017"></a><span class="lineno">33017</span>&#160;__rv32 vint8m2_t vmax_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l33018"></a><span class="lineno">33018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33019"></a><span class="lineno">33019</span>&#160;}</div>
<div class="line"><a name="l33020"></a><span class="lineno">33020</span>&#160;__rv32 vint8m4_t vmax_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l33021"></a><span class="lineno">33021</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33022"></a><span class="lineno">33022</span>&#160;}</div>
<div class="line"><a name="l33023"></a><span class="lineno">33023</span>&#160;__rv32 vint8m8_t vmax_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l33024"></a><span class="lineno">33024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33025"></a><span class="lineno">33025</span>&#160;}</div>
<div class="line"><a name="l33026"></a><span class="lineno">33026</span>&#160; </div>
<div class="line"><a name="l33062"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aab1e37a32b334c7c368c2f1d7838d0fa">33062</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aab1e37a32b334c7c368c2f1d7838d0fa">vmax_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l33063"></a><span class="lineno">33063</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33064"></a><span class="lineno">33064</span>&#160;}</div>
<div class="line"><a name="l33065"></a><span class="lineno">33065</span>&#160;__rv32 vint16m2_t vmax_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l33066"></a><span class="lineno">33066</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33067"></a><span class="lineno">33067</span>&#160;}</div>
<div class="line"><a name="l33068"></a><span class="lineno">33068</span>&#160;__rv32 vint16m4_t vmax_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l33069"></a><span class="lineno">33069</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33070"></a><span class="lineno">33070</span>&#160;}</div>
<div class="line"><a name="l33071"></a><span class="lineno">33071</span>&#160;__rv32 vint16m8_t vmax_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l33072"></a><span class="lineno">33072</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33073"></a><span class="lineno">33073</span>&#160;}</div>
<div class="line"><a name="l33074"></a><span class="lineno">33074</span>&#160; </div>
<div class="line"><a name="l33110"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7d62ca95a653479b7b82a1be70074eec">33110</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7d62ca95a653479b7b82a1be70074eec">vmax_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l33111"></a><span class="lineno">33111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33112"></a><span class="lineno">33112</span>&#160;}</div>
<div class="line"><a name="l33113"></a><span class="lineno">33113</span>&#160;__rv32 vint32m2_t vmax_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l33114"></a><span class="lineno">33114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33115"></a><span class="lineno">33115</span>&#160;}</div>
<div class="line"><a name="l33116"></a><span class="lineno">33116</span>&#160;__rv32 vint32m4_t vmax_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l33117"></a><span class="lineno">33117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33118"></a><span class="lineno">33118</span>&#160;}</div>
<div class="line"><a name="l33119"></a><span class="lineno">33119</span>&#160;__rv32 vint32m8_t vmax_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l33120"></a><span class="lineno">33120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33121"></a><span class="lineno">33121</span>&#160;}</div>
<div class="line"><a name="l33122"></a><span class="lineno">33122</span>&#160; </div>
<div class="line"><a name="l33158"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aab21fc892230cee4e1a2dd706b131dfa">33158</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aab21fc892230cee4e1a2dd706b131dfa">vmax_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l33159"></a><span class="lineno">33159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33160"></a><span class="lineno">33160</span>&#160;}</div>
<div class="line"><a name="l33161"></a><span class="lineno">33161</span>&#160;__rv32 vint8m2_t vmax_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l33162"></a><span class="lineno">33162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33163"></a><span class="lineno">33163</span>&#160;}</div>
<div class="line"><a name="l33164"></a><span class="lineno">33164</span>&#160;__rv32 vint8m4_t vmax_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l33165"></a><span class="lineno">33165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33166"></a><span class="lineno">33166</span>&#160;}</div>
<div class="line"><a name="l33167"></a><span class="lineno">33167</span>&#160;__rv32 vint8m8_t vmax_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l33168"></a><span class="lineno">33168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33169"></a><span class="lineno">33169</span>&#160;}</div>
<div class="line"><a name="l33170"></a><span class="lineno">33170</span>&#160; </div>
<div class="line"><a name="l33206"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af26e28d0105b3989c643acf270dc306a">33206</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#af26e28d0105b3989c643acf270dc306a">vmax_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l33207"></a><span class="lineno">33207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33208"></a><span class="lineno">33208</span>&#160;}</div>
<div class="line"><a name="l33209"></a><span class="lineno">33209</span>&#160;__rv32 vint16m2_t vmax_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l33210"></a><span class="lineno">33210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33211"></a><span class="lineno">33211</span>&#160;}</div>
<div class="line"><a name="l33212"></a><span class="lineno">33212</span>&#160;__rv32 vint16m4_t vmax_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l33213"></a><span class="lineno">33213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33214"></a><span class="lineno">33214</span>&#160;}</div>
<div class="line"><a name="l33215"></a><span class="lineno">33215</span>&#160;__rv32 vint16m8_t vmax_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l33216"></a><span class="lineno">33216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33217"></a><span class="lineno">33217</span>&#160;}</div>
<div class="line"><a name="l33218"></a><span class="lineno">33218</span>&#160; </div>
<div class="line"><a name="l33254"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2ada840a9ec2bad2767a1397a1c5ef00">33254</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a2ada840a9ec2bad2767a1397a1c5ef00">vmax_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l33255"></a><span class="lineno">33255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l33256"></a><span class="lineno">33256</span>&#160;}</div>
<div class="line"><a name="l33257"></a><span class="lineno">33257</span>&#160;__rv32 vint32m2_t vmax_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l33258"></a><span class="lineno">33258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l33259"></a><span class="lineno">33259</span>&#160;}</div>
<div class="line"><a name="l33260"></a><span class="lineno">33260</span>&#160;__rv32 vint32m4_t vmax_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l33261"></a><span class="lineno">33261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l33262"></a><span class="lineno">33262</span>&#160;}</div>
<div class="line"><a name="l33263"></a><span class="lineno">33263</span>&#160;__rv32 vint32m8_t vmax_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l33264"></a><span class="lineno">33264</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmax_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l33265"></a><span class="lineno">33265</span>&#160;}</div>
<div class="line"><a name="l33266"></a><span class="lineno">33266</span>&#160; </div>
<div class="line"><a name="l33267"></a><span class="lineno">33267</span>&#160;<span class="comment">/*************Vector Single-Width Integer Multiply Functions****************/</span></div>
<div class="line"><a name="l33299"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0b4123d9eb2cd69aabb220c92c9c964d">33299</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a0b4123d9eb2cd69aabb220c92c9c964d">vmul_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l33300"></a><span class="lineno">33300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l33301"></a><span class="lineno">33301</span>&#160;}</div>
<div class="line"><a name="l33302"></a><span class="lineno">33302</span>&#160;__rv32 vint8m2_t vmul_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l33303"></a><span class="lineno">33303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l33304"></a><span class="lineno">33304</span>&#160;}</div>
<div class="line"><a name="l33305"></a><span class="lineno">33305</span>&#160;__rv32 vint8m4_t vmul_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l33306"></a><span class="lineno">33306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l33307"></a><span class="lineno">33307</span>&#160;}</div>
<div class="line"><a name="l33308"></a><span class="lineno">33308</span>&#160;__rv32 vint8m8_t vmul_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l33309"></a><span class="lineno">33309</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l33310"></a><span class="lineno">33310</span>&#160;}</div>
<div class="line"><a name="l33311"></a><span class="lineno">33311</span>&#160; </div>
<div class="line"><a name="l33343"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac891c8fd2d79fbeba0777eb9cc5fb95c">33343</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ac891c8fd2d79fbeba0777eb9cc5fb95c">vmul_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l33344"></a><span class="lineno">33344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l33345"></a><span class="lineno">33345</span>&#160;}</div>
<div class="line"><a name="l33346"></a><span class="lineno">33346</span>&#160;__rv32 vint16m2_t vmul_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l33347"></a><span class="lineno">33347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l33348"></a><span class="lineno">33348</span>&#160;}</div>
<div class="line"><a name="l33349"></a><span class="lineno">33349</span>&#160;__rv32 vint16m4_t vmul_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l33350"></a><span class="lineno">33350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l33351"></a><span class="lineno">33351</span>&#160;}</div>
<div class="line"><a name="l33352"></a><span class="lineno">33352</span>&#160;__rv32 vint16m8_t vmul_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l33353"></a><span class="lineno">33353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l33354"></a><span class="lineno">33354</span>&#160;}</div>
<div class="line"><a name="l33355"></a><span class="lineno">33355</span>&#160; </div>
<div class="line"><a name="l33387"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab064a858587c73b185c3f8dc351df5e8">33387</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ab064a858587c73b185c3f8dc351df5e8">vmul_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l33388"></a><span class="lineno">33388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l33389"></a><span class="lineno">33389</span>&#160;}</div>
<div class="line"><a name="l33390"></a><span class="lineno">33390</span>&#160;__rv32 vint32m2_t vmul_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l33391"></a><span class="lineno">33391</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l33392"></a><span class="lineno">33392</span>&#160;}</div>
<div class="line"><a name="l33393"></a><span class="lineno">33393</span>&#160;__rv32 vint32m4_t vmul_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l33394"></a><span class="lineno">33394</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l33395"></a><span class="lineno">33395</span>&#160;}</div>
<div class="line"><a name="l33396"></a><span class="lineno">33396</span>&#160;__rv32 vint32m8_t vmul_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l33397"></a><span class="lineno">33397</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l33398"></a><span class="lineno">33398</span>&#160;}</div>
<div class="line"><a name="l33399"></a><span class="lineno">33399</span>&#160; </div>
<div class="line"><a name="l33431"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afda97b2fb222bf79881c31377a3eb7d5">33431</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#afda97b2fb222bf79881c31377a3eb7d5">vmul_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l33432"></a><span class="lineno">33432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l33433"></a><span class="lineno">33433</span>&#160;}</div>
<div class="line"><a name="l33434"></a><span class="lineno">33434</span>&#160;__rv32 vuint8m2_t vmul_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l33435"></a><span class="lineno">33435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l33436"></a><span class="lineno">33436</span>&#160;}</div>
<div class="line"><a name="l33437"></a><span class="lineno">33437</span>&#160;__rv32 vuint8m4_t vmul_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l33438"></a><span class="lineno">33438</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l33439"></a><span class="lineno">33439</span>&#160;}</div>
<div class="line"><a name="l33440"></a><span class="lineno">33440</span>&#160;__rv32 vuint8m8_t vmul_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l33441"></a><span class="lineno">33441</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l33442"></a><span class="lineno">33442</span>&#160;}</div>
<div class="line"><a name="l33443"></a><span class="lineno">33443</span>&#160; </div>
<div class="line"><a name="l33475"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad96f8654c26cbfa14d7a6b7d4e09e289">33475</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad96f8654c26cbfa14d7a6b7d4e09e289">vmul_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l33476"></a><span class="lineno">33476</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l33477"></a><span class="lineno">33477</span>&#160;}</div>
<div class="line"><a name="l33478"></a><span class="lineno">33478</span>&#160;__rv32 vuint16m2_t vmul_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l33479"></a><span class="lineno">33479</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l33480"></a><span class="lineno">33480</span>&#160;}</div>
<div class="line"><a name="l33481"></a><span class="lineno">33481</span>&#160;__rv32 vuint16m4_t vmul_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l33482"></a><span class="lineno">33482</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l33483"></a><span class="lineno">33483</span>&#160;}</div>
<div class="line"><a name="l33484"></a><span class="lineno">33484</span>&#160;__rv32 vuint16m8_t vmul_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l33485"></a><span class="lineno">33485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l33486"></a><span class="lineno">33486</span>&#160;}</div>
<div class="line"><a name="l33487"></a><span class="lineno">33487</span>&#160; </div>
<div class="line"><a name="l33519"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa17369da41443a942139ca9514e870e7">33519</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa17369da41443a942139ca9514e870e7">vmul_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l33520"></a><span class="lineno">33520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l33521"></a><span class="lineno">33521</span>&#160;}</div>
<div class="line"><a name="l33522"></a><span class="lineno">33522</span>&#160;__rv32 vuint32m2_t vmul_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l33523"></a><span class="lineno">33523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l33524"></a><span class="lineno">33524</span>&#160;}</div>
<div class="line"><a name="l33525"></a><span class="lineno">33525</span>&#160;__rv32 vuint32m4_t vmul_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l33526"></a><span class="lineno">33526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l33527"></a><span class="lineno">33527</span>&#160;}</div>
<div class="line"><a name="l33528"></a><span class="lineno">33528</span>&#160;__rv32 vuint32m8_t vmul_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l33529"></a><span class="lineno">33529</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l33530"></a><span class="lineno">33530</span>&#160;}</div>
<div class="line"><a name="l33531"></a><span class="lineno">33531</span>&#160; </div>
<div class="line"><a name="l33563"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a717002ed498a730efa917a190fa74a93">33563</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a717002ed498a730efa917a190fa74a93">vmul_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l33564"></a><span class="lineno">33564</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l33565"></a><span class="lineno">33565</span>&#160;}</div>
<div class="line"><a name="l33566"></a><span class="lineno">33566</span>&#160;__rv32 vint8m2_t vmul_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l33567"></a><span class="lineno">33567</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l33568"></a><span class="lineno">33568</span>&#160;}</div>
<div class="line"><a name="l33569"></a><span class="lineno">33569</span>&#160;__rv32 vint8m4_t vmul_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l33570"></a><span class="lineno">33570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l33571"></a><span class="lineno">33571</span>&#160;}</div>
<div class="line"><a name="l33572"></a><span class="lineno">33572</span>&#160;__rv32 vint8m8_t vmul_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l33573"></a><span class="lineno">33573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l33574"></a><span class="lineno">33574</span>&#160;}</div>
<div class="line"><a name="l33575"></a><span class="lineno">33575</span>&#160; </div>
<div class="line"><a name="l33607"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abfac193550b881a57eec0f14bad45811">33607</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#abfac193550b881a57eec0f14bad45811">vmul_vx_i16m1</a>(vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l33608"></a><span class="lineno">33608</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l33609"></a><span class="lineno">33609</span>&#160;}</div>
<div class="line"><a name="l33610"></a><span class="lineno">33610</span>&#160;__rv32 vint16m2_t vmul_vx_i16m2(vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l33611"></a><span class="lineno">33611</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l33612"></a><span class="lineno">33612</span>&#160;}</div>
<div class="line"><a name="l33613"></a><span class="lineno">33613</span>&#160;__rv32 vint16m4_t vmul_vx_i16m4(vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l33614"></a><span class="lineno">33614</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l33615"></a><span class="lineno">33615</span>&#160;}</div>
<div class="line"><a name="l33616"></a><span class="lineno">33616</span>&#160;__rv32 vint16m8_t vmul_vx_i16m8(vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l33617"></a><span class="lineno">33617</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l33618"></a><span class="lineno">33618</span>&#160;}</div>
<div class="line"><a name="l33619"></a><span class="lineno">33619</span>&#160; </div>
<div class="line"><a name="l33651"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a03344ed3c8839b905f6f84d03a5bfb1c">33651</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a03344ed3c8839b905f6f84d03a5bfb1c">vmul_vx_i32m1</a>(vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l33652"></a><span class="lineno">33652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l33653"></a><span class="lineno">33653</span>&#160;}</div>
<div class="line"><a name="l33654"></a><span class="lineno">33654</span>&#160;__rv32 vint32m2_t vmul_vx_i32m2(vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l33655"></a><span class="lineno">33655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l33656"></a><span class="lineno">33656</span>&#160;}</div>
<div class="line"><a name="l33657"></a><span class="lineno">33657</span>&#160;__rv32 vint32m4_t vmul_vx_i32m4(vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l33658"></a><span class="lineno">33658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l33659"></a><span class="lineno">33659</span>&#160;}</div>
<div class="line"><a name="l33660"></a><span class="lineno">33660</span>&#160;__rv32 vint32m8_t vmul_vx_i32m8(vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l33661"></a><span class="lineno">33661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l33662"></a><span class="lineno">33662</span>&#160;}</div>
<div class="line"><a name="l33663"></a><span class="lineno">33663</span>&#160; </div>
<div class="line"><a name="l33695"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7df8491d004551cec3e78b326b7a7e6">33695</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae7df8491d004551cec3e78b326b7a7e6">vmul_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l33696"></a><span class="lineno">33696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l33697"></a><span class="lineno">33697</span>&#160;}</div>
<div class="line"><a name="l33698"></a><span class="lineno">33698</span>&#160;__rv32 vuint8m2_t vmul_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l33699"></a><span class="lineno">33699</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l33700"></a><span class="lineno">33700</span>&#160;}</div>
<div class="line"><a name="l33701"></a><span class="lineno">33701</span>&#160;__rv32 vuint8m4_t vmul_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l33702"></a><span class="lineno">33702</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l33703"></a><span class="lineno">33703</span>&#160;}</div>
<div class="line"><a name="l33704"></a><span class="lineno">33704</span>&#160;__rv32 vuint8m8_t vmul_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l33705"></a><span class="lineno">33705</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l33706"></a><span class="lineno">33706</span>&#160;}</div>
<div class="line"><a name="l33707"></a><span class="lineno">33707</span>&#160; </div>
<div class="line"><a name="l33739"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a13e01fa76ff85a6a0dabec73a48e4c85">33739</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a13e01fa76ff85a6a0dabec73a48e4c85">vmul_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l33740"></a><span class="lineno">33740</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l33741"></a><span class="lineno">33741</span>&#160;}</div>
<div class="line"><a name="l33742"></a><span class="lineno">33742</span>&#160;__rv32 vuint16m2_t vmul_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l33743"></a><span class="lineno">33743</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l33744"></a><span class="lineno">33744</span>&#160;}</div>
<div class="line"><a name="l33745"></a><span class="lineno">33745</span>&#160;__rv32 vuint16m4_t vmul_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l33746"></a><span class="lineno">33746</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l33747"></a><span class="lineno">33747</span>&#160;}</div>
<div class="line"><a name="l33748"></a><span class="lineno">33748</span>&#160;__rv32 vuint16m8_t vmul_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l33749"></a><span class="lineno">33749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l33750"></a><span class="lineno">33750</span>&#160;}</div>
<div class="line"><a name="l33751"></a><span class="lineno">33751</span>&#160; </div>
<div class="line"><a name="l33783"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4f7e89746bd47af4c46aabcc3c6b2c1d">33783</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a4f7e89746bd47af4c46aabcc3c6b2c1d">vmul_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l33784"></a><span class="lineno">33784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l33785"></a><span class="lineno">33785</span>&#160;}</div>
<div class="line"><a name="l33786"></a><span class="lineno">33786</span>&#160;__rv32 vuint32m2_t vmul_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l33787"></a><span class="lineno">33787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l33788"></a><span class="lineno">33788</span>&#160;}</div>
<div class="line"><a name="l33789"></a><span class="lineno">33789</span>&#160;__rv32 vuint32m4_t vmul_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l33790"></a><span class="lineno">33790</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l33791"></a><span class="lineno">33791</span>&#160;}</div>
<div class="line"><a name="l33792"></a><span class="lineno">33792</span>&#160;__rv32 vuint32m8_t vmul_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l33793"></a><span class="lineno">33793</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l33794"></a><span class="lineno">33794</span>&#160;}</div>
<div class="line"><a name="l33795"></a><span class="lineno">33795</span>&#160; </div>
<div class="line"><a name="l33827"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a807df1b3060775ec77b5407b6c3a345b">33827</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a807df1b3060775ec77b5407b6c3a345b">vmulh_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l33828"></a><span class="lineno">33828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l33829"></a><span class="lineno">33829</span>&#160;}</div>
<div class="line"><a name="l33830"></a><span class="lineno">33830</span>&#160;__rv32 vint8m2_t vmulh_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l33831"></a><span class="lineno">33831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l33832"></a><span class="lineno">33832</span>&#160;}</div>
<div class="line"><a name="l33833"></a><span class="lineno">33833</span>&#160;__rv32 vint8m4_t vmulh_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l33834"></a><span class="lineno">33834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l33835"></a><span class="lineno">33835</span>&#160;}</div>
<div class="line"><a name="l33836"></a><span class="lineno">33836</span>&#160;__rv32 vint8m8_t vmulh_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l33837"></a><span class="lineno">33837</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l33838"></a><span class="lineno">33838</span>&#160;}</div>
<div class="line"><a name="l33839"></a><span class="lineno">33839</span>&#160; </div>
<div class="line"><a name="l33871"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61cb79b5f042d31a01a6e5d42d127ac8">33871</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a61cb79b5f042d31a01a6e5d42d127ac8">vmulh_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l33872"></a><span class="lineno">33872</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l33873"></a><span class="lineno">33873</span>&#160;}</div>
<div class="line"><a name="l33874"></a><span class="lineno">33874</span>&#160;__rv32 vint16m2_t vmulh_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l33875"></a><span class="lineno">33875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l33876"></a><span class="lineno">33876</span>&#160;}</div>
<div class="line"><a name="l33877"></a><span class="lineno">33877</span>&#160;__rv32 vint16m4_t vmulh_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l33878"></a><span class="lineno">33878</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l33879"></a><span class="lineno">33879</span>&#160;}</div>
<div class="line"><a name="l33880"></a><span class="lineno">33880</span>&#160;__rv32 vint16m8_t vmulh_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l33881"></a><span class="lineno">33881</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l33882"></a><span class="lineno">33882</span>&#160;}</div>
<div class="line"><a name="l33883"></a><span class="lineno">33883</span>&#160; </div>
<div class="line"><a name="l33915"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a96c7a5fb11a349765d76e68998260525">33915</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a96c7a5fb11a349765d76e68998260525">vmulh_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l33916"></a><span class="lineno">33916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l33917"></a><span class="lineno">33917</span>&#160;}</div>
<div class="line"><a name="l33918"></a><span class="lineno">33918</span>&#160;__rv32 vint32m2_t vmulh_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l33919"></a><span class="lineno">33919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l33920"></a><span class="lineno">33920</span>&#160;}</div>
<div class="line"><a name="l33921"></a><span class="lineno">33921</span>&#160;__rv32 vint32m4_t vmulh_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l33922"></a><span class="lineno">33922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l33923"></a><span class="lineno">33923</span>&#160;}</div>
<div class="line"><a name="l33924"></a><span class="lineno">33924</span>&#160;__rv32 vint32m8_t vmulh_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l33925"></a><span class="lineno">33925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l33926"></a><span class="lineno">33926</span>&#160;}</div>
<div class="line"><a name="l33927"></a><span class="lineno">33927</span>&#160; </div>
<div class="line"><a name="l33959"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d5ba798149e93c724196aac5dcb7caa">33959</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a8d5ba798149e93c724196aac5dcb7caa">vmulh_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l33960"></a><span class="lineno">33960</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l33961"></a><span class="lineno">33961</span>&#160;}</div>
<div class="line"><a name="l33962"></a><span class="lineno">33962</span>&#160;__rv32 vint8m2_t vmulh_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l33963"></a><span class="lineno">33963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l33964"></a><span class="lineno">33964</span>&#160;}</div>
<div class="line"><a name="l33965"></a><span class="lineno">33965</span>&#160;__rv32 vint8m4_t vmulh_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l33966"></a><span class="lineno">33966</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l33967"></a><span class="lineno">33967</span>&#160;}</div>
<div class="line"><a name="l33968"></a><span class="lineno">33968</span>&#160;__rv32 vint8m8_t vmulh_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l33969"></a><span class="lineno">33969</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l33970"></a><span class="lineno">33970</span>&#160;}</div>
<div class="line"><a name="l33971"></a><span class="lineno">33971</span>&#160; </div>
<div class="line"><a name="l34003"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aad09a661eeb0225e9ec9a91cf15f4417">34003</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aad09a661eeb0225e9ec9a91cf15f4417">vmulh_vx_i16m1</a>(vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l34004"></a><span class="lineno">34004</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l34005"></a><span class="lineno">34005</span>&#160;}</div>
<div class="line"><a name="l34006"></a><span class="lineno">34006</span>&#160;__rv32 vint16m2_t vmulh_vx_i16m2(vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l34007"></a><span class="lineno">34007</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l34008"></a><span class="lineno">34008</span>&#160;}</div>
<div class="line"><a name="l34009"></a><span class="lineno">34009</span>&#160;__rv32 vint16m4_t vmulh_vx_i16m4(vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l34010"></a><span class="lineno">34010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l34011"></a><span class="lineno">34011</span>&#160;}</div>
<div class="line"><a name="l34012"></a><span class="lineno">34012</span>&#160;__rv32 vint16m8_t vmulh_vx_i16m8(vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l34013"></a><span class="lineno">34013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l34014"></a><span class="lineno">34014</span>&#160;}</div>
<div class="line"><a name="l34015"></a><span class="lineno">34015</span>&#160; </div>
<div class="line"><a name="l34047"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a202372d3b2e9816adfacdbd3a0318c1e">34047</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a202372d3b2e9816adfacdbd3a0318c1e">vmulh_vx_i32m1</a>(vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l34048"></a><span class="lineno">34048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l34049"></a><span class="lineno">34049</span>&#160;}</div>
<div class="line"><a name="l34050"></a><span class="lineno">34050</span>&#160;__rv32 vint32m2_t vmulh_vx_i32m2(vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l34051"></a><span class="lineno">34051</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l34052"></a><span class="lineno">34052</span>&#160;}</div>
<div class="line"><a name="l34053"></a><span class="lineno">34053</span>&#160;__rv32 vint32m4_t vmulh_vx_i32m4(vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l34054"></a><span class="lineno">34054</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l34055"></a><span class="lineno">34055</span>&#160;}</div>
<div class="line"><a name="l34056"></a><span class="lineno">34056</span>&#160;__rv32 vint32m8_t vmulh_vx_i32m8(vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l34057"></a><span class="lineno">34057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l34058"></a><span class="lineno">34058</span>&#160;}</div>
<div class="line"><a name="l34059"></a><span class="lineno">34059</span>&#160; </div>
<div class="line"><a name="l34091"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae3142a60c92b744a99459283b36e65c5">34091</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae3142a60c92b744a99459283b36e65c5">vmulhu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l34092"></a><span class="lineno">34092</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l34093"></a><span class="lineno">34093</span>&#160;}</div>
<div class="line"><a name="l34094"></a><span class="lineno">34094</span>&#160;__rv32 vuint8m2_t vmulhu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l34095"></a><span class="lineno">34095</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l34096"></a><span class="lineno">34096</span>&#160;}</div>
<div class="line"><a name="l34097"></a><span class="lineno">34097</span>&#160;__rv32 vuint8m4_t vmulhu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l34098"></a><span class="lineno">34098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l34099"></a><span class="lineno">34099</span>&#160;}</div>
<div class="line"><a name="l34100"></a><span class="lineno">34100</span>&#160;__rv32 vuint8m8_t vmulhu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l34101"></a><span class="lineno">34101</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l34102"></a><span class="lineno">34102</span>&#160;}</div>
<div class="line"><a name="l34103"></a><span class="lineno">34103</span>&#160; </div>
<div class="line"><a name="l34135"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2195384faffd485fd655a9bec9745308">34135</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2195384faffd485fd655a9bec9745308">vmulhu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l34136"></a><span class="lineno">34136</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l34137"></a><span class="lineno">34137</span>&#160;}</div>
<div class="line"><a name="l34138"></a><span class="lineno">34138</span>&#160;__rv32 vuint16m2_t vmulhu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l34139"></a><span class="lineno">34139</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l34140"></a><span class="lineno">34140</span>&#160;}</div>
<div class="line"><a name="l34141"></a><span class="lineno">34141</span>&#160;__rv32 vuint16m4_t vmulhu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l34142"></a><span class="lineno">34142</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l34143"></a><span class="lineno">34143</span>&#160;}</div>
<div class="line"><a name="l34144"></a><span class="lineno">34144</span>&#160;__rv32 vuint16m8_t vmulhu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l34145"></a><span class="lineno">34145</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l34146"></a><span class="lineno">34146</span>&#160;}</div>
<div class="line"><a name="l34147"></a><span class="lineno">34147</span>&#160; </div>
<div class="line"><a name="l34179"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a763b2db995a361da4678dfa4c286bd25">34179</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a763b2db995a361da4678dfa4c286bd25">vmulhu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l34180"></a><span class="lineno">34180</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l34181"></a><span class="lineno">34181</span>&#160;}</div>
<div class="line"><a name="l34182"></a><span class="lineno">34182</span>&#160;__rv32 vuint32m2_t vmulhu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l34183"></a><span class="lineno">34183</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l34184"></a><span class="lineno">34184</span>&#160;}</div>
<div class="line"><a name="l34185"></a><span class="lineno">34185</span>&#160;__rv32 vuint32m4_t vmulhu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l34186"></a><span class="lineno">34186</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l34187"></a><span class="lineno">34187</span>&#160;}</div>
<div class="line"><a name="l34188"></a><span class="lineno">34188</span>&#160;__rv32 vuint32m8_t vmulhu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l34189"></a><span class="lineno">34189</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l34190"></a><span class="lineno">34190</span>&#160;}</div>
<div class="line"><a name="l34191"></a><span class="lineno">34191</span>&#160; </div>
<div class="line"><a name="l34223"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5dbf3953307a531d1745468ea82df54e">34223</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5dbf3953307a531d1745468ea82df54e">vmulhu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l34224"></a><span class="lineno">34224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l34225"></a><span class="lineno">34225</span>&#160;}</div>
<div class="line"><a name="l34226"></a><span class="lineno">34226</span>&#160;__rv32 vuint8m2_t vmulhu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l34227"></a><span class="lineno">34227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l34228"></a><span class="lineno">34228</span>&#160;}</div>
<div class="line"><a name="l34229"></a><span class="lineno">34229</span>&#160;__rv32 vuint8m4_t vmulhu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l34230"></a><span class="lineno">34230</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l34231"></a><span class="lineno">34231</span>&#160;}</div>
<div class="line"><a name="l34232"></a><span class="lineno">34232</span>&#160;__rv32 vuint8m8_t vmulhu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l34233"></a><span class="lineno">34233</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l34234"></a><span class="lineno">34234</span>&#160;}</div>
<div class="line"><a name="l34235"></a><span class="lineno">34235</span>&#160; </div>
<div class="line"><a name="l34267"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6874d19ea0caf7abb5bc78206be26da8">34267</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6874d19ea0caf7abb5bc78206be26da8">vmulhu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l34268"></a><span class="lineno">34268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l34269"></a><span class="lineno">34269</span>&#160;}</div>
<div class="line"><a name="l34270"></a><span class="lineno">34270</span>&#160;__rv32 vuint16m2_t vmulhu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l34271"></a><span class="lineno">34271</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l34272"></a><span class="lineno">34272</span>&#160;}</div>
<div class="line"><a name="l34273"></a><span class="lineno">34273</span>&#160;__rv32 vuint16m4_t vmulhu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l34274"></a><span class="lineno">34274</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l34275"></a><span class="lineno">34275</span>&#160;}</div>
<div class="line"><a name="l34276"></a><span class="lineno">34276</span>&#160;__rv32 vuint16m8_t vmulhu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l34277"></a><span class="lineno">34277</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l34278"></a><span class="lineno">34278</span>&#160;}</div>
<div class="line"><a name="l34279"></a><span class="lineno">34279</span>&#160; </div>
<div class="line"><a name="l34311"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af811f9abc54f54d8641f3e1e6688acd6">34311</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af811f9abc54f54d8641f3e1e6688acd6">vmulhu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l34312"></a><span class="lineno">34312</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l34313"></a><span class="lineno">34313</span>&#160;}</div>
<div class="line"><a name="l34314"></a><span class="lineno">34314</span>&#160;__rv32 vuint32m2_t vmulhu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l34315"></a><span class="lineno">34315</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l34316"></a><span class="lineno">34316</span>&#160;}</div>
<div class="line"><a name="l34317"></a><span class="lineno">34317</span>&#160;__rv32 vuint32m4_t vmulhu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l34318"></a><span class="lineno">34318</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l34319"></a><span class="lineno">34319</span>&#160;}</div>
<div class="line"><a name="l34320"></a><span class="lineno">34320</span>&#160;__rv32 vuint32m8_t vmulhu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l34321"></a><span class="lineno">34321</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l34322"></a><span class="lineno">34322</span>&#160;}</div>
<div class="line"><a name="l34323"></a><span class="lineno">34323</span>&#160; </div>
<div class="line"><a name="l34355"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a88bb2cd2d860fc83c3f4a0798ba73777">34355</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a88bb2cd2d860fc83c3f4a0798ba73777">vmulhsu_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l34356"></a><span class="lineno">34356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l34357"></a><span class="lineno">34357</span>&#160;}</div>
<div class="line"><a name="l34358"></a><span class="lineno">34358</span>&#160;__rv32 vint8m2_t vmulhsu_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l34359"></a><span class="lineno">34359</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l34360"></a><span class="lineno">34360</span>&#160;}</div>
<div class="line"><a name="l34361"></a><span class="lineno">34361</span>&#160;__rv32 vint8m4_t vmulhsu_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l34362"></a><span class="lineno">34362</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l34363"></a><span class="lineno">34363</span>&#160;}</div>
<div class="line"><a name="l34364"></a><span class="lineno">34364</span>&#160;__rv32 vint8m8_t vmulhsu_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l34365"></a><span class="lineno">34365</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l34366"></a><span class="lineno">34366</span>&#160;}</div>
<div class="line"><a name="l34367"></a><span class="lineno">34367</span>&#160; </div>
<div class="line"><a name="l34399"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa887435afa8225977956bac830a6bd75">34399</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa887435afa8225977956bac830a6bd75">vmulhsu_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l34400"></a><span class="lineno">34400</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l34401"></a><span class="lineno">34401</span>&#160;}</div>
<div class="line"><a name="l34402"></a><span class="lineno">34402</span>&#160;__rv32 vint16m2_t vmulhsu_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l34403"></a><span class="lineno">34403</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l34404"></a><span class="lineno">34404</span>&#160;}</div>
<div class="line"><a name="l34405"></a><span class="lineno">34405</span>&#160;__rv32 vint16m4_t vmulhsu_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l34406"></a><span class="lineno">34406</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l34407"></a><span class="lineno">34407</span>&#160;}</div>
<div class="line"><a name="l34408"></a><span class="lineno">34408</span>&#160;__rv32 vint16m8_t vmulhsu_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l34409"></a><span class="lineno">34409</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l34410"></a><span class="lineno">34410</span>&#160;}</div>
<div class="line"><a name="l34411"></a><span class="lineno">34411</span>&#160; </div>
<div class="line"><a name="l34443"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53616b75fa3785eb6ff59a94b8de8a59">34443</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a53616b75fa3785eb6ff59a94b8de8a59">vmulhsu_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l34444"></a><span class="lineno">34444</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l34445"></a><span class="lineno">34445</span>&#160;}</div>
<div class="line"><a name="l34446"></a><span class="lineno">34446</span>&#160;__rv32 vint32m2_t vmulhsu_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l34447"></a><span class="lineno">34447</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l34448"></a><span class="lineno">34448</span>&#160;}</div>
<div class="line"><a name="l34449"></a><span class="lineno">34449</span>&#160;__rv32 vint32m4_t vmulhsu_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l34450"></a><span class="lineno">34450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l34451"></a><span class="lineno">34451</span>&#160;}</div>
<div class="line"><a name="l34452"></a><span class="lineno">34452</span>&#160;__rv32 vint32m8_t vmulhsu_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l34453"></a><span class="lineno">34453</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l34454"></a><span class="lineno">34454</span>&#160;}</div>
<div class="line"><a name="l34455"></a><span class="lineno">34455</span>&#160; </div>
<div class="line"><a name="l34487"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aba83f625befb4ec85ce7f09c95e70d03">34487</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aba83f625befb4ec85ce7f09c95e70d03">vmulhsu_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l34488"></a><span class="lineno">34488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l34489"></a><span class="lineno">34489</span>&#160;}</div>
<div class="line"><a name="l34490"></a><span class="lineno">34490</span>&#160;__rv32 vint8m2_t vmulhsu_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l34491"></a><span class="lineno">34491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l34492"></a><span class="lineno">34492</span>&#160;}</div>
<div class="line"><a name="l34493"></a><span class="lineno">34493</span>&#160;__rv32 vint8m4_t vmulhsu_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l34494"></a><span class="lineno">34494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l34495"></a><span class="lineno">34495</span>&#160;}</div>
<div class="line"><a name="l34496"></a><span class="lineno">34496</span>&#160;__rv32 vint8m8_t vmulhsu_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l34497"></a><span class="lineno">34497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l34498"></a><span class="lineno">34498</span>&#160;}</div>
<div class="line"><a name="l34499"></a><span class="lineno">34499</span>&#160; </div>
<div class="line"><a name="l34531"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a89bbe919bcb1c65c558681a293fabb22">34531</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a89bbe919bcb1c65c558681a293fabb22">vmulhsu_vx_i16m1</a>(vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l34532"></a><span class="lineno">34532</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l34533"></a><span class="lineno">34533</span>&#160;}</div>
<div class="line"><a name="l34534"></a><span class="lineno">34534</span>&#160;__rv32 vint16m2_t vmulhsu_vx_i16m2(vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l34535"></a><span class="lineno">34535</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l34536"></a><span class="lineno">34536</span>&#160;}</div>
<div class="line"><a name="l34537"></a><span class="lineno">34537</span>&#160;__rv32 vint16m4_t vmulhsu_vx_i16m4(vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l34538"></a><span class="lineno">34538</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l34539"></a><span class="lineno">34539</span>&#160;}</div>
<div class="line"><a name="l34540"></a><span class="lineno">34540</span>&#160;__rv32 vint16m8_t vmulhsu_vx_i16m8(vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l34541"></a><span class="lineno">34541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l34542"></a><span class="lineno">34542</span>&#160;}</div>
<div class="line"><a name="l34543"></a><span class="lineno">34543</span>&#160; </div>
<div class="line"><a name="l34575"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3ce65937f5c2dd8aa466dd99a43204d">34575</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af3ce65937f5c2dd8aa466dd99a43204d">vmulhsu_vx_i32m1</a>(vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l34576"></a><span class="lineno">34576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l34577"></a><span class="lineno">34577</span>&#160;}</div>
<div class="line"><a name="l34578"></a><span class="lineno">34578</span>&#160;__rv32 vint32m2_t vmulhsu_vx_i32m2(vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l34579"></a><span class="lineno">34579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l34580"></a><span class="lineno">34580</span>&#160;}</div>
<div class="line"><a name="l34581"></a><span class="lineno">34581</span>&#160;__rv32 vint32m4_t vmulhsu_vx_i32m4(vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l34582"></a><span class="lineno">34582</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l34583"></a><span class="lineno">34583</span>&#160;}</div>
<div class="line"><a name="l34584"></a><span class="lineno">34584</span>&#160;__rv32 vint32m8_t vmulhsu_vx_i32m8(vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l34585"></a><span class="lineno">34585</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l34586"></a><span class="lineno">34586</span>&#160;}</div>
<div class="line"><a name="l34587"></a><span class="lineno">34587</span>&#160; </div>
<div class="line"><a name="l34588"></a><span class="lineno">34588</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l34624"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1129ddc14f834537f0f35e22894ea274">34624</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a1129ddc14f834537f0f35e22894ea274">vmul_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l34625"></a><span class="lineno">34625</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34626"></a><span class="lineno">34626</span>&#160;}</div>
<div class="line"><a name="l34627"></a><span class="lineno">34627</span>&#160;__rv32 vint8m2_t vmul_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l34628"></a><span class="lineno">34628</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34629"></a><span class="lineno">34629</span>&#160;}</div>
<div class="line"><a name="l34630"></a><span class="lineno">34630</span>&#160;__rv32 vint8m4_t vmul_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l34631"></a><span class="lineno">34631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34632"></a><span class="lineno">34632</span>&#160;}</div>
<div class="line"><a name="l34633"></a><span class="lineno">34633</span>&#160;__rv32 vint8m8_t vmul_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l34634"></a><span class="lineno">34634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34635"></a><span class="lineno">34635</span>&#160;}</div>
<div class="line"><a name="l34636"></a><span class="lineno">34636</span>&#160; </div>
<div class="line"><a name="l34672"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d31eb586cb8f007b81adb3440029980">34672</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8d31eb586cb8f007b81adb3440029980">vmul_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l34673"></a><span class="lineno">34673</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34674"></a><span class="lineno">34674</span>&#160;}</div>
<div class="line"><a name="l34675"></a><span class="lineno">34675</span>&#160;__rv32 vint16m2_t vmul_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l34676"></a><span class="lineno">34676</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34677"></a><span class="lineno">34677</span>&#160;}</div>
<div class="line"><a name="l34678"></a><span class="lineno">34678</span>&#160;__rv32 vint16m4_t vmul_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l34679"></a><span class="lineno">34679</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34680"></a><span class="lineno">34680</span>&#160;}</div>
<div class="line"><a name="l34681"></a><span class="lineno">34681</span>&#160;__rv32 vint16m8_t vmul_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l34682"></a><span class="lineno">34682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34683"></a><span class="lineno">34683</span>&#160;}</div>
<div class="line"><a name="l34684"></a><span class="lineno">34684</span>&#160; </div>
<div class="line"><a name="l34720"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa31b3e7b55abdfb71dae4ab3c73ab2c0">34720</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aa31b3e7b55abdfb71dae4ab3c73ab2c0">vmul_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l34721"></a><span class="lineno">34721</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34722"></a><span class="lineno">34722</span>&#160;}</div>
<div class="line"><a name="l34723"></a><span class="lineno">34723</span>&#160;__rv32 vint32m2_t vmul_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l34724"></a><span class="lineno">34724</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34725"></a><span class="lineno">34725</span>&#160;}</div>
<div class="line"><a name="l34726"></a><span class="lineno">34726</span>&#160;__rv32 vint32m4_t vmul_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l34727"></a><span class="lineno">34727</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34728"></a><span class="lineno">34728</span>&#160;}</div>
<div class="line"><a name="l34729"></a><span class="lineno">34729</span>&#160;__rv32 vint32m8_t vmul_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l34730"></a><span class="lineno">34730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34731"></a><span class="lineno">34731</span>&#160;}</div>
<div class="line"><a name="l34732"></a><span class="lineno">34732</span>&#160; </div>
<div class="line"><a name="l34768"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afd7a68d666c0ab75d89a7868d9b267d3">34768</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#afd7a68d666c0ab75d89a7868d9b267d3">vmul_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l34769"></a><span class="lineno">34769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34770"></a><span class="lineno">34770</span>&#160;}</div>
<div class="line"><a name="l34771"></a><span class="lineno">34771</span>&#160;__rv32 vuint8m2_t vmul_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l34772"></a><span class="lineno">34772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34773"></a><span class="lineno">34773</span>&#160;}</div>
<div class="line"><a name="l34774"></a><span class="lineno">34774</span>&#160;__rv32 vuint8m4_t vmul_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l34775"></a><span class="lineno">34775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34776"></a><span class="lineno">34776</span>&#160;}</div>
<div class="line"><a name="l34777"></a><span class="lineno">34777</span>&#160;__rv32 vuint8m8_t vmul_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l34778"></a><span class="lineno">34778</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34779"></a><span class="lineno">34779</span>&#160;}</div>
<div class="line"><a name="l34780"></a><span class="lineno">34780</span>&#160; </div>
<div class="line"><a name="l34816"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac377e4f0388e05ff0a333325242397d8">34816</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac377e4f0388e05ff0a333325242397d8">vmul_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l34817"></a><span class="lineno">34817</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34818"></a><span class="lineno">34818</span>&#160;}</div>
<div class="line"><a name="l34819"></a><span class="lineno">34819</span>&#160;__rv32 vuint16m2_t vmul_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l34820"></a><span class="lineno">34820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34821"></a><span class="lineno">34821</span>&#160;}</div>
<div class="line"><a name="l34822"></a><span class="lineno">34822</span>&#160;__rv32 vuint16m4_t vmul_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l34823"></a><span class="lineno">34823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34824"></a><span class="lineno">34824</span>&#160;}</div>
<div class="line"><a name="l34825"></a><span class="lineno">34825</span>&#160;__rv32 vuint16m8_t vmul_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l34826"></a><span class="lineno">34826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34827"></a><span class="lineno">34827</span>&#160;}</div>
<div class="line"><a name="l34828"></a><span class="lineno">34828</span>&#160; </div>
<div class="line"><a name="l34864"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a55d1bb5f703dfdb20b5e9e2a697bbb01">34864</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a55d1bb5f703dfdb20b5e9e2a697bbb01">vmul_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l34865"></a><span class="lineno">34865</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34866"></a><span class="lineno">34866</span>&#160;}</div>
<div class="line"><a name="l34867"></a><span class="lineno">34867</span>&#160;__rv32 vuint32m2_t vmul_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l34868"></a><span class="lineno">34868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34869"></a><span class="lineno">34869</span>&#160;}</div>
<div class="line"><a name="l34870"></a><span class="lineno">34870</span>&#160;__rv32 vuint32m4_t vmul_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l34871"></a><span class="lineno">34871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34872"></a><span class="lineno">34872</span>&#160;}</div>
<div class="line"><a name="l34873"></a><span class="lineno">34873</span>&#160;__rv32 vuint32m8_t vmul_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l34874"></a><span class="lineno">34874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34875"></a><span class="lineno">34875</span>&#160;}</div>
<div class="line"><a name="l34876"></a><span class="lineno">34876</span>&#160; </div>
<div class="line"><a name="l34912"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f15b81e5c10da6006bba5d11cfbcbcd">34912</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a8f15b81e5c10da6006bba5d11cfbcbcd">vmul_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l34913"></a><span class="lineno">34913</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34914"></a><span class="lineno">34914</span>&#160;}</div>
<div class="line"><a name="l34915"></a><span class="lineno">34915</span>&#160;__rv32 vint8m2_t vmul_vx_i8m2_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l34916"></a><span class="lineno">34916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34917"></a><span class="lineno">34917</span>&#160;}</div>
<div class="line"><a name="l34918"></a><span class="lineno">34918</span>&#160;__rv32 vint8m4_t vmul_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l34919"></a><span class="lineno">34919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34920"></a><span class="lineno">34920</span>&#160;}</div>
<div class="line"><a name="l34921"></a><span class="lineno">34921</span>&#160;__rv32 vint8m8_t vmul_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l34922"></a><span class="lineno">34922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34923"></a><span class="lineno">34923</span>&#160;}</div>
<div class="line"><a name="l34924"></a><span class="lineno">34924</span>&#160; </div>
<div class="line"><a name="l34960"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8cdee608d3f6917b636d07d10a05bc2e">34960</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8cdee608d3f6917b636d07d10a05bc2e">vmul_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l34961"></a><span class="lineno">34961</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l34962"></a><span class="lineno">34962</span>&#160;}</div>
<div class="line"><a name="l34963"></a><span class="lineno">34963</span>&#160;__rv32 vint16m2_t vmul_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l34964"></a><span class="lineno">34964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l34965"></a><span class="lineno">34965</span>&#160;}</div>
<div class="line"><a name="l34966"></a><span class="lineno">34966</span>&#160;__rv32 vint16m4_t vmul_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l34967"></a><span class="lineno">34967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l34968"></a><span class="lineno">34968</span>&#160;}</div>
<div class="line"><a name="l34969"></a><span class="lineno">34969</span>&#160;__rv32 vint16m8_t vmul_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l34970"></a><span class="lineno">34970</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l34971"></a><span class="lineno">34971</span>&#160;}</div>
<div class="line"><a name="l34972"></a><span class="lineno">34972</span>&#160; </div>
<div class="line"><a name="l35008"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a030ff7cbf80f10a276d162669bab12b0">35008</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a030ff7cbf80f10a276d162669bab12b0">vmul_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l35009"></a><span class="lineno">35009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35010"></a><span class="lineno">35010</span>&#160;}</div>
<div class="line"><a name="l35011"></a><span class="lineno">35011</span>&#160;__rv32 vint32m2_t vmul_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l35012"></a><span class="lineno">35012</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35013"></a><span class="lineno">35013</span>&#160;}</div>
<div class="line"><a name="l35014"></a><span class="lineno">35014</span>&#160;__rv32 vint32m4_t vmul_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l35015"></a><span class="lineno">35015</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35016"></a><span class="lineno">35016</span>&#160;}</div>
<div class="line"><a name="l35017"></a><span class="lineno">35017</span>&#160;__rv32 vint32m8_t vmul_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l35018"></a><span class="lineno">35018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35019"></a><span class="lineno">35019</span>&#160;}</div>
<div class="line"><a name="l35020"></a><span class="lineno">35020</span>&#160; </div>
<div class="line"><a name="l35056"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5c83f4dfa343c7b4610db1a092584e8d">35056</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5c83f4dfa343c7b4610db1a092584e8d">vmul_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l35057"></a><span class="lineno">35057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35058"></a><span class="lineno">35058</span>&#160;}</div>
<div class="line"><a name="l35059"></a><span class="lineno">35059</span>&#160;__rv32 vuint8m2_t vmul_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l35060"></a><span class="lineno">35060</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35061"></a><span class="lineno">35061</span>&#160;}</div>
<div class="line"><a name="l35062"></a><span class="lineno">35062</span>&#160;__rv32 vuint8m4_t vmul_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l35063"></a><span class="lineno">35063</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35064"></a><span class="lineno">35064</span>&#160;}</div>
<div class="line"><a name="l35065"></a><span class="lineno">35065</span>&#160;__rv32 vuint8m8_t vmul_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l35066"></a><span class="lineno">35066</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35067"></a><span class="lineno">35067</span>&#160;}</div>
<div class="line"><a name="l35068"></a><span class="lineno">35068</span>&#160; </div>
<div class="line"><a name="l35104"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca82541f13e43e9cf14264545aa8216b">35104</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aca82541f13e43e9cf14264545aa8216b">vmul_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l35105"></a><span class="lineno">35105</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35106"></a><span class="lineno">35106</span>&#160;}</div>
<div class="line"><a name="l35107"></a><span class="lineno">35107</span>&#160;__rv32 vuint16m2_t vmul_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l35108"></a><span class="lineno">35108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35109"></a><span class="lineno">35109</span>&#160;}</div>
<div class="line"><a name="l35110"></a><span class="lineno">35110</span>&#160;__rv32 vuint16m4_t vmul_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l35111"></a><span class="lineno">35111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35112"></a><span class="lineno">35112</span>&#160;}</div>
<div class="line"><a name="l35113"></a><span class="lineno">35113</span>&#160;__rv32 vuint16m8_t vmul_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l35114"></a><span class="lineno">35114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35115"></a><span class="lineno">35115</span>&#160;}</div>
<div class="line"><a name="l35116"></a><span class="lineno">35116</span>&#160; </div>
<div class="line"><a name="l35152"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac4513fa6fb7b3831a3246e6d84e32ea9">35152</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac4513fa6fb7b3831a3246e6d84e32ea9">vmul_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l35153"></a><span class="lineno">35153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35154"></a><span class="lineno">35154</span>&#160;}</div>
<div class="line"><a name="l35155"></a><span class="lineno">35155</span>&#160;__rv32 vuint32m2_t vmul_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l35156"></a><span class="lineno">35156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35157"></a><span class="lineno">35157</span>&#160;}</div>
<div class="line"><a name="l35158"></a><span class="lineno">35158</span>&#160;__rv32 vuint32m4_t vmul_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l35159"></a><span class="lineno">35159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35160"></a><span class="lineno">35160</span>&#160;}</div>
<div class="line"><a name="l35161"></a><span class="lineno">35161</span>&#160;__rv32 vuint32m8_t vmul_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l35162"></a><span class="lineno">35162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmul_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35163"></a><span class="lineno">35163</span>&#160;}</div>
<div class="line"><a name="l35164"></a><span class="lineno">35164</span>&#160; </div>
<div class="line"><a name="l35200"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aad95b853556c7dcc8e606cc028746939">35200</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aad95b853556c7dcc8e606cc028746939">vmulh_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l35201"></a><span class="lineno">35201</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35202"></a><span class="lineno">35202</span>&#160;}</div>
<div class="line"><a name="l35203"></a><span class="lineno">35203</span>&#160;__rv32 vint8m2_t vmulh_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l35204"></a><span class="lineno">35204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35205"></a><span class="lineno">35205</span>&#160;}</div>
<div class="line"><a name="l35206"></a><span class="lineno">35206</span>&#160;__rv32 vint8m4_t vmulh_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l35207"></a><span class="lineno">35207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35208"></a><span class="lineno">35208</span>&#160;}</div>
<div class="line"><a name="l35209"></a><span class="lineno">35209</span>&#160;__rv32 vint8m8_t vmulh_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l35210"></a><span class="lineno">35210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35211"></a><span class="lineno">35211</span>&#160;}</div>
<div class="line"><a name="l35212"></a><span class="lineno">35212</span>&#160; </div>
<div class="line"><a name="l35248"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5dfa03eb2639e67614bb1d78f553d26d">35248</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a5dfa03eb2639e67614bb1d78f553d26d">vmulh_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l35249"></a><span class="lineno">35249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35250"></a><span class="lineno">35250</span>&#160;}</div>
<div class="line"><a name="l35251"></a><span class="lineno">35251</span>&#160;__rv32 vint16m2_t vmulh_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l35252"></a><span class="lineno">35252</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35253"></a><span class="lineno">35253</span>&#160;}</div>
<div class="line"><a name="l35254"></a><span class="lineno">35254</span>&#160;__rv32 vint16m4_t vmulh_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l35255"></a><span class="lineno">35255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35256"></a><span class="lineno">35256</span>&#160;}</div>
<div class="line"><a name="l35257"></a><span class="lineno">35257</span>&#160;__rv32 vint16m8_t vmulh_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l35258"></a><span class="lineno">35258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35259"></a><span class="lineno">35259</span>&#160;}</div>
<div class="line"><a name="l35260"></a><span class="lineno">35260</span>&#160; </div>
<div class="line"><a name="l35296"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a90e45cc92f0bb1dd9d685fa5970c4863">35296</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a90e45cc92f0bb1dd9d685fa5970c4863">vmulh_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l35297"></a><span class="lineno">35297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35298"></a><span class="lineno">35298</span>&#160;}</div>
<div class="line"><a name="l35299"></a><span class="lineno">35299</span>&#160;__rv32 vint32m2_t vmulh_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l35300"></a><span class="lineno">35300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35301"></a><span class="lineno">35301</span>&#160;}</div>
<div class="line"><a name="l35302"></a><span class="lineno">35302</span>&#160;__rv32 vint32m4_t vmulh_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l35303"></a><span class="lineno">35303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35304"></a><span class="lineno">35304</span>&#160;}</div>
<div class="line"><a name="l35305"></a><span class="lineno">35305</span>&#160;__rv32 vint32m8_t vmulh_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l35306"></a><span class="lineno">35306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35307"></a><span class="lineno">35307</span>&#160;}</div>
<div class="line"><a name="l35308"></a><span class="lineno">35308</span>&#160; </div>
<div class="line"><a name="l35344"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aec3cd94022c805643840807430f91169">35344</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aec3cd94022c805643840807430f91169">vmulh_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l35345"></a><span class="lineno">35345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35346"></a><span class="lineno">35346</span>&#160;}</div>
<div class="line"><a name="l35347"></a><span class="lineno">35347</span>&#160;__rv32 vint8m2_t vmulh_vx_i8m2_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l35348"></a><span class="lineno">35348</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35349"></a><span class="lineno">35349</span>&#160;}</div>
<div class="line"><a name="l35350"></a><span class="lineno">35350</span>&#160;__rv32 vint8m4_t vmulh_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l35351"></a><span class="lineno">35351</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35352"></a><span class="lineno">35352</span>&#160;}</div>
<div class="line"><a name="l35353"></a><span class="lineno">35353</span>&#160;__rv32 vint8m8_t vmulh_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l35354"></a><span class="lineno">35354</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35355"></a><span class="lineno">35355</span>&#160;}</div>
<div class="line"><a name="l35356"></a><span class="lineno">35356</span>&#160; </div>
<div class="line"><a name="l35392"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adbaa0b3c5c1a788e6a915eb046893ed1">35392</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#adbaa0b3c5c1a788e6a915eb046893ed1">vmulh_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l35393"></a><span class="lineno">35393</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35394"></a><span class="lineno">35394</span>&#160;}</div>
<div class="line"><a name="l35395"></a><span class="lineno">35395</span>&#160;__rv32 vint16m2_t vmulh_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l35396"></a><span class="lineno">35396</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35397"></a><span class="lineno">35397</span>&#160;}</div>
<div class="line"><a name="l35398"></a><span class="lineno">35398</span>&#160;__rv32 vint16m4_t vmulh_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l35399"></a><span class="lineno">35399</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35400"></a><span class="lineno">35400</span>&#160;}</div>
<div class="line"><a name="l35401"></a><span class="lineno">35401</span>&#160;__rv32 vint16m8_t vmulh_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l35402"></a><span class="lineno">35402</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35403"></a><span class="lineno">35403</span>&#160;}</div>
<div class="line"><a name="l35404"></a><span class="lineno">35404</span>&#160; </div>
<div class="line"><a name="l35440"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae0add82118fd2345c001a600dd54f5b6">35440</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae0add82118fd2345c001a600dd54f5b6">vmulh_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l35441"></a><span class="lineno">35441</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35442"></a><span class="lineno">35442</span>&#160;}</div>
<div class="line"><a name="l35443"></a><span class="lineno">35443</span>&#160;__rv32 vint32m2_t vmulh_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l35444"></a><span class="lineno">35444</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35445"></a><span class="lineno">35445</span>&#160;}</div>
<div class="line"><a name="l35446"></a><span class="lineno">35446</span>&#160;__rv32 vint32m4_t vmulh_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l35447"></a><span class="lineno">35447</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35448"></a><span class="lineno">35448</span>&#160;}</div>
<div class="line"><a name="l35449"></a><span class="lineno">35449</span>&#160;__rv32 vint32m8_t vmulh_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l35450"></a><span class="lineno">35450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulh_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35451"></a><span class="lineno">35451</span>&#160;}</div>
<div class="line"><a name="l35452"></a><span class="lineno">35452</span>&#160; </div>
<div class="line"><a name="l35488"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab96abdce7e7a35a03d04a4a5bc8fd744">35488</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ab96abdce7e7a35a03d04a4a5bc8fd744">vmulhu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l35489"></a><span class="lineno">35489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35490"></a><span class="lineno">35490</span>&#160;}</div>
<div class="line"><a name="l35491"></a><span class="lineno">35491</span>&#160;__rv32 vuint8m2_t vmulhu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l35492"></a><span class="lineno">35492</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35493"></a><span class="lineno">35493</span>&#160;}</div>
<div class="line"><a name="l35494"></a><span class="lineno">35494</span>&#160;__rv32 vuint8m4_t vmulhu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l35495"></a><span class="lineno">35495</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35496"></a><span class="lineno">35496</span>&#160;}</div>
<div class="line"><a name="l35497"></a><span class="lineno">35497</span>&#160;__rv32 vuint8m8_t vmulhu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l35498"></a><span class="lineno">35498</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35499"></a><span class="lineno">35499</span>&#160;}</div>
<div class="line"><a name="l35500"></a><span class="lineno">35500</span>&#160; </div>
<div class="line"><a name="l35536"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8cc3c9d4ce967d9f5e61ceeb760a7810">35536</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8cc3c9d4ce967d9f5e61ceeb760a7810">vmulhu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l35537"></a><span class="lineno">35537</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35538"></a><span class="lineno">35538</span>&#160;}</div>
<div class="line"><a name="l35539"></a><span class="lineno">35539</span>&#160;__rv32 vuint16m2_t vmulhu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l35540"></a><span class="lineno">35540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35541"></a><span class="lineno">35541</span>&#160;}</div>
<div class="line"><a name="l35542"></a><span class="lineno">35542</span>&#160;__rv32 vuint16m4_t vmulhu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l35543"></a><span class="lineno">35543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35544"></a><span class="lineno">35544</span>&#160;}</div>
<div class="line"><a name="l35545"></a><span class="lineno">35545</span>&#160;__rv32 vuint16m8_t vmulhu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l35546"></a><span class="lineno">35546</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35547"></a><span class="lineno">35547</span>&#160;}</div>
<div class="line"><a name="l35548"></a><span class="lineno">35548</span>&#160; </div>
<div class="line"><a name="l35584"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae091ff924d81af16bf68562f83efc69b">35584</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae091ff924d81af16bf68562f83efc69b">vmulhu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l35585"></a><span class="lineno">35585</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35586"></a><span class="lineno">35586</span>&#160;}</div>
<div class="line"><a name="l35587"></a><span class="lineno">35587</span>&#160;__rv32 vuint32m2_t vmulhu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l35588"></a><span class="lineno">35588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35589"></a><span class="lineno">35589</span>&#160;}</div>
<div class="line"><a name="l35590"></a><span class="lineno">35590</span>&#160;__rv32 vuint32m4_t vmulhu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l35591"></a><span class="lineno">35591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35592"></a><span class="lineno">35592</span>&#160;}</div>
<div class="line"><a name="l35593"></a><span class="lineno">35593</span>&#160;__rv32 vuint32m8_t vmulhu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l35594"></a><span class="lineno">35594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35595"></a><span class="lineno">35595</span>&#160;}</div>
<div class="line"><a name="l35596"></a><span class="lineno">35596</span>&#160; </div>
<div class="line"><a name="l35632"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1480b84f120a4ff892c6fe7deb65d09f">35632</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1480b84f120a4ff892c6fe7deb65d09f">vmulhu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l35633"></a><span class="lineno">35633</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35634"></a><span class="lineno">35634</span>&#160;}</div>
<div class="line"><a name="l35635"></a><span class="lineno">35635</span>&#160;__rv32 vuint8m2_t vmulhu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l35636"></a><span class="lineno">35636</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35637"></a><span class="lineno">35637</span>&#160;}</div>
<div class="line"><a name="l35638"></a><span class="lineno">35638</span>&#160;__rv32 vuint8m4_t vmulhu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l35639"></a><span class="lineno">35639</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35640"></a><span class="lineno">35640</span>&#160;}</div>
<div class="line"><a name="l35641"></a><span class="lineno">35641</span>&#160;__rv32 vuint8m8_t vmulhu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l35642"></a><span class="lineno">35642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35643"></a><span class="lineno">35643</span>&#160;}</div>
<div class="line"><a name="l35644"></a><span class="lineno">35644</span>&#160; </div>
<div class="line"><a name="l35680"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a29afed551e904b50593b0a1c6ca943ae">35680</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a29afed551e904b50593b0a1c6ca943ae">vmulhu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l35681"></a><span class="lineno">35681</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35682"></a><span class="lineno">35682</span>&#160;}</div>
<div class="line"><a name="l35683"></a><span class="lineno">35683</span>&#160;__rv32 vuint16m2_t vmulhu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l35684"></a><span class="lineno">35684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35685"></a><span class="lineno">35685</span>&#160;}</div>
<div class="line"><a name="l35686"></a><span class="lineno">35686</span>&#160;__rv32 vuint16m4_t vmulhu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l35687"></a><span class="lineno">35687</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35688"></a><span class="lineno">35688</span>&#160;}</div>
<div class="line"><a name="l35689"></a><span class="lineno">35689</span>&#160;__rv32 vuint16m8_t vmulhu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l35690"></a><span class="lineno">35690</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35691"></a><span class="lineno">35691</span>&#160;}</div>
<div class="line"><a name="l35692"></a><span class="lineno">35692</span>&#160; </div>
<div class="line"><a name="l35728"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57c9eab779a40e1a48eae9e59c5ff73c">35728</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a57c9eab779a40e1a48eae9e59c5ff73c">vmulhu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l35729"></a><span class="lineno">35729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35730"></a><span class="lineno">35730</span>&#160;}</div>
<div class="line"><a name="l35731"></a><span class="lineno">35731</span>&#160;__rv32 vuint32m2_t vmulhu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l35732"></a><span class="lineno">35732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35733"></a><span class="lineno">35733</span>&#160;}</div>
<div class="line"><a name="l35734"></a><span class="lineno">35734</span>&#160;__rv32 vuint32m4_t vmulhu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l35735"></a><span class="lineno">35735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35736"></a><span class="lineno">35736</span>&#160;}</div>
<div class="line"><a name="l35737"></a><span class="lineno">35737</span>&#160;__rv32 vuint32m8_t vmulhu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l35738"></a><span class="lineno">35738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35739"></a><span class="lineno">35739</span>&#160;}</div>
<div class="line"><a name="l35740"></a><span class="lineno">35740</span>&#160; </div>
<div class="line"><a name="l35776"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a89dc361faef92d85255ad402233a20e3">35776</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a89dc361faef92d85255ad402233a20e3">vmulhsu_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l35777"></a><span class="lineno">35777</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35778"></a><span class="lineno">35778</span>&#160;}</div>
<div class="line"><a name="l35779"></a><span class="lineno">35779</span>&#160;__rv32 vint8m2_t vmulhsu_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l35780"></a><span class="lineno">35780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35781"></a><span class="lineno">35781</span>&#160;}</div>
<div class="line"><a name="l35782"></a><span class="lineno">35782</span>&#160;__rv32 vint8m4_t vmulhsu_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l35783"></a><span class="lineno">35783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35784"></a><span class="lineno">35784</span>&#160;}</div>
<div class="line"><a name="l35785"></a><span class="lineno">35785</span>&#160;__rv32 vint8m8_t vmulhsu_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l35786"></a><span class="lineno">35786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35787"></a><span class="lineno">35787</span>&#160;}</div>
<div class="line"><a name="l35788"></a><span class="lineno">35788</span>&#160; </div>
<div class="line"><a name="l35824"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae2ce6e5b7301f526411a9a06109e41c4">35824</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae2ce6e5b7301f526411a9a06109e41c4">vmulhsu_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l35825"></a><span class="lineno">35825</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35826"></a><span class="lineno">35826</span>&#160;}</div>
<div class="line"><a name="l35827"></a><span class="lineno">35827</span>&#160;__rv32 vint16m2_t vmulhsu_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l35828"></a><span class="lineno">35828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35829"></a><span class="lineno">35829</span>&#160;}</div>
<div class="line"><a name="l35830"></a><span class="lineno">35830</span>&#160;__rv32 vint16m4_t vmulhsu_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l35831"></a><span class="lineno">35831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35832"></a><span class="lineno">35832</span>&#160;}</div>
<div class="line"><a name="l35833"></a><span class="lineno">35833</span>&#160;__rv32 vint16m8_t vmulhsu_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l35834"></a><span class="lineno">35834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35835"></a><span class="lineno">35835</span>&#160;}</div>
<div class="line"><a name="l35836"></a><span class="lineno">35836</span>&#160; </div>
<div class="line"><a name="l35872"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a35ab79bbac8ce1849da7c3fd8ac9e66e">35872</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a35ab79bbac8ce1849da7c3fd8ac9e66e">vmulhsu_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l35873"></a><span class="lineno">35873</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35874"></a><span class="lineno">35874</span>&#160;}</div>
<div class="line"><a name="l35875"></a><span class="lineno">35875</span>&#160;__rv32 vint32m2_t vmulhsu_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l35876"></a><span class="lineno">35876</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35877"></a><span class="lineno">35877</span>&#160;}</div>
<div class="line"><a name="l35878"></a><span class="lineno">35878</span>&#160;__rv32 vint32m4_t vmulhsu_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l35879"></a><span class="lineno">35879</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35880"></a><span class="lineno">35880</span>&#160;}</div>
<div class="line"><a name="l35881"></a><span class="lineno">35881</span>&#160;__rv32 vint32m8_t vmulhsu_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l35882"></a><span class="lineno">35882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35883"></a><span class="lineno">35883</span>&#160;}</div>
<div class="line"><a name="l35884"></a><span class="lineno">35884</span>&#160; </div>
<div class="line"><a name="l35920"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab20329318156f8a4e7d8c095a696bd6e">35920</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ab20329318156f8a4e7d8c095a696bd6e">vmulhsu_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l35921"></a><span class="lineno">35921</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35922"></a><span class="lineno">35922</span>&#160;}</div>
<div class="line"><a name="l35923"></a><span class="lineno">35923</span>&#160;__rv32 vint8m2_t vmulhsu_vx_i8m2_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l35924"></a><span class="lineno">35924</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35925"></a><span class="lineno">35925</span>&#160;}</div>
<div class="line"><a name="l35926"></a><span class="lineno">35926</span>&#160;__rv32 vint8m4_t vmulhsu_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l35927"></a><span class="lineno">35927</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35928"></a><span class="lineno">35928</span>&#160;}</div>
<div class="line"><a name="l35929"></a><span class="lineno">35929</span>&#160;__rv32 vint8m8_t vmulhsu_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l35930"></a><span class="lineno">35930</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35931"></a><span class="lineno">35931</span>&#160;}</div>
<div class="line"><a name="l35932"></a><span class="lineno">35932</span>&#160; </div>
<div class="line"><a name="l35968"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aff5de4709d14d9486cc1d96b997f7eed">35968</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aff5de4709d14d9486cc1d96b997f7eed">vmulhsu_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l35969"></a><span class="lineno">35969</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l35970"></a><span class="lineno">35970</span>&#160;}</div>
<div class="line"><a name="l35971"></a><span class="lineno">35971</span>&#160;__rv32 vint16m2_t vmulhsu_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l35972"></a><span class="lineno">35972</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l35973"></a><span class="lineno">35973</span>&#160;}</div>
<div class="line"><a name="l35974"></a><span class="lineno">35974</span>&#160;__rv32 vint16m4_t vmulhsu_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l35975"></a><span class="lineno">35975</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l35976"></a><span class="lineno">35976</span>&#160;}</div>
<div class="line"><a name="l35977"></a><span class="lineno">35977</span>&#160;__rv32 vint16m8_t vmulhsu_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l35978"></a><span class="lineno">35978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l35979"></a><span class="lineno">35979</span>&#160;}</div>
<div class="line"><a name="l35980"></a><span class="lineno">35980</span>&#160; </div>
<div class="line"><a name="l36016"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3c3e9ed672344d2033f210b5a21de1b0">36016</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a3c3e9ed672344d2033f210b5a21de1b0">vmulhsu_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l36017"></a><span class="lineno">36017</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l36018"></a><span class="lineno">36018</span>&#160;}</div>
<div class="line"><a name="l36019"></a><span class="lineno">36019</span>&#160;__rv32 vint32m2_t vmulhsu_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l36020"></a><span class="lineno">36020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l36021"></a><span class="lineno">36021</span>&#160;}</div>
<div class="line"><a name="l36022"></a><span class="lineno">36022</span>&#160;__rv32 vint32m4_t vmulhsu_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l36023"></a><span class="lineno">36023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l36024"></a><span class="lineno">36024</span>&#160;}</div>
<div class="line"><a name="l36025"></a><span class="lineno">36025</span>&#160;__rv32 vint32m8_t vmulhsu_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l36026"></a><span class="lineno">36026</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmulhsu_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l36027"></a><span class="lineno">36027</span>&#160;}</div>
<div class="line"><a name="l36028"></a><span class="lineno">36028</span>&#160; </div>
<div class="line"><a name="l36029"></a><span class="lineno">36029</span>&#160;<span class="comment">/*****************Vector Integer Divide Functions*******************/</span></div>
<div class="line"><a name="l36061"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae5b239267c283dbdded98fd27c33fb7a">36061</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae5b239267c283dbdded98fd27c33fb7a">vdivu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l36062"></a><span class="lineno">36062</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l36063"></a><span class="lineno">36063</span>&#160;}</div>
<div class="line"><a name="l36064"></a><span class="lineno">36064</span>&#160;__rv32 vuint8m2_t vdivu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l36065"></a><span class="lineno">36065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l36066"></a><span class="lineno">36066</span>&#160;}</div>
<div class="line"><a name="l36067"></a><span class="lineno">36067</span>&#160;__rv32 vuint8m4_t vdivu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l36068"></a><span class="lineno">36068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l36069"></a><span class="lineno">36069</span>&#160;}</div>
<div class="line"><a name="l36070"></a><span class="lineno">36070</span>&#160;__rv32 vuint8m8_t vdivu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l36071"></a><span class="lineno">36071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l36072"></a><span class="lineno">36072</span>&#160;}</div>
<div class="line"><a name="l36073"></a><span class="lineno">36073</span>&#160; </div>
<div class="line"><a name="l36105"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a96b485aa6e141457362f4ee399fa5120">36105</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a96b485aa6e141457362f4ee399fa5120">vdivu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l36106"></a><span class="lineno">36106</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l36107"></a><span class="lineno">36107</span>&#160;}</div>
<div class="line"><a name="l36108"></a><span class="lineno">36108</span>&#160;__rv32 vuint16m2_t vdivu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l36109"></a><span class="lineno">36109</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l36110"></a><span class="lineno">36110</span>&#160;}</div>
<div class="line"><a name="l36111"></a><span class="lineno">36111</span>&#160;__rv32 vuint16m4_t vdivu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l36112"></a><span class="lineno">36112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l36113"></a><span class="lineno">36113</span>&#160;}</div>
<div class="line"><a name="l36114"></a><span class="lineno">36114</span>&#160;__rv32 vuint16m8_t vdivu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l36115"></a><span class="lineno">36115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l36116"></a><span class="lineno">36116</span>&#160;}</div>
<div class="line"><a name="l36117"></a><span class="lineno">36117</span>&#160; </div>
<div class="line"><a name="l36149"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66e76773f3831783525faf0f53e4d702">36149</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a66e76773f3831783525faf0f53e4d702">vdivu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l36150"></a><span class="lineno">36150</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l36151"></a><span class="lineno">36151</span>&#160;}</div>
<div class="line"><a name="l36152"></a><span class="lineno">36152</span>&#160;__rv32 vuint32m2_t vdivu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l36153"></a><span class="lineno">36153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l36154"></a><span class="lineno">36154</span>&#160;}</div>
<div class="line"><a name="l36155"></a><span class="lineno">36155</span>&#160;__rv32 vuint32m4_t vdivu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l36156"></a><span class="lineno">36156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l36157"></a><span class="lineno">36157</span>&#160;}</div>
<div class="line"><a name="l36158"></a><span class="lineno">36158</span>&#160;__rv32 vuint32m8_t vdivu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l36159"></a><span class="lineno">36159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l36160"></a><span class="lineno">36160</span>&#160;}</div>
<div class="line"><a name="l36161"></a><span class="lineno">36161</span>&#160; </div>
<div class="line"><a name="l36193"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a60a14e41229d2577125f841ed18a7cf9">36193</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a60a14e41229d2577125f841ed18a7cf9">vdivu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l36194"></a><span class="lineno">36194</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l36195"></a><span class="lineno">36195</span>&#160;}</div>
<div class="line"><a name="l36196"></a><span class="lineno">36196</span>&#160;__rv32 vuint8m2_t vdivu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l36197"></a><span class="lineno">36197</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l36198"></a><span class="lineno">36198</span>&#160;}</div>
<div class="line"><a name="l36199"></a><span class="lineno">36199</span>&#160;__rv32 vuint8m4_t vdivu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l36200"></a><span class="lineno">36200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l36201"></a><span class="lineno">36201</span>&#160;}</div>
<div class="line"><a name="l36202"></a><span class="lineno">36202</span>&#160;__rv32 vuint8m8_t vdivu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l36203"></a><span class="lineno">36203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l36204"></a><span class="lineno">36204</span>&#160;}</div>
<div class="line"><a name="l36205"></a><span class="lineno">36205</span>&#160; </div>
<div class="line"><a name="l36237"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9307da07d0d7ad673bc6dc4bc17fb026">36237</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9307da07d0d7ad673bc6dc4bc17fb026">vdivu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l36238"></a><span class="lineno">36238</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l36239"></a><span class="lineno">36239</span>&#160;}</div>
<div class="line"><a name="l36240"></a><span class="lineno">36240</span>&#160;__rv32 vuint16m2_t vdivu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l36241"></a><span class="lineno">36241</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l36242"></a><span class="lineno">36242</span>&#160;}</div>
<div class="line"><a name="l36243"></a><span class="lineno">36243</span>&#160;__rv32 vuint16m4_t vdivu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l36244"></a><span class="lineno">36244</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l36245"></a><span class="lineno">36245</span>&#160;}</div>
<div class="line"><a name="l36246"></a><span class="lineno">36246</span>&#160;__rv32 vuint16m8_t vdivu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l36247"></a><span class="lineno">36247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l36248"></a><span class="lineno">36248</span>&#160;}</div>
<div class="line"><a name="l36249"></a><span class="lineno">36249</span>&#160; </div>
<div class="line"><a name="l36281"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afff56d84b0b98bd5f71878d732d021f1">36281</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#afff56d84b0b98bd5f71878d732d021f1">vdivu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l36282"></a><span class="lineno">36282</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l36283"></a><span class="lineno">36283</span>&#160;}</div>
<div class="line"><a name="l36284"></a><span class="lineno">36284</span>&#160;__rv32 vuint32m2_t vdivu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l36285"></a><span class="lineno">36285</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l36286"></a><span class="lineno">36286</span>&#160;}</div>
<div class="line"><a name="l36287"></a><span class="lineno">36287</span>&#160;__rv32 vuint32m4_t vdivu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l36288"></a><span class="lineno">36288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l36289"></a><span class="lineno">36289</span>&#160;}</div>
<div class="line"><a name="l36290"></a><span class="lineno">36290</span>&#160;__rv32 vuint32m8_t vdivu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l36291"></a><span class="lineno">36291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l36292"></a><span class="lineno">36292</span>&#160;}</div>
<div class="line"><a name="l36293"></a><span class="lineno">36293</span>&#160; </div>
<div class="line"><a name="l36325"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a05eaf6f65a9b886f8c86f4677a520121">36325</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a05eaf6f65a9b886f8c86f4677a520121">vdiv_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l36326"></a><span class="lineno">36326</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l36327"></a><span class="lineno">36327</span>&#160;}</div>
<div class="line"><a name="l36328"></a><span class="lineno">36328</span>&#160;__rv32 vint8m2_t vdiv_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l36329"></a><span class="lineno">36329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l36330"></a><span class="lineno">36330</span>&#160;}</div>
<div class="line"><a name="l36331"></a><span class="lineno">36331</span>&#160;__rv32 vint8m4_t vdiv_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l36332"></a><span class="lineno">36332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l36333"></a><span class="lineno">36333</span>&#160;}</div>
<div class="line"><a name="l36334"></a><span class="lineno">36334</span>&#160;__rv32 vint8m8_t vdiv_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l36335"></a><span class="lineno">36335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l36336"></a><span class="lineno">36336</span>&#160;}</div>
<div class="line"><a name="l36337"></a><span class="lineno">36337</span>&#160; </div>
<div class="line"><a name="l36369"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e657836615b3c4c474690f64e0938d3">36369</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a6e657836615b3c4c474690f64e0938d3">vdiv_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l36370"></a><span class="lineno">36370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l36371"></a><span class="lineno">36371</span>&#160;}</div>
<div class="line"><a name="l36372"></a><span class="lineno">36372</span>&#160;__rv32 vint16m2_t vdiv_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l36373"></a><span class="lineno">36373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l36374"></a><span class="lineno">36374</span>&#160;}</div>
<div class="line"><a name="l36375"></a><span class="lineno">36375</span>&#160;__rv32 vint16m4_t vdiv_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l36376"></a><span class="lineno">36376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l36377"></a><span class="lineno">36377</span>&#160;}</div>
<div class="line"><a name="l36378"></a><span class="lineno">36378</span>&#160;__rv32 vint16m8_t vdiv_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l36379"></a><span class="lineno">36379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l36380"></a><span class="lineno">36380</span>&#160;}</div>
<div class="line"><a name="l36381"></a><span class="lineno">36381</span>&#160; </div>
<div class="line"><a name="l36413"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee39d1d242a2cef38c26c22882282cc3">36413</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aee39d1d242a2cef38c26c22882282cc3">vdiv_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l36414"></a><span class="lineno">36414</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l36415"></a><span class="lineno">36415</span>&#160;}</div>
<div class="line"><a name="l36416"></a><span class="lineno">36416</span>&#160;__rv32 vint32m2_t vdiv_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l36417"></a><span class="lineno">36417</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l36418"></a><span class="lineno">36418</span>&#160;}</div>
<div class="line"><a name="l36419"></a><span class="lineno">36419</span>&#160;__rv32 vint32m4_t vdiv_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l36420"></a><span class="lineno">36420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l36421"></a><span class="lineno">36421</span>&#160;}</div>
<div class="line"><a name="l36422"></a><span class="lineno">36422</span>&#160;__rv32 vint32m8_t vdiv_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l36423"></a><span class="lineno">36423</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l36424"></a><span class="lineno">36424</span>&#160;}</div>
<div class="line"><a name="l36425"></a><span class="lineno">36425</span>&#160; </div>
<div class="line"><a name="l36457"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9b8aa8bf079657a48040bf8484c270f5">36457</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9b8aa8bf079657a48040bf8484c270f5">vdiv_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l36458"></a><span class="lineno">36458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l36459"></a><span class="lineno">36459</span>&#160;}</div>
<div class="line"><a name="l36460"></a><span class="lineno">36460</span>&#160;__rv32 vint8m2_t vdiv_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l36461"></a><span class="lineno">36461</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l36462"></a><span class="lineno">36462</span>&#160;}</div>
<div class="line"><a name="l36463"></a><span class="lineno">36463</span>&#160;__rv32 vint8m4_t vdiv_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l36464"></a><span class="lineno">36464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l36465"></a><span class="lineno">36465</span>&#160;}</div>
<div class="line"><a name="l36466"></a><span class="lineno">36466</span>&#160;__rv32 vint8m8_t vdiv_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l36467"></a><span class="lineno">36467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l36468"></a><span class="lineno">36468</span>&#160;}</div>
<div class="line"><a name="l36469"></a><span class="lineno">36469</span>&#160; </div>
<div class="line"><a name="l36501"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6306b37ac5dbb7664bb014ca87e49ada">36501</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a6306b37ac5dbb7664bb014ca87e49ada">vdiv_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l36502"></a><span class="lineno">36502</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l36503"></a><span class="lineno">36503</span>&#160;}</div>
<div class="line"><a name="l36504"></a><span class="lineno">36504</span>&#160;__rv32 vint16m2_t vdiv_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l36505"></a><span class="lineno">36505</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l36506"></a><span class="lineno">36506</span>&#160;}</div>
<div class="line"><a name="l36507"></a><span class="lineno">36507</span>&#160;__rv32 vint16m4_t vdiv_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l36508"></a><span class="lineno">36508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l36509"></a><span class="lineno">36509</span>&#160;}</div>
<div class="line"><a name="l36510"></a><span class="lineno">36510</span>&#160;__rv32 vint16m8_t vdiv_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l36511"></a><span class="lineno">36511</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l36512"></a><span class="lineno">36512</span>&#160;}</div>
<div class="line"><a name="l36513"></a><span class="lineno">36513</span>&#160; </div>
<div class="line"><a name="l36545"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3085bf006fd38a333656fdd5ef0611db">36545</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a3085bf006fd38a333656fdd5ef0611db">vdiv_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l36546"></a><span class="lineno">36546</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l36547"></a><span class="lineno">36547</span>&#160;}</div>
<div class="line"><a name="l36548"></a><span class="lineno">36548</span>&#160;__rv32 vint32m2_t vdiv_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l36549"></a><span class="lineno">36549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l36550"></a><span class="lineno">36550</span>&#160;}</div>
<div class="line"><a name="l36551"></a><span class="lineno">36551</span>&#160;__rv32 vint32m4_t vdiv_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l36552"></a><span class="lineno">36552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l36553"></a><span class="lineno">36553</span>&#160;}</div>
<div class="line"><a name="l36554"></a><span class="lineno">36554</span>&#160;__rv32 vint32m8_t vdiv_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l36555"></a><span class="lineno">36555</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l36556"></a><span class="lineno">36556</span>&#160;}</div>
<div class="line"><a name="l36557"></a><span class="lineno">36557</span>&#160; </div>
<div class="line"><a name="l36589"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae8e2769855335804aada182bf6653915">36589</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae8e2769855335804aada182bf6653915">vremu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l36590"></a><span class="lineno">36590</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l36591"></a><span class="lineno">36591</span>&#160;}</div>
<div class="line"><a name="l36592"></a><span class="lineno">36592</span>&#160;__rv32 vuint8m2_t vremu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l36593"></a><span class="lineno">36593</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l36594"></a><span class="lineno">36594</span>&#160;}</div>
<div class="line"><a name="l36595"></a><span class="lineno">36595</span>&#160;__rv32 vuint8m4_t vremu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l36596"></a><span class="lineno">36596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l36597"></a><span class="lineno">36597</span>&#160;}</div>
<div class="line"><a name="l36598"></a><span class="lineno">36598</span>&#160;__rv32 vuint8m8_t vremu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l36599"></a><span class="lineno">36599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l36600"></a><span class="lineno">36600</span>&#160;}</div>
<div class="line"><a name="l36601"></a><span class="lineno">36601</span>&#160; </div>
<div class="line"><a name="l36633"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2bfec1803a02c64c5a36b9a881bc76ff">36633</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2bfec1803a02c64c5a36b9a881bc76ff">vremu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l36634"></a><span class="lineno">36634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l36635"></a><span class="lineno">36635</span>&#160;}</div>
<div class="line"><a name="l36636"></a><span class="lineno">36636</span>&#160;__rv32 vuint16m2_t vremu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l36637"></a><span class="lineno">36637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l36638"></a><span class="lineno">36638</span>&#160;}</div>
<div class="line"><a name="l36639"></a><span class="lineno">36639</span>&#160;__rv32 vuint16m4_t vremu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l36640"></a><span class="lineno">36640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l36641"></a><span class="lineno">36641</span>&#160;}</div>
<div class="line"><a name="l36642"></a><span class="lineno">36642</span>&#160;__rv32 vuint16m8_t vremu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l36643"></a><span class="lineno">36643</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l36644"></a><span class="lineno">36644</span>&#160;}</div>
<div class="line"><a name="l36645"></a><span class="lineno">36645</span>&#160; </div>
<div class="line"><a name="l36677"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d7493ad8d133066510ac5e809375a91">36677</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a8d7493ad8d133066510ac5e809375a91">vremu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l36678"></a><span class="lineno">36678</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l36679"></a><span class="lineno">36679</span>&#160;}</div>
<div class="line"><a name="l36680"></a><span class="lineno">36680</span>&#160;__rv32 vuint32m2_t vremu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l36681"></a><span class="lineno">36681</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l36682"></a><span class="lineno">36682</span>&#160;}</div>
<div class="line"><a name="l36683"></a><span class="lineno">36683</span>&#160;__rv32 vuint32m4_t vremu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l36684"></a><span class="lineno">36684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l36685"></a><span class="lineno">36685</span>&#160;}</div>
<div class="line"><a name="l36686"></a><span class="lineno">36686</span>&#160;__rv32 vuint32m8_t vremu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l36687"></a><span class="lineno">36687</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l36688"></a><span class="lineno">36688</span>&#160;}</div>
<div class="line"><a name="l36689"></a><span class="lineno">36689</span>&#160; </div>
<div class="line"><a name="l36721"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a828e8e8ea0cad0a5fcf238b6ea064adf">36721</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a828e8e8ea0cad0a5fcf238b6ea064adf">vremu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l36722"></a><span class="lineno">36722</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l36723"></a><span class="lineno">36723</span>&#160;}</div>
<div class="line"><a name="l36724"></a><span class="lineno">36724</span>&#160;__rv32 vuint8m2_t vremu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l36725"></a><span class="lineno">36725</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l36726"></a><span class="lineno">36726</span>&#160;}</div>
<div class="line"><a name="l36727"></a><span class="lineno">36727</span>&#160;__rv32 vuint8m4_t vremu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l36728"></a><span class="lineno">36728</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l36729"></a><span class="lineno">36729</span>&#160;}</div>
<div class="line"><a name="l36730"></a><span class="lineno">36730</span>&#160;__rv32 vuint8m8_t vremu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l36731"></a><span class="lineno">36731</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l36732"></a><span class="lineno">36732</span>&#160;}</div>
<div class="line"><a name="l36733"></a><span class="lineno">36733</span>&#160; </div>
<div class="line"><a name="l36765"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaeec7930287137609d95e0e7bc1411b3">36765</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aaeec7930287137609d95e0e7bc1411b3">vremu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l36766"></a><span class="lineno">36766</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l36767"></a><span class="lineno">36767</span>&#160;}</div>
<div class="line"><a name="l36768"></a><span class="lineno">36768</span>&#160;__rv32 vuint16m2_t vremu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l36769"></a><span class="lineno">36769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l36770"></a><span class="lineno">36770</span>&#160;}</div>
<div class="line"><a name="l36771"></a><span class="lineno">36771</span>&#160;__rv32 vuint16m4_t vremu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l36772"></a><span class="lineno">36772</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l36773"></a><span class="lineno">36773</span>&#160;}</div>
<div class="line"><a name="l36774"></a><span class="lineno">36774</span>&#160;__rv32 vuint16m8_t vremu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l36775"></a><span class="lineno">36775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l36776"></a><span class="lineno">36776</span>&#160;}</div>
<div class="line"><a name="l36777"></a><span class="lineno">36777</span>&#160; </div>
<div class="line"><a name="l36809"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a22292d6d0f4ea9893cce807041b4940f">36809</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a22292d6d0f4ea9893cce807041b4940f">vremu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l36810"></a><span class="lineno">36810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l36811"></a><span class="lineno">36811</span>&#160;}</div>
<div class="line"><a name="l36812"></a><span class="lineno">36812</span>&#160;__rv32 vuint32m2_t vremu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l36813"></a><span class="lineno">36813</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l36814"></a><span class="lineno">36814</span>&#160;}</div>
<div class="line"><a name="l36815"></a><span class="lineno">36815</span>&#160;__rv32 vuint32m4_t vremu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l36816"></a><span class="lineno">36816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l36817"></a><span class="lineno">36817</span>&#160;}</div>
<div class="line"><a name="l36818"></a><span class="lineno">36818</span>&#160;__rv32 vuint32m8_t vremu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l36819"></a><span class="lineno">36819</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l36820"></a><span class="lineno">36820</span>&#160;}</div>
<div class="line"><a name="l36821"></a><span class="lineno">36821</span>&#160; </div>
<div class="line"><a name="l36853"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4440fc89dcac0807cc157bd0a5629954">36853</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a4440fc89dcac0807cc157bd0a5629954">vrem_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l36854"></a><span class="lineno">36854</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l36855"></a><span class="lineno">36855</span>&#160;}</div>
<div class="line"><a name="l36856"></a><span class="lineno">36856</span>&#160;__rv32 vint8m2_t vrem_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l36857"></a><span class="lineno">36857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l36858"></a><span class="lineno">36858</span>&#160;}</div>
<div class="line"><a name="l36859"></a><span class="lineno">36859</span>&#160;__rv32 vint8m4_t vrem_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l36860"></a><span class="lineno">36860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l36861"></a><span class="lineno">36861</span>&#160;}</div>
<div class="line"><a name="l36862"></a><span class="lineno">36862</span>&#160;__rv32 vint8m8_t vrem_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l36863"></a><span class="lineno">36863</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l36864"></a><span class="lineno">36864</span>&#160;}</div>
<div class="line"><a name="l36865"></a><span class="lineno">36865</span>&#160; </div>
<div class="line"><a name="l36897"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab8e2c9ae55b6fd177d24fbe2f88c32b1">36897</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ab8e2c9ae55b6fd177d24fbe2f88c32b1">vrem_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l36898"></a><span class="lineno">36898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l36899"></a><span class="lineno">36899</span>&#160;}</div>
<div class="line"><a name="l36900"></a><span class="lineno">36900</span>&#160;__rv32 vint16m2_t vrem_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l36901"></a><span class="lineno">36901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l36902"></a><span class="lineno">36902</span>&#160;}</div>
<div class="line"><a name="l36903"></a><span class="lineno">36903</span>&#160;__rv32 vint16m4_t vrem_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l36904"></a><span class="lineno">36904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l36905"></a><span class="lineno">36905</span>&#160;}</div>
<div class="line"><a name="l36906"></a><span class="lineno">36906</span>&#160;__rv32 vint16m8_t vrem_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l36907"></a><span class="lineno">36907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l36908"></a><span class="lineno">36908</span>&#160;}</div>
<div class="line"><a name="l36909"></a><span class="lineno">36909</span>&#160; </div>
<div class="line"><a name="l36941"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a209d3aa65f1dfa45b2587447a8891f24">36941</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a209d3aa65f1dfa45b2587447a8891f24">vrem_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l36942"></a><span class="lineno">36942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l36943"></a><span class="lineno">36943</span>&#160;}</div>
<div class="line"><a name="l36944"></a><span class="lineno">36944</span>&#160;__rv32 vint32m2_t vrem_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l36945"></a><span class="lineno">36945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l36946"></a><span class="lineno">36946</span>&#160;}</div>
<div class="line"><a name="l36947"></a><span class="lineno">36947</span>&#160;__rv32 vint32m4_t vrem_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l36948"></a><span class="lineno">36948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l36949"></a><span class="lineno">36949</span>&#160;}</div>
<div class="line"><a name="l36950"></a><span class="lineno">36950</span>&#160;__rv32 vint32m8_t vrem_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l36951"></a><span class="lineno">36951</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l36952"></a><span class="lineno">36952</span>&#160;}</div>
<div class="line"><a name="l36953"></a><span class="lineno">36953</span>&#160; </div>
<div class="line"><a name="l36985"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad3d0ad4f22946c5bb2150aedef719a17">36985</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad3d0ad4f22946c5bb2150aedef719a17">vrem_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l36986"></a><span class="lineno">36986</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l36987"></a><span class="lineno">36987</span>&#160;}</div>
<div class="line"><a name="l36988"></a><span class="lineno">36988</span>&#160;__rv32 vint8m2_t vrem_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l36989"></a><span class="lineno">36989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l36990"></a><span class="lineno">36990</span>&#160;}</div>
<div class="line"><a name="l36991"></a><span class="lineno">36991</span>&#160;__rv32 vint8m4_t vrem_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l36992"></a><span class="lineno">36992</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l36993"></a><span class="lineno">36993</span>&#160;}</div>
<div class="line"><a name="l36994"></a><span class="lineno">36994</span>&#160;__rv32 vint8m8_t vrem_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l36995"></a><span class="lineno">36995</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l36996"></a><span class="lineno">36996</span>&#160;}</div>
<div class="line"><a name="l36997"></a><span class="lineno">36997</span>&#160; </div>
<div class="line"><a name="l37029"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2183653ddfe65d4693bb0901b54fead1">37029</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a2183653ddfe65d4693bb0901b54fead1">vrem_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l37030"></a><span class="lineno">37030</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l37031"></a><span class="lineno">37031</span>&#160;}</div>
<div class="line"><a name="l37032"></a><span class="lineno">37032</span>&#160;__rv32 vint16m2_t vrem_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l37033"></a><span class="lineno">37033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l37034"></a><span class="lineno">37034</span>&#160;}</div>
<div class="line"><a name="l37035"></a><span class="lineno">37035</span>&#160;__rv32 vint16m4_t vrem_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l37036"></a><span class="lineno">37036</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l37037"></a><span class="lineno">37037</span>&#160;}</div>
<div class="line"><a name="l37038"></a><span class="lineno">37038</span>&#160;__rv32 vint16m8_t vrem_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l37039"></a><span class="lineno">37039</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l37040"></a><span class="lineno">37040</span>&#160;}</div>
<div class="line"><a name="l37041"></a><span class="lineno">37041</span>&#160; </div>
<div class="line"><a name="l37073"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1e2605cb0382a2776f6173bd2ec0d1ea">37073</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a1e2605cb0382a2776f6173bd2ec0d1ea">vrem_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l37074"></a><span class="lineno">37074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l37075"></a><span class="lineno">37075</span>&#160;}</div>
<div class="line"><a name="l37076"></a><span class="lineno">37076</span>&#160;__rv32 vint32m2_t vrem_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l37077"></a><span class="lineno">37077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l37078"></a><span class="lineno">37078</span>&#160;}</div>
<div class="line"><a name="l37079"></a><span class="lineno">37079</span>&#160;__rv32 vint32m4_t vrem_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l37080"></a><span class="lineno">37080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l37081"></a><span class="lineno">37081</span>&#160;}</div>
<div class="line"><a name="l37082"></a><span class="lineno">37082</span>&#160;__rv32 vint32m8_t vrem_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l37083"></a><span class="lineno">37083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l37084"></a><span class="lineno">37084</span>&#160;}</div>
<div class="line"><a name="l37085"></a><span class="lineno">37085</span>&#160; </div>
<div class="line"><a name="l37086"></a><span class="lineno">37086</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l37122"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af52b735f968b93e5ce70d96c2873435d">37122</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af52b735f968b93e5ce70d96c2873435d">vdivu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l37123"></a><span class="lineno">37123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37124"></a><span class="lineno">37124</span>&#160;}</div>
<div class="line"><a name="l37125"></a><span class="lineno">37125</span>&#160;__rv32 vuint8m2_t vdivu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l37126"></a><span class="lineno">37126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37127"></a><span class="lineno">37127</span>&#160;}</div>
<div class="line"><a name="l37128"></a><span class="lineno">37128</span>&#160;__rv32 vuint8m4_t vdivu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l37129"></a><span class="lineno">37129</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37130"></a><span class="lineno">37130</span>&#160;}</div>
<div class="line"><a name="l37131"></a><span class="lineno">37131</span>&#160;__rv32 vuint8m8_t vdivu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l37132"></a><span class="lineno">37132</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37133"></a><span class="lineno">37133</span>&#160;}</div>
<div class="line"><a name="l37134"></a><span class="lineno">37134</span>&#160; </div>
<div class="line"><a name="l37170"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a70ecc1eea40cfb0aa00a6a0c0812f5aa">37170</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a70ecc1eea40cfb0aa00a6a0c0812f5aa">vdivu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l37171"></a><span class="lineno">37171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37172"></a><span class="lineno">37172</span>&#160;}</div>
<div class="line"><a name="l37173"></a><span class="lineno">37173</span>&#160;__rv32 vuint16m2_t vdivu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l37174"></a><span class="lineno">37174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37175"></a><span class="lineno">37175</span>&#160;}</div>
<div class="line"><a name="l37176"></a><span class="lineno">37176</span>&#160;__rv32 vuint16m4_t vdivu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l37177"></a><span class="lineno">37177</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37178"></a><span class="lineno">37178</span>&#160;}</div>
<div class="line"><a name="l37179"></a><span class="lineno">37179</span>&#160;__rv32 vuint16m8_t vdivu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l37180"></a><span class="lineno">37180</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37181"></a><span class="lineno">37181</span>&#160;}</div>
<div class="line"><a name="l37182"></a><span class="lineno">37182</span>&#160; </div>
<div class="line"><a name="l37183"></a><span class="lineno">37183</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l37219"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af558f40d465f5191ca306e03dc34665d">37219</a></span>&#160;<span class="comment"></span>__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af558f40d465f5191ca306e03dc34665d">vdivu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l37220"></a><span class="lineno">37220</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37221"></a><span class="lineno">37221</span>&#160;}</div>
<div class="line"><a name="l37222"></a><span class="lineno">37222</span>&#160;__rv32 vuint32m2_t vdivu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l37223"></a><span class="lineno">37223</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37224"></a><span class="lineno">37224</span>&#160;}</div>
<div class="line"><a name="l37225"></a><span class="lineno">37225</span>&#160;__rv32 vuint32m4_t vdivu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l37226"></a><span class="lineno">37226</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37227"></a><span class="lineno">37227</span>&#160;}</div>
<div class="line"><a name="l37228"></a><span class="lineno">37228</span>&#160;__rv32 vuint32m8_t vdivu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l37229"></a><span class="lineno">37229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37230"></a><span class="lineno">37230</span>&#160;}</div>
<div class="line"><a name="l37231"></a><span class="lineno">37231</span>&#160; </div>
<div class="line"><a name="l37267"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a52a013401843a7536c0b911efe6a87a1">37267</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a52a013401843a7536c0b911efe6a87a1">vdivu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l37268"></a><span class="lineno">37268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37269"></a><span class="lineno">37269</span>&#160;}</div>
<div class="line"><a name="l37270"></a><span class="lineno">37270</span>&#160;__rv32 vuint8m2_t vdivu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l37271"></a><span class="lineno">37271</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37272"></a><span class="lineno">37272</span>&#160;}</div>
<div class="line"><a name="l37273"></a><span class="lineno">37273</span>&#160;__rv32 vuint8m4_t vdivu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l37274"></a><span class="lineno">37274</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37275"></a><span class="lineno">37275</span>&#160;}</div>
<div class="line"><a name="l37276"></a><span class="lineno">37276</span>&#160;__rv32 vuint8m8_t vdivu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l37277"></a><span class="lineno">37277</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37278"></a><span class="lineno">37278</span>&#160;}</div>
<div class="line"><a name="l37279"></a><span class="lineno">37279</span>&#160; </div>
<div class="line"><a name="l37315"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a13a72cd50f4df9f0ca8b88a603341000">37315</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a13a72cd50f4df9f0ca8b88a603341000">vdivu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l37316"></a><span class="lineno">37316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37317"></a><span class="lineno">37317</span>&#160;}</div>
<div class="line"><a name="l37318"></a><span class="lineno">37318</span>&#160;__rv32 vuint16m2_t vdivu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l37319"></a><span class="lineno">37319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37320"></a><span class="lineno">37320</span>&#160;}</div>
<div class="line"><a name="l37321"></a><span class="lineno">37321</span>&#160;__rv32 vuint16m4_t vdivu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l37322"></a><span class="lineno">37322</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37323"></a><span class="lineno">37323</span>&#160;}</div>
<div class="line"><a name="l37324"></a><span class="lineno">37324</span>&#160;__rv32 vuint16m8_t vdivu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l37325"></a><span class="lineno">37325</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37326"></a><span class="lineno">37326</span>&#160;}</div>
<div class="line"><a name="l37327"></a><span class="lineno">37327</span>&#160; </div>
<div class="line"><a name="l37363"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2193586469df32e60767e7a3e07493dd">37363</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a2193586469df32e60767e7a3e07493dd">vdivu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l37364"></a><span class="lineno">37364</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37365"></a><span class="lineno">37365</span>&#160;}</div>
<div class="line"><a name="l37366"></a><span class="lineno">37366</span>&#160;__rv32 vuint32m2_t vdivu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l37367"></a><span class="lineno">37367</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37368"></a><span class="lineno">37368</span>&#160;}</div>
<div class="line"><a name="l37369"></a><span class="lineno">37369</span>&#160;__rv32 vuint32m4_t vdivu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l37370"></a><span class="lineno">37370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37371"></a><span class="lineno">37371</span>&#160;}</div>
<div class="line"><a name="l37372"></a><span class="lineno">37372</span>&#160;__rv32 vuint32m8_t vdivu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l37373"></a><span class="lineno">37373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdivu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37374"></a><span class="lineno">37374</span>&#160;}</div>
<div class="line"><a name="l37375"></a><span class="lineno">37375</span>&#160; </div>
<div class="line"><a name="l37411"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee03421677504ce7032e8846216edb62">37411</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aee03421677504ce7032e8846216edb62">vdiv_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l37412"></a><span class="lineno">37412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37413"></a><span class="lineno">37413</span>&#160;}</div>
<div class="line"><a name="l37414"></a><span class="lineno">37414</span>&#160;__rv32 vint8m2_t vdiv_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l37415"></a><span class="lineno">37415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37416"></a><span class="lineno">37416</span>&#160;}</div>
<div class="line"><a name="l37417"></a><span class="lineno">37417</span>&#160;__rv32 vint8m4_t vdiv_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l37418"></a><span class="lineno">37418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37419"></a><span class="lineno">37419</span>&#160;}</div>
<div class="line"><a name="l37420"></a><span class="lineno">37420</span>&#160;__rv32 vint8m8_t vdiv_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l37421"></a><span class="lineno">37421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37422"></a><span class="lineno">37422</span>&#160;}</div>
<div class="line"><a name="l37423"></a><span class="lineno">37423</span>&#160; </div>
<div class="line"><a name="l37459"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4933dcfb42d6f7aa5bbaacdc66ab8b83">37459</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a4933dcfb42d6f7aa5bbaacdc66ab8b83">vdiv_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l37460"></a><span class="lineno">37460</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37461"></a><span class="lineno">37461</span>&#160;}</div>
<div class="line"><a name="l37462"></a><span class="lineno">37462</span>&#160;__rv32 vint16m2_t vdiv_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l37463"></a><span class="lineno">37463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37464"></a><span class="lineno">37464</span>&#160;}</div>
<div class="line"><a name="l37465"></a><span class="lineno">37465</span>&#160;__rv32 vint16m4_t vdiv_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l37466"></a><span class="lineno">37466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37467"></a><span class="lineno">37467</span>&#160;}</div>
<div class="line"><a name="l37468"></a><span class="lineno">37468</span>&#160;__rv32 vint16m8_t vdiv_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l37469"></a><span class="lineno">37469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37470"></a><span class="lineno">37470</span>&#160;}</div>
<div class="line"><a name="l37471"></a><span class="lineno">37471</span>&#160; </div>
<div class="line"><a name="l37507"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a85916bc8f598e7ad6c8aa14a62afa8f6">37507</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a85916bc8f598e7ad6c8aa14a62afa8f6">vdiv_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l37508"></a><span class="lineno">37508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37509"></a><span class="lineno">37509</span>&#160;}</div>
<div class="line"><a name="l37510"></a><span class="lineno">37510</span>&#160;__rv32 vint32m2_t vdiv_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l37511"></a><span class="lineno">37511</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37512"></a><span class="lineno">37512</span>&#160;}</div>
<div class="line"><a name="l37513"></a><span class="lineno">37513</span>&#160;__rv32 vint32m4_t vdiv_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l37514"></a><span class="lineno">37514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37515"></a><span class="lineno">37515</span>&#160;}</div>
<div class="line"><a name="l37516"></a><span class="lineno">37516</span>&#160;__rv32 vint32m8_t vdiv_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l37517"></a><span class="lineno">37517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37518"></a><span class="lineno">37518</span>&#160;}</div>
<div class="line"><a name="l37519"></a><span class="lineno">37519</span>&#160; </div>
<div class="line"><a name="l37555"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aadb688f4693692cba21ded4ff223f9f5">37555</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aadb688f4693692cba21ded4ff223f9f5">vdiv_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l37556"></a><span class="lineno">37556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37557"></a><span class="lineno">37557</span>&#160;}</div>
<div class="line"><a name="l37558"></a><span class="lineno">37558</span>&#160;__rv32 vint8m2_t vdiv_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l37559"></a><span class="lineno">37559</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37560"></a><span class="lineno">37560</span>&#160;}</div>
<div class="line"><a name="l37561"></a><span class="lineno">37561</span>&#160;__rv32 vint8m4_t vdiv_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l37562"></a><span class="lineno">37562</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37563"></a><span class="lineno">37563</span>&#160;}</div>
<div class="line"><a name="l37564"></a><span class="lineno">37564</span>&#160;__rv32 vint8m8_t vdiv_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l37565"></a><span class="lineno">37565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37566"></a><span class="lineno">37566</span>&#160;}</div>
<div class="line"><a name="l37567"></a><span class="lineno">37567</span>&#160; </div>
<div class="line"><a name="l37603"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9255fa2f2374e69f0151c9cdd8ee7955">37603</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a9255fa2f2374e69f0151c9cdd8ee7955">vdiv_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l37604"></a><span class="lineno">37604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37605"></a><span class="lineno">37605</span>&#160;}</div>
<div class="line"><a name="l37606"></a><span class="lineno">37606</span>&#160;__rv32 vint16m2_t vdiv_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l37607"></a><span class="lineno">37607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37608"></a><span class="lineno">37608</span>&#160;}</div>
<div class="line"><a name="l37609"></a><span class="lineno">37609</span>&#160;__rv32 vint16m4_t vdiv_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l37610"></a><span class="lineno">37610</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37611"></a><span class="lineno">37611</span>&#160;}</div>
<div class="line"><a name="l37612"></a><span class="lineno">37612</span>&#160;__rv32 vint16m8_t vdiv_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l37613"></a><span class="lineno">37613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37614"></a><span class="lineno">37614</span>&#160;}</div>
<div class="line"><a name="l37615"></a><span class="lineno">37615</span>&#160; </div>
<div class="line"><a name="l37651"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0b9c09577550adc1ad09a2c867f9cd9c">37651</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a0b9c09577550adc1ad09a2c867f9cd9c">vdiv_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l37652"></a><span class="lineno">37652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37653"></a><span class="lineno">37653</span>&#160;}</div>
<div class="line"><a name="l37654"></a><span class="lineno">37654</span>&#160;__rv32 vint32m2_t vdiv_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l37655"></a><span class="lineno">37655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37656"></a><span class="lineno">37656</span>&#160;}</div>
<div class="line"><a name="l37657"></a><span class="lineno">37657</span>&#160;__rv32 vint32m4_t vdiv_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l37658"></a><span class="lineno">37658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37659"></a><span class="lineno">37659</span>&#160;}</div>
<div class="line"><a name="l37660"></a><span class="lineno">37660</span>&#160;__rv32 vint32m8_t vdiv_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l37661"></a><span class="lineno">37661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vdiv_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37662"></a><span class="lineno">37662</span>&#160;}</div>
<div class="line"><a name="l37663"></a><span class="lineno">37663</span>&#160; </div>
<div class="line"><a name="l37699"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6158a2cb01f5aaaf8452da8744d36827">37699</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a6158a2cb01f5aaaf8452da8744d36827">vremu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l37700"></a><span class="lineno">37700</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37701"></a><span class="lineno">37701</span>&#160;}</div>
<div class="line"><a name="l37702"></a><span class="lineno">37702</span>&#160;__rv32 vuint8m2_t vremu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l37703"></a><span class="lineno">37703</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37704"></a><span class="lineno">37704</span>&#160;}</div>
<div class="line"><a name="l37705"></a><span class="lineno">37705</span>&#160;__rv32 vuint8m4_t vremu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l37706"></a><span class="lineno">37706</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37707"></a><span class="lineno">37707</span>&#160;}</div>
<div class="line"><a name="l37708"></a><span class="lineno">37708</span>&#160;__rv32 vuint8m8_t vremu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l37709"></a><span class="lineno">37709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37710"></a><span class="lineno">37710</span>&#160;}</div>
<div class="line"><a name="l37711"></a><span class="lineno">37711</span>&#160; </div>
<div class="line"><a name="l37747"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a54f5cb64b8ccc6d13e6cbab30e310210">37747</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a54f5cb64b8ccc6d13e6cbab30e310210">vremu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l37748"></a><span class="lineno">37748</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37749"></a><span class="lineno">37749</span>&#160;}</div>
<div class="line"><a name="l37750"></a><span class="lineno">37750</span>&#160;__rv32 vuint16m2_t vremu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l37751"></a><span class="lineno">37751</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37752"></a><span class="lineno">37752</span>&#160;}</div>
<div class="line"><a name="l37753"></a><span class="lineno">37753</span>&#160;__rv32 vuint16m4_t vremu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l37754"></a><span class="lineno">37754</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37755"></a><span class="lineno">37755</span>&#160;}</div>
<div class="line"><a name="l37756"></a><span class="lineno">37756</span>&#160;__rv32 vuint16m8_t vremu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l37757"></a><span class="lineno">37757</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37758"></a><span class="lineno">37758</span>&#160;}</div>
<div class="line"><a name="l37759"></a><span class="lineno">37759</span>&#160; </div>
<div class="line"><a name="l37795"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a07ee8012d9e9345f5b12705de716e7f3">37795</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a07ee8012d9e9345f5b12705de716e7f3">vremu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l37796"></a><span class="lineno">37796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37797"></a><span class="lineno">37797</span>&#160;}</div>
<div class="line"><a name="l37798"></a><span class="lineno">37798</span>&#160;__rv32 vuint32m2_t vremu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l37799"></a><span class="lineno">37799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37800"></a><span class="lineno">37800</span>&#160;}</div>
<div class="line"><a name="l37801"></a><span class="lineno">37801</span>&#160;__rv32 vuint32m4_t vremu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l37802"></a><span class="lineno">37802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37803"></a><span class="lineno">37803</span>&#160;}</div>
<div class="line"><a name="l37804"></a><span class="lineno">37804</span>&#160;__rv32 vuint32m8_t vremu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l37805"></a><span class="lineno">37805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37806"></a><span class="lineno">37806</span>&#160;}</div>
<div class="line"><a name="l37807"></a><span class="lineno">37807</span>&#160; </div>
<div class="line"><a name="l37843"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2914669811948a80d51b79f972d347b1">37843</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a2914669811948a80d51b79f972d347b1">vremu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l37844"></a><span class="lineno">37844</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37845"></a><span class="lineno">37845</span>&#160;}</div>
<div class="line"><a name="l37846"></a><span class="lineno">37846</span>&#160;__rv32 vuint8m2_t vremu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l37847"></a><span class="lineno">37847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37848"></a><span class="lineno">37848</span>&#160;}</div>
<div class="line"><a name="l37849"></a><span class="lineno">37849</span>&#160;__rv32 vuint8m4_t vremu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l37850"></a><span class="lineno">37850</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37851"></a><span class="lineno">37851</span>&#160;}</div>
<div class="line"><a name="l37852"></a><span class="lineno">37852</span>&#160;__rv32 vuint8m8_t vremu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l37853"></a><span class="lineno">37853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37854"></a><span class="lineno">37854</span>&#160;}</div>
<div class="line"><a name="l37855"></a><span class="lineno">37855</span>&#160; </div>
<div class="line"><a name="l37891"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa28e9fd0a3889419f754744be82d1a94">37891</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aa28e9fd0a3889419f754744be82d1a94">vremu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l37892"></a><span class="lineno">37892</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37893"></a><span class="lineno">37893</span>&#160;}</div>
<div class="line"><a name="l37894"></a><span class="lineno">37894</span>&#160;__rv32 vuint16m2_t vremu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l37895"></a><span class="lineno">37895</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37896"></a><span class="lineno">37896</span>&#160;}</div>
<div class="line"><a name="l37897"></a><span class="lineno">37897</span>&#160;__rv32 vuint16m4_t vremu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l37898"></a><span class="lineno">37898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37899"></a><span class="lineno">37899</span>&#160;}</div>
<div class="line"><a name="l37900"></a><span class="lineno">37900</span>&#160;__rv32 vuint16m8_t vremu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l37901"></a><span class="lineno">37901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37902"></a><span class="lineno">37902</span>&#160;}</div>
<div class="line"><a name="l37903"></a><span class="lineno">37903</span>&#160; </div>
<div class="line"><a name="l37939"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a001fdba23a01d1f996e240a4351d3357">37939</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a001fdba23a01d1f996e240a4351d3357">vremu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l37940"></a><span class="lineno">37940</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37941"></a><span class="lineno">37941</span>&#160;}</div>
<div class="line"><a name="l37942"></a><span class="lineno">37942</span>&#160;__rv32 vuint32m2_t vremu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l37943"></a><span class="lineno">37943</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37944"></a><span class="lineno">37944</span>&#160;}</div>
<div class="line"><a name="l37945"></a><span class="lineno">37945</span>&#160;__rv32 vuint32m4_t vremu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l37946"></a><span class="lineno">37946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37947"></a><span class="lineno">37947</span>&#160;}</div>
<div class="line"><a name="l37948"></a><span class="lineno">37948</span>&#160;__rv32 vuint32m8_t vremu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l37949"></a><span class="lineno">37949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vremu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37950"></a><span class="lineno">37950</span>&#160;}</div>
<div class="line"><a name="l37951"></a><span class="lineno">37951</span>&#160; </div>
<div class="line"><a name="l37987"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2a102a1d9a153b4addfef3fcc59c0bc4">37987</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a2a102a1d9a153b4addfef3fcc59c0bc4">vrem_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l37988"></a><span class="lineno">37988</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l37989"></a><span class="lineno">37989</span>&#160;}</div>
<div class="line"><a name="l37990"></a><span class="lineno">37990</span>&#160;__rv32 vint8m2_t vrem_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l37991"></a><span class="lineno">37991</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l37992"></a><span class="lineno">37992</span>&#160;}</div>
<div class="line"><a name="l37993"></a><span class="lineno">37993</span>&#160;__rv32 vint8m4_t vrem_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l37994"></a><span class="lineno">37994</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l37995"></a><span class="lineno">37995</span>&#160;}</div>
<div class="line"><a name="l37996"></a><span class="lineno">37996</span>&#160;__rv32 vint8m8_t vrem_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l37997"></a><span class="lineno">37997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l37998"></a><span class="lineno">37998</span>&#160;}</div>
<div class="line"><a name="l37999"></a><span class="lineno">37999</span>&#160; </div>
<div class="line"><a name="l38035"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7053d86392758aa38b7dfe74fdb87b0a">38035</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a7053d86392758aa38b7dfe74fdb87b0a">vrem_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l38036"></a><span class="lineno">38036</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l38037"></a><span class="lineno">38037</span>&#160;}</div>
<div class="line"><a name="l38038"></a><span class="lineno">38038</span>&#160;__rv32 vint16m2_t vrem_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l38039"></a><span class="lineno">38039</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38040"></a><span class="lineno">38040</span>&#160;}</div>
<div class="line"><a name="l38041"></a><span class="lineno">38041</span>&#160;__rv32 vint16m4_t vrem_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l38042"></a><span class="lineno">38042</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38043"></a><span class="lineno">38043</span>&#160;}</div>
<div class="line"><a name="l38044"></a><span class="lineno">38044</span>&#160;__rv32 vint16m8_t vrem_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l38045"></a><span class="lineno">38045</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38046"></a><span class="lineno">38046</span>&#160;}</div>
<div class="line"><a name="l38047"></a><span class="lineno">38047</span>&#160; </div>
<div class="line"><a name="l38083"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aad52724deba126b295fbdef02dc39951">38083</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aad52724deba126b295fbdef02dc39951">vrem_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l38084"></a><span class="lineno">38084</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l38085"></a><span class="lineno">38085</span>&#160;}</div>
<div class="line"><a name="l38086"></a><span class="lineno">38086</span>&#160;__rv32 vint32m2_t vrem_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l38087"></a><span class="lineno">38087</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38088"></a><span class="lineno">38088</span>&#160;}</div>
<div class="line"><a name="l38089"></a><span class="lineno">38089</span>&#160;__rv32 vint32m4_t vrem_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l38090"></a><span class="lineno">38090</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38091"></a><span class="lineno">38091</span>&#160;}</div>
<div class="line"><a name="l38092"></a><span class="lineno">38092</span>&#160;__rv32 vint32m8_t vrem_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l38093"></a><span class="lineno">38093</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38094"></a><span class="lineno">38094</span>&#160;}</div>
<div class="line"><a name="l38095"></a><span class="lineno">38095</span>&#160; </div>
<div class="line"><a name="l38131"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad7d71a8e0fae826fb70d2e56384421f2">38131</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad7d71a8e0fae826fb70d2e56384421f2">vrem_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l38132"></a><span class="lineno">38132</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l38133"></a><span class="lineno">38133</span>&#160;}</div>
<div class="line"><a name="l38134"></a><span class="lineno">38134</span>&#160;__rv32 vint8m2_t vrem_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l38135"></a><span class="lineno">38135</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38136"></a><span class="lineno">38136</span>&#160;}</div>
<div class="line"><a name="l38137"></a><span class="lineno">38137</span>&#160;__rv32 vint8m4_t vrem_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l38138"></a><span class="lineno">38138</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38139"></a><span class="lineno">38139</span>&#160;}</div>
<div class="line"><a name="l38140"></a><span class="lineno">38140</span>&#160;__rv32 vint8m8_t vrem_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l38141"></a><span class="lineno">38141</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38142"></a><span class="lineno">38142</span>&#160;}</div>
<div class="line"><a name="l38143"></a><span class="lineno">38143</span>&#160; </div>
<div class="line"><a name="l38179"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa26e88056b7033ec2dbd8aeb9453ca28">38179</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa26e88056b7033ec2dbd8aeb9453ca28">vrem_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l38180"></a><span class="lineno">38180</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l38181"></a><span class="lineno">38181</span>&#160;}</div>
<div class="line"><a name="l38182"></a><span class="lineno">38182</span>&#160;__rv32 vint16m2_t vrem_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l38183"></a><span class="lineno">38183</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38184"></a><span class="lineno">38184</span>&#160;}</div>
<div class="line"><a name="l38185"></a><span class="lineno">38185</span>&#160;__rv32 vint16m4_t vrem_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l38186"></a><span class="lineno">38186</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38187"></a><span class="lineno">38187</span>&#160;}</div>
<div class="line"><a name="l38188"></a><span class="lineno">38188</span>&#160;__rv32 vint16m8_t vrem_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l38189"></a><span class="lineno">38189</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38190"></a><span class="lineno">38190</span>&#160;}</div>
<div class="line"><a name="l38191"></a><span class="lineno">38191</span>&#160; </div>
<div class="line"><a name="l38227"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7584d03997105276c694d81aa185e766">38227</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7584d03997105276c694d81aa185e766">vrem_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l38228"></a><span class="lineno">38228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l38229"></a><span class="lineno">38229</span>&#160;}</div>
<div class="line"><a name="l38230"></a><span class="lineno">38230</span>&#160;__rv32 vint32m2_t vrem_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l38231"></a><span class="lineno">38231</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38232"></a><span class="lineno">38232</span>&#160;}</div>
<div class="line"><a name="l38233"></a><span class="lineno">38233</span>&#160;__rv32 vint32m4_t vrem_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l38234"></a><span class="lineno">38234</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38235"></a><span class="lineno">38235</span>&#160;}</div>
<div class="line"><a name="l38236"></a><span class="lineno">38236</span>&#160;__rv32 vint32m8_t vrem_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l38237"></a><span class="lineno">38237</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrem_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38238"></a><span class="lineno">38238</span>&#160;}</div>
<div class="line"><a name="l38239"></a><span class="lineno">38239</span>&#160; </div>
<div class="line"><a name="l38240"></a><span class="lineno">38240</span>&#160;<span class="comment">/************Vector Widening Integer Multiply Funtions***************/</span></div>
<div class="line"><a name="l38241"></a><span class="lineno">38241</span>&#160; </div>
<div class="line"><a name="l38268"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa241c598d9f2002d25555c6fb790ce3a">38268</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#aa241c598d9f2002d25555c6fb790ce3a">vwmul_vv_i16m2</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l38269"></a><span class="lineno">38269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l38270"></a><span class="lineno">38270</span>&#160;}</div>
<div class="line"><a name="l38271"></a><span class="lineno">38271</span>&#160;__rv32 vint16m4_t vwmul_vv_i16m4(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l38272"></a><span class="lineno">38272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l38273"></a><span class="lineno">38273</span>&#160;}</div>
<div class="line"><a name="l38274"></a><span class="lineno">38274</span>&#160;__rv32 vint16m8_t vwmul_vv_i16m8(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l38275"></a><span class="lineno">38275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l38276"></a><span class="lineno">38276</span>&#160;}</div>
<div class="line"><a name="l38277"></a><span class="lineno">38277</span>&#160; </div>
<div class="line"><a name="l38304"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0a67a0215a7bbf2db85aad24392a4a6c">38304</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a0a67a0215a7bbf2db85aad24392a4a6c">vwmul_vv_i32m2</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l38305"></a><span class="lineno">38305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l38306"></a><span class="lineno">38306</span>&#160;}</div>
<div class="line"><a name="l38307"></a><span class="lineno">38307</span>&#160;__rv32 vint32m4_t vwmul_vv_i32m4(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l38308"></a><span class="lineno">38308</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l38309"></a><span class="lineno">38309</span>&#160;}</div>
<div class="line"><a name="l38310"></a><span class="lineno">38310</span>&#160;__rv32 vint32m8_t vwmul_vv_i32m8(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l38311"></a><span class="lineno">38311</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l38312"></a><span class="lineno">38312</span>&#160;}</div>
<div class="line"><a name="l38313"></a><span class="lineno">38313</span>&#160; </div>
<div class="line"><a name="l38340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f2863c083b073ad18568bbb96d11525">38340</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a1f2863c083b073ad18568bbb96d11525">vwmul_vx_i16m2</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l38341"></a><span class="lineno">38341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l38342"></a><span class="lineno">38342</span>&#160;}</div>
<div class="line"><a name="l38343"></a><span class="lineno">38343</span>&#160;__rv32 vint16m4_t vwmul_vx_i16m4(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l38344"></a><span class="lineno">38344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l38345"></a><span class="lineno">38345</span>&#160;}</div>
<div class="line"><a name="l38346"></a><span class="lineno">38346</span>&#160;__rv32 vint16m8_t vwmul_vx_i16m8(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l38347"></a><span class="lineno">38347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l38348"></a><span class="lineno">38348</span>&#160;}</div>
<div class="line"><a name="l38349"></a><span class="lineno">38349</span>&#160; </div>
<div class="line"><a name="l38376"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac99633fd939767eb6f6ce50a4cf4ef8f">38376</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ac99633fd939767eb6f6ce50a4cf4ef8f">vwmul_vx_i32m2</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l38377"></a><span class="lineno">38377</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l38378"></a><span class="lineno">38378</span>&#160;}</div>
<div class="line"><a name="l38379"></a><span class="lineno">38379</span>&#160;__rv32 vint32m4_t vwmul_vx_i32m4(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l38380"></a><span class="lineno">38380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l38381"></a><span class="lineno">38381</span>&#160;}</div>
<div class="line"><a name="l38382"></a><span class="lineno">38382</span>&#160;__rv32 vint32m8_t vwmul_vx_i32m8(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l38383"></a><span class="lineno">38383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l38384"></a><span class="lineno">38384</span>&#160;}</div>
<div class="line"><a name="l38385"></a><span class="lineno">38385</span>&#160; </div>
<div class="line"><a name="l38412"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1af3bd88af76c78dbd5e4a01986ff67b">38412</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a1af3bd88af76c78dbd5e4a01986ff67b">vwmulu_vv_u16m2</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l38413"></a><span class="lineno">38413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l38414"></a><span class="lineno">38414</span>&#160;}</div>
<div class="line"><a name="l38415"></a><span class="lineno">38415</span>&#160;__rv32 vuint16m4_t vwmulu_vv_u16m4(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l38416"></a><span class="lineno">38416</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l38417"></a><span class="lineno">38417</span>&#160;}</div>
<div class="line"><a name="l38418"></a><span class="lineno">38418</span>&#160;__rv32 vuint16m8_t vwmulu_vv_u16m8(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l38419"></a><span class="lineno">38419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l38420"></a><span class="lineno">38420</span>&#160;}</div>
<div class="line"><a name="l38421"></a><span class="lineno">38421</span>&#160; </div>
<div class="line"><a name="l38448"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad030c322a0f46e8db5754454a132c654">38448</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ad030c322a0f46e8db5754454a132c654">vwmulu_vv_u32m2</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l38449"></a><span class="lineno">38449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l38450"></a><span class="lineno">38450</span>&#160;}</div>
<div class="line"><a name="l38451"></a><span class="lineno">38451</span>&#160;__rv32 vuint32m4_t vwmulu_vv_u32m4(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l38452"></a><span class="lineno">38452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l38453"></a><span class="lineno">38453</span>&#160;}</div>
<div class="line"><a name="l38454"></a><span class="lineno">38454</span>&#160;__rv32 vuint32m8_t vwmulu_vv_u32m8(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l38455"></a><span class="lineno">38455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l38456"></a><span class="lineno">38456</span>&#160;}</div>
<div class="line"><a name="l38457"></a><span class="lineno">38457</span>&#160; </div>
<div class="line"><a name="l38484"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78ac7acb581324974b7988a34008cbbc">38484</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a78ac7acb581324974b7988a34008cbbc">vwmulu_vx_u16m2</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l38485"></a><span class="lineno">38485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l38486"></a><span class="lineno">38486</span>&#160;}</div>
<div class="line"><a name="l38487"></a><span class="lineno">38487</span>&#160;__rv32 vuint16m4_t vwmulu_vx_u16m4(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l38488"></a><span class="lineno">38488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l38489"></a><span class="lineno">38489</span>&#160;}</div>
<div class="line"><a name="l38490"></a><span class="lineno">38490</span>&#160;__rv32 vuint16m8_t vwmulu_vx_u16m8(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l38491"></a><span class="lineno">38491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l38492"></a><span class="lineno">38492</span>&#160;}</div>
<div class="line"><a name="l38493"></a><span class="lineno">38493</span>&#160; </div>
<div class="line"><a name="l38520"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af602c00f2ea91daca60340efc728c54f">38520</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#af602c00f2ea91daca60340efc728c54f">vwmulu_vx_u32m2</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l38521"></a><span class="lineno">38521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l38522"></a><span class="lineno">38522</span>&#160;}</div>
<div class="line"><a name="l38523"></a><span class="lineno">38523</span>&#160;__rv32 vuint32m4_t vwmulu_vx_u32m4(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l38524"></a><span class="lineno">38524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l38525"></a><span class="lineno">38525</span>&#160;}</div>
<div class="line"><a name="l38526"></a><span class="lineno">38526</span>&#160;__rv32 vuint32m8_t vwmulu_vx_u32m8(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l38527"></a><span class="lineno">38527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l38528"></a><span class="lineno">38528</span>&#160;}</div>
<div class="line"><a name="l38529"></a><span class="lineno">38529</span>&#160; </div>
<div class="line"><a name="l38556"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af2d2e1059fb92e803aba81a905465e1f">38556</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#af2d2e1059fb92e803aba81a905465e1f">vwmulsu_vv_i16m2</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l38557"></a><span class="lineno">38557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l38558"></a><span class="lineno">38558</span>&#160;}</div>
<div class="line"><a name="l38559"></a><span class="lineno">38559</span>&#160;__rv32 vint16m4_t vwmulsu_vv_i16m4(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l38560"></a><span class="lineno">38560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l38561"></a><span class="lineno">38561</span>&#160;}</div>
<div class="line"><a name="l38562"></a><span class="lineno">38562</span>&#160;__rv32 vint16m8_t vwmulsu_vv_i16m8(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l38563"></a><span class="lineno">38563</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l38564"></a><span class="lineno">38564</span>&#160;}</div>
<div class="line"><a name="l38565"></a><span class="lineno">38565</span>&#160; </div>
<div class="line"><a name="l38592"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa48a6f5889f0ff0021ca3b44771b868">38592</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#afa48a6f5889f0ff0021ca3b44771b868">vwmulsu_vv_i32m2</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l38593"></a><span class="lineno">38593</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l38594"></a><span class="lineno">38594</span>&#160;}</div>
<div class="line"><a name="l38595"></a><span class="lineno">38595</span>&#160;__rv32 vint32m4_t vwmulsu_vv_i32m4(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l38596"></a><span class="lineno">38596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l38597"></a><span class="lineno">38597</span>&#160;}</div>
<div class="line"><a name="l38598"></a><span class="lineno">38598</span>&#160;__rv32 vint32m8_t vwmulsu_vv_i32m8(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l38599"></a><span class="lineno">38599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l38600"></a><span class="lineno">38600</span>&#160;}</div>
<div class="line"><a name="l38601"></a><span class="lineno">38601</span>&#160; </div>
<div class="line"><a name="l38628"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abc21bf34f7905eb052ce9c20a268b8de">38628</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#abc21bf34f7905eb052ce9c20a268b8de">vwmulsu_vx_i16m2</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l38629"></a><span class="lineno">38629</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l38630"></a><span class="lineno">38630</span>&#160;}</div>
<div class="line"><a name="l38631"></a><span class="lineno">38631</span>&#160;__rv32 vint16m4_t vwmulsu_vx_i16m4(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l38632"></a><span class="lineno">38632</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l38633"></a><span class="lineno">38633</span>&#160;}</div>
<div class="line"><a name="l38634"></a><span class="lineno">38634</span>&#160;__rv32 vint16m8_t vwmulsu_vx_i16m8(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l38635"></a><span class="lineno">38635</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l38636"></a><span class="lineno">38636</span>&#160;}</div>
<div class="line"><a name="l38637"></a><span class="lineno">38637</span>&#160; </div>
<div class="line"><a name="l38664"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6f83208e2be659135c7d0749595756dc">38664</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a6f83208e2be659135c7d0749595756dc">vwmulsu_vx_i32m2</a>(vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l38665"></a><span class="lineno">38665</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l38666"></a><span class="lineno">38666</span>&#160;}</div>
<div class="line"><a name="l38667"></a><span class="lineno">38667</span>&#160;__rv32 vint32m4_t vwmulsu_vx_i32m4(vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l38668"></a><span class="lineno">38668</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l38669"></a><span class="lineno">38669</span>&#160;}</div>
<div class="line"><a name="l38670"></a><span class="lineno">38670</span>&#160;__rv32 vint32m8_t vwmulsu_vx_i32m8(vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l38671"></a><span class="lineno">38671</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l38672"></a><span class="lineno">38672</span>&#160;}</div>
<div class="line"><a name="l38673"></a><span class="lineno">38673</span>&#160; </div>
<div class="line"><a name="l38674"></a><span class="lineno">38674</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l38675"></a><span class="lineno">38675</span>&#160; </div>
<div class="line"><a name="l38705"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa38cac55754eb30e7983631109349dcd">38705</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#aa38cac55754eb30e7983631109349dcd">vwmul_vv_i16m2_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l38706"></a><span class="lineno">38706</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38707"></a><span class="lineno">38707</span>&#160;}</div>
<div class="line"><a name="l38708"></a><span class="lineno">38708</span>&#160;__rv32 vint16m4_t vwmul_vv_i16m4_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l38709"></a><span class="lineno">38709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38710"></a><span class="lineno">38710</span>&#160;}</div>
<div class="line"><a name="l38711"></a><span class="lineno">38711</span>&#160;__rv32 vint16m8_t vwmul_vv_i16m8_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l38712"></a><span class="lineno">38712</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38713"></a><span class="lineno">38713</span>&#160;}</div>
<div class="line"><a name="l38714"></a><span class="lineno">38714</span>&#160; </div>
<div class="line"><a name="l38744"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa220050cad0f601f128f14260656f75b">38744</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#aa220050cad0f601f128f14260656f75b">vwmul_vv_i32m2_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l38745"></a><span class="lineno">38745</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38746"></a><span class="lineno">38746</span>&#160;}</div>
<div class="line"><a name="l38747"></a><span class="lineno">38747</span>&#160;__rv32 vint32m4_t vwmul_vv_i32m4_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l38748"></a><span class="lineno">38748</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38749"></a><span class="lineno">38749</span>&#160;}</div>
<div class="line"><a name="l38750"></a><span class="lineno">38750</span>&#160;__rv32 vint32m8_t vwmul_vv_i32m8_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l38751"></a><span class="lineno">38751</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38752"></a><span class="lineno">38752</span>&#160;}</div>
<div class="line"><a name="l38753"></a><span class="lineno">38753</span>&#160; </div>
<div class="line"><a name="l38783"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae79bdee21cbe2fb275593d5c1e10d183">38783</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ae79bdee21cbe2fb275593d5c1e10d183">vwmul_vx_i16m2_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l38784"></a><span class="lineno">38784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38785"></a><span class="lineno">38785</span>&#160;}</div>
<div class="line"><a name="l38786"></a><span class="lineno">38786</span>&#160;__rv32 vint16m4_t vwmul_vx_i16m4_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l38787"></a><span class="lineno">38787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38788"></a><span class="lineno">38788</span>&#160;}</div>
<div class="line"><a name="l38789"></a><span class="lineno">38789</span>&#160;__rv32 vint16m8_t vwmul_vx_i16m8_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l38790"></a><span class="lineno">38790</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38791"></a><span class="lineno">38791</span>&#160;}</div>
<div class="line"><a name="l38792"></a><span class="lineno">38792</span>&#160; </div>
<div class="line"><a name="l38822"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6c3116ea588c5ca68f522bb6ede03976">38822</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a6c3116ea588c5ca68f522bb6ede03976">vwmul_vx_i32m2_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l38823"></a><span class="lineno">38823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38824"></a><span class="lineno">38824</span>&#160;}</div>
<div class="line"><a name="l38825"></a><span class="lineno">38825</span>&#160;__rv32 vint32m4_t vwmul_vx_i32m4_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l38826"></a><span class="lineno">38826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38827"></a><span class="lineno">38827</span>&#160;}</div>
<div class="line"><a name="l38828"></a><span class="lineno">38828</span>&#160;__rv32 vint32m8_t vwmul_vx_i32m8_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l38829"></a><span class="lineno">38829</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmul_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38830"></a><span class="lineno">38830</span>&#160;}</div>
<div class="line"><a name="l38831"></a><span class="lineno">38831</span>&#160; </div>
<div class="line"><a name="l38861"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae81eb9d82b17c4d66301a8567d3097ac">38861</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ae81eb9d82b17c4d66301a8567d3097ac">vwmulu_vv_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l38862"></a><span class="lineno">38862</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38863"></a><span class="lineno">38863</span>&#160;}</div>
<div class="line"><a name="l38864"></a><span class="lineno">38864</span>&#160;__rv32 vuint16m4_t vwmulu_vv_u16m4_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l38865"></a><span class="lineno">38865</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38866"></a><span class="lineno">38866</span>&#160;}</div>
<div class="line"><a name="l38867"></a><span class="lineno">38867</span>&#160;__rv32 vuint16m8_t vwmulu_vv_u16m8_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l38868"></a><span class="lineno">38868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38869"></a><span class="lineno">38869</span>&#160;}</div>
<div class="line"><a name="l38870"></a><span class="lineno">38870</span>&#160; </div>
<div class="line"><a name="l38900"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae6cadfc67a2914003ba1982866b55eb9">38900</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ae6cadfc67a2914003ba1982866b55eb9">vwmulu_vv_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l38901"></a><span class="lineno">38901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38902"></a><span class="lineno">38902</span>&#160;}</div>
<div class="line"><a name="l38903"></a><span class="lineno">38903</span>&#160;__rv32 vuint32m4_t vwmulu_vv_u32m4_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l38904"></a><span class="lineno">38904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38905"></a><span class="lineno">38905</span>&#160;}</div>
<div class="line"><a name="l38906"></a><span class="lineno">38906</span>&#160;__rv32 vuint32m8_t vwmulu_vv_u32m8_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l38907"></a><span class="lineno">38907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38908"></a><span class="lineno">38908</span>&#160;}</div>
<div class="line"><a name="l38909"></a><span class="lineno">38909</span>&#160; </div>
<div class="line"><a name="l38939"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aebd849328a41f0dc69965cf6a567b1f2">38939</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#aebd849328a41f0dc69965cf6a567b1f2">vwmulu_vx_u16m2_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l38940"></a><span class="lineno">38940</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38941"></a><span class="lineno">38941</span>&#160;}</div>
<div class="line"><a name="l38942"></a><span class="lineno">38942</span>&#160;__rv32 vuint16m4_t vwmulu_vx_u16m4_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l38943"></a><span class="lineno">38943</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38944"></a><span class="lineno">38944</span>&#160;}</div>
<div class="line"><a name="l38945"></a><span class="lineno">38945</span>&#160;__rv32 vuint16m8_t vwmulu_vx_u16m8_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l38946"></a><span class="lineno">38946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38947"></a><span class="lineno">38947</span>&#160;}</div>
<div class="line"><a name="l38948"></a><span class="lineno">38948</span>&#160; </div>
<div class="line"><a name="l38978"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaa64be30dfab7568da403c52531ab4c9">38978</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#aaa64be30dfab7568da403c52531ab4c9">vwmulu_vx_u32m2_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l38979"></a><span class="lineno">38979</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l38980"></a><span class="lineno">38980</span>&#160;}</div>
<div class="line"><a name="l38981"></a><span class="lineno">38981</span>&#160;__rv32 vuint32m4_t vwmulu_vx_u32m4_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l38982"></a><span class="lineno">38982</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l38983"></a><span class="lineno">38983</span>&#160;}</div>
<div class="line"><a name="l38984"></a><span class="lineno">38984</span>&#160;__rv32 vuint32m8_t vwmulu_vx_u32m8_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l38985"></a><span class="lineno">38985</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l38986"></a><span class="lineno">38986</span>&#160;}</div>
<div class="line"><a name="l38987"></a><span class="lineno">38987</span>&#160; </div>
<div class="line"><a name="l39017"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4e676fa9de3b72841eb65e866e488cb1">39017</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a4e676fa9de3b72841eb65e866e488cb1">vwmulsu_vv_i16m2_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l39018"></a><span class="lineno">39018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l39019"></a><span class="lineno">39019</span>&#160;}</div>
<div class="line"><a name="l39020"></a><span class="lineno">39020</span>&#160;__rv32 vint16m4_t vwmulsu_vv_i16m4_m(vmask_t mask, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l39021"></a><span class="lineno">39021</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l39022"></a><span class="lineno">39022</span>&#160;}</div>
<div class="line"><a name="l39023"></a><span class="lineno">39023</span>&#160;__rv32 vint16m8_t vwmulsu_vv_i16m8_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l39024"></a><span class="lineno">39024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l39025"></a><span class="lineno">39025</span>&#160;}</div>
<div class="line"><a name="l39026"></a><span class="lineno">39026</span>&#160; </div>
<div class="line"><a name="l39056"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad80ff67329564fda7d66e6b1c98277be">39056</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ad80ff67329564fda7d66e6b1c98277be">vwmulsu_vv_i32m2_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l39057"></a><span class="lineno">39057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l39058"></a><span class="lineno">39058</span>&#160;}</div>
<div class="line"><a name="l39059"></a><span class="lineno">39059</span>&#160;__rv32 vint32m4_t vwmulsu_vv_i32m4_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l39060"></a><span class="lineno">39060</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l39061"></a><span class="lineno">39061</span>&#160;}</div>
<div class="line"><a name="l39062"></a><span class="lineno">39062</span>&#160;__rv32 vint32m8_t vwmulsu_vv_i32m8_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l39063"></a><span class="lineno">39063</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l39064"></a><span class="lineno">39064</span>&#160;}</div>
<div class="line"><a name="l39065"></a><span class="lineno">39065</span>&#160; </div>
<div class="line"><a name="l39095"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad973fda1c0fab62c39c05fd4ad1d2b4a">39095</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad973fda1c0fab62c39c05fd4ad1d2b4a">vwmulsu_vx_i16m2_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l39096"></a><span class="lineno">39096</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l39097"></a><span class="lineno">39097</span>&#160;}</div>
<div class="line"><a name="l39098"></a><span class="lineno">39098</span>&#160;__rv32 vint16m4_t vwmulsu_vx_i16m4_m(vmask_t mask, vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l39099"></a><span class="lineno">39099</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l39100"></a><span class="lineno">39100</span>&#160;}</div>
<div class="line"><a name="l39101"></a><span class="lineno">39101</span>&#160;__rv32 vint16m8_t vwmulsu_vx_i16m8_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l39102"></a><span class="lineno">39102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l39103"></a><span class="lineno">39103</span>&#160;}</div>
<div class="line"><a name="l39104"></a><span class="lineno">39104</span>&#160; </div>
<div class="line"><a name="l39134"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a55199ee3f9a2a7ce8860987a20c1484c">39134</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a55199ee3f9a2a7ce8860987a20c1484c">vwmulsu_vx_i32m2_m</a>(vmask_t mask, vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l39135"></a><span class="lineno">39135</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l39136"></a><span class="lineno">39136</span>&#160;}</div>
<div class="line"><a name="l39137"></a><span class="lineno">39137</span>&#160;__rv32 vint32m4_t vwmulsu_vx_i32m4_m(vmask_t mask, vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l39138"></a><span class="lineno">39138</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l39139"></a><span class="lineno">39139</span>&#160;}</div>
<div class="line"><a name="l39140"></a><span class="lineno">39140</span>&#160;__rv32 vint32m8_t vwmulsu_vx_i32m8_m(vmask_t mask, vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l39141"></a><span class="lineno">39141</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmulsu_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l39142"></a><span class="lineno">39142</span>&#160;}</div>
<div class="line"><a name="l39143"></a><span class="lineno">39143</span>&#160; </div>
<div class="line"><a name="l39144"></a><span class="lineno">39144</span>&#160;<span class="comment">/***********Vector Single-Width Integer Multiply-Add Functions************/</span></div>
<div class="line"><a name="l39180"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8768af1d13c5806ad1276e6a7729d9d4">39180</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a8768af1d13c5806ad1276e6a7729d9d4">vmacc_vv_i8m1</a>(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l39181"></a><span class="lineno">39181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l39182"></a><span class="lineno">39182</span>&#160;}</div>
<div class="line"><a name="l39183"></a><span class="lineno">39183</span>&#160;__rv32 vint8m2_t vmacc_vv_i8m2(vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l39184"></a><span class="lineno">39184</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l39185"></a><span class="lineno">39185</span>&#160;}</div>
<div class="line"><a name="l39186"></a><span class="lineno">39186</span>&#160;__rv32 vint8m4_t vmacc_vv_i8m4(vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l39187"></a><span class="lineno">39187</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l39188"></a><span class="lineno">39188</span>&#160;}</div>
<div class="line"><a name="l39189"></a><span class="lineno">39189</span>&#160;__rv32 vint8m8_t vmacc_vv_i8m8(vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l39190"></a><span class="lineno">39190</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l39191"></a><span class="lineno">39191</span>&#160;}</div>
<div class="line"><a name="l39192"></a><span class="lineno">39192</span>&#160; </div>
<div class="line"><a name="l39228"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3c10ea7c3baa611aad4030972be813cf">39228</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a3c10ea7c3baa611aad4030972be813cf">vmacc_vv_i16m1</a>(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l39229"></a><span class="lineno">39229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l39230"></a><span class="lineno">39230</span>&#160;}</div>
<div class="line"><a name="l39231"></a><span class="lineno">39231</span>&#160;__rv32 vint16m2_t vmacc_vv_i16m2(vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l39232"></a><span class="lineno">39232</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l39233"></a><span class="lineno">39233</span>&#160;}</div>
<div class="line"><a name="l39234"></a><span class="lineno">39234</span>&#160;__rv32 vint16m4_t vmacc_vv_i16m4(vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l39235"></a><span class="lineno">39235</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l39236"></a><span class="lineno">39236</span>&#160;}</div>
<div class="line"><a name="l39237"></a><span class="lineno">39237</span>&#160;__rv32 vint16m8_t vmacc_vv_i16m8(vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l39238"></a><span class="lineno">39238</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l39239"></a><span class="lineno">39239</span>&#160;}</div>
<div class="line"><a name="l39240"></a><span class="lineno">39240</span>&#160; </div>
<div class="line"><a name="l39276"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7957b97a234503da6e3f0ba46e8e6fb4">39276</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7957b97a234503da6e3f0ba46e8e6fb4">vmacc_vv_i32m1</a>(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l39277"></a><span class="lineno">39277</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l39278"></a><span class="lineno">39278</span>&#160;}</div>
<div class="line"><a name="l39279"></a><span class="lineno">39279</span>&#160;__rv32 vint32m2_t vmacc_vv_i32m2(vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l39280"></a><span class="lineno">39280</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l39281"></a><span class="lineno">39281</span>&#160;}</div>
<div class="line"><a name="l39282"></a><span class="lineno">39282</span>&#160;__rv32 vint32m4_t vmacc_vv_i32m4(vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l39283"></a><span class="lineno">39283</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l39284"></a><span class="lineno">39284</span>&#160;}</div>
<div class="line"><a name="l39285"></a><span class="lineno">39285</span>&#160;__rv32 vint32m8_t vmacc_vv_i32m8(vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l39286"></a><span class="lineno">39286</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l39287"></a><span class="lineno">39287</span>&#160;}</div>
<div class="line"><a name="l39288"></a><span class="lineno">39288</span>&#160; </div>
<div class="line"><a name="l39324"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afe244838fb8992bc675ae4f033daab14">39324</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#afe244838fb8992bc675ae4f033daab14">vmacc_vv_u8m1</a>(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l39325"></a><span class="lineno">39325</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l39326"></a><span class="lineno">39326</span>&#160;}</div>
<div class="line"><a name="l39327"></a><span class="lineno">39327</span>&#160;__rv32 vuint8m2_t vmacc_vv_u8m2(vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l39328"></a><span class="lineno">39328</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l39329"></a><span class="lineno">39329</span>&#160;}</div>
<div class="line"><a name="l39330"></a><span class="lineno">39330</span>&#160;__rv32 vuint8m4_t vmacc_vv_u8m4(vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l39331"></a><span class="lineno">39331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l39332"></a><span class="lineno">39332</span>&#160;}</div>
<div class="line"><a name="l39333"></a><span class="lineno">39333</span>&#160;__rv32 vuint8m8_t vmacc_vv_u8m8(vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l39334"></a><span class="lineno">39334</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l39335"></a><span class="lineno">39335</span>&#160;}</div>
<div class="line"><a name="l39336"></a><span class="lineno">39336</span>&#160; </div>
<div class="line"><a name="l39372"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a00a0fb9b4d370633cb41403fb0c5448a">39372</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a00a0fb9b4d370633cb41403fb0c5448a">vmacc_vv_u16m1</a>(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l39373"></a><span class="lineno">39373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l39374"></a><span class="lineno">39374</span>&#160;}</div>
<div class="line"><a name="l39375"></a><span class="lineno">39375</span>&#160;__rv32 vuint16m2_t vmacc_vv_u16m2(vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l39376"></a><span class="lineno">39376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l39377"></a><span class="lineno">39377</span>&#160;}</div>
<div class="line"><a name="l39378"></a><span class="lineno">39378</span>&#160;__rv32 vuint16m4_t vmacc_vv_u16m4(vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l39379"></a><span class="lineno">39379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l39380"></a><span class="lineno">39380</span>&#160;}</div>
<div class="line"><a name="l39381"></a><span class="lineno">39381</span>&#160;__rv32 vuint16m8_t vmacc_vv_u16m8(vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l39382"></a><span class="lineno">39382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l39383"></a><span class="lineno">39383</span>&#160;}</div>
<div class="line"><a name="l39384"></a><span class="lineno">39384</span>&#160; </div>
<div class="line"><a name="l39420"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac2945f9c8d9f066f5ec778018e485250">39420</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac2945f9c8d9f066f5ec778018e485250">vmacc_vv_u32m1</a>(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l39421"></a><span class="lineno">39421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l39422"></a><span class="lineno">39422</span>&#160;}</div>
<div class="line"><a name="l39423"></a><span class="lineno">39423</span>&#160;__rv32 vuint32m2_t vmacc_vv_u32m2(vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l39424"></a><span class="lineno">39424</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l39425"></a><span class="lineno">39425</span>&#160;}</div>
<div class="line"><a name="l39426"></a><span class="lineno">39426</span>&#160;__rv32 vuint32m4_t vmacc_vv_u32m4(vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l39427"></a><span class="lineno">39427</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l39428"></a><span class="lineno">39428</span>&#160;}</div>
<div class="line"><a name="l39429"></a><span class="lineno">39429</span>&#160;__rv32 vuint32m8_t vmacc_vv_u32m8(vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l39430"></a><span class="lineno">39430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l39431"></a><span class="lineno">39431</span>&#160;}</div>
<div class="line"><a name="l39432"></a><span class="lineno">39432</span>&#160; </div>
<div class="line"><a name="l39468"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad2d984a527fb2816991d28df9283c011">39468</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad2d984a527fb2816991d28df9283c011">vmacc_vx_i8m1</a>(vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l39469"></a><span class="lineno">39469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l39470"></a><span class="lineno">39470</span>&#160;}</div>
<div class="line"><a name="l39471"></a><span class="lineno">39471</span>&#160;__rv32 vint8m2_t vmacc_vx_i8m2(vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l39472"></a><span class="lineno">39472</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l39473"></a><span class="lineno">39473</span>&#160;}</div>
<div class="line"><a name="l39474"></a><span class="lineno">39474</span>&#160;__rv32 vint8m4_t vmacc_vx_i8m4(vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l39475"></a><span class="lineno">39475</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l39476"></a><span class="lineno">39476</span>&#160;}</div>
<div class="line"><a name="l39477"></a><span class="lineno">39477</span>&#160;__rv32 vint8m8_t vmacc_vx_i8m8(vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l39478"></a><span class="lineno">39478</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l39479"></a><span class="lineno">39479</span>&#160;}</div>
<div class="line"><a name="l39480"></a><span class="lineno">39480</span>&#160; </div>
<div class="line"><a name="l39516"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d641ea81582f938f96c8a662b663585">39516</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8d641ea81582f938f96c8a662b663585">vmacc_vx_i16m1</a>(vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l39517"></a><span class="lineno">39517</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l39518"></a><span class="lineno">39518</span>&#160;}</div>
<div class="line"><a name="l39519"></a><span class="lineno">39519</span>&#160;__rv32 vint16m2_t vmacc_vx_i16m2(vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l39520"></a><span class="lineno">39520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l39521"></a><span class="lineno">39521</span>&#160;}</div>
<div class="line"><a name="l39522"></a><span class="lineno">39522</span>&#160;__rv32 vint16m4_t vmacc_vx_i16m4(vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l39523"></a><span class="lineno">39523</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l39524"></a><span class="lineno">39524</span>&#160;}</div>
<div class="line"><a name="l39525"></a><span class="lineno">39525</span>&#160;__rv32 vint16m8_t vmacc_vx_i16m8(vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l39526"></a><span class="lineno">39526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l39527"></a><span class="lineno">39527</span>&#160;}</div>
<div class="line"><a name="l39528"></a><span class="lineno">39528</span>&#160; </div>
<div class="line"><a name="l39564"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a047a1008745f041e854ab33b90e96a43">39564</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a047a1008745f041e854ab33b90e96a43">vmacc_vx_i32m1</a>(vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l39565"></a><span class="lineno">39565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l39566"></a><span class="lineno">39566</span>&#160;}</div>
<div class="line"><a name="l39567"></a><span class="lineno">39567</span>&#160;__rv32 vint32m2_t vmacc_vx_i32m2(vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l39568"></a><span class="lineno">39568</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l39569"></a><span class="lineno">39569</span>&#160;}</div>
<div class="line"><a name="l39570"></a><span class="lineno">39570</span>&#160;__rv32 vint32m4_t vmacc_vx_i32m4(vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l39571"></a><span class="lineno">39571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l39572"></a><span class="lineno">39572</span>&#160;}</div>
<div class="line"><a name="l39573"></a><span class="lineno">39573</span>&#160;__rv32 vint32m8_t vmacc_vx_i32m8(vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l39574"></a><span class="lineno">39574</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l39575"></a><span class="lineno">39575</span>&#160;}</div>
<div class="line"><a name="l39576"></a><span class="lineno">39576</span>&#160; </div>
<div class="line"><a name="l39612"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aabdf3f58c72ee956ed41d8d32dd3c692">39612</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aabdf3f58c72ee956ed41d8d32dd3c692">vmacc_vx_u8m1</a>(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l39613"></a><span class="lineno">39613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l39614"></a><span class="lineno">39614</span>&#160;}</div>
<div class="line"><a name="l39615"></a><span class="lineno">39615</span>&#160;__rv32 vuint8m2_t vmacc_vx_u8m2(vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l39616"></a><span class="lineno">39616</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l39617"></a><span class="lineno">39617</span>&#160;}</div>
<div class="line"><a name="l39618"></a><span class="lineno">39618</span>&#160;__rv32 vuint8m4_t vmacc_vx_u8m4(vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l39619"></a><span class="lineno">39619</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l39620"></a><span class="lineno">39620</span>&#160;}</div>
<div class="line"><a name="l39621"></a><span class="lineno">39621</span>&#160;__rv32 vuint8m8_t vmacc_vx_u8m8(vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l39622"></a><span class="lineno">39622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l39623"></a><span class="lineno">39623</span>&#160;}</div>
<div class="line"><a name="l39624"></a><span class="lineno">39624</span>&#160; </div>
<div class="line"><a name="l39660"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#accd1e1278cb54278ab34001f2c789cf8">39660</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#accd1e1278cb54278ab34001f2c789cf8">vmacc_vx_u16m1</a>(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l39661"></a><span class="lineno">39661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l39662"></a><span class="lineno">39662</span>&#160;}</div>
<div class="line"><a name="l39663"></a><span class="lineno">39663</span>&#160;__rv32 vuint16m2_t vmacc_vx_u16m2(vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l39664"></a><span class="lineno">39664</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l39665"></a><span class="lineno">39665</span>&#160;}</div>
<div class="line"><a name="l39666"></a><span class="lineno">39666</span>&#160;__rv32 vuint16m4_t vmacc_vx_u16m4(vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l39667"></a><span class="lineno">39667</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l39668"></a><span class="lineno">39668</span>&#160;}</div>
<div class="line"><a name="l39669"></a><span class="lineno">39669</span>&#160;__rv32 vuint16m8_t vmacc_vx_u16m8(vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l39670"></a><span class="lineno">39670</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l39671"></a><span class="lineno">39671</span>&#160;}</div>
<div class="line"><a name="l39672"></a><span class="lineno">39672</span>&#160; </div>
<div class="line"><a name="l39708"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae64c5def12f5f2106c660121fb84053c">39708</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae64c5def12f5f2106c660121fb84053c">vmacc_vx_u32m1</a>(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l39709"></a><span class="lineno">39709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l39710"></a><span class="lineno">39710</span>&#160;}</div>
<div class="line"><a name="l39711"></a><span class="lineno">39711</span>&#160;__rv32 vuint32m2_t vmacc_vx_u32m2(vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l39712"></a><span class="lineno">39712</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l39713"></a><span class="lineno">39713</span>&#160;}</div>
<div class="line"><a name="l39714"></a><span class="lineno">39714</span>&#160;__rv32 vuint32m4_t vmacc_vx_u32m4(vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l39715"></a><span class="lineno">39715</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l39716"></a><span class="lineno">39716</span>&#160;}</div>
<div class="line"><a name="l39717"></a><span class="lineno">39717</span>&#160;__rv32 vuint32m8_t vmacc_vx_u32m8(vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l39718"></a><span class="lineno">39718</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l39719"></a><span class="lineno">39719</span>&#160;}</div>
<div class="line"><a name="l39720"></a><span class="lineno">39720</span>&#160; </div>
<div class="line"><a name="l39756"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a14b467bb11fc740e0f8c642a2b9e048d">39756</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a14b467bb11fc740e0f8c642a2b9e048d">vnmsac_vv_i8m1</a>(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l39757"></a><span class="lineno">39757</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l39758"></a><span class="lineno">39758</span>&#160;}</div>
<div class="line"><a name="l39759"></a><span class="lineno">39759</span>&#160;__rv32 vint8m2_t vnmsac_vv_i8m2(vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l39760"></a><span class="lineno">39760</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l39761"></a><span class="lineno">39761</span>&#160;}</div>
<div class="line"><a name="l39762"></a><span class="lineno">39762</span>&#160;__rv32 vint8m4_t vnmsac_vv_i8m4(vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l39763"></a><span class="lineno">39763</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l39764"></a><span class="lineno">39764</span>&#160;}</div>
<div class="line"><a name="l39765"></a><span class="lineno">39765</span>&#160;__rv32 vint8m8_t vnmsac_vv_i8m8(vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l39766"></a><span class="lineno">39766</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l39767"></a><span class="lineno">39767</span>&#160;}</div>
<div class="line"><a name="l39768"></a><span class="lineno">39768</span>&#160; </div>
<div class="line"><a name="l39804"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a84683ec9b359a33ba6b7d1cfed800acc">39804</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a84683ec9b359a33ba6b7d1cfed800acc">vnmsac_vv_i16m1</a>(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l39805"></a><span class="lineno">39805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l39806"></a><span class="lineno">39806</span>&#160;}</div>
<div class="line"><a name="l39807"></a><span class="lineno">39807</span>&#160;__rv32 vint16m2_t vnmsac_vv_i16m2(vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l39808"></a><span class="lineno">39808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l39809"></a><span class="lineno">39809</span>&#160;}</div>
<div class="line"><a name="l39810"></a><span class="lineno">39810</span>&#160;__rv32 vint16m4_t vnmsac_vv_i16m4(vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l39811"></a><span class="lineno">39811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l39812"></a><span class="lineno">39812</span>&#160;}</div>
<div class="line"><a name="l39813"></a><span class="lineno">39813</span>&#160;__rv32 vint16m8_t vnmsac_vv_i16m8(vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l39814"></a><span class="lineno">39814</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l39815"></a><span class="lineno">39815</span>&#160;}</div>
<div class="line"><a name="l39816"></a><span class="lineno">39816</span>&#160; </div>
<div class="line"><a name="l39852"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9c4d4b825395251d79370b4ed4fe1789">39852</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a9c4d4b825395251d79370b4ed4fe1789">vnmsac_vv_i32m1</a>(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l39853"></a><span class="lineno">39853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l39854"></a><span class="lineno">39854</span>&#160;}</div>
<div class="line"><a name="l39855"></a><span class="lineno">39855</span>&#160;__rv32 vint32m2_t vnmsac_vv_i32m2(vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l39856"></a><span class="lineno">39856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l39857"></a><span class="lineno">39857</span>&#160;}</div>
<div class="line"><a name="l39858"></a><span class="lineno">39858</span>&#160;__rv32 vint32m4_t vnmsac_vv_i32m4(vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l39859"></a><span class="lineno">39859</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l39860"></a><span class="lineno">39860</span>&#160;}</div>
<div class="line"><a name="l39861"></a><span class="lineno">39861</span>&#160;__rv32 vint32m8_t vnmsac_vv_i32m8(vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l39862"></a><span class="lineno">39862</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l39863"></a><span class="lineno">39863</span>&#160;}</div>
<div class="line"><a name="l39864"></a><span class="lineno">39864</span>&#160; </div>
<div class="line"><a name="l39900"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2ef783feb089bda2088dbe5ec29d787b">39900</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a2ef783feb089bda2088dbe5ec29d787b">vnmsac_vv_u8m1</a>(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l39901"></a><span class="lineno">39901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l39902"></a><span class="lineno">39902</span>&#160;}</div>
<div class="line"><a name="l39903"></a><span class="lineno">39903</span>&#160;__rv32 vuint8m2_t vnmsac_vv_u8m2(vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l39904"></a><span class="lineno">39904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l39905"></a><span class="lineno">39905</span>&#160;}</div>
<div class="line"><a name="l39906"></a><span class="lineno">39906</span>&#160;__rv32 vuint8m4_t vnmsac_vv_u8m4(vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l39907"></a><span class="lineno">39907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l39908"></a><span class="lineno">39908</span>&#160;}</div>
<div class="line"><a name="l39909"></a><span class="lineno">39909</span>&#160;__rv32 vuint8m8_t vnmsac_vv_u8m8(vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l39910"></a><span class="lineno">39910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l39911"></a><span class="lineno">39911</span>&#160;}</div>
<div class="line"><a name="l39912"></a><span class="lineno">39912</span>&#160; </div>
<div class="line"><a name="l39948"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9a0c92144b5481415fcd6edc589210b6">39948</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9a0c92144b5481415fcd6edc589210b6">vnmsac_vv_u16m1</a>(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l39949"></a><span class="lineno">39949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l39950"></a><span class="lineno">39950</span>&#160;}</div>
<div class="line"><a name="l39951"></a><span class="lineno">39951</span>&#160;__rv32 vuint16m2_t vnmsac_vv_u16m2(vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l39952"></a><span class="lineno">39952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l39953"></a><span class="lineno">39953</span>&#160;}</div>
<div class="line"><a name="l39954"></a><span class="lineno">39954</span>&#160;__rv32 vuint16m4_t vnmsac_vv_u16m4(vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l39955"></a><span class="lineno">39955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l39956"></a><span class="lineno">39956</span>&#160;}</div>
<div class="line"><a name="l39957"></a><span class="lineno">39957</span>&#160;__rv32 vuint16m8_t vnmsac_vv_u16m8(vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l39958"></a><span class="lineno">39958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l39959"></a><span class="lineno">39959</span>&#160;}</div>
<div class="line"><a name="l39960"></a><span class="lineno">39960</span>&#160; </div>
<div class="line"><a name="l39996"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7d867ced917db577a4585e2aa3c776b5">39996</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a7d867ced917db577a4585e2aa3c776b5">vnmsac_vv_u32m1</a>(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l39997"></a><span class="lineno">39997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l39998"></a><span class="lineno">39998</span>&#160;}</div>
<div class="line"><a name="l39999"></a><span class="lineno">39999</span>&#160;__rv32 vuint32m2_t vnmsac_vv_u32m2(vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l40000"></a><span class="lineno">40000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l40001"></a><span class="lineno">40001</span>&#160;}</div>
<div class="line"><a name="l40002"></a><span class="lineno">40002</span>&#160;__rv32 vuint32m4_t vnmsac_vv_u32m4(vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l40003"></a><span class="lineno">40003</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l40004"></a><span class="lineno">40004</span>&#160;}</div>
<div class="line"><a name="l40005"></a><span class="lineno">40005</span>&#160;__rv32 vuint32m8_t vnmsac_vv_u32m8(vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l40006"></a><span class="lineno">40006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l40007"></a><span class="lineno">40007</span>&#160;}</div>
<div class="line"><a name="l40008"></a><span class="lineno">40008</span>&#160; </div>
<div class="line"><a name="l40044"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a286eed172de2cd6e52483189cca2992a">40044</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a286eed172de2cd6e52483189cca2992a">vnmsac_vx_i8m1</a>(vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l40045"></a><span class="lineno">40045</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l40046"></a><span class="lineno">40046</span>&#160;}</div>
<div class="line"><a name="l40047"></a><span class="lineno">40047</span>&#160;__rv32 vint8m2_t vnmsac_vx_i8m2(vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l40048"></a><span class="lineno">40048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l40049"></a><span class="lineno">40049</span>&#160;}</div>
<div class="line"><a name="l40050"></a><span class="lineno">40050</span>&#160;__rv32 vint8m4_t vnmsac_vx_i8m4(vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l40051"></a><span class="lineno">40051</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l40052"></a><span class="lineno">40052</span>&#160;}</div>
<div class="line"><a name="l40053"></a><span class="lineno">40053</span>&#160;__rv32 vint8m8_t vnmsac_vx_i8m8(vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l40054"></a><span class="lineno">40054</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l40055"></a><span class="lineno">40055</span>&#160;}</div>
<div class="line"><a name="l40056"></a><span class="lineno">40056</span>&#160; </div>
<div class="line"><a name="l40092"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0863592c33f1cd40590e6a791851161b">40092</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a0863592c33f1cd40590e6a791851161b">vnmsac_vx_i16m1</a>(vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l40093"></a><span class="lineno">40093</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l40094"></a><span class="lineno">40094</span>&#160;}</div>
<div class="line"><a name="l40095"></a><span class="lineno">40095</span>&#160;__rv32 vint16m2_t vnmsac_vx_i16m2(vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l40096"></a><span class="lineno">40096</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l40097"></a><span class="lineno">40097</span>&#160;}</div>
<div class="line"><a name="l40098"></a><span class="lineno">40098</span>&#160;__rv32 vint16m4_t vnmsac_vx_i16m4(vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l40099"></a><span class="lineno">40099</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l40100"></a><span class="lineno">40100</span>&#160;}</div>
<div class="line"><a name="l40101"></a><span class="lineno">40101</span>&#160;__rv32 vint16m8_t vnmsac_vx_i16m8(vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l40102"></a><span class="lineno">40102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l40103"></a><span class="lineno">40103</span>&#160;}</div>
<div class="line"><a name="l40104"></a><span class="lineno">40104</span>&#160; </div>
<div class="line"><a name="l40140"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2ce9fa45a096ebceb7e4ae97e85f9758">40140</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a2ce9fa45a096ebceb7e4ae97e85f9758">vnmsac_vx_i32m1</a>(vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l40141"></a><span class="lineno">40141</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l40142"></a><span class="lineno">40142</span>&#160;}</div>
<div class="line"><a name="l40143"></a><span class="lineno">40143</span>&#160;__rv32 vint32m2_t vnmsac_vx_i32m2(vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l40144"></a><span class="lineno">40144</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l40145"></a><span class="lineno">40145</span>&#160;}</div>
<div class="line"><a name="l40146"></a><span class="lineno">40146</span>&#160;__rv32 vint32m4_t vnmsac_vx_i32m4(vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l40147"></a><span class="lineno">40147</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l40148"></a><span class="lineno">40148</span>&#160;}</div>
<div class="line"><a name="l40149"></a><span class="lineno">40149</span>&#160;__rv32 vint32m8_t vnmsac_vx_i32m8(vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l40150"></a><span class="lineno">40150</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l40151"></a><span class="lineno">40151</span>&#160;}</div>
<div class="line"><a name="l40152"></a><span class="lineno">40152</span>&#160; </div>
<div class="line"><a name="l40188"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afe00394c669c26d3a6d1379986faabb7">40188</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#afe00394c669c26d3a6d1379986faabb7">vnmsac_vx_u8m1</a>(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l40189"></a><span class="lineno">40189</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l40190"></a><span class="lineno">40190</span>&#160;}</div>
<div class="line"><a name="l40191"></a><span class="lineno">40191</span>&#160;__rv32 vuint8m2_t vnmsac_vx_u8m2(vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l40192"></a><span class="lineno">40192</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l40193"></a><span class="lineno">40193</span>&#160;}</div>
<div class="line"><a name="l40194"></a><span class="lineno">40194</span>&#160;__rv32 vuint8m4_t vnmsac_vx_u8m4(vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l40195"></a><span class="lineno">40195</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l40196"></a><span class="lineno">40196</span>&#160;}</div>
<div class="line"><a name="l40197"></a><span class="lineno">40197</span>&#160;__rv32 vuint8m8_t vnmsac_vx_u8m8(vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l40198"></a><span class="lineno">40198</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l40199"></a><span class="lineno">40199</span>&#160;}</div>
<div class="line"><a name="l40200"></a><span class="lineno">40200</span>&#160; </div>
<div class="line"><a name="l40236"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a58b1296a72c832048da4be530fb1abd8">40236</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a58b1296a72c832048da4be530fb1abd8">vnmsac_vx_u16m1</a>(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l40237"></a><span class="lineno">40237</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l40238"></a><span class="lineno">40238</span>&#160;}</div>
<div class="line"><a name="l40239"></a><span class="lineno">40239</span>&#160;__rv32 vuint16m2_t vnmsac_vx_u16m2(vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l40240"></a><span class="lineno">40240</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l40241"></a><span class="lineno">40241</span>&#160;}</div>
<div class="line"><a name="l40242"></a><span class="lineno">40242</span>&#160;__rv32 vuint16m4_t vnmsac_vx_u16m4(vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l40243"></a><span class="lineno">40243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l40244"></a><span class="lineno">40244</span>&#160;}</div>
<div class="line"><a name="l40245"></a><span class="lineno">40245</span>&#160;__rv32 vuint16m8_t vnmsac_vx_u16m8(vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l40246"></a><span class="lineno">40246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l40247"></a><span class="lineno">40247</span>&#160;}</div>
<div class="line"><a name="l40248"></a><span class="lineno">40248</span>&#160; </div>
<div class="line"><a name="l40284"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acde9c8d312245493fca90c7681cf0480">40284</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#acde9c8d312245493fca90c7681cf0480">vnmsac_vx_u32m1</a>(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l40285"></a><span class="lineno">40285</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l40286"></a><span class="lineno">40286</span>&#160;}</div>
<div class="line"><a name="l40287"></a><span class="lineno">40287</span>&#160;__rv32 vuint32m2_t vnmsac_vx_u32m2(vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l40288"></a><span class="lineno">40288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l40289"></a><span class="lineno">40289</span>&#160;}</div>
<div class="line"><a name="l40290"></a><span class="lineno">40290</span>&#160;__rv32 vuint32m4_t vnmsac_vx_u32m4(vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l40291"></a><span class="lineno">40291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l40292"></a><span class="lineno">40292</span>&#160;}</div>
<div class="line"><a name="l40293"></a><span class="lineno">40293</span>&#160;__rv32 vuint32m8_t vnmsac_vx_u32m8(vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l40294"></a><span class="lineno">40294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l40295"></a><span class="lineno">40295</span>&#160;}</div>
<div class="line"><a name="l40296"></a><span class="lineno">40296</span>&#160; </div>
<div class="line"><a name="l40332"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a692907c899670d6e1b74bc8c7ce7396a">40332</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a692907c899670d6e1b74bc8c7ce7396a">vmadd_vv_i8m1</a>(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l40333"></a><span class="lineno">40333</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l40334"></a><span class="lineno">40334</span>&#160;}</div>
<div class="line"><a name="l40335"></a><span class="lineno">40335</span>&#160;__rv32 vint8m2_t vmadd_vv_i8m2(vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l40336"></a><span class="lineno">40336</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l40337"></a><span class="lineno">40337</span>&#160;}</div>
<div class="line"><a name="l40338"></a><span class="lineno">40338</span>&#160;__rv32 vint8m4_t vmadd_vv_i8m4(vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l40339"></a><span class="lineno">40339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l40340"></a><span class="lineno">40340</span>&#160;}</div>
<div class="line"><a name="l40341"></a><span class="lineno">40341</span>&#160;__rv32 vint8m8_t vmadd_vv_i8m8(vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l40342"></a><span class="lineno">40342</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l40343"></a><span class="lineno">40343</span>&#160;}</div>
<div class="line"><a name="l40344"></a><span class="lineno">40344</span>&#160; </div>
<div class="line"><a name="l40380"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aff1f16f737a3c093f26e2196c440b82f">40380</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aff1f16f737a3c093f26e2196c440b82f">vmadd_vv_i16m1</a>(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l40381"></a><span class="lineno">40381</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l40382"></a><span class="lineno">40382</span>&#160;}</div>
<div class="line"><a name="l40383"></a><span class="lineno">40383</span>&#160;__rv32 vint16m2_t vmadd_vv_i16m2(vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l40384"></a><span class="lineno">40384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l40385"></a><span class="lineno">40385</span>&#160;}</div>
<div class="line"><a name="l40386"></a><span class="lineno">40386</span>&#160;__rv32 vint16m4_t vmadd_vv_i16m4(vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l40387"></a><span class="lineno">40387</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l40388"></a><span class="lineno">40388</span>&#160;}</div>
<div class="line"><a name="l40389"></a><span class="lineno">40389</span>&#160;__rv32 vint16m8_t vmadd_vv_i16m8(vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l40390"></a><span class="lineno">40390</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l40391"></a><span class="lineno">40391</span>&#160;}</div>
<div class="line"><a name="l40392"></a><span class="lineno">40392</span>&#160; </div>
<div class="line"><a name="l40428"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afaf36c6ea8953c7bc98f070110502c18">40428</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afaf36c6ea8953c7bc98f070110502c18">vmadd_vv_i32m1</a>(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l40429"></a><span class="lineno">40429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l40430"></a><span class="lineno">40430</span>&#160;}</div>
<div class="line"><a name="l40431"></a><span class="lineno">40431</span>&#160;__rv32 vint32m2_t vmadd_vv_i32m2(vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l40432"></a><span class="lineno">40432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l40433"></a><span class="lineno">40433</span>&#160;}</div>
<div class="line"><a name="l40434"></a><span class="lineno">40434</span>&#160;__rv32 vint32m4_t vmadd_vv_i32m4(vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l40435"></a><span class="lineno">40435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l40436"></a><span class="lineno">40436</span>&#160;}</div>
<div class="line"><a name="l40437"></a><span class="lineno">40437</span>&#160;__rv32 vint32m8_t vmadd_vv_i32m8(vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l40438"></a><span class="lineno">40438</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l40439"></a><span class="lineno">40439</span>&#160;}</div>
<div class="line"><a name="l40440"></a><span class="lineno">40440</span>&#160; </div>
<div class="line"><a name="l40476"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1b3367a7681f82ebe626c74128effc02">40476</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1b3367a7681f82ebe626c74128effc02">vmadd_vv_u8m1</a>(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l40477"></a><span class="lineno">40477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l40478"></a><span class="lineno">40478</span>&#160;}</div>
<div class="line"><a name="l40479"></a><span class="lineno">40479</span>&#160;__rv32 vuint8m2_t vmadd_vv_u8m2(vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l40480"></a><span class="lineno">40480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l40481"></a><span class="lineno">40481</span>&#160;}</div>
<div class="line"><a name="l40482"></a><span class="lineno">40482</span>&#160;__rv32 vuint8m4_t vmadd_vv_u8m4(vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l40483"></a><span class="lineno">40483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l40484"></a><span class="lineno">40484</span>&#160;}</div>
<div class="line"><a name="l40485"></a><span class="lineno">40485</span>&#160;__rv32 vuint8m8_t vmadd_vv_u8m8(vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l40486"></a><span class="lineno">40486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l40487"></a><span class="lineno">40487</span>&#160;}</div>
<div class="line"><a name="l40488"></a><span class="lineno">40488</span>&#160; </div>
<div class="line"><a name="l40524"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5a96aac8cfb7b4d6c1257c038ec656c4">40524</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a5a96aac8cfb7b4d6c1257c038ec656c4">vmadd_vv_u16m1</a>(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l40525"></a><span class="lineno">40525</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l40526"></a><span class="lineno">40526</span>&#160;}</div>
<div class="line"><a name="l40527"></a><span class="lineno">40527</span>&#160;__rv32 vuint16m2_t vmadd_vv_u16m2(vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l40528"></a><span class="lineno">40528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l40529"></a><span class="lineno">40529</span>&#160;}</div>
<div class="line"><a name="l40530"></a><span class="lineno">40530</span>&#160;__rv32 vuint16m4_t vmadd_vv_u16m4(vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l40531"></a><span class="lineno">40531</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l40532"></a><span class="lineno">40532</span>&#160;}</div>
<div class="line"><a name="l40533"></a><span class="lineno">40533</span>&#160;__rv32 vuint16m8_t vmadd_vv_u16m8(vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l40534"></a><span class="lineno">40534</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l40535"></a><span class="lineno">40535</span>&#160;}</div>
<div class="line"><a name="l40536"></a><span class="lineno">40536</span>&#160; </div>
<div class="line"><a name="l40572"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e9cd169ccb4d2f60dc54f9525830754">40572</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6e9cd169ccb4d2f60dc54f9525830754">vmadd_vv_u32m1</a>(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l40573"></a><span class="lineno">40573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l40574"></a><span class="lineno">40574</span>&#160;}</div>
<div class="line"><a name="l40575"></a><span class="lineno">40575</span>&#160;__rv32 vuint32m2_t vmadd_vv_u32m2(vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l40576"></a><span class="lineno">40576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l40577"></a><span class="lineno">40577</span>&#160;}</div>
<div class="line"><a name="l40578"></a><span class="lineno">40578</span>&#160;__rv32 vuint32m4_t vmadd_vv_u32m4(vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l40579"></a><span class="lineno">40579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l40580"></a><span class="lineno">40580</span>&#160;}</div>
<div class="line"><a name="l40581"></a><span class="lineno">40581</span>&#160;__rv32 vuint32m8_t vmadd_vv_u32m8(vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l40582"></a><span class="lineno">40582</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l40583"></a><span class="lineno">40583</span>&#160;}</div>
<div class="line"><a name="l40584"></a><span class="lineno">40584</span>&#160; </div>
<div class="line"><a name="l40620"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe33e5512195f099a1e8d4f33cebdd25">40620</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#abe33e5512195f099a1e8d4f33cebdd25">vmadd_vx_i8m1</a>(vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l40621"></a><span class="lineno">40621</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l40622"></a><span class="lineno">40622</span>&#160;}</div>
<div class="line"><a name="l40623"></a><span class="lineno">40623</span>&#160;__rv32 vint8m2_t vmadd_vx_i8m2(vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l40624"></a><span class="lineno">40624</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l40625"></a><span class="lineno">40625</span>&#160;}</div>
<div class="line"><a name="l40626"></a><span class="lineno">40626</span>&#160;__rv32 vint8m4_t vmadd_vx_i8m4(vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l40627"></a><span class="lineno">40627</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l40628"></a><span class="lineno">40628</span>&#160;}</div>
<div class="line"><a name="l40629"></a><span class="lineno">40629</span>&#160;__rv32 vint8m8_t vmadd_vx_i8m8(vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l40630"></a><span class="lineno">40630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l40631"></a><span class="lineno">40631</span>&#160;}</div>
<div class="line"><a name="l40632"></a><span class="lineno">40632</span>&#160; </div>
<div class="line"><a name="l40668"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7d28e47f60e99da84dff0a91bc62d48a">40668</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a7d28e47f60e99da84dff0a91bc62d48a">vmadd_vx_i16m1</a>(vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l40669"></a><span class="lineno">40669</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l40670"></a><span class="lineno">40670</span>&#160;}</div>
<div class="line"><a name="l40671"></a><span class="lineno">40671</span>&#160;__rv32 vint16m2_t vmadd_vx_i16m2(vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l40672"></a><span class="lineno">40672</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l40673"></a><span class="lineno">40673</span>&#160;}</div>
<div class="line"><a name="l40674"></a><span class="lineno">40674</span>&#160;__rv32 vint16m4_t vmadd_vx_i16m4(vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l40675"></a><span class="lineno">40675</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l40676"></a><span class="lineno">40676</span>&#160;}</div>
<div class="line"><a name="l40677"></a><span class="lineno">40677</span>&#160;__rv32 vint16m8_t vmadd_vx_i16m8(vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l40678"></a><span class="lineno">40678</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l40679"></a><span class="lineno">40679</span>&#160;}</div>
<div class="line"><a name="l40680"></a><span class="lineno">40680</span>&#160; </div>
<div class="line"><a name="l40716"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeb21985c272fe8c8e707be5efc8e79f7">40716</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aeb21985c272fe8c8e707be5efc8e79f7">vmadd_vx_i32m1</a>(vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l40717"></a><span class="lineno">40717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l40718"></a><span class="lineno">40718</span>&#160;}</div>
<div class="line"><a name="l40719"></a><span class="lineno">40719</span>&#160;__rv32 vint32m2_t vmadd_vx_i32m2(vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l40720"></a><span class="lineno">40720</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l40721"></a><span class="lineno">40721</span>&#160;}</div>
<div class="line"><a name="l40722"></a><span class="lineno">40722</span>&#160;__rv32 vint32m4_t vmadd_vx_i32m4(vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l40723"></a><span class="lineno">40723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l40724"></a><span class="lineno">40724</span>&#160;}</div>
<div class="line"><a name="l40725"></a><span class="lineno">40725</span>&#160;__rv32 vint32m8_t vmadd_vx_i32m8(vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l40726"></a><span class="lineno">40726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l40727"></a><span class="lineno">40727</span>&#160;}</div>
<div class="line"><a name="l40728"></a><span class="lineno">40728</span>&#160; </div>
<div class="line"><a name="l40764"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa89fffc63ecfc998ce8a768f1d04c423">40764</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa89fffc63ecfc998ce8a768f1d04c423">vmadd_vx_u8m1</a>(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l40765"></a><span class="lineno">40765</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l40766"></a><span class="lineno">40766</span>&#160;}</div>
<div class="line"><a name="l40767"></a><span class="lineno">40767</span>&#160;__rv32 vuint8m2_t vmadd_vx_u8m2(vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l40768"></a><span class="lineno">40768</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l40769"></a><span class="lineno">40769</span>&#160;}</div>
<div class="line"><a name="l40770"></a><span class="lineno">40770</span>&#160;__rv32 vuint8m4_t vmadd_vx_u8m4(vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l40771"></a><span class="lineno">40771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l40772"></a><span class="lineno">40772</span>&#160;}</div>
<div class="line"><a name="l40773"></a><span class="lineno">40773</span>&#160;__rv32 vuint8m8_t vmadd_vx_u8m8(vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l40774"></a><span class="lineno">40774</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l40775"></a><span class="lineno">40775</span>&#160;}</div>
<div class="line"><a name="l40776"></a><span class="lineno">40776</span>&#160; </div>
<div class="line"><a name="l40812"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8271b0594e9ff3ef50f9886c30a09506">40812</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8271b0594e9ff3ef50f9886c30a09506">vmadd_vx_u16m1</a>(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l40813"></a><span class="lineno">40813</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l40814"></a><span class="lineno">40814</span>&#160;}</div>
<div class="line"><a name="l40815"></a><span class="lineno">40815</span>&#160;__rv32 vuint16m2_t vmadd_vx_u16m2(vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l40816"></a><span class="lineno">40816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l40817"></a><span class="lineno">40817</span>&#160;}</div>
<div class="line"><a name="l40818"></a><span class="lineno">40818</span>&#160;__rv32 vuint16m4_t vmadd_vx_u16m4(vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l40819"></a><span class="lineno">40819</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l40820"></a><span class="lineno">40820</span>&#160;}</div>
<div class="line"><a name="l40821"></a><span class="lineno">40821</span>&#160;__rv32 vuint16m8_t vmadd_vx_u16m8(vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l40822"></a><span class="lineno">40822</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l40823"></a><span class="lineno">40823</span>&#160;}</div>
<div class="line"><a name="l40824"></a><span class="lineno">40824</span>&#160; </div>
<div class="line"><a name="l40860"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac70ff9343419892fd005454e73fd6604">40860</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac70ff9343419892fd005454e73fd6604">vmadd_vx_u32m1</a>(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l40861"></a><span class="lineno">40861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l40862"></a><span class="lineno">40862</span>&#160;}</div>
<div class="line"><a name="l40863"></a><span class="lineno">40863</span>&#160;__rv32 vuint32m2_t vmadd_vx_u32m2(vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l40864"></a><span class="lineno">40864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l40865"></a><span class="lineno">40865</span>&#160;}</div>
<div class="line"><a name="l40866"></a><span class="lineno">40866</span>&#160;__rv32 vuint32m4_t vmadd_vx_u32m4(vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l40867"></a><span class="lineno">40867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l40868"></a><span class="lineno">40868</span>&#160;}</div>
<div class="line"><a name="l40869"></a><span class="lineno">40869</span>&#160;__rv32 vuint32m8_t vmadd_vx_u32m8(vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l40870"></a><span class="lineno">40870</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l40871"></a><span class="lineno">40871</span>&#160;}</div>
<div class="line"><a name="l40872"></a><span class="lineno">40872</span>&#160; </div>
<div class="line"><a name="l40908"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a07142299363e6f0118aaee780f60f29a">40908</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a07142299363e6f0118aaee780f60f29a">vnmsub_vv_i8m1</a>(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l40909"></a><span class="lineno">40909</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l40910"></a><span class="lineno">40910</span>&#160;}</div>
<div class="line"><a name="l40911"></a><span class="lineno">40911</span>&#160;__rv32 vint8m2_t vnmsub_vv_i8m2(vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l40912"></a><span class="lineno">40912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l40913"></a><span class="lineno">40913</span>&#160;}</div>
<div class="line"><a name="l40914"></a><span class="lineno">40914</span>&#160;__rv32 vint8m4_t vnmsub_vv_i8m4(vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l40915"></a><span class="lineno">40915</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l40916"></a><span class="lineno">40916</span>&#160;}</div>
<div class="line"><a name="l40917"></a><span class="lineno">40917</span>&#160;__rv32 vint8m8_t vnmsub_vv_i8m8(vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l40918"></a><span class="lineno">40918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l40919"></a><span class="lineno">40919</span>&#160;}</div>
<div class="line"><a name="l40920"></a><span class="lineno">40920</span>&#160; </div>
<div class="line"><a name="l40956"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aec22718e5d441908697c83ee04aeb9c6">40956</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aec22718e5d441908697c83ee04aeb9c6">vnmsub_vv_i16m1</a>(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l40957"></a><span class="lineno">40957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l40958"></a><span class="lineno">40958</span>&#160;}</div>
<div class="line"><a name="l40959"></a><span class="lineno">40959</span>&#160;__rv32 vint16m2_t vnmsub_vv_i16m2(vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l40960"></a><span class="lineno">40960</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l40961"></a><span class="lineno">40961</span>&#160;}</div>
<div class="line"><a name="l40962"></a><span class="lineno">40962</span>&#160;__rv32 vint16m4_t vnmsub_vv_i16m4(vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l40963"></a><span class="lineno">40963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l40964"></a><span class="lineno">40964</span>&#160;}</div>
<div class="line"><a name="l40965"></a><span class="lineno">40965</span>&#160;__rv32 vint16m8_t vnmsub_vv_i16m8(vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l40966"></a><span class="lineno">40966</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l40967"></a><span class="lineno">40967</span>&#160;}</div>
<div class="line"><a name="l40968"></a><span class="lineno">40968</span>&#160; </div>
<div class="line"><a name="l41004"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#affa35116a18e043afe30c260585f27e0">41004</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#affa35116a18e043afe30c260585f27e0">vnmsub_vv_i32m1</a>(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l41005"></a><span class="lineno">41005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l41006"></a><span class="lineno">41006</span>&#160;}</div>
<div class="line"><a name="l41007"></a><span class="lineno">41007</span>&#160;__rv32 vint32m2_t vnmsub_vv_i32m2(vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l41008"></a><span class="lineno">41008</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l41009"></a><span class="lineno">41009</span>&#160;}</div>
<div class="line"><a name="l41010"></a><span class="lineno">41010</span>&#160;__rv32 vint32m4_t vnmsub_vv_i32m4(vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l41011"></a><span class="lineno">41011</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l41012"></a><span class="lineno">41012</span>&#160;}</div>
<div class="line"><a name="l41013"></a><span class="lineno">41013</span>&#160;__rv32 vint32m8_t vnmsub_vv_i32m8(vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l41014"></a><span class="lineno">41014</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l41015"></a><span class="lineno">41015</span>&#160;}</div>
<div class="line"><a name="l41016"></a><span class="lineno">41016</span>&#160; </div>
<div class="line"><a name="l41052"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1144120f745a15aa9c4abdb52b0474ca">41052</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1144120f745a15aa9c4abdb52b0474ca">vnmsub_vv_u8m1</a>(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l41053"></a><span class="lineno">41053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l41054"></a><span class="lineno">41054</span>&#160;}</div>
<div class="line"><a name="l41055"></a><span class="lineno">41055</span>&#160;__rv32 vuint8m2_t vnmsub_vv_u8m2(vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l41056"></a><span class="lineno">41056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l41057"></a><span class="lineno">41057</span>&#160;}</div>
<div class="line"><a name="l41058"></a><span class="lineno">41058</span>&#160;__rv32 vuint8m4_t vnmsub_vv_u8m4(vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l41059"></a><span class="lineno">41059</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l41060"></a><span class="lineno">41060</span>&#160;}</div>
<div class="line"><a name="l41061"></a><span class="lineno">41061</span>&#160;__rv32 vuint8m8_t vnmsub_vv_u8m8(vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l41062"></a><span class="lineno">41062</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l41063"></a><span class="lineno">41063</span>&#160;}</div>
<div class="line"><a name="l41064"></a><span class="lineno">41064</span>&#160; </div>
<div class="line"><a name="l41100"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac2f0951f4a2cd56b4f33fa2a5a01bb93">41100</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac2f0951f4a2cd56b4f33fa2a5a01bb93">vnmsub_vv_u16m1</a>(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l41101"></a><span class="lineno">41101</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l41102"></a><span class="lineno">41102</span>&#160;}</div>
<div class="line"><a name="l41103"></a><span class="lineno">41103</span>&#160;__rv32 vuint16m2_t vnmsub_vv_u16m2(vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l41104"></a><span class="lineno">41104</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l41105"></a><span class="lineno">41105</span>&#160;}</div>
<div class="line"><a name="l41106"></a><span class="lineno">41106</span>&#160;__rv32 vuint16m4_t vnmsub_vv_u16m4(vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l41107"></a><span class="lineno">41107</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l41108"></a><span class="lineno">41108</span>&#160;}</div>
<div class="line"><a name="l41109"></a><span class="lineno">41109</span>&#160;__rv32 vuint16m8_t vnmsub_vv_u16m8(vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l41110"></a><span class="lineno">41110</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l41111"></a><span class="lineno">41111</span>&#160;}</div>
<div class="line"><a name="l41112"></a><span class="lineno">41112</span>&#160; </div>
<div class="line"><a name="l41148"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a480a7ad4ac4dedbabcfe250c78215a5a">41148</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a480a7ad4ac4dedbabcfe250c78215a5a">vnmsub_vv_u32m1</a>(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l41149"></a><span class="lineno">41149</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l41150"></a><span class="lineno">41150</span>&#160;}</div>
<div class="line"><a name="l41151"></a><span class="lineno">41151</span>&#160;__rv32 vuint32m2_t vnmsub_vv_u32m2(vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l41152"></a><span class="lineno">41152</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l41153"></a><span class="lineno">41153</span>&#160;}</div>
<div class="line"><a name="l41154"></a><span class="lineno">41154</span>&#160;__rv32 vuint32m4_t vnmsub_vv_u32m4(vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l41155"></a><span class="lineno">41155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l41156"></a><span class="lineno">41156</span>&#160;}</div>
<div class="line"><a name="l41157"></a><span class="lineno">41157</span>&#160;__rv32 vuint32m8_t vnmsub_vv_u32m8(vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l41158"></a><span class="lineno">41158</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l41159"></a><span class="lineno">41159</span>&#160;}</div>
<div class="line"><a name="l41160"></a><span class="lineno">41160</span>&#160; </div>
<div class="line"><a name="l41196"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab812aeb579b6319d3a38010c37a1567d">41196</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ab812aeb579b6319d3a38010c37a1567d">vnmsub_vx_i8m1</a>(vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l41197"></a><span class="lineno">41197</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m1(acc,op1,op2);</div>
<div class="line"><a name="l41198"></a><span class="lineno">41198</span>&#160;}</div>
<div class="line"><a name="l41199"></a><span class="lineno">41199</span>&#160;__rv32 vint8m2_t vnmsub_vx_i8m2(vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l41200"></a><span class="lineno">41200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m2(acc,op1,op2);</div>
<div class="line"><a name="l41201"></a><span class="lineno">41201</span>&#160;}</div>
<div class="line"><a name="l41202"></a><span class="lineno">41202</span>&#160;__rv32 vint8m4_t vnmsub_vx_i8m4(vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l41203"></a><span class="lineno">41203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m4(acc,op1,op2);</div>
<div class="line"><a name="l41204"></a><span class="lineno">41204</span>&#160;}</div>
<div class="line"><a name="l41205"></a><span class="lineno">41205</span>&#160;__rv32 vint8m8_t vnmsub_vx_i8m8(vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l41206"></a><span class="lineno">41206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m8(acc,op1,op2);</div>
<div class="line"><a name="l41207"></a><span class="lineno">41207</span>&#160;}</div>
<div class="line"><a name="l41208"></a><span class="lineno">41208</span>&#160; </div>
<div class="line"><a name="l41244"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af81219fbe6210d2a4e2ccb2f4254da8f">41244</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#af81219fbe6210d2a4e2ccb2f4254da8f">vnmsub_vx_i16m1</a>(vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l41245"></a><span class="lineno">41245</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m1(acc,op1,op2);</div>
<div class="line"><a name="l41246"></a><span class="lineno">41246</span>&#160;}</div>
<div class="line"><a name="l41247"></a><span class="lineno">41247</span>&#160;__rv32 vint16m2_t vnmsub_vx_i16m2(vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l41248"></a><span class="lineno">41248</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l41249"></a><span class="lineno">41249</span>&#160;}</div>
<div class="line"><a name="l41250"></a><span class="lineno">41250</span>&#160;__rv32 vint16m4_t vnmsub_vx_i16m4(vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l41251"></a><span class="lineno">41251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l41252"></a><span class="lineno">41252</span>&#160;}</div>
<div class="line"><a name="l41253"></a><span class="lineno">41253</span>&#160;__rv32 vint16m8_t vnmsub_vx_i16m8(vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l41254"></a><span class="lineno">41254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l41255"></a><span class="lineno">41255</span>&#160;}</div>
<div class="line"><a name="l41256"></a><span class="lineno">41256</span>&#160; </div>
<div class="line"><a name="l41292"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66c8576f7f52b16b78dbad03fedfd2a0">41292</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a66c8576f7f52b16b78dbad03fedfd2a0">vnmsub_vx_i32m1</a>(vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l41293"></a><span class="lineno">41293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m1(acc,op1,op2);</div>
<div class="line"><a name="l41294"></a><span class="lineno">41294</span>&#160;}</div>
<div class="line"><a name="l41295"></a><span class="lineno">41295</span>&#160;__rv32 vint32m2_t vnmsub_vx_i32m2(vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l41296"></a><span class="lineno">41296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l41297"></a><span class="lineno">41297</span>&#160;}</div>
<div class="line"><a name="l41298"></a><span class="lineno">41298</span>&#160;__rv32 vint32m4_t vnmsub_vx_i32m4(vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l41299"></a><span class="lineno">41299</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l41300"></a><span class="lineno">41300</span>&#160;}</div>
<div class="line"><a name="l41301"></a><span class="lineno">41301</span>&#160;__rv32 vint32m8_t vnmsub_vx_i32m8(vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l41302"></a><span class="lineno">41302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l41303"></a><span class="lineno">41303</span>&#160;}</div>
<div class="line"><a name="l41304"></a><span class="lineno">41304</span>&#160; </div>
<div class="line"><a name="l41340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1216cdc18971e461de565e46c6019568">41340</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1216cdc18971e461de565e46c6019568">vnmsub_vx_u8m1</a>(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l41341"></a><span class="lineno">41341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m1(acc,op1,op2);</div>
<div class="line"><a name="l41342"></a><span class="lineno">41342</span>&#160;}</div>
<div class="line"><a name="l41343"></a><span class="lineno">41343</span>&#160;__rv32 vuint8m2_t vnmsub_vx_u8m2(vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l41344"></a><span class="lineno">41344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m2(acc,op1,op2);</div>
<div class="line"><a name="l41345"></a><span class="lineno">41345</span>&#160;}</div>
<div class="line"><a name="l41346"></a><span class="lineno">41346</span>&#160;__rv32 vuint8m4_t vnmsub_vx_u8m4(vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l41347"></a><span class="lineno">41347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m4(acc,op1,op2);</div>
<div class="line"><a name="l41348"></a><span class="lineno">41348</span>&#160;}</div>
<div class="line"><a name="l41349"></a><span class="lineno">41349</span>&#160;__rv32 vuint8m8_t vnmsub_vx_u8m8(vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l41350"></a><span class="lineno">41350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m8(acc,op1,op2);</div>
<div class="line"><a name="l41351"></a><span class="lineno">41351</span>&#160;}</div>
<div class="line"><a name="l41352"></a><span class="lineno">41352</span>&#160; </div>
<div class="line"><a name="l41388"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afbdda2ae21a362b03aa840d4c327ca67">41388</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#afbdda2ae21a362b03aa840d4c327ca67">vnmsub_vx_u16m1</a>(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l41389"></a><span class="lineno">41389</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m1(acc,op1,op2);</div>
<div class="line"><a name="l41390"></a><span class="lineno">41390</span>&#160;}</div>
<div class="line"><a name="l41391"></a><span class="lineno">41391</span>&#160;__rv32 vuint16m2_t vnmsub_vx_u16m2(vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l41392"></a><span class="lineno">41392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l41393"></a><span class="lineno">41393</span>&#160;}</div>
<div class="line"><a name="l41394"></a><span class="lineno">41394</span>&#160;__rv32 vuint16m4_t vnmsub_vx_u16m4(vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l41395"></a><span class="lineno">41395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l41396"></a><span class="lineno">41396</span>&#160;}</div>
<div class="line"><a name="l41397"></a><span class="lineno">41397</span>&#160;__rv32 vuint16m8_t vnmsub_vx_u16m8(vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l41398"></a><span class="lineno">41398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l41399"></a><span class="lineno">41399</span>&#160;}</div>
<div class="line"><a name="l41400"></a><span class="lineno">41400</span>&#160; </div>
<div class="line"><a name="l41436"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a19bc6882f153d8150945bad937ffe052">41436</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a19bc6882f153d8150945bad937ffe052">vnmsub_vx_u32m1</a>(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l41437"></a><span class="lineno">41437</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m1(acc,op1,op2);</div>
<div class="line"><a name="l41438"></a><span class="lineno">41438</span>&#160;}</div>
<div class="line"><a name="l41439"></a><span class="lineno">41439</span>&#160;__rv32 vuint32m2_t vnmsub_vx_u32m2(vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l41440"></a><span class="lineno">41440</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l41441"></a><span class="lineno">41441</span>&#160;}</div>
<div class="line"><a name="l41442"></a><span class="lineno">41442</span>&#160;__rv32 vuint32m4_t vnmsub_vx_u32m4(vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l41443"></a><span class="lineno">41443</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l41444"></a><span class="lineno">41444</span>&#160;}</div>
<div class="line"><a name="l41445"></a><span class="lineno">41445</span>&#160;__rv32 vuint32m8_t vnmsub_vx_u32m8(vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l41446"></a><span class="lineno">41446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l41447"></a><span class="lineno">41447</span>&#160;}</div>
<div class="line"><a name="l41448"></a><span class="lineno">41448</span>&#160; </div>
<div class="line"><a name="l41449"></a><span class="lineno">41449</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l41489"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5189cd675746c579645a4c5fe471fb5f">41489</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a5189cd675746c579645a4c5fe471fb5f">vmacc_vv_i8m1_m</a>(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l41490"></a><span class="lineno">41490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41491"></a><span class="lineno">41491</span>&#160;}</div>
<div class="line"><a name="l41492"></a><span class="lineno">41492</span>&#160;__rv32 vint8m2_t vmacc_vv_i8m2_m(vmask_t mask, vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l41493"></a><span class="lineno">41493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41494"></a><span class="lineno">41494</span>&#160;}</div>
<div class="line"><a name="l41495"></a><span class="lineno">41495</span>&#160;__rv32 vint8m4_t vmacc_vv_i8m4_m(vmask_t mask, vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l41496"></a><span class="lineno">41496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41497"></a><span class="lineno">41497</span>&#160;}</div>
<div class="line"><a name="l41498"></a><span class="lineno">41498</span>&#160;__rv32 vint8m8_t vmacc_vv_i8m8_m(vmask_t mask, vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l41499"></a><span class="lineno">41499</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41500"></a><span class="lineno">41500</span>&#160;}</div>
<div class="line"><a name="l41501"></a><span class="lineno">41501</span>&#160; </div>
<div class="line"><a name="l41541"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac688a62b94c2e8994f1cc62ab1ce8b1e">41541</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ac688a62b94c2e8994f1cc62ab1ce8b1e">vmacc_vv_i16m1_m</a>(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l41542"></a><span class="lineno">41542</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41543"></a><span class="lineno">41543</span>&#160;}</div>
<div class="line"><a name="l41544"></a><span class="lineno">41544</span>&#160;__rv32 vint16m2_t vmacc_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l41545"></a><span class="lineno">41545</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41546"></a><span class="lineno">41546</span>&#160;}</div>
<div class="line"><a name="l41547"></a><span class="lineno">41547</span>&#160;__rv32 vint16m4_t vmacc_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l41548"></a><span class="lineno">41548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41549"></a><span class="lineno">41549</span>&#160;}</div>
<div class="line"><a name="l41550"></a><span class="lineno">41550</span>&#160;__rv32 vint16m8_t vmacc_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l41551"></a><span class="lineno">41551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41552"></a><span class="lineno">41552</span>&#160;}</div>
<div class="line"><a name="l41553"></a><span class="lineno">41553</span>&#160; </div>
<div class="line"><a name="l41593"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaa614a137800158175c9436650a7532e">41593</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aaa614a137800158175c9436650a7532e">vmacc_vv_i32m1_m</a>(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l41594"></a><span class="lineno">41594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41595"></a><span class="lineno">41595</span>&#160;}</div>
<div class="line"><a name="l41596"></a><span class="lineno">41596</span>&#160;__rv32 vint32m2_t vmacc_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l41597"></a><span class="lineno">41597</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41598"></a><span class="lineno">41598</span>&#160;}</div>
<div class="line"><a name="l41599"></a><span class="lineno">41599</span>&#160;__rv32 vint32m4_t vmacc_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l41600"></a><span class="lineno">41600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41601"></a><span class="lineno">41601</span>&#160;}</div>
<div class="line"><a name="l41602"></a><span class="lineno">41602</span>&#160;__rv32 vint32m8_t vmacc_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l41603"></a><span class="lineno">41603</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41604"></a><span class="lineno">41604</span>&#160;}</div>
<div class="line"><a name="l41605"></a><span class="lineno">41605</span>&#160; </div>
<div class="line"><a name="l41645"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae3d25a1d2619bfe6affdc2068bd44396">41645</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae3d25a1d2619bfe6affdc2068bd44396">vmacc_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l41646"></a><span class="lineno">41646</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41647"></a><span class="lineno">41647</span>&#160;}</div>
<div class="line"><a name="l41648"></a><span class="lineno">41648</span>&#160;__rv32 vuint8m2_t vmacc_vv_u8m2_m(vmask_t mask, vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l41649"></a><span class="lineno">41649</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41650"></a><span class="lineno">41650</span>&#160;}</div>
<div class="line"><a name="l41651"></a><span class="lineno">41651</span>&#160;__rv32 vuint8m4_t vmacc_vv_u8m4_m(vmask_t mask, vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l41652"></a><span class="lineno">41652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41653"></a><span class="lineno">41653</span>&#160;}</div>
<div class="line"><a name="l41654"></a><span class="lineno">41654</span>&#160;__rv32 vuint8m8_t vmacc_vv_u8m8_m(vmask_t mask, vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l41655"></a><span class="lineno">41655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41656"></a><span class="lineno">41656</span>&#160;}</div>
<div class="line"><a name="l41657"></a><span class="lineno">41657</span>&#160; </div>
<div class="line"><a name="l41697"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae44470102199f279d54e714c32e6c3d7">41697</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ae44470102199f279d54e714c32e6c3d7">vmacc_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l41698"></a><span class="lineno">41698</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41699"></a><span class="lineno">41699</span>&#160;}</div>
<div class="line"><a name="l41700"></a><span class="lineno">41700</span>&#160;__rv32 vuint16m2_t vmacc_vv_u16m2_m(vmask_t mask, vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l41701"></a><span class="lineno">41701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41702"></a><span class="lineno">41702</span>&#160;}</div>
<div class="line"><a name="l41703"></a><span class="lineno">41703</span>&#160;__rv32 vuint16m4_t vmacc_vv_u16m4_m(vmask_t mask, vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l41704"></a><span class="lineno">41704</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41705"></a><span class="lineno">41705</span>&#160;}</div>
<div class="line"><a name="l41706"></a><span class="lineno">41706</span>&#160;__rv32 vuint16m8_t vmacc_vv_u16m8_m(vmask_t mask, vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l41707"></a><span class="lineno">41707</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41708"></a><span class="lineno">41708</span>&#160;}</div>
<div class="line"><a name="l41709"></a><span class="lineno">41709</span>&#160; </div>
<div class="line"><a name="l41749"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef00ce72237b24ade439aab6510c583c">41749</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aef00ce72237b24ade439aab6510c583c">vmacc_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l41750"></a><span class="lineno">41750</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41751"></a><span class="lineno">41751</span>&#160;}</div>
<div class="line"><a name="l41752"></a><span class="lineno">41752</span>&#160;__rv32 vuint32m2_t vmacc_vv_u32m2_m(vmask_t mask, vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l41753"></a><span class="lineno">41753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41754"></a><span class="lineno">41754</span>&#160;}</div>
<div class="line"><a name="l41755"></a><span class="lineno">41755</span>&#160;__rv32 vuint32m4_t vmacc_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l41756"></a><span class="lineno">41756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41757"></a><span class="lineno">41757</span>&#160;}</div>
<div class="line"><a name="l41758"></a><span class="lineno">41758</span>&#160;__rv32 vuint32m8_t vmacc_vv_u32m8_m(vmask_t mask, vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l41759"></a><span class="lineno">41759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41760"></a><span class="lineno">41760</span>&#160;}</div>
<div class="line"><a name="l41761"></a><span class="lineno">41761</span>&#160; </div>
<div class="line"><a name="l41801"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af2914cb338d11086dc43006764704f36">41801</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#af2914cb338d11086dc43006764704f36">vmacc_vx_i8m1_m</a>(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l41802"></a><span class="lineno">41802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41803"></a><span class="lineno">41803</span>&#160;}</div>
<div class="line"><a name="l41804"></a><span class="lineno">41804</span>&#160;__rv32 vint8m2_t vmacc_vx_i8m2_m(vmask_t mask, vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l41805"></a><span class="lineno">41805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41806"></a><span class="lineno">41806</span>&#160;}</div>
<div class="line"><a name="l41807"></a><span class="lineno">41807</span>&#160;__rv32 vint8m4_t vmacc_vx_i8m4_m(vmask_t mask, vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l41808"></a><span class="lineno">41808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41809"></a><span class="lineno">41809</span>&#160;}</div>
<div class="line"><a name="l41810"></a><span class="lineno">41810</span>&#160;__rv32 vint8m8_t vmacc_vx_i8m8_m(vmask_t mask, vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l41811"></a><span class="lineno">41811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41812"></a><span class="lineno">41812</span>&#160;}</div>
<div class="line"><a name="l41813"></a><span class="lineno">41813</span>&#160; </div>
<div class="line"><a name="l41853"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef5e4dacbf73cee23b75f8efe9b8b3c3">41853</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aef5e4dacbf73cee23b75f8efe9b8b3c3">vmacc_vx_i16m1_m</a>(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l41854"></a><span class="lineno">41854</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41855"></a><span class="lineno">41855</span>&#160;}</div>
<div class="line"><a name="l41856"></a><span class="lineno">41856</span>&#160;__rv32 vint16m2_t vmacc_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l41857"></a><span class="lineno">41857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41858"></a><span class="lineno">41858</span>&#160;}</div>
<div class="line"><a name="l41859"></a><span class="lineno">41859</span>&#160;__rv32 vint16m4_t vmacc_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l41860"></a><span class="lineno">41860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41861"></a><span class="lineno">41861</span>&#160;}</div>
<div class="line"><a name="l41862"></a><span class="lineno">41862</span>&#160;__rv32 vint16m8_t vmacc_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l41863"></a><span class="lineno">41863</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41864"></a><span class="lineno">41864</span>&#160;}</div>
<div class="line"><a name="l41865"></a><span class="lineno">41865</span>&#160; </div>
<div class="line"><a name="l41905"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a29601ae30f6760512a546349bd4a4673">41905</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a29601ae30f6760512a546349bd4a4673">vmacc_vx_i32m1_m</a>(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l41906"></a><span class="lineno">41906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41907"></a><span class="lineno">41907</span>&#160;}</div>
<div class="line"><a name="l41908"></a><span class="lineno">41908</span>&#160;__rv32 vint32m2_t vmacc_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l41909"></a><span class="lineno">41909</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41910"></a><span class="lineno">41910</span>&#160;}</div>
<div class="line"><a name="l41911"></a><span class="lineno">41911</span>&#160;__rv32 vint32m4_t vmacc_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l41912"></a><span class="lineno">41912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41913"></a><span class="lineno">41913</span>&#160;}</div>
<div class="line"><a name="l41914"></a><span class="lineno">41914</span>&#160;__rv32 vint32m8_t vmacc_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l41915"></a><span class="lineno">41915</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41916"></a><span class="lineno">41916</span>&#160;}</div>
<div class="line"><a name="l41917"></a><span class="lineno">41917</span>&#160; </div>
<div class="line"><a name="l41957"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ada88a8672897f607c01c7e9b1c7738bf">41957</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ada88a8672897f607c01c7e9b1c7738bf">vmacc_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l41958"></a><span class="lineno">41958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41959"></a><span class="lineno">41959</span>&#160;}</div>
<div class="line"><a name="l41960"></a><span class="lineno">41960</span>&#160;__rv32 vuint8m2_t vmacc_vx_u8m2_m(vmask_t mask, vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l41961"></a><span class="lineno">41961</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41962"></a><span class="lineno">41962</span>&#160;}</div>
<div class="line"><a name="l41963"></a><span class="lineno">41963</span>&#160;__rv32 vuint8m4_t vmacc_vx_u8m4_m(vmask_t mask, vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l41964"></a><span class="lineno">41964</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41965"></a><span class="lineno">41965</span>&#160;}</div>
<div class="line"><a name="l41966"></a><span class="lineno">41966</span>&#160;__rv32 vuint8m8_t vmacc_vx_u8m8_m(vmask_t mask, vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l41967"></a><span class="lineno">41967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l41968"></a><span class="lineno">41968</span>&#160;}</div>
<div class="line"><a name="l41969"></a><span class="lineno">41969</span>&#160; </div>
<div class="line"><a name="l42009"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a37d475b03c69d54a0c562eed362efb28">42009</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a37d475b03c69d54a0c562eed362efb28">vmacc_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l42010"></a><span class="lineno">42010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42011"></a><span class="lineno">42011</span>&#160;}</div>
<div class="line"><a name="l42012"></a><span class="lineno">42012</span>&#160;__rv32 vuint16m2_t vmacc_vx_u16m2_m(vmask_t mask, vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l42013"></a><span class="lineno">42013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42014"></a><span class="lineno">42014</span>&#160;}</div>
<div class="line"><a name="l42015"></a><span class="lineno">42015</span>&#160;__rv32 vuint16m4_t vmacc_vx_u16m4_m(vmask_t mask, vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l42016"></a><span class="lineno">42016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42017"></a><span class="lineno">42017</span>&#160;}</div>
<div class="line"><a name="l42018"></a><span class="lineno">42018</span>&#160;__rv32 vuint16m8_t vmacc_vx_u16m8_m(vmask_t mask, vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l42019"></a><span class="lineno">42019</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42020"></a><span class="lineno">42020</span>&#160;}</div>
<div class="line"><a name="l42021"></a><span class="lineno">42021</span>&#160; </div>
<div class="line"><a name="l42061"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a738f071e84aa53f87424ec3f02e93b04">42061</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a738f071e84aa53f87424ec3f02e93b04">vmacc_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l42062"></a><span class="lineno">42062</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42063"></a><span class="lineno">42063</span>&#160;}</div>
<div class="line"><a name="l42064"></a><span class="lineno">42064</span>&#160;__rv32 vuint32m2_t vmacc_vx_u32m2_m(vmask_t mask, vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l42065"></a><span class="lineno">42065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42066"></a><span class="lineno">42066</span>&#160;}</div>
<div class="line"><a name="l42067"></a><span class="lineno">42067</span>&#160;__rv32 vuint32m4_t vmacc_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l42068"></a><span class="lineno">42068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42069"></a><span class="lineno">42069</span>&#160;}</div>
<div class="line"><a name="l42070"></a><span class="lineno">42070</span>&#160;__rv32 vuint32m8_t vmacc_vx_u32m8_m(vmask_t mask, vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l42071"></a><span class="lineno">42071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmacc_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42072"></a><span class="lineno">42072</span>&#160;}</div>
<div class="line"><a name="l42073"></a><span class="lineno">42073</span>&#160; </div>
<div class="line"><a name="l42113"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80a6ab56283306d6c9953fc64e697021">42113</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a80a6ab56283306d6c9953fc64e697021">vnmsac_vv_i8m1_m</a>(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l42114"></a><span class="lineno">42114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42115"></a><span class="lineno">42115</span>&#160;}</div>
<div class="line"><a name="l42116"></a><span class="lineno">42116</span>&#160;__rv32 vint8m2_t vnmsac_vv_i8m2_m(vmask_t mask, vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l42117"></a><span class="lineno">42117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42118"></a><span class="lineno">42118</span>&#160;}</div>
<div class="line"><a name="l42119"></a><span class="lineno">42119</span>&#160;__rv32 vint8m4_t vnmsac_vv_i8m4_m(vmask_t mask, vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l42120"></a><span class="lineno">42120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42121"></a><span class="lineno">42121</span>&#160;}</div>
<div class="line"><a name="l42122"></a><span class="lineno">42122</span>&#160;__rv32 vint8m8_t vnmsac_vv_i8m8_m(vmask_t mask, vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l42123"></a><span class="lineno">42123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42124"></a><span class="lineno">42124</span>&#160;}</div>
<div class="line"><a name="l42125"></a><span class="lineno">42125</span>&#160; </div>
<div class="line"><a name="l42165"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a318f96cc6b859cb5cbbd3aaadfdd8081">42165</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a318f96cc6b859cb5cbbd3aaadfdd8081">vnmsac_vv_i16m1_m</a>(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l42166"></a><span class="lineno">42166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42167"></a><span class="lineno">42167</span>&#160;}</div>
<div class="line"><a name="l42168"></a><span class="lineno">42168</span>&#160;__rv32 vint16m2_t vnmsac_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l42169"></a><span class="lineno">42169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42170"></a><span class="lineno">42170</span>&#160;}</div>
<div class="line"><a name="l42171"></a><span class="lineno">42171</span>&#160;__rv32 vint16m4_t vnmsac_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l42172"></a><span class="lineno">42172</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42173"></a><span class="lineno">42173</span>&#160;}</div>
<div class="line"><a name="l42174"></a><span class="lineno">42174</span>&#160;__rv32 vint16m8_t vnmsac_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l42175"></a><span class="lineno">42175</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42176"></a><span class="lineno">42176</span>&#160;}</div>
<div class="line"><a name="l42177"></a><span class="lineno">42177</span>&#160; </div>
<div class="line"><a name="l42217"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad2f6c8228ffbd40a18b6b7f19b933da0">42217</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ad2f6c8228ffbd40a18b6b7f19b933da0">vnmsac_vv_i32m1_m</a>(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l42218"></a><span class="lineno">42218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42219"></a><span class="lineno">42219</span>&#160;}</div>
<div class="line"><a name="l42220"></a><span class="lineno">42220</span>&#160;__rv32 vint32m2_t vnmsac_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l42221"></a><span class="lineno">42221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42222"></a><span class="lineno">42222</span>&#160;}</div>
<div class="line"><a name="l42223"></a><span class="lineno">42223</span>&#160;__rv32 vint32m4_t vnmsac_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l42224"></a><span class="lineno">42224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42225"></a><span class="lineno">42225</span>&#160;}</div>
<div class="line"><a name="l42226"></a><span class="lineno">42226</span>&#160;__rv32 vint32m8_t vnmsac_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l42227"></a><span class="lineno">42227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42228"></a><span class="lineno">42228</span>&#160;}</div>
<div class="line"><a name="l42229"></a><span class="lineno">42229</span>&#160; </div>
<div class="line"><a name="l42269"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a10ad5cd43cf34fd7922a70023002cda3">42269</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a10ad5cd43cf34fd7922a70023002cda3">vnmsac_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l42270"></a><span class="lineno">42270</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42271"></a><span class="lineno">42271</span>&#160;}</div>
<div class="line"><a name="l42272"></a><span class="lineno">42272</span>&#160;__rv32 vuint8m2_t vnmsac_vv_u8m2_m(vmask_t mask, vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l42273"></a><span class="lineno">42273</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42274"></a><span class="lineno">42274</span>&#160;}</div>
<div class="line"><a name="l42275"></a><span class="lineno">42275</span>&#160;__rv32 vuint8m4_t vnmsac_vv_u8m4_m(vmask_t mask, vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l42276"></a><span class="lineno">42276</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42277"></a><span class="lineno">42277</span>&#160;}</div>
<div class="line"><a name="l42278"></a><span class="lineno">42278</span>&#160;__rv32 vuint8m8_t vnmsac_vv_u8m8_m(vmask_t mask, vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l42279"></a><span class="lineno">42279</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42280"></a><span class="lineno">42280</span>&#160;}</div>
<div class="line"><a name="l42281"></a><span class="lineno">42281</span>&#160; </div>
<div class="line"><a name="l42321"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad4238c4e74478bd959f22620d68020e6">42321</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad4238c4e74478bd959f22620d68020e6">vnmsac_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l42322"></a><span class="lineno">42322</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42323"></a><span class="lineno">42323</span>&#160;}</div>
<div class="line"><a name="l42324"></a><span class="lineno">42324</span>&#160;__rv32 vuint16m2_t vnmsac_vv_u16m2_m(vmask_t mask, vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l42325"></a><span class="lineno">42325</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42326"></a><span class="lineno">42326</span>&#160;}</div>
<div class="line"><a name="l42327"></a><span class="lineno">42327</span>&#160;__rv32 vuint16m4_t vnmsac_vv_u16m4_m(vmask_t mask, vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l42328"></a><span class="lineno">42328</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42329"></a><span class="lineno">42329</span>&#160;}</div>
<div class="line"><a name="l42330"></a><span class="lineno">42330</span>&#160;__rv32 vuint16m8_t vnmsac_vv_u16m8_m(vmask_t mask, vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l42331"></a><span class="lineno">42331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42332"></a><span class="lineno">42332</span>&#160;}</div>
<div class="line"><a name="l42333"></a><span class="lineno">42333</span>&#160; </div>
<div class="line"><a name="l42373"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63ae3e91ef31444092e1bdfb014549fb">42373</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a63ae3e91ef31444092e1bdfb014549fb">vnmsac_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l42374"></a><span class="lineno">42374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42375"></a><span class="lineno">42375</span>&#160;}</div>
<div class="line"><a name="l42376"></a><span class="lineno">42376</span>&#160;__rv32 vuint32m2_t vnmsac_vv_u32m2_m(vmask_t mask, vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l42377"></a><span class="lineno">42377</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42378"></a><span class="lineno">42378</span>&#160;}</div>
<div class="line"><a name="l42379"></a><span class="lineno">42379</span>&#160;__rv32 vuint32m4_t vnmsac_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l42380"></a><span class="lineno">42380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42381"></a><span class="lineno">42381</span>&#160;}</div>
<div class="line"><a name="l42382"></a><span class="lineno">42382</span>&#160;__rv32 vuint32m8_t vnmsac_vv_u32m8_m(vmask_t mask, vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l42383"></a><span class="lineno">42383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42384"></a><span class="lineno">42384</span>&#160;}</div>
<div class="line"><a name="l42385"></a><span class="lineno">42385</span>&#160; </div>
<div class="line"><a name="l42425"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a68b6ac64fe77378c850cb3b686c27cd3">42425</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a68b6ac64fe77378c850cb3b686c27cd3">vnmsac_vx_i8m1_m</a>(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l42426"></a><span class="lineno">42426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42427"></a><span class="lineno">42427</span>&#160;}</div>
<div class="line"><a name="l42428"></a><span class="lineno">42428</span>&#160;__rv32 vint8m2_t vnmsac_vx_i8m2_m(vmask_t mask, vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l42429"></a><span class="lineno">42429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42430"></a><span class="lineno">42430</span>&#160;}</div>
<div class="line"><a name="l42431"></a><span class="lineno">42431</span>&#160;__rv32 vint8m4_t vnmsac_vx_i8m4_m(vmask_t mask, vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l42432"></a><span class="lineno">42432</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42433"></a><span class="lineno">42433</span>&#160;}</div>
<div class="line"><a name="l42434"></a><span class="lineno">42434</span>&#160;__rv32 vint8m8_t vnmsac_vx_i8m8_m(vmask_t mask, vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l42435"></a><span class="lineno">42435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42436"></a><span class="lineno">42436</span>&#160;}</div>
<div class="line"><a name="l42437"></a><span class="lineno">42437</span>&#160; </div>
<div class="line"><a name="l42477"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad671d19dba42d5b976fd57497b098fcb">42477</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad671d19dba42d5b976fd57497b098fcb">vnmsac_vx_i16m1_m</a>(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l42478"></a><span class="lineno">42478</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42479"></a><span class="lineno">42479</span>&#160;}</div>
<div class="line"><a name="l42480"></a><span class="lineno">42480</span>&#160;__rv32 vint16m2_t vnmsac_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l42481"></a><span class="lineno">42481</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42482"></a><span class="lineno">42482</span>&#160;}</div>
<div class="line"><a name="l42483"></a><span class="lineno">42483</span>&#160;__rv32 vint16m4_t vnmsac_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l42484"></a><span class="lineno">42484</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42485"></a><span class="lineno">42485</span>&#160;}</div>
<div class="line"><a name="l42486"></a><span class="lineno">42486</span>&#160;__rv32 vint16m8_t vnmsac_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l42487"></a><span class="lineno">42487</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42488"></a><span class="lineno">42488</span>&#160;}</div>
<div class="line"><a name="l42489"></a><span class="lineno">42489</span>&#160; </div>
<div class="line"><a name="l42529"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af8fa101d20a6671b793a3c18d6c0090c">42529</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af8fa101d20a6671b793a3c18d6c0090c">vnmsac_vx_i32m1_m</a>(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l42530"></a><span class="lineno">42530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42531"></a><span class="lineno">42531</span>&#160;}</div>
<div class="line"><a name="l42532"></a><span class="lineno">42532</span>&#160;__rv32 vint32m2_t vnmsac_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l42533"></a><span class="lineno">42533</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42534"></a><span class="lineno">42534</span>&#160;}</div>
<div class="line"><a name="l42535"></a><span class="lineno">42535</span>&#160;__rv32 vint32m4_t vnmsac_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l42536"></a><span class="lineno">42536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42537"></a><span class="lineno">42537</span>&#160;}</div>
<div class="line"><a name="l42538"></a><span class="lineno">42538</span>&#160;__rv32 vint32m8_t vnmsac_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l42539"></a><span class="lineno">42539</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42540"></a><span class="lineno">42540</span>&#160;}</div>
<div class="line"><a name="l42541"></a><span class="lineno">42541</span>&#160; </div>
<div class="line"><a name="l42581"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef105e0fa6896d521df48bd4ffd544e7">42581</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aef105e0fa6896d521df48bd4ffd544e7">vnmsac_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l42582"></a><span class="lineno">42582</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42583"></a><span class="lineno">42583</span>&#160;}</div>
<div class="line"><a name="l42584"></a><span class="lineno">42584</span>&#160;__rv32 vuint8m2_t vnmsac_vx_u8m2_m(vmask_t mask, vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l42585"></a><span class="lineno">42585</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42586"></a><span class="lineno">42586</span>&#160;}</div>
<div class="line"><a name="l42587"></a><span class="lineno">42587</span>&#160;__rv32 vuint8m4_t vnmsac_vx_u8m4_m(vmask_t mask, vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l42588"></a><span class="lineno">42588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42589"></a><span class="lineno">42589</span>&#160;}</div>
<div class="line"><a name="l42590"></a><span class="lineno">42590</span>&#160;__rv32 vuint8m8_t vnmsac_vx_u8m8_m(vmask_t mask, vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l42591"></a><span class="lineno">42591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42592"></a><span class="lineno">42592</span>&#160;}</div>
<div class="line"><a name="l42593"></a><span class="lineno">42593</span>&#160; </div>
<div class="line"><a name="l42633"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a582c84f0bb6261549d4b02f1f690c2bc">42633</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a582c84f0bb6261549d4b02f1f690c2bc">vnmsac_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l42634"></a><span class="lineno">42634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42635"></a><span class="lineno">42635</span>&#160;}</div>
<div class="line"><a name="l42636"></a><span class="lineno">42636</span>&#160;__rv32 vuint16m2_t vnmsac_vx_u16m2_m(vmask_t mask, vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l42637"></a><span class="lineno">42637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42638"></a><span class="lineno">42638</span>&#160;}</div>
<div class="line"><a name="l42639"></a><span class="lineno">42639</span>&#160;__rv32 vuint16m4_t vnmsac_vx_u16m4_m(vmask_t mask, vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l42640"></a><span class="lineno">42640</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42641"></a><span class="lineno">42641</span>&#160;}</div>
<div class="line"><a name="l42642"></a><span class="lineno">42642</span>&#160;__rv32 vuint16m8_t vnmsac_vx_u16m8_m(vmask_t mask, vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l42643"></a><span class="lineno">42643</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42644"></a><span class="lineno">42644</span>&#160;}</div>
<div class="line"><a name="l42645"></a><span class="lineno">42645</span>&#160; </div>
<div class="line"><a name="l42685"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#add241fd97af7f7241c14e90cdbfbc422">42685</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#add241fd97af7f7241c14e90cdbfbc422">vnmsac_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l42686"></a><span class="lineno">42686</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42687"></a><span class="lineno">42687</span>&#160;}</div>
<div class="line"><a name="l42688"></a><span class="lineno">42688</span>&#160;__rv32 vuint32m2_t vnmsac_vx_u32m2_m(vmask_t mask, vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l42689"></a><span class="lineno">42689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42690"></a><span class="lineno">42690</span>&#160;}</div>
<div class="line"><a name="l42691"></a><span class="lineno">42691</span>&#160;__rv32 vuint32m4_t vnmsac_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l42692"></a><span class="lineno">42692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42693"></a><span class="lineno">42693</span>&#160;}</div>
<div class="line"><a name="l42694"></a><span class="lineno">42694</span>&#160;__rv32 vuint32m8_t vnmsac_vx_u32m8_m(vmask_t mask, vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l42695"></a><span class="lineno">42695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsac_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42696"></a><span class="lineno">42696</span>&#160;}</div>
<div class="line"><a name="l42697"></a><span class="lineno">42697</span>&#160; </div>
<div class="line"><a name="l42737"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa56f5f2554750e9969b4e62f9f02f032">42737</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aa56f5f2554750e9969b4e62f9f02f032">vmadd_vv_i8m1_m</a>(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l42738"></a><span class="lineno">42738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42739"></a><span class="lineno">42739</span>&#160;}</div>
<div class="line"><a name="l42740"></a><span class="lineno">42740</span>&#160;__rv32 vint8m2_t vmadd_vv_i8m2_m(vmask_t mask, vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l42741"></a><span class="lineno">42741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42742"></a><span class="lineno">42742</span>&#160;}</div>
<div class="line"><a name="l42743"></a><span class="lineno">42743</span>&#160;__rv32 vint8m4_t vmadd_vv_i8m4_m(vmask_t mask, vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l42744"></a><span class="lineno">42744</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42745"></a><span class="lineno">42745</span>&#160;}</div>
<div class="line"><a name="l42746"></a><span class="lineno">42746</span>&#160;__rv32 vint8m8_t vmadd_vv_i8m8_m(vmask_t mask, vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l42747"></a><span class="lineno">42747</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42748"></a><span class="lineno">42748</span>&#160;}</div>
<div class="line"><a name="l42749"></a><span class="lineno">42749</span>&#160; </div>
<div class="line"><a name="l42789"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab11e616e22ce6964c38ee17f5c676e6b">42789</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ab11e616e22ce6964c38ee17f5c676e6b">vmadd_vv_i16m1_m</a>(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l42790"></a><span class="lineno">42790</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42791"></a><span class="lineno">42791</span>&#160;}</div>
<div class="line"><a name="l42792"></a><span class="lineno">42792</span>&#160;__rv32 vint16m2_t vmadd_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l42793"></a><span class="lineno">42793</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42794"></a><span class="lineno">42794</span>&#160;}</div>
<div class="line"><a name="l42795"></a><span class="lineno">42795</span>&#160;__rv32 vint16m4_t vmadd_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l42796"></a><span class="lineno">42796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42797"></a><span class="lineno">42797</span>&#160;}</div>
<div class="line"><a name="l42798"></a><span class="lineno">42798</span>&#160;__rv32 vint16m8_t vmadd_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l42799"></a><span class="lineno">42799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42800"></a><span class="lineno">42800</span>&#160;}</div>
<div class="line"><a name="l42801"></a><span class="lineno">42801</span>&#160; </div>
<div class="line"><a name="l42841"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab067e87354f7d1efa18b9dc3058a9f05">42841</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ab067e87354f7d1efa18b9dc3058a9f05">vmadd_vv_i32m1_m</a>(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l42842"></a><span class="lineno">42842</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42843"></a><span class="lineno">42843</span>&#160;}</div>
<div class="line"><a name="l42844"></a><span class="lineno">42844</span>&#160;__rv32 vint32m2_t vmadd_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l42845"></a><span class="lineno">42845</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42846"></a><span class="lineno">42846</span>&#160;}</div>
<div class="line"><a name="l42847"></a><span class="lineno">42847</span>&#160;__rv32 vint32m4_t vmadd_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l42848"></a><span class="lineno">42848</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42849"></a><span class="lineno">42849</span>&#160;}</div>
<div class="line"><a name="l42850"></a><span class="lineno">42850</span>&#160;__rv32 vint32m8_t vmadd_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l42851"></a><span class="lineno">42851</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42852"></a><span class="lineno">42852</span>&#160;}</div>
<div class="line"><a name="l42853"></a><span class="lineno">42853</span>&#160; </div>
<div class="line"><a name="l42893"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0640feaf76c66a25a6729b97353bbfb1">42893</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0640feaf76c66a25a6729b97353bbfb1">vmadd_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l42894"></a><span class="lineno">42894</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42895"></a><span class="lineno">42895</span>&#160;}</div>
<div class="line"><a name="l42896"></a><span class="lineno">42896</span>&#160;__rv32 vuint8m2_t vmadd_vv_u8m2_m(vmask_t mask, vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l42897"></a><span class="lineno">42897</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42898"></a><span class="lineno">42898</span>&#160;}</div>
<div class="line"><a name="l42899"></a><span class="lineno">42899</span>&#160;__rv32 vuint8m4_t vmadd_vv_u8m4_m(vmask_t mask, vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l42900"></a><span class="lineno">42900</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42901"></a><span class="lineno">42901</span>&#160;}</div>
<div class="line"><a name="l42902"></a><span class="lineno">42902</span>&#160;__rv32 vuint8m8_t vmadd_vv_u8m8_m(vmask_t mask, vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l42903"></a><span class="lineno">42903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42904"></a><span class="lineno">42904</span>&#160;}</div>
<div class="line"><a name="l42905"></a><span class="lineno">42905</span>&#160; </div>
<div class="line"><a name="l42945"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6af80f617d4708466908f0f79e7c7f97">42945</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6af80f617d4708466908f0f79e7c7f97">vmadd_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l42946"></a><span class="lineno">42946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42947"></a><span class="lineno">42947</span>&#160;}</div>
<div class="line"><a name="l42948"></a><span class="lineno">42948</span>&#160;__rv32 vuint16m2_t vmadd_vv_u16m2_m(vmask_t mask, vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l42949"></a><span class="lineno">42949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42950"></a><span class="lineno">42950</span>&#160;}</div>
<div class="line"><a name="l42951"></a><span class="lineno">42951</span>&#160;__rv32 vuint16m4_t vmadd_vv_u16m4_m(vmask_t mask, vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l42952"></a><span class="lineno">42952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42953"></a><span class="lineno">42953</span>&#160;}</div>
<div class="line"><a name="l42954"></a><span class="lineno">42954</span>&#160;__rv32 vuint16m8_t vmadd_vv_u16m8_m(vmask_t mask, vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l42955"></a><span class="lineno">42955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42956"></a><span class="lineno">42956</span>&#160;}</div>
<div class="line"><a name="l42957"></a><span class="lineno">42957</span>&#160; </div>
<div class="line"><a name="l42997"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab0059054d5dcad4cef95e9cba3b12374">42997</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab0059054d5dcad4cef95e9cba3b12374">vmadd_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l42998"></a><span class="lineno">42998</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l42999"></a><span class="lineno">42999</span>&#160;}</div>
<div class="line"><a name="l43000"></a><span class="lineno">43000</span>&#160;__rv32 vuint32m2_t vmadd_vv_u32m2_m(vmask_t mask, vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l43001"></a><span class="lineno">43001</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43002"></a><span class="lineno">43002</span>&#160;}</div>
<div class="line"><a name="l43003"></a><span class="lineno">43003</span>&#160;__rv32 vuint32m4_t vmadd_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l43004"></a><span class="lineno">43004</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43005"></a><span class="lineno">43005</span>&#160;}</div>
<div class="line"><a name="l43006"></a><span class="lineno">43006</span>&#160;__rv32 vuint32m8_t vmadd_vv_u32m8_m(vmask_t mask, vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l43007"></a><span class="lineno">43007</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43008"></a><span class="lineno">43008</span>&#160;}</div>
<div class="line"><a name="l43009"></a><span class="lineno">43009</span>&#160; </div>
<div class="line"><a name="l43049"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abc1cf969e50049ac32c3b447b85107ea">43049</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#abc1cf969e50049ac32c3b447b85107ea">vmadd_vx_i8m1_m</a>(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l43050"></a><span class="lineno">43050</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43051"></a><span class="lineno">43051</span>&#160;}</div>
<div class="line"><a name="l43052"></a><span class="lineno">43052</span>&#160;__rv32 vint8m2_t vmadd_vx_i8m2_m(vmask_t mask, vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l43053"></a><span class="lineno">43053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43054"></a><span class="lineno">43054</span>&#160;}</div>
<div class="line"><a name="l43055"></a><span class="lineno">43055</span>&#160;__rv32 vint8m4_t vmadd_vx_i8m4_m(vmask_t mask, vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l43056"></a><span class="lineno">43056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43057"></a><span class="lineno">43057</span>&#160;}</div>
<div class="line"><a name="l43058"></a><span class="lineno">43058</span>&#160;__rv32 vint8m8_t vmadd_vx_i8m8_m(vmask_t mask, vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l43059"></a><span class="lineno">43059</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43060"></a><span class="lineno">43060</span>&#160;}</div>
<div class="line"><a name="l43061"></a><span class="lineno">43061</span>&#160; </div>
<div class="line"><a name="l43101"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9f3abf79d92e54b1ee3e7b9854e33dc8">43101</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a9f3abf79d92e54b1ee3e7b9854e33dc8">vmadd_vx_i16m1_m</a>(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l43102"></a><span class="lineno">43102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43103"></a><span class="lineno">43103</span>&#160;}</div>
<div class="line"><a name="l43104"></a><span class="lineno">43104</span>&#160;__rv32 vint16m2_t vmadd_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l43105"></a><span class="lineno">43105</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43106"></a><span class="lineno">43106</span>&#160;}</div>
<div class="line"><a name="l43107"></a><span class="lineno">43107</span>&#160;__rv32 vint16m4_t vmadd_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l43108"></a><span class="lineno">43108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43109"></a><span class="lineno">43109</span>&#160;}</div>
<div class="line"><a name="l43110"></a><span class="lineno">43110</span>&#160;__rv32 vint16m8_t vmadd_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l43111"></a><span class="lineno">43111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43112"></a><span class="lineno">43112</span>&#160;}</div>
<div class="line"><a name="l43113"></a><span class="lineno">43113</span>&#160; </div>
<div class="line"><a name="l43153"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a83510702553ae73ec601865ea9475da6">43153</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a83510702553ae73ec601865ea9475da6">vmadd_vx_i32m1_m</a>(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l43154"></a><span class="lineno">43154</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43155"></a><span class="lineno">43155</span>&#160;}</div>
<div class="line"><a name="l43156"></a><span class="lineno">43156</span>&#160;__rv32 vint32m2_t vmadd_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l43157"></a><span class="lineno">43157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43158"></a><span class="lineno">43158</span>&#160;}</div>
<div class="line"><a name="l43159"></a><span class="lineno">43159</span>&#160;__rv32 vint32m4_t vmadd_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l43160"></a><span class="lineno">43160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43161"></a><span class="lineno">43161</span>&#160;}</div>
<div class="line"><a name="l43162"></a><span class="lineno">43162</span>&#160;__rv32 vint32m8_t vmadd_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l43163"></a><span class="lineno">43163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43164"></a><span class="lineno">43164</span>&#160;}</div>
<div class="line"><a name="l43165"></a><span class="lineno">43165</span>&#160; </div>
<div class="line"><a name="l43205"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8830d524514098edfd2bf02809dffcfb">43205</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a8830d524514098edfd2bf02809dffcfb">vmadd_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l43206"></a><span class="lineno">43206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43207"></a><span class="lineno">43207</span>&#160;}</div>
<div class="line"><a name="l43208"></a><span class="lineno">43208</span>&#160;__rv32 vuint8m2_t vmadd_vx_u8m2_m(vmask_t mask, vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l43209"></a><span class="lineno">43209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43210"></a><span class="lineno">43210</span>&#160;}</div>
<div class="line"><a name="l43211"></a><span class="lineno">43211</span>&#160;__rv32 vuint8m4_t vmadd_vx_u8m4_m(vmask_t mask, vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l43212"></a><span class="lineno">43212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43213"></a><span class="lineno">43213</span>&#160;}</div>
<div class="line"><a name="l43214"></a><span class="lineno">43214</span>&#160;__rv32 vuint8m8_t vmadd_vx_u8m8_m(vmask_t mask, vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l43215"></a><span class="lineno">43215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43216"></a><span class="lineno">43216</span>&#160;}</div>
<div class="line"><a name="l43217"></a><span class="lineno">43217</span>&#160; </div>
<div class="line"><a name="l43257"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6f650c0635248b7413bf82696b66cac">43257</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac6f650c0635248b7413bf82696b66cac">vmadd_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l43258"></a><span class="lineno">43258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43259"></a><span class="lineno">43259</span>&#160;}</div>
<div class="line"><a name="l43260"></a><span class="lineno">43260</span>&#160;__rv32 vuint16m2_t vmadd_vx_u16m2_m(vmask_t mask, vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l43261"></a><span class="lineno">43261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43262"></a><span class="lineno">43262</span>&#160;}</div>
<div class="line"><a name="l43263"></a><span class="lineno">43263</span>&#160;__rv32 vuint16m4_t vmadd_vx_u16m4_m(vmask_t mask, vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l43264"></a><span class="lineno">43264</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43265"></a><span class="lineno">43265</span>&#160;}</div>
<div class="line"><a name="l43266"></a><span class="lineno">43266</span>&#160;__rv32 vuint16m8_t vmadd_vx_u16m8_m(vmask_t mask, vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l43267"></a><span class="lineno">43267</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43268"></a><span class="lineno">43268</span>&#160;}</div>
<div class="line"><a name="l43269"></a><span class="lineno">43269</span>&#160; </div>
<div class="line"><a name="l43309"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af06fecfd541d8aeeeda3cdaed9486eac">43309</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af06fecfd541d8aeeeda3cdaed9486eac">vmadd_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l43310"></a><span class="lineno">43310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43311"></a><span class="lineno">43311</span>&#160;}</div>
<div class="line"><a name="l43312"></a><span class="lineno">43312</span>&#160;__rv32 vuint32m2_t vmadd_vx_u32m2_m(vmask_t mask, vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l43313"></a><span class="lineno">43313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43314"></a><span class="lineno">43314</span>&#160;}</div>
<div class="line"><a name="l43315"></a><span class="lineno">43315</span>&#160;__rv32 vuint32m4_t vmadd_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l43316"></a><span class="lineno">43316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43317"></a><span class="lineno">43317</span>&#160;}</div>
<div class="line"><a name="l43318"></a><span class="lineno">43318</span>&#160;__rv32 vuint32m8_t vmadd_vx_u32m8_m(vmask_t mask, vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l43319"></a><span class="lineno">43319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmadd_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43320"></a><span class="lineno">43320</span>&#160;}</div>
<div class="line"><a name="l43321"></a><span class="lineno">43321</span>&#160; </div>
<div class="line"><a name="l43361"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80ba84ff4f640b78b214b818dc8b76af">43361</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a80ba84ff4f640b78b214b818dc8b76af">vnmsub_vv_i8m1_m</a>(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l43362"></a><span class="lineno">43362</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43363"></a><span class="lineno">43363</span>&#160;}</div>
<div class="line"><a name="l43364"></a><span class="lineno">43364</span>&#160;__rv32 vint8m2_t vnmsub_vv_i8m2_m(vmask_t mask, vint8m2_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l43365"></a><span class="lineno">43365</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43366"></a><span class="lineno">43366</span>&#160;}</div>
<div class="line"><a name="l43367"></a><span class="lineno">43367</span>&#160;__rv32 vint8m4_t vnmsub_vv_i8m4_m(vmask_t mask, vint8m4_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l43368"></a><span class="lineno">43368</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43369"></a><span class="lineno">43369</span>&#160;}</div>
<div class="line"><a name="l43370"></a><span class="lineno">43370</span>&#160;__rv32 vint8m8_t vnmsub_vv_i8m8_m(vmask_t mask, vint8m8_t acc, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l43371"></a><span class="lineno">43371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43372"></a><span class="lineno">43372</span>&#160;}</div>
<div class="line"><a name="l43373"></a><span class="lineno">43373</span>&#160; </div>
<div class="line"><a name="l43413"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3efe27283124d5939f304e3ca1904531">43413</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a3efe27283124d5939f304e3ca1904531">vnmsub_vv_i16m1_m</a>(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l43414"></a><span class="lineno">43414</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43415"></a><span class="lineno">43415</span>&#160;}</div>
<div class="line"><a name="l43416"></a><span class="lineno">43416</span>&#160;__rv32 vint16m2_t vnmsub_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l43417"></a><span class="lineno">43417</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43418"></a><span class="lineno">43418</span>&#160;}</div>
<div class="line"><a name="l43419"></a><span class="lineno">43419</span>&#160;__rv32 vint16m4_t vnmsub_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l43420"></a><span class="lineno">43420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43421"></a><span class="lineno">43421</span>&#160;}</div>
<div class="line"><a name="l43422"></a><span class="lineno">43422</span>&#160;__rv32 vint16m8_t vnmsub_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l43423"></a><span class="lineno">43423</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43424"></a><span class="lineno">43424</span>&#160;}</div>
<div class="line"><a name="l43425"></a><span class="lineno">43425</span>&#160; </div>
<div class="line"><a name="l43465"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a42a2dbd8a00ce950b3cc649a9c2f3439">43465</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a42a2dbd8a00ce950b3cc649a9c2f3439">vnmsub_vv_i32m1_m</a>(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l43466"></a><span class="lineno">43466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43467"></a><span class="lineno">43467</span>&#160;}</div>
<div class="line"><a name="l43468"></a><span class="lineno">43468</span>&#160;__rv32 vint32m2_t vnmsub_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l43469"></a><span class="lineno">43469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43470"></a><span class="lineno">43470</span>&#160;}</div>
<div class="line"><a name="l43471"></a><span class="lineno">43471</span>&#160;__rv32 vint32m4_t vnmsub_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l43472"></a><span class="lineno">43472</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43473"></a><span class="lineno">43473</span>&#160;}</div>
<div class="line"><a name="l43474"></a><span class="lineno">43474</span>&#160;__rv32 vint32m8_t vnmsub_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l43475"></a><span class="lineno">43475</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43476"></a><span class="lineno">43476</span>&#160;}</div>
<div class="line"><a name="l43477"></a><span class="lineno">43477</span>&#160; </div>
<div class="line"><a name="l43517"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a158319f7f160b51c8da555bb291e22e1">43517</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a158319f7f160b51c8da555bb291e22e1">vnmsub_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l43518"></a><span class="lineno">43518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43519"></a><span class="lineno">43519</span>&#160;}</div>
<div class="line"><a name="l43520"></a><span class="lineno">43520</span>&#160;__rv32 vuint8m2_t vnmsub_vv_u8m2_m(vmask_t mask, vuint8m2_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l43521"></a><span class="lineno">43521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43522"></a><span class="lineno">43522</span>&#160;}</div>
<div class="line"><a name="l43523"></a><span class="lineno">43523</span>&#160;__rv32 vuint8m4_t vnmsub_vv_u8m4_m(vmask_t mask, vuint8m4_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l43524"></a><span class="lineno">43524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43525"></a><span class="lineno">43525</span>&#160;}</div>
<div class="line"><a name="l43526"></a><span class="lineno">43526</span>&#160;__rv32 vuint8m8_t vnmsub_vv_u8m8_m(vmask_t mask, vuint8m8_t acc, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l43527"></a><span class="lineno">43527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43528"></a><span class="lineno">43528</span>&#160;}</div>
<div class="line"><a name="l43529"></a><span class="lineno">43529</span>&#160; </div>
<div class="line"><a name="l43569"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9cbdca3256a0501c2746f02ac6196f31">43569</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9cbdca3256a0501c2746f02ac6196f31">vnmsub_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l43570"></a><span class="lineno">43570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43571"></a><span class="lineno">43571</span>&#160;}</div>
<div class="line"><a name="l43572"></a><span class="lineno">43572</span>&#160;__rv32 vuint16m2_t vnmsub_vv_u16m2_m(vmask_t mask, vuint16m2_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l43573"></a><span class="lineno">43573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43574"></a><span class="lineno">43574</span>&#160;}</div>
<div class="line"><a name="l43575"></a><span class="lineno">43575</span>&#160;__rv32 vuint16m4_t vnmsub_vv_u16m4_m(vmask_t mask, vuint16m4_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l43576"></a><span class="lineno">43576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43577"></a><span class="lineno">43577</span>&#160;}</div>
<div class="line"><a name="l43578"></a><span class="lineno">43578</span>&#160;__rv32 vuint16m8_t vnmsub_vv_u16m8_m(vmask_t mask, vuint16m8_t acc, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l43579"></a><span class="lineno">43579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43580"></a><span class="lineno">43580</span>&#160;}</div>
<div class="line"><a name="l43581"></a><span class="lineno">43581</span>&#160; </div>
<div class="line"><a name="l43621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a615ba2aeb74d62138224e6ecc50c738d">43621</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a615ba2aeb74d62138224e6ecc50c738d">vnmsub_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l43622"></a><span class="lineno">43622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43623"></a><span class="lineno">43623</span>&#160;}</div>
<div class="line"><a name="l43624"></a><span class="lineno">43624</span>&#160;__rv32 vuint32m2_t vnmsub_vv_u32m2_m(vmask_t mask, vuint32m2_t acc, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l43625"></a><span class="lineno">43625</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43626"></a><span class="lineno">43626</span>&#160;}</div>
<div class="line"><a name="l43627"></a><span class="lineno">43627</span>&#160;__rv32 vuint32m4_t vnmsub_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l43628"></a><span class="lineno">43628</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43629"></a><span class="lineno">43629</span>&#160;}</div>
<div class="line"><a name="l43630"></a><span class="lineno">43630</span>&#160;__rv32 vuint32m8_t vnmsub_vv_u32m8_m(vmask_t mask, vuint32m8_t acc, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l43631"></a><span class="lineno">43631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43632"></a><span class="lineno">43632</span>&#160;}</div>
<div class="line"><a name="l43633"></a><span class="lineno">43633</span>&#160; </div>
<div class="line"><a name="l43673"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac9a46cc594f5630704a4b601248bf659">43673</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ac9a46cc594f5630704a4b601248bf659">vnmsub_vx_i8m1_m</a>(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l43674"></a><span class="lineno">43674</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43675"></a><span class="lineno">43675</span>&#160;}</div>
<div class="line"><a name="l43676"></a><span class="lineno">43676</span>&#160;__rv32 vint8m2_t vnmsub_vx_i8m2_m(vmask_t mask, vint8m2_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l43677"></a><span class="lineno">43677</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43678"></a><span class="lineno">43678</span>&#160;}</div>
<div class="line"><a name="l43679"></a><span class="lineno">43679</span>&#160;__rv32 vint8m4_t vnmsub_vx_i8m4_m(vmask_t mask, vint8m4_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l43680"></a><span class="lineno">43680</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43681"></a><span class="lineno">43681</span>&#160;}</div>
<div class="line"><a name="l43682"></a><span class="lineno">43682</span>&#160;__rv32 vint8m8_t vnmsub_vx_i8m8_m(vmask_t mask, vint8m8_t acc, int8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l43683"></a><span class="lineno">43683</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43684"></a><span class="lineno">43684</span>&#160;}</div>
<div class="line"><a name="l43685"></a><span class="lineno">43685</span>&#160; </div>
<div class="line"><a name="l43725"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0cf163161c1e6d86d35b13d290db5c13">43725</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a0cf163161c1e6d86d35b13d290db5c13">vnmsub_vx_i16m1_m</a>(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l43726"></a><span class="lineno">43726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43727"></a><span class="lineno">43727</span>&#160;}</div>
<div class="line"><a name="l43728"></a><span class="lineno">43728</span>&#160;__rv32 vint16m2_t vnmsub_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l43729"></a><span class="lineno">43729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43730"></a><span class="lineno">43730</span>&#160;}</div>
<div class="line"><a name="l43731"></a><span class="lineno">43731</span>&#160;__rv32 vint16m4_t vnmsub_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l43732"></a><span class="lineno">43732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43733"></a><span class="lineno">43733</span>&#160;}</div>
<div class="line"><a name="l43734"></a><span class="lineno">43734</span>&#160;__rv32 vint16m8_t vnmsub_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int16_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l43735"></a><span class="lineno">43735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43736"></a><span class="lineno">43736</span>&#160;}</div>
<div class="line"><a name="l43737"></a><span class="lineno">43737</span>&#160; </div>
<div class="line"><a name="l43777"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf16cfafad488af89fcc27f70b3be901">43777</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aaf16cfafad488af89fcc27f70b3be901">vnmsub_vx_i32m1_m</a>(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l43778"></a><span class="lineno">43778</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43779"></a><span class="lineno">43779</span>&#160;}</div>
<div class="line"><a name="l43780"></a><span class="lineno">43780</span>&#160;__rv32 vint32m2_t vnmsub_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int32_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l43781"></a><span class="lineno">43781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43782"></a><span class="lineno">43782</span>&#160;}</div>
<div class="line"><a name="l43783"></a><span class="lineno">43783</span>&#160;__rv32 vint32m4_t vnmsub_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int32_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l43784"></a><span class="lineno">43784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43785"></a><span class="lineno">43785</span>&#160;}</div>
<div class="line"><a name="l43786"></a><span class="lineno">43786</span>&#160;__rv32 vint32m8_t vnmsub_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int32_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l43787"></a><span class="lineno">43787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43788"></a><span class="lineno">43788</span>&#160;}</div>
<div class="line"><a name="l43789"></a><span class="lineno">43789</span>&#160; </div>
<div class="line"><a name="l43829"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab4567e619e93ef3b9bdce7686077f5d0">43829</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ab4567e619e93ef3b9bdce7686077f5d0">vnmsub_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l43830"></a><span class="lineno">43830</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43831"></a><span class="lineno">43831</span>&#160;}</div>
<div class="line"><a name="l43832"></a><span class="lineno">43832</span>&#160;__rv32 vuint8m2_t vnmsub_vx_u8m2_m(vmask_t mask, vuint8m2_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l43833"></a><span class="lineno">43833</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43834"></a><span class="lineno">43834</span>&#160;}</div>
<div class="line"><a name="l43835"></a><span class="lineno">43835</span>&#160;__rv32 vuint8m4_t vnmsub_vx_u8m4_m(vmask_t mask, vuint8m4_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l43836"></a><span class="lineno">43836</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43837"></a><span class="lineno">43837</span>&#160;}</div>
<div class="line"><a name="l43838"></a><span class="lineno">43838</span>&#160;__rv32 vuint8m8_t vnmsub_vx_u8m8_m(vmask_t mask, vuint8m8_t acc, uint8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l43839"></a><span class="lineno">43839</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u8m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43840"></a><span class="lineno">43840</span>&#160;}</div>
<div class="line"><a name="l43841"></a><span class="lineno">43841</span>&#160; </div>
<div class="line"><a name="l43881"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b0991836253ff641b9b2ad1de0f705f">43881</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6b0991836253ff641b9b2ad1de0f705f">vnmsub_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l43882"></a><span class="lineno">43882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43883"></a><span class="lineno">43883</span>&#160;}</div>
<div class="line"><a name="l43884"></a><span class="lineno">43884</span>&#160;__rv32 vuint16m2_t vnmsub_vx_u16m2_m(vmask_t mask, vuint16m2_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l43885"></a><span class="lineno">43885</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43886"></a><span class="lineno">43886</span>&#160;}</div>
<div class="line"><a name="l43887"></a><span class="lineno">43887</span>&#160;__rv32 vuint16m4_t vnmsub_vx_u16m4_m(vmask_t mask, vuint16m4_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l43888"></a><span class="lineno">43888</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43889"></a><span class="lineno">43889</span>&#160;}</div>
<div class="line"><a name="l43890"></a><span class="lineno">43890</span>&#160;__rv32 vuint16m8_t vnmsub_vx_u16m8_m(vmask_t mask, vuint16m8_t acc, uint16_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l43891"></a><span class="lineno">43891</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43892"></a><span class="lineno">43892</span>&#160;}</div>
<div class="line"><a name="l43893"></a><span class="lineno">43893</span>&#160; </div>
<div class="line"><a name="l43933"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a944d6fa6a040fe356daaf6bb4046a4ae">43933</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a944d6fa6a040fe356daaf6bb4046a4ae">vnmsub_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l43934"></a><span class="lineno">43934</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43935"></a><span class="lineno">43935</span>&#160;}</div>
<div class="line"><a name="l43936"></a><span class="lineno">43936</span>&#160;__rv32 vuint32m2_t vnmsub_vx_u32m2_m(vmask_t mask, vuint32m2_t acc, uint32_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l43937"></a><span class="lineno">43937</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43938"></a><span class="lineno">43938</span>&#160;}</div>
<div class="line"><a name="l43939"></a><span class="lineno">43939</span>&#160;__rv32 vuint32m4_t vnmsub_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint32_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l43940"></a><span class="lineno">43940</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43941"></a><span class="lineno">43941</span>&#160;}</div>
<div class="line"><a name="l43942"></a><span class="lineno">43942</span>&#160;__rv32 vuint32m8_t vnmsub_vx_u32m8_m(vmask_t mask, vuint32m8_t acc, uint32_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l43943"></a><span class="lineno">43943</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnmsub_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l43944"></a><span class="lineno">43944</span>&#160;}</div>
<div class="line"><a name="l43945"></a><span class="lineno">43945</span>&#160; </div>
<div class="line"><a name="l43946"></a><span class="lineno">43946</span>&#160;<span class="comment">/************Vector Widening Integer Multiply-Add Functions****************/</span></div>
<div class="line"><a name="l43977"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4254265cab0d348d31537788083a9f07">43977</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a4254265cab0d348d31537788083a9f07">vwmaccu_vv_u16m2</a>(vuint16m2_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l43978"></a><span class="lineno">43978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l43979"></a><span class="lineno">43979</span>&#160;}</div>
<div class="line"><a name="l43980"></a><span class="lineno">43980</span>&#160;__rv32 vuint16m4_t vwmaccu_vv_u16m4(vuint16m4_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l43981"></a><span class="lineno">43981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l43982"></a><span class="lineno">43982</span>&#160;}</div>
<div class="line"><a name="l43983"></a><span class="lineno">43983</span>&#160;__rv32 vuint16m8_t vwmaccu_vv_u16m8(vuint16m8_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l43984"></a><span class="lineno">43984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l43985"></a><span class="lineno">43985</span>&#160;}</div>
<div class="line"><a name="l43986"></a><span class="lineno">43986</span>&#160; </div>
<div class="line"><a name="l44016"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a565814d9d19d6fdc9ac8413611789a68">44016</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a565814d9d19d6fdc9ac8413611789a68">vwmaccu_vv_u32m2</a>(vuint32m2_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44017"></a><span class="lineno">44017</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l44018"></a><span class="lineno">44018</span>&#160;}</div>
<div class="line"><a name="l44019"></a><span class="lineno">44019</span>&#160;__rv32 vuint32m4_t vwmaccu_vv_u32m4(vuint32m4_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44020"></a><span class="lineno">44020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l44021"></a><span class="lineno">44021</span>&#160;}</div>
<div class="line"><a name="l44022"></a><span class="lineno">44022</span>&#160;__rv32 vuint32m8_t vwmaccu_vv_u32m8(vuint32m8_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44023"></a><span class="lineno">44023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l44024"></a><span class="lineno">44024</span>&#160;}</div>
<div class="line"><a name="l44025"></a><span class="lineno">44025</span>&#160; </div>
<div class="line"><a name="l44055"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae83ee2e4137eb4671ec04f345109a64d">44055</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ae83ee2e4137eb4671ec04f345109a64d">vwmaccu_vx_u16m2</a>(vuint16m2_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l44056"></a><span class="lineno">44056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m2(acc,op1,op2);</div>
<div class="line"><a name="l44057"></a><span class="lineno">44057</span>&#160;}</div>
<div class="line"><a name="l44058"></a><span class="lineno">44058</span>&#160;__rv32 vuint16m4_t vwmaccu_vx_u16m4(vuint16m4_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l44059"></a><span class="lineno">44059</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m4(acc,op1,op2);</div>
<div class="line"><a name="l44060"></a><span class="lineno">44060</span>&#160;}</div>
<div class="line"><a name="l44061"></a><span class="lineno">44061</span>&#160;__rv32 vuint16m8_t vwmaccu_vx_u16m8(vuint16m8_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l44062"></a><span class="lineno">44062</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m8(acc,op1,op2);</div>
<div class="line"><a name="l44063"></a><span class="lineno">44063</span>&#160;}</div>
<div class="line"><a name="l44064"></a><span class="lineno">44064</span>&#160; </div>
<div class="line"><a name="l44094"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab9625d2fb976ff2c1948488848643f68">44094</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ab9625d2fb976ff2c1948488848643f68">vwmaccu_vx_u32m2</a>(vuint32m2_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44095"></a><span class="lineno">44095</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m2(acc,op1,op2);</div>
<div class="line"><a name="l44096"></a><span class="lineno">44096</span>&#160;}</div>
<div class="line"><a name="l44097"></a><span class="lineno">44097</span>&#160;__rv32 vuint32m4_t vwmaccu_vx_u32m4(vuint32m4_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44098"></a><span class="lineno">44098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l44099"></a><span class="lineno">44099</span>&#160;}</div>
<div class="line"><a name="l44100"></a><span class="lineno">44100</span>&#160;__rv32 vuint32m8_t vwmaccu_vx_u32m8(vuint32m8_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44101"></a><span class="lineno">44101</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l44102"></a><span class="lineno">44102</span>&#160;}</div>
<div class="line"><a name="l44103"></a><span class="lineno">44103</span>&#160; </div>
<div class="line"><a name="l44133"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a092c8245421c12f20e518dca50a50e90">44133</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a092c8245421c12f20e518dca50a50e90">vwmacc_vv_i16m2</a>(vint16m2_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44134"></a><span class="lineno">44134</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l44135"></a><span class="lineno">44135</span>&#160;}</div>
<div class="line"><a name="l44136"></a><span class="lineno">44136</span>&#160;__rv32 vuint16m4_t vwmacc_vv_i16m4(vint16m4_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44137"></a><span class="lineno">44137</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l44138"></a><span class="lineno">44138</span>&#160;}</div>
<div class="line"><a name="l44139"></a><span class="lineno">44139</span>&#160;__rv32 vuint16m8_t vwmacc_vv_i16m8(vint16m8_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44140"></a><span class="lineno">44140</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l44141"></a><span class="lineno">44141</span>&#160;}</div>
<div class="line"><a name="l44142"></a><span class="lineno">44142</span>&#160; </div>
<div class="line"><a name="l44172"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad41f88377beaf9cf417088942270eb1f">44172</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ad41f88377beaf9cf417088942270eb1f">vwmacc_vv_i32m2</a>(vint32m2_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44173"></a><span class="lineno">44173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l44174"></a><span class="lineno">44174</span>&#160;}</div>
<div class="line"><a name="l44175"></a><span class="lineno">44175</span>&#160;__rv32 vuint32m4_t vwmacc_vv_i32m4(vint32m4_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44176"></a><span class="lineno">44176</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l44177"></a><span class="lineno">44177</span>&#160;}</div>
<div class="line"><a name="l44178"></a><span class="lineno">44178</span>&#160;__rv32 vuint32m8_t vwmacc_vv_i32m8(vint32m8_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44179"></a><span class="lineno">44179</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l44180"></a><span class="lineno">44180</span>&#160;}</div>
<div class="line"><a name="l44181"></a><span class="lineno">44181</span>&#160; </div>
<div class="line"><a name="l44211"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5cb3474178f4fb5ecf8cc93845f7f643">44211</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a5cb3474178f4fb5ecf8cc93845f7f643">vwmacc_vx_i16m2</a>(vint16m2_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44212"></a><span class="lineno">44212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l44213"></a><span class="lineno">44213</span>&#160;}</div>
<div class="line"><a name="l44214"></a><span class="lineno">44214</span>&#160;__rv32 vuint16m4_t vwmacc_vx_i16m4(vint16m4_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44215"></a><span class="lineno">44215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l44216"></a><span class="lineno">44216</span>&#160;}</div>
<div class="line"><a name="l44217"></a><span class="lineno">44217</span>&#160;__rv32 vuint16m8_t vwmacc_vx_i16m8(vint16m8_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44218"></a><span class="lineno">44218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l44219"></a><span class="lineno">44219</span>&#160;}</div>
<div class="line"><a name="l44220"></a><span class="lineno">44220</span>&#160; </div>
<div class="line"><a name="l44250"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a612fa236ac7616378dd24ad1656fe127">44250</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a612fa236ac7616378dd24ad1656fe127">vwmacc_vx_i32m2</a>(vint32m2_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44251"></a><span class="lineno">44251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l44252"></a><span class="lineno">44252</span>&#160;}</div>
<div class="line"><a name="l44253"></a><span class="lineno">44253</span>&#160;__rv32 vuint32m4_t vwmacc_vx_i32m4(vint32m4_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44254"></a><span class="lineno">44254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l44255"></a><span class="lineno">44255</span>&#160;}</div>
<div class="line"><a name="l44256"></a><span class="lineno">44256</span>&#160;__rv32 vuint32m8_t vwmacc_vx_i32m8(vint32m8_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44257"></a><span class="lineno">44257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l44258"></a><span class="lineno">44258</span>&#160;}</div>
<div class="line"><a name="l44259"></a><span class="lineno">44259</span>&#160; </div>
<div class="line"><a name="l44289"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae0ba25825a10747521b3e2d6b980a53a">44289</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ae0ba25825a10747521b3e2d6b980a53a">vwmaccsu_vv_i16m2</a>(vint16m2_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44290"></a><span class="lineno">44290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l44291"></a><span class="lineno">44291</span>&#160;}</div>
<div class="line"><a name="l44292"></a><span class="lineno">44292</span>&#160;__rv32 vint16m4_t vwmaccsu_vv_i16m4(vint16m4_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44293"></a><span class="lineno">44293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l44294"></a><span class="lineno">44294</span>&#160;}</div>
<div class="line"><a name="l44295"></a><span class="lineno">44295</span>&#160;__rv32 vint16m8_t vwmaccsu_vv_i16m8(vint16m8_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44296"></a><span class="lineno">44296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l44297"></a><span class="lineno">44297</span>&#160;}</div>
<div class="line"><a name="l44298"></a><span class="lineno">44298</span>&#160; </div>
<div class="line"><a name="l44328"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4978dc5978b854778088a0b91f04d346">44328</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a4978dc5978b854778088a0b91f04d346">vwmaccsu_vv_i32m2</a>(vint32m2_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44329"></a><span class="lineno">44329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l44330"></a><span class="lineno">44330</span>&#160;}</div>
<div class="line"><a name="l44331"></a><span class="lineno">44331</span>&#160;__rv32 vint32m4_t vwmaccsu_vv_i32m4(vint32m4_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44332"></a><span class="lineno">44332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l44333"></a><span class="lineno">44333</span>&#160;}</div>
<div class="line"><a name="l44334"></a><span class="lineno">44334</span>&#160;__rv32 vint32m8_t vwmaccsu_vv_i32m8(vint32m8_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44335"></a><span class="lineno">44335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l44336"></a><span class="lineno">44336</span>&#160;}</div>
<div class="line"><a name="l44337"></a><span class="lineno">44337</span>&#160; </div>
<div class="line"><a name="l44367"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4e7a23c83da490d3373f08304aca4ba5">44367</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a4e7a23c83da490d3373f08304aca4ba5">vwmaccsu_vx_i16m2</a>(vint16m2_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44368"></a><span class="lineno">44368</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l44369"></a><span class="lineno">44369</span>&#160;}</div>
<div class="line"><a name="l44370"></a><span class="lineno">44370</span>&#160;__rv32 vuint16m4_t vwmaccsu_vx_i16m4(vint16m4_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44371"></a><span class="lineno">44371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l44372"></a><span class="lineno">44372</span>&#160;}</div>
<div class="line"><a name="l44373"></a><span class="lineno">44373</span>&#160;__rv32 vuint16m8_t vwmaccsu_vx_i16m8(vint16m8_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44374"></a><span class="lineno">44374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l44375"></a><span class="lineno">44375</span>&#160;}</div>
<div class="line"><a name="l44376"></a><span class="lineno">44376</span>&#160; </div>
<div class="line"><a name="l44406"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a37a09c3c4c0e235ede35c020c082705b">44406</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a37a09c3c4c0e235ede35c020c082705b">vwmaccsu_vx_i32m2</a>(vint32m2_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44407"></a><span class="lineno">44407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l44408"></a><span class="lineno">44408</span>&#160;}</div>
<div class="line"><a name="l44409"></a><span class="lineno">44409</span>&#160;__rv32 vuint32m4_t vwmaccsu_vx_i32m4(vint32m4_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44410"></a><span class="lineno">44410</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l44411"></a><span class="lineno">44411</span>&#160;}</div>
<div class="line"><a name="l44412"></a><span class="lineno">44412</span>&#160;__rv32 vuint32m8_t vwmaccsu_vx_i32m8(vint32m8_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44413"></a><span class="lineno">44413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l44414"></a><span class="lineno">44414</span>&#160;}</div>
<div class="line"><a name="l44415"></a><span class="lineno">44415</span>&#160; </div>
<div class="line"><a name="l44445"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af020dbc6d6da881aaf21789db1883abd">44445</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#af020dbc6d6da881aaf21789db1883abd">vwmaccus_vx_i16m2</a>(vint16m2_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44446"></a><span class="lineno">44446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m2(acc,op1,op2);</div>
<div class="line"><a name="l44447"></a><span class="lineno">44447</span>&#160;}</div>
<div class="line"><a name="l44448"></a><span class="lineno">44448</span>&#160;__rv32 vuint16m4_t vwmaccus_vx_i16m4(vint16m4_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44449"></a><span class="lineno">44449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m4(acc,op1,op2);</div>
<div class="line"><a name="l44450"></a><span class="lineno">44450</span>&#160;}</div>
<div class="line"><a name="l44451"></a><span class="lineno">44451</span>&#160;__rv32 vuint16m8_t vwmaccus_vx_i16m8(vint16m8_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44452"></a><span class="lineno">44452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m8(acc,op1,op2);</div>
<div class="line"><a name="l44453"></a><span class="lineno">44453</span>&#160;}</div>
<div class="line"><a name="l44454"></a><span class="lineno">44454</span>&#160; </div>
<div class="line"><a name="l44484"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1fc1c866cefbe626e41699fa38ec5a79">44484</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a1fc1c866cefbe626e41699fa38ec5a79">vwmaccus_vx_i32m2</a>(vint32m2_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44485"></a><span class="lineno">44485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m2(acc,op1,op2);</div>
<div class="line"><a name="l44486"></a><span class="lineno">44486</span>&#160;}</div>
<div class="line"><a name="l44487"></a><span class="lineno">44487</span>&#160;__rv32 vuint32m4_t vwmaccus_vx_i32m4(vint32m4_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44488"></a><span class="lineno">44488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l44489"></a><span class="lineno">44489</span>&#160;}</div>
<div class="line"><a name="l44490"></a><span class="lineno">44490</span>&#160;__rv32 vuint32m8_t vwmaccus_vx_i32m8(vint32m8_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44491"></a><span class="lineno">44491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l44492"></a><span class="lineno">44492</span>&#160;}</div>
<div class="line"><a name="l44493"></a><span class="lineno">44493</span>&#160; </div>
<div class="line"><a name="l44494"></a><span class="lineno">44494</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l44527"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac90f06d1e6a7065c07ecf01ce81d93ed">44527</a></span>&#160;<span class="comment"></span>__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ac90f06d1e6a7065c07ecf01ce81d93ed">vwmaccu_vv_u16m2_m</a>(vmask_t mask, vuint16m2_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l44528"></a><span class="lineno">44528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44529"></a><span class="lineno">44529</span>&#160;}</div>
<div class="line"><a name="l44530"></a><span class="lineno">44530</span>&#160;__rv32 vuint16m4_t vwmaccu_vv_u16m4_m(vmask_t mask, vuint16m4_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l44531"></a><span class="lineno">44531</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44532"></a><span class="lineno">44532</span>&#160;}</div>
<div class="line"><a name="l44533"></a><span class="lineno">44533</span>&#160;__rv32 vuint16m8_t vwmaccu_vv_u16m8_m(vmask_t mask, vuint16m8_t acc, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l44534"></a><span class="lineno">44534</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44535"></a><span class="lineno">44535</span>&#160;}</div>
<div class="line"><a name="l44536"></a><span class="lineno">44536</span>&#160; </div>
<div class="line"><a name="l44569"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a30fc57e8bd9a776b4f9767c5e4089e52">44569</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a30fc57e8bd9a776b4f9767c5e4089e52">vwmaccu_vv_u32m2_m</a>(vmask_t mask, vuint32m2_t acc, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44570"></a><span class="lineno">44570</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44571"></a><span class="lineno">44571</span>&#160;}</div>
<div class="line"><a name="l44572"></a><span class="lineno">44572</span>&#160;__rv32 vuint32m4_t vwmaccu_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44573"></a><span class="lineno">44573</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44574"></a><span class="lineno">44574</span>&#160;}</div>
<div class="line"><a name="l44575"></a><span class="lineno">44575</span>&#160;__rv32 vuint32m8_t vwmaccu_vv_u32m8_m(vmask_t mask, vuint32m8_t acc, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44576"></a><span class="lineno">44576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44577"></a><span class="lineno">44577</span>&#160;}</div>
<div class="line"><a name="l44578"></a><span class="lineno">44578</span>&#160; </div>
<div class="line"><a name="l44611"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a91e2283ba543d43fefb9e8ddb03f8dd9">44611</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a91e2283ba543d43fefb9e8ddb03f8dd9">vwmaccu_vx_u16m2_m</a>(vmask_t mask, vuint16m2_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l44612"></a><span class="lineno">44612</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44613"></a><span class="lineno">44613</span>&#160;}</div>
<div class="line"><a name="l44614"></a><span class="lineno">44614</span>&#160;__rv32 vuint16m4_t vwmaccu_vx_u16m4_m(vmask_t mask, vuint16m4_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l44615"></a><span class="lineno">44615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44616"></a><span class="lineno">44616</span>&#160;}</div>
<div class="line"><a name="l44617"></a><span class="lineno">44617</span>&#160;__rv32 vuint16m8_t vwmaccu_vx_u16m8_m(vmask_t mask, vuint16m8_t acc, uint8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l44618"></a><span class="lineno">44618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44619"></a><span class="lineno">44619</span>&#160;}</div>
<div class="line"><a name="l44620"></a><span class="lineno">44620</span>&#160; </div>
<div class="line"><a name="l44653"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab6db0ea40e90f6b6111cbe75eba93dbf">44653</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#ab6db0ea40e90f6b6111cbe75eba93dbf">vwmaccu_vx_u32m2_m</a>(vmask_t mask, vuint32m2_t acc, uint16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44654"></a><span class="lineno">44654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44655"></a><span class="lineno">44655</span>&#160;}</div>
<div class="line"><a name="l44656"></a><span class="lineno">44656</span>&#160;__rv32 vuint32m4_t vwmaccu_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44657"></a><span class="lineno">44657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44658"></a><span class="lineno">44658</span>&#160;}</div>
<div class="line"><a name="l44659"></a><span class="lineno">44659</span>&#160;__rv32 vuint32m8_t vwmaccu_vx_u32m8_m(vmask_t mask, vuint32m8_t acc, uint16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44660"></a><span class="lineno">44660</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccu_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44661"></a><span class="lineno">44661</span>&#160;}</div>
<div class="line"><a name="l44662"></a><span class="lineno">44662</span>&#160; </div>
<div class="line"><a name="l44695"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a163c43a0f9b61bd03d4a67eb62930e1f">44695</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a163c43a0f9b61bd03d4a67eb62930e1f">vwmacc_vv_i16m2_m</a>(vmask_t mask, vint16m2_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44696"></a><span class="lineno">44696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44697"></a><span class="lineno">44697</span>&#160;}</div>
<div class="line"><a name="l44698"></a><span class="lineno">44698</span>&#160;__rv32 vint16m4_t vwmacc_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44699"></a><span class="lineno">44699</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44700"></a><span class="lineno">44700</span>&#160;}</div>
<div class="line"><a name="l44701"></a><span class="lineno">44701</span>&#160;__rv32 vint16m8_t vwmacc_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44702"></a><span class="lineno">44702</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44703"></a><span class="lineno">44703</span>&#160;}</div>
<div class="line"><a name="l44704"></a><span class="lineno">44704</span>&#160; </div>
<div class="line"><a name="l44737"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1cb1ea1ba4d21fc36d45d212568ccb9d">44737</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a1cb1ea1ba4d21fc36d45d212568ccb9d">vwmacc_vv_i32m2_m</a>(vmask_t mask, vint32m2_t acc, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44738"></a><span class="lineno">44738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44739"></a><span class="lineno">44739</span>&#160;}</div>
<div class="line"><a name="l44740"></a><span class="lineno">44740</span>&#160;__rv32 vint32m4_t vwmacc_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44741"></a><span class="lineno">44741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44742"></a><span class="lineno">44742</span>&#160;}</div>
<div class="line"><a name="l44743"></a><span class="lineno">44743</span>&#160;__rv32 vint32m8_t vwmacc_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44744"></a><span class="lineno">44744</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44745"></a><span class="lineno">44745</span>&#160;}</div>
<div class="line"><a name="l44746"></a><span class="lineno">44746</span>&#160; </div>
<div class="line"><a name="l44779"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab26cd6b8aafaa920dcdc9fa85fcd4ff0">44779</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ab26cd6b8aafaa920dcdc9fa85fcd4ff0">vwmacc_vx_i16m2_m</a>(vmask_t mask, vint16m2_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l44780"></a><span class="lineno">44780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44781"></a><span class="lineno">44781</span>&#160;}</div>
<div class="line"><a name="l44782"></a><span class="lineno">44782</span>&#160;__rv32 vint16m4_t vwmacc_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l44783"></a><span class="lineno">44783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44784"></a><span class="lineno">44784</span>&#160;}</div>
<div class="line"><a name="l44785"></a><span class="lineno">44785</span>&#160;__rv32 vint16m8_t vwmacc_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l44786"></a><span class="lineno">44786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44787"></a><span class="lineno">44787</span>&#160;}</div>
<div class="line"><a name="l44788"></a><span class="lineno">44788</span>&#160; </div>
<div class="line"><a name="l44821"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae8f12735419e556219639c5e8afb29f2">44821</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#ae8f12735419e556219639c5e8afb29f2">vwmacc_vx_i32m2_m</a>(vmask_t mask, vint32m2_t acc, int16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l44822"></a><span class="lineno">44822</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44823"></a><span class="lineno">44823</span>&#160;}</div>
<div class="line"><a name="l44824"></a><span class="lineno">44824</span>&#160;__rv32 vint32m4_t vwmacc_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l44825"></a><span class="lineno">44825</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44826"></a><span class="lineno">44826</span>&#160;}</div>
<div class="line"><a name="l44827"></a><span class="lineno">44827</span>&#160;__rv32 vint32m8_t vwmacc_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l44828"></a><span class="lineno">44828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmacc_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44829"></a><span class="lineno">44829</span>&#160;}</div>
<div class="line"><a name="l44830"></a><span class="lineno">44830</span>&#160; </div>
<div class="line"><a name="l44863"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f38f5332a0945445c7c3299b1a944dd">44863</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a8f38f5332a0945445c7c3299b1a944dd">vwmaccsu_vv_i16m2_m</a>(vmask_t mask, vint16m2_t acc, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l44864"></a><span class="lineno">44864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44865"></a><span class="lineno">44865</span>&#160;}</div>
<div class="line"><a name="l44866"></a><span class="lineno">44866</span>&#160;__rv32 vint16m4_t vwmaccsu_vv_i16m4_m(vmask_t mask, vint16m4_t acc, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l44867"></a><span class="lineno">44867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44868"></a><span class="lineno">44868</span>&#160;}</div>
<div class="line"><a name="l44869"></a><span class="lineno">44869</span>&#160;__rv32 vint16m8_t vwmaccsu_vv_i16m8_m(vmask_t mask, vint16m8_t acc, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l44870"></a><span class="lineno">44870</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44871"></a><span class="lineno">44871</span>&#160;}</div>
<div class="line"><a name="l44872"></a><span class="lineno">44872</span>&#160; </div>
<div class="line"><a name="l44905"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6caa24c4cb6ed12e93df1cee3c7f6ab9">44905</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a6caa24c4cb6ed12e93df1cee3c7f6ab9">vwmaccsu_vv_i32m2_m</a>(vmask_t mask, vint32m2_t acc, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44906"></a><span class="lineno">44906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44907"></a><span class="lineno">44907</span>&#160;}</div>
<div class="line"><a name="l44908"></a><span class="lineno">44908</span>&#160;__rv32 vint32m4_t vwmaccsu_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44909"></a><span class="lineno">44909</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44910"></a><span class="lineno">44910</span>&#160;}</div>
<div class="line"><a name="l44911"></a><span class="lineno">44911</span>&#160;__rv32 vint32m8_t vwmaccsu_vv_i32m8_m(vmask_t mask, vint32m8_t acc, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44912"></a><span class="lineno">44912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44913"></a><span class="lineno">44913</span>&#160;}</div>
<div class="line"><a name="l44914"></a><span class="lineno">44914</span>&#160; </div>
<div class="line"><a name="l44947"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3f4d3f8dc81020500a606d090ac226e5">44947</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a3f4d3f8dc81020500a606d090ac226e5">vwmaccsu_vx_i16m2_m</a>(vmask_t mask, vint16m2_t acc, int8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l44948"></a><span class="lineno">44948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44949"></a><span class="lineno">44949</span>&#160;}</div>
<div class="line"><a name="l44950"></a><span class="lineno">44950</span>&#160;__rv32 vint16m4_t vwmaccsu_vx_i16m4_m(vmask_t mask, vint16m4_t acc, int8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l44951"></a><span class="lineno">44951</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44952"></a><span class="lineno">44952</span>&#160;}</div>
<div class="line"><a name="l44953"></a><span class="lineno">44953</span>&#160;__rv32 vint16m8_t vwmaccsu_vx_i16m8_m(vmask_t mask, vint16m8_t acc, int8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l44954"></a><span class="lineno">44954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44955"></a><span class="lineno">44955</span>&#160;}</div>
<div class="line"><a name="l44956"></a><span class="lineno">44956</span>&#160; </div>
<div class="line"><a name="l44989"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80dc41d2ef693f0911692e8715e50b4d">44989</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a80dc41d2ef693f0911692e8715e50b4d">vwmaccsu_vx_i32m2_m</a>(vmask_t mask, vint32m2_t acc, int16_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l44990"></a><span class="lineno">44990</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44991"></a><span class="lineno">44991</span>&#160;}</div>
<div class="line"><a name="l44992"></a><span class="lineno">44992</span>&#160;__rv32 vint32m4_t vwmaccsu_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int16_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l44993"></a><span class="lineno">44993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44994"></a><span class="lineno">44994</span>&#160;}</div>
<div class="line"><a name="l44995"></a><span class="lineno">44995</span>&#160;__rv32 vint32m8_t vwmaccsu_vx_i32m8_m(vmask_t mask, vint32m8_t acc, int16_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l44996"></a><span class="lineno">44996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccsu_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l44997"></a><span class="lineno">44997</span>&#160;}</div>
<div class="line"><a name="l44998"></a><span class="lineno">44998</span>&#160; </div>
<div class="line"><a name="l45031"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a881375a652c8a625396934a5c8896cf1">45031</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a881375a652c8a625396934a5c8896cf1">vwmaccus_vx_i16m2_m</a>(vmask_t mask, vint16m2_t acc, uint8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45032"></a><span class="lineno">45032</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45033"></a><span class="lineno">45033</span>&#160;}</div>
<div class="line"><a name="l45034"></a><span class="lineno">45034</span>&#160;__rv32 vint16m4_t vwmaccus_vx_i16m4_m(vmask_t mask, vint16m4_t acc, uint8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45035"></a><span class="lineno">45035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45036"></a><span class="lineno">45036</span>&#160;}</div>
<div class="line"><a name="l45037"></a><span class="lineno">45037</span>&#160;__rv32 vint16m8_t vwmaccus_vx_i16m8_m(vmask_t mask, vint16m8_t acc, uint8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l45038"></a><span class="lineno">45038</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i16m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45039"></a><span class="lineno">45039</span>&#160;}</div>
<div class="line"><a name="l45040"></a><span class="lineno">45040</span>&#160; </div>
<div class="line"><a name="l45073"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1ad01a187c47ee136268ba9e6383bc91">45073</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a1ad01a187c47ee136268ba9e6383bc91">vwmaccus_vx_i32m2_m</a>(vmask_t mask, vint32m2_t acc, uint16_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l45074"></a><span class="lineno">45074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45075"></a><span class="lineno">45075</span>&#160;}</div>
<div class="line"><a name="l45076"></a><span class="lineno">45076</span>&#160;__rv32 vint32m4_t vwmaccus_vx_i32m4_m(vmask_t mask, vint32m4_t acc, uint16_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l45077"></a><span class="lineno">45077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45078"></a><span class="lineno">45078</span>&#160;}</div>
<div class="line"><a name="l45079"></a><span class="lineno">45079</span>&#160;__rv32 vint32m8_t vwmaccus_vx_i32m8_m(vmask_t mask, vint32m8_t acc, uint16_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l45080"></a><span class="lineno">45080</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwmaccus_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45081"></a><span class="lineno">45081</span>&#160;}</div>
<div class="line"><a name="l45082"></a><span class="lineno">45082</span>&#160; </div>
<div class="line"><a name="l45083"></a><span class="lineno">45083</span>&#160;<span class="comment">/***********Vector Quad-Widening Integer Multiply-Add Functions*************/</span></div>
<div class="line"><a name="l45107"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5571ecccecc96f79d8765824fb8a6271">45107</a></span>&#160;__rv32 vuint32m4_t <a class="code" href="riscv__vector_8h.html#a5571ecccecc96f79d8765824fb8a6271">vqmaccu_vv_u32m4</a> (vuint32m4_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45108"></a><span class="lineno">45108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vv_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l45109"></a><span class="lineno">45109</span>&#160;}</div>
<div class="line"><a name="l45110"></a><span class="lineno">45110</span>&#160;__rv32 vuint32m8_t vqmaccu_vv_u32m8 (vuint32m8_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45111"></a><span class="lineno">45111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vv_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l45112"></a><span class="lineno">45112</span>&#160;}</div>
<div class="line"><a name="l45113"></a><span class="lineno">45113</span>&#160; </div>
<div class="line"><a name="l45137"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adadd5eb2fc8b9c4e6f4b25b8ba425436">45137</a></span>&#160;__rv32 vuint32m4_t <a class="code" href="riscv__vector_8h.html#adadd5eb2fc8b9c4e6f4b25b8ba425436">vqmaccu_vx_u32m4</a> (vuint32m4_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45138"></a><span class="lineno">45138</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vx_u32m4(acc,op1,op2);</div>
<div class="line"><a name="l45139"></a><span class="lineno">45139</span>&#160;}</div>
<div class="line"><a name="l45140"></a><span class="lineno">45140</span>&#160;__rv32 vuint32m8_t vqmaccu_vx_u32m8 (vuint32m8_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45141"></a><span class="lineno">45141</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vx_u32m8(acc,op1,op2);</div>
<div class="line"><a name="l45142"></a><span class="lineno">45142</span>&#160;}</div>
<div class="line"><a name="l45143"></a><span class="lineno">45143</span>&#160; </div>
<div class="line"><a name="l45167"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ae86d6fd411a4cee7ce7268a03d1cbb">45167</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#a6ae86d6fd411a4cee7ce7268a03d1cbb">vqmacc_vv_i32m4</a> (vint32m4_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45168"></a><span class="lineno">45168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vv_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l45169"></a><span class="lineno">45169</span>&#160;}</div>
<div class="line"><a name="l45170"></a><span class="lineno">45170</span>&#160;__rv32 vint32m8_t vqmacc_vv_i32m8 (vint32m8_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45171"></a><span class="lineno">45171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vv_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l45172"></a><span class="lineno">45172</span>&#160;}</div>
<div class="line"><a name="l45173"></a><span class="lineno">45173</span>&#160; </div>
<div class="line"><a name="l45197"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aedb713605cc885ced29061aef1f14714">45197</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#aedb713605cc885ced29061aef1f14714">vqmacc_vx_i32m4</a> (vint32m4_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45198"></a><span class="lineno">45198</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vx_i32m4(acc,op1,op2);</div>
<div class="line"><a name="l45199"></a><span class="lineno">45199</span>&#160;}</div>
<div class="line"><a name="l45200"></a><span class="lineno">45200</span>&#160;__rv32 vint32m8_t vqmacc_vx_i32m8 (vint32m8_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45201"></a><span class="lineno">45201</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vx_i32m8(acc,op1,op2);</div>
<div class="line"><a name="l45202"></a><span class="lineno">45202</span>&#160;}</div>
<div class="line"><a name="l45203"></a><span class="lineno">45203</span>&#160; </div>
<div class="line"><a name="l45227"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abd3f5bb1a33c03db2a3bfe6b3b784d60">45227</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#abd3f5bb1a33c03db2a3bfe6b3b784d60">vqmaccsu_vv_i32m4</a> (vint32m4_t acc, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45228"></a><span class="lineno">45228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vv_i32m4(acc,op1,op2);  </div>
<div class="line"><a name="l45229"></a><span class="lineno">45229</span>&#160;}</div>
<div class="line"><a name="l45230"></a><span class="lineno">45230</span>&#160;__rv32 vint32m8_t vqmaccsu_vv_i32m8 (vint32m8_t acc, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45231"></a><span class="lineno">45231</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vv_i32m8(acc,op1,op2);  </div>
<div class="line"><a name="l45232"></a><span class="lineno">45232</span>&#160;}</div>
<div class="line"><a name="l45233"></a><span class="lineno">45233</span>&#160; </div>
<div class="line"><a name="l45257"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab1fd5dc69139fe929c983d4e7f99db24">45257</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#ab1fd5dc69139fe929c983d4e7f99db24">vqmaccsu_vx_i32m4</a> (vint32m4_t acc, int8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45258"></a><span class="lineno">45258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vx_i32m4(acc,op1,op2);  </div>
<div class="line"><a name="l45259"></a><span class="lineno">45259</span>&#160;}</div>
<div class="line"><a name="l45260"></a><span class="lineno">45260</span>&#160;__rv32 vint32m8_t vqmaccsu_vx_i32m8 (vint32m8_t acc, int8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45261"></a><span class="lineno">45261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vx_i32m8(acc,op1,op2);  </div>
<div class="line"><a name="l45262"></a><span class="lineno">45262</span>&#160;}</div>
<div class="line"><a name="l45263"></a><span class="lineno">45263</span>&#160; </div>
<div class="line"><a name="l45287"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa3cbaeb6ecf92bc5037a61736e9dca36">45287</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#aa3cbaeb6ecf92bc5037a61736e9dca36">vqmaccus_vx_i32m4</a> (vint32m4_t acc, uint8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45288"></a><span class="lineno">45288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccus_vx_i32m4(acc,op1,op2);  </div>
<div class="line"><a name="l45289"></a><span class="lineno">45289</span>&#160;}</div>
<div class="line"><a name="l45290"></a><span class="lineno">45290</span>&#160;__rv32 vint32m8_t vqmaccus_vx_i32m8 (vint32m8_t acc, uint8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45291"></a><span class="lineno">45291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccus_vx_i32m8(acc,op1,op2);  </div>
<div class="line"><a name="l45292"></a><span class="lineno">45292</span>&#160;}</div>
<div class="line"><a name="l45293"></a><span class="lineno">45293</span>&#160; </div>
<div class="line"><a name="l45294"></a><span class="lineno">45294</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l45320"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7e14d04d5439109be68776aa24b0e51">45320</a></span>&#160;<span class="comment"></span>__rv32 vuint32m4_t <a class="code" href="riscv__vector_8h.html#ae7e14d04d5439109be68776aa24b0e51">vqmaccu_vv_u32m4_m</a> (vmask_t mask, vuint32m4_t acc, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45321"></a><span class="lineno">45321</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vv_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45322"></a><span class="lineno">45322</span>&#160;}</div>
<div class="line"><a name="l45323"></a><span class="lineno">45323</span>&#160;__rv32 vuint32m8_t vqmaccu_vv_u32m8_m (vmask_t mask, vuint32m8_t acc, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45324"></a><span class="lineno">45324</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vv_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45325"></a><span class="lineno">45325</span>&#160;}</div>
<div class="line"><a name="l45326"></a><span class="lineno">45326</span>&#160; </div>
<div class="line"><a name="l45352"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6bf463f6ac9d1305815c4d1d541afa03">45352</a></span>&#160;__rv32 vuint32m4_t <a class="code" href="riscv__vector_8h.html#a6bf463f6ac9d1305815c4d1d541afa03">vqmaccu_vx_u32m4_m</a> (vmask_t mask, vuint32m4_t acc, uint8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45353"></a><span class="lineno">45353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vx_u32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45354"></a><span class="lineno">45354</span>&#160;}</div>
<div class="line"><a name="l45355"></a><span class="lineno">45355</span>&#160;__rv32 vuint32m8_t vqmaccu_vx_u32m8_m (vmask_t mask, vuint32m8_t acc, uint8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45356"></a><span class="lineno">45356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccu_vx_u32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45357"></a><span class="lineno">45357</span>&#160;}</div>
<div class="line"><a name="l45358"></a><span class="lineno">45358</span>&#160; </div>
<div class="line"><a name="l45384"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a118d1e217c688aa4fe0200389962abd6">45384</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#a118d1e217c688aa4fe0200389962abd6">vqmacc_vv_i32m4_m</a> (vmask_t mask, vint32m4_t acc, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45385"></a><span class="lineno">45385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vv_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45386"></a><span class="lineno">45386</span>&#160;}</div>
<div class="line"><a name="l45387"></a><span class="lineno">45387</span>&#160;__rv32 vint32m8_t vqmacc_vv_i32m8_m (vmask_t mask, vint32m8_t acc, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45388"></a><span class="lineno">45388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vv_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45389"></a><span class="lineno">45389</span>&#160;}</div>
<div class="line"><a name="l45390"></a><span class="lineno">45390</span>&#160; </div>
<div class="line"><a name="l45416"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aba627b910a98dbe0a259957874079590">45416</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#aba627b910a98dbe0a259957874079590">vqmacc_vx_i32m4_m</a> (vmask_t mask, vint32m4_t acc, int8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45417"></a><span class="lineno">45417</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vx_i32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45418"></a><span class="lineno">45418</span>&#160;}</div>
<div class="line"><a name="l45419"></a><span class="lineno">45419</span>&#160;__rv32 vint32m8_t vqmacc_vx_i32m8_m (vmask_t mask, vint32m8_t acc, int8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45420"></a><span class="lineno">45420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmacc_vx_i32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l45421"></a><span class="lineno">45421</span>&#160;}</div>
<div class="line"><a name="l45422"></a><span class="lineno">45422</span>&#160; </div>
<div class="line"><a name="l45448"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a503c988d31a8369e405c16a1dbca77c4">45448</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#a503c988d31a8369e405c16a1dbca77c4">vqmaccsu_vv_i32m4_m</a> (vmask_t mask, vint32m4_t acc, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45449"></a><span class="lineno">45449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vv_i32m4_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45450"></a><span class="lineno">45450</span>&#160;}</div>
<div class="line"><a name="l45451"></a><span class="lineno">45451</span>&#160;__rv32 vint32m8_t vqmaccsu_vv_i32m8_m (vmask_t mask, vint32m8_t acc, vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45452"></a><span class="lineno">45452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vv_i32m8_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45453"></a><span class="lineno">45453</span>&#160;}</div>
<div class="line"><a name="l45454"></a><span class="lineno">45454</span>&#160; </div>
<div class="line"><a name="l45480"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aabf5e7dc9ce4bbe17e361af020f1b993">45480</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#aabf5e7dc9ce4bbe17e361af020f1b993">vqmaccsu_vx_i32m4_m</a> (vmask_t mask, vint32m4_t acc, int8_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l45481"></a><span class="lineno">45481</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vx_i32m4_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45482"></a><span class="lineno">45482</span>&#160;}</div>
<div class="line"><a name="l45483"></a><span class="lineno">45483</span>&#160;__rv32 vint32m8_t vqmaccsu_vx_i32m8_m (vmask_t mask, vint32m8_t acc, int8_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l45484"></a><span class="lineno">45484</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccsu_vx_i32m8_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45485"></a><span class="lineno">45485</span>&#160;}</div>
<div class="line"><a name="l45486"></a><span class="lineno">45486</span>&#160; </div>
<div class="line"><a name="l45512"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9c11a63a57c2895c5f39c05c84025624">45512</a></span>&#160;__rv32 vint32m4_t <a class="code" href="riscv__vector_8h.html#a9c11a63a57c2895c5f39c05c84025624">vqmaccus_vx_i32m4_m</a> (vmask_t mask, vint32m4_t acc, uint8_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45513"></a><span class="lineno">45513</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccus_vx_i32m4_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45514"></a><span class="lineno">45514</span>&#160;}</div>
<div class="line"><a name="l45515"></a><span class="lineno">45515</span>&#160;__rv32 vint32m8_t vqmaccus_vx_i32m8_m (vmask_t mask, vint32m8_t acc, uint8_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45516"></a><span class="lineno">45516</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vqmaccus_vx_i32m8_m(mask,acc,op1,op2);   </div>
<div class="line"><a name="l45517"></a><span class="lineno">45517</span>&#160;}</div>
<div class="line"><a name="l45518"></a><span class="lineno">45518</span>&#160; </div>
<div class="line"><a name="l45519"></a><span class="lineno">45519</span>&#160;<span class="comment">/***********Vector Integer Merge Functions************/</span></div>
<div class="line"><a name="l45555"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a28931d1986fa847173eaec2d54c80f15">45555</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a28931d1986fa847173eaec2d54c80f15">vmerge_vvm_i8m1_m</a> (vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l45556"></a><span class="lineno">45556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45557"></a><span class="lineno">45557</span>&#160;}</div>
<div class="line"><a name="l45558"></a><span class="lineno">45558</span>&#160;__rv32 vint8m2_t vmerge_vvm_i8m2_m (vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l45559"></a><span class="lineno">45559</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45560"></a><span class="lineno">45560</span>&#160;}</div>
<div class="line"><a name="l45561"></a><span class="lineno">45561</span>&#160;__rv32 vint8m4_t vmerge_vvm_i8m4_m (vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l45562"></a><span class="lineno">45562</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45563"></a><span class="lineno">45563</span>&#160;}</div>
<div class="line"><a name="l45564"></a><span class="lineno">45564</span>&#160;__rv32 vint8m8_t vmerge_vvm_i8m8_m (vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l45565"></a><span class="lineno">45565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45566"></a><span class="lineno">45566</span>&#160;}</div>
<div class="line"><a name="l45567"></a><span class="lineno">45567</span>&#160; </div>
<div class="line"><a name="l45603"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa9386e7b3493d27678150efa1b293973">45603</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa9386e7b3493d27678150efa1b293973">vmerge_vvm_i16m1_m</a> (vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l45604"></a><span class="lineno">45604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45605"></a><span class="lineno">45605</span>&#160;}</div>
<div class="line"><a name="l45606"></a><span class="lineno">45606</span>&#160;__rv32 vint16m2_t vmerge_vvm_i16m2_m (vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l45607"></a><span class="lineno">45607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45608"></a><span class="lineno">45608</span>&#160;}</div>
<div class="line"><a name="l45609"></a><span class="lineno">45609</span>&#160;__rv32 vint16m4_t vmerge_vvm_i16m4_m (vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l45610"></a><span class="lineno">45610</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45611"></a><span class="lineno">45611</span>&#160;}</div>
<div class="line"><a name="l45612"></a><span class="lineno">45612</span>&#160;__rv32 vint16m8_t vmerge_vvm_i16m8_m (vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l45613"></a><span class="lineno">45613</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45614"></a><span class="lineno">45614</span>&#160;}</div>
<div class="line"><a name="l45615"></a><span class="lineno">45615</span>&#160; </div>
<div class="line"><a name="l45651"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abd1667ac13d7a874784783c87fdb0bd4">45651</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#abd1667ac13d7a874784783c87fdb0bd4">vmerge_vvm_i32m1_m</a> (vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l45652"></a><span class="lineno">45652</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45653"></a><span class="lineno">45653</span>&#160;}</div>
<div class="line"><a name="l45654"></a><span class="lineno">45654</span>&#160;__rv32 vint32m2_t vmerge_vvm_i32m2_m (vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l45655"></a><span class="lineno">45655</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45656"></a><span class="lineno">45656</span>&#160;}</div>
<div class="line"><a name="l45657"></a><span class="lineno">45657</span>&#160;__rv32 vint32m4_t vmerge_vvm_i32m4_m (vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l45658"></a><span class="lineno">45658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45659"></a><span class="lineno">45659</span>&#160;}</div>
<div class="line"><a name="l45660"></a><span class="lineno">45660</span>&#160;__rv32 vint32m8_t vmerge_vvm_i32m8_m (vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l45661"></a><span class="lineno">45661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vvm_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45662"></a><span class="lineno">45662</span>&#160;}</div>
<div class="line"><a name="l45663"></a><span class="lineno">45663</span>&#160; </div>
<div class="line"><a name="l45699"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3a66c179fd906959a1efbd9b203336a8">45699</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3a66c179fd906959a1efbd9b203336a8">vmerge_vxm_i8m1_m</a> (vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l45700"></a><span class="lineno">45700</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45701"></a><span class="lineno">45701</span>&#160;}</div>
<div class="line"><a name="l45702"></a><span class="lineno">45702</span>&#160;__rv32 vint8m2_t vmerge_vxm_i8m2_m (vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l45703"></a><span class="lineno">45703</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45704"></a><span class="lineno">45704</span>&#160;}</div>
<div class="line"><a name="l45705"></a><span class="lineno">45705</span>&#160;__rv32 vint8m4_t vmerge_vxm_i8m4_m (vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l45706"></a><span class="lineno">45706</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45707"></a><span class="lineno">45707</span>&#160;}</div>
<div class="line"><a name="l45708"></a><span class="lineno">45708</span>&#160;__rv32 vint8m8_t vmerge_vxm_i8m8_m (vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l45709"></a><span class="lineno">45709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45710"></a><span class="lineno">45710</span>&#160;}</div>
<div class="line"><a name="l45711"></a><span class="lineno">45711</span>&#160; </div>
<div class="line"><a name="l45747"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae9c0ccf1a8b7ef2fdd6662efc1ce76fe">45747</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae9c0ccf1a8b7ef2fdd6662efc1ce76fe">vmerge_vxm_i16m1_m</a> (vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l45748"></a><span class="lineno">45748</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45749"></a><span class="lineno">45749</span>&#160;}</div>
<div class="line"><a name="l45750"></a><span class="lineno">45750</span>&#160;__rv32 vint16m2_t vmerge_vxm_i16m2_m (vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l45751"></a><span class="lineno">45751</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45752"></a><span class="lineno">45752</span>&#160;}</div>
<div class="line"><a name="l45753"></a><span class="lineno">45753</span>&#160;__rv32 vint16m4_t vmerge_vxm_i16m4_m (vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l45754"></a><span class="lineno">45754</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45755"></a><span class="lineno">45755</span>&#160;}</div>
<div class="line"><a name="l45756"></a><span class="lineno">45756</span>&#160;__rv32 vint16m8_t vmerge_vxm_i16m8_m (vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l45757"></a><span class="lineno">45757</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45758"></a><span class="lineno">45758</span>&#160;}</div>
<div class="line"><a name="l45759"></a><span class="lineno">45759</span>&#160; </div>
<div class="line"><a name="l45795"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a76c598457b1ff0e3c84343ea4db0a983">45795</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a76c598457b1ff0e3c84343ea4db0a983">vmerge_vxm_i32m1_m</a> (vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l45796"></a><span class="lineno">45796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l45797"></a><span class="lineno">45797</span>&#160;}</div>
<div class="line"><a name="l45798"></a><span class="lineno">45798</span>&#160;__rv32 vint32m2_t vmerge_vxm_i32m2_m (vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l45799"></a><span class="lineno">45799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l45800"></a><span class="lineno">45800</span>&#160;}</div>
<div class="line"><a name="l45801"></a><span class="lineno">45801</span>&#160;__rv32 vint32m4_t vmerge_vxm_i32m4_m (vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l45802"></a><span class="lineno">45802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l45803"></a><span class="lineno">45803</span>&#160;}</div>
<div class="line"><a name="l45804"></a><span class="lineno">45804</span>&#160;__rv32 vint32m8_t vmerge_vxm_i32m8_m (vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l45805"></a><span class="lineno">45805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmerge_vxm_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l45806"></a><span class="lineno">45806</span>&#160;}</div>
<div class="line"><a name="l45807"></a><span class="lineno">45807</span>&#160; </div>
<div class="line"><a name="l45843"></a><span class="lineno">45843</span>&#160;<span class="preprocessor">#define vmerge_vim_i8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45844"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aed85590de34607133aa8f49ec3b6eadb">45844</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l45845"></a><span class="lineno">45845</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45846"></a><span class="lineno">45846</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45847"></a><span class="lineno">45847</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45848"></a><span class="lineno">45848</span>&#160;<span class="preprocessor">#define vmerge_vim_i8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45849"></a><span class="lineno">45849</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l45850"></a><span class="lineno">45850</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45851"></a><span class="lineno">45851</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45852"></a><span class="lineno">45852</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45853"></a><span class="lineno">45853</span>&#160;<span class="preprocessor">#define vmerge_vim_i8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45854"></a><span class="lineno">45854</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l45855"></a><span class="lineno">45855</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45856"></a><span class="lineno">45856</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45857"></a><span class="lineno">45857</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45858"></a><span class="lineno">45858</span>&#160;<span class="preprocessor">#define vmerge_vim_i8m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45859"></a><span class="lineno">45859</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l45860"></a><span class="lineno">45860</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45861"></a><span class="lineno">45861</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45862"></a><span class="lineno">45862</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45863"></a><span class="lineno">45863</span>&#160; </div>
<div class="line"><a name="l45899"></a><span class="lineno">45899</span>&#160;<span class="preprocessor">#define vmerge_vim_i16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45900"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8ebb812b0086b7c7619a25236c3776a7">45900</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l45901"></a><span class="lineno">45901</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45902"></a><span class="lineno">45902</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45903"></a><span class="lineno">45903</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45904"></a><span class="lineno">45904</span>&#160;<span class="preprocessor">#define vmerge_vim_i16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45905"></a><span class="lineno">45905</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l45906"></a><span class="lineno">45906</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45907"></a><span class="lineno">45907</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45908"></a><span class="lineno">45908</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45909"></a><span class="lineno">45909</span>&#160;<span class="preprocessor">#define vmerge_vim_i16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45910"></a><span class="lineno">45910</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l45911"></a><span class="lineno">45911</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45912"></a><span class="lineno">45912</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45913"></a><span class="lineno">45913</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45914"></a><span class="lineno">45914</span>&#160;<span class="preprocessor">#define vmerge_vim_i16m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45915"></a><span class="lineno">45915</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l45916"></a><span class="lineno">45916</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45917"></a><span class="lineno">45917</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45918"></a><span class="lineno">45918</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45919"></a><span class="lineno">45919</span>&#160; </div>
<div class="line"><a name="l45955"></a><span class="lineno">45955</span>&#160;<span class="preprocessor">#define vmerge_vim_i32m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45956"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9cc1db34dd806045b175541ab1ddcd6b">45956</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l45957"></a><span class="lineno">45957</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45958"></a><span class="lineno">45958</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45959"></a><span class="lineno">45959</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45960"></a><span class="lineno">45960</span>&#160;<span class="preprocessor">#define vmerge_vim_i32m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45961"></a><span class="lineno">45961</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l45962"></a><span class="lineno">45962</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45963"></a><span class="lineno">45963</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45964"></a><span class="lineno">45964</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45965"></a><span class="lineno">45965</span>&#160;<span class="preprocessor">#define vmerge_vim_i32m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45966"></a><span class="lineno">45966</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l45967"></a><span class="lineno">45967</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45968"></a><span class="lineno">45968</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45969"></a><span class="lineno">45969</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45970"></a><span class="lineno">45970</span>&#160;<span class="preprocessor">#define vmerge_vim_i32m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l45971"></a><span class="lineno">45971</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l45972"></a><span class="lineno">45972</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmerge_vim_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l45973"></a><span class="lineno">45973</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l45974"></a><span class="lineno">45974</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l45975"></a><span class="lineno">45975</span>&#160; </div>
<div class="line"><a name="l45976"></a><span class="lineno">45976</span>&#160; </div>
<div class="line"><a name="l45977"></a><span class="lineno">45977</span>&#160;<span class="comment">/***********Vector Integer Move Functions************/</span></div>
<div class="line"><a name="l45978"></a><span class="lineno">45978</span>&#160; </div>
<div class="line"><a name="l46006"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac22c050de0fbcc82aad36b3d87b44cc">46006</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aac22c050de0fbcc82aad36b3d87b44cc">vmv_v_v_i8m1</a>(vint8m1_t src){</div>
<div class="line"><a name="l46007"></a><span class="lineno">46007</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i8m1(src);</div>
<div class="line"><a name="l46008"></a><span class="lineno">46008</span>&#160;}</div>
<div class="line"><a name="l46009"></a><span class="lineno">46009</span>&#160;__rv32 vint8m2_t vmv_v_v_i8m2(vint8m2_t src){</div>
<div class="line"><a name="l46010"></a><span class="lineno">46010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i8m2(src);</div>
<div class="line"><a name="l46011"></a><span class="lineno">46011</span>&#160;}</div>
<div class="line"><a name="l46012"></a><span class="lineno">46012</span>&#160;__rv32 vint8m4_t vmv_v_v_i8m4(vint8m4_t src){</div>
<div class="line"><a name="l46013"></a><span class="lineno">46013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i8m4(src);</div>
<div class="line"><a name="l46014"></a><span class="lineno">46014</span>&#160;}</div>
<div class="line"><a name="l46015"></a><span class="lineno">46015</span>&#160;__rv32 vint8m8_t vmv_v_v_i8m8(vint8m8_t src){</div>
<div class="line"><a name="l46016"></a><span class="lineno">46016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i8m8(src);</div>
<div class="line"><a name="l46017"></a><span class="lineno">46017</span>&#160;}</div>
<div class="line"><a name="l46018"></a><span class="lineno">46018</span>&#160; </div>
<div class="line"><a name="l46046"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ade80b6cb24d7ae2c4db61b459d5e1809">46046</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ade80b6cb24d7ae2c4db61b459d5e1809">vmv_v_v_i16m1</a>(vint16m1_t src){</div>
<div class="line"><a name="l46047"></a><span class="lineno">46047</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i16m1(src);</div>
<div class="line"><a name="l46048"></a><span class="lineno">46048</span>&#160;}</div>
<div class="line"><a name="l46049"></a><span class="lineno">46049</span>&#160;__rv32 vint16m2_t vmv_v_v_i16m2(vint16m2_t src){</div>
<div class="line"><a name="l46050"></a><span class="lineno">46050</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i16m2(src);</div>
<div class="line"><a name="l46051"></a><span class="lineno">46051</span>&#160;}</div>
<div class="line"><a name="l46052"></a><span class="lineno">46052</span>&#160;__rv32 vint16m4_t vmv_v_v_i16m4(vint16m4_t src){</div>
<div class="line"><a name="l46053"></a><span class="lineno">46053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i16m4(src);</div>
<div class="line"><a name="l46054"></a><span class="lineno">46054</span>&#160;}</div>
<div class="line"><a name="l46055"></a><span class="lineno">46055</span>&#160;__rv32 vint16m8_t vmv_v_v_i16m8(vint16m8_t src){</div>
<div class="line"><a name="l46056"></a><span class="lineno">46056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i16m8(src);</div>
<div class="line"><a name="l46057"></a><span class="lineno">46057</span>&#160;}</div>
<div class="line"><a name="l46058"></a><span class="lineno">46058</span>&#160; </div>
<div class="line"><a name="l46086"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a98cf04381613e74677ca38b6203850f8">46086</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a98cf04381613e74677ca38b6203850f8">vmv_v_v_i32m1</a>(vint32m1_t src){</div>
<div class="line"><a name="l46087"></a><span class="lineno">46087</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i32m1(src);</div>
<div class="line"><a name="l46088"></a><span class="lineno">46088</span>&#160;}</div>
<div class="line"><a name="l46089"></a><span class="lineno">46089</span>&#160;__rv32 vint32m2_t vmv_v_v_i32m2(vint32m2_t src){</div>
<div class="line"><a name="l46090"></a><span class="lineno">46090</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i32m2(src);</div>
<div class="line"><a name="l46091"></a><span class="lineno">46091</span>&#160;}</div>
<div class="line"><a name="l46092"></a><span class="lineno">46092</span>&#160;__rv32 vint32m4_t vmv_v_v_i32m4(vint32m4_t src){</div>
<div class="line"><a name="l46093"></a><span class="lineno">46093</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i32m4(src);</div>
<div class="line"><a name="l46094"></a><span class="lineno">46094</span>&#160;}</div>
<div class="line"><a name="l46095"></a><span class="lineno">46095</span>&#160;__rv32 vint32m8_t vmv_v_v_i32m8(vint32m8_t src){</div>
<div class="line"><a name="l46096"></a><span class="lineno">46096</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_i32m8(src);</div>
<div class="line"><a name="l46097"></a><span class="lineno">46097</span>&#160;}</div>
<div class="line"><a name="l46098"></a><span class="lineno">46098</span>&#160; </div>
<div class="line"><a name="l46126"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a13ea716c1d65877b9ee13ab80b17a2d9">46126</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a13ea716c1d65877b9ee13ab80b17a2d9">vmv_v_v_u8m1</a>(vuint8m1_t src){</div>
<div class="line"><a name="l46127"></a><span class="lineno">46127</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u8m1(src);</div>
<div class="line"><a name="l46128"></a><span class="lineno">46128</span>&#160;}</div>
<div class="line"><a name="l46129"></a><span class="lineno">46129</span>&#160;__rv32 vuint8m2_t vmv_v_v_u8m2(vuint8m2_t src){</div>
<div class="line"><a name="l46130"></a><span class="lineno">46130</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u8m2(src);</div>
<div class="line"><a name="l46131"></a><span class="lineno">46131</span>&#160;}</div>
<div class="line"><a name="l46132"></a><span class="lineno">46132</span>&#160;__rv32 vuint8m4_t vmv_v_v_u8m4(vuint8m4_t src){</div>
<div class="line"><a name="l46133"></a><span class="lineno">46133</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u8m4(src);</div>
<div class="line"><a name="l46134"></a><span class="lineno">46134</span>&#160;}</div>
<div class="line"><a name="l46135"></a><span class="lineno">46135</span>&#160;__rv32 vuint8m8_t vmv_v_v_u8m8(vuint8m8_t src){</div>
<div class="line"><a name="l46136"></a><span class="lineno">46136</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u8m8(src);</div>
<div class="line"><a name="l46137"></a><span class="lineno">46137</span>&#160;}</div>
<div class="line"><a name="l46138"></a><span class="lineno">46138</span>&#160; </div>
<div class="line"><a name="l46166"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a13355e979fbb41c2af2b15fa519639ff">46166</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a13355e979fbb41c2af2b15fa519639ff">vmv_v_v_u16m1</a>(vuint16m1_t src){</div>
<div class="line"><a name="l46167"></a><span class="lineno">46167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u16m1(src);</div>
<div class="line"><a name="l46168"></a><span class="lineno">46168</span>&#160;}</div>
<div class="line"><a name="l46169"></a><span class="lineno">46169</span>&#160;__rv32 vuint16m2_t vmv_v_v_u16m2(vuint16m2_t src){</div>
<div class="line"><a name="l46170"></a><span class="lineno">46170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u16m2(src);</div>
<div class="line"><a name="l46171"></a><span class="lineno">46171</span>&#160;}</div>
<div class="line"><a name="l46172"></a><span class="lineno">46172</span>&#160;__rv32 vuint16m4_t vmv_v_v_u16m4(vuint16m4_t src){</div>
<div class="line"><a name="l46173"></a><span class="lineno">46173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u16m4(src);</div>
<div class="line"><a name="l46174"></a><span class="lineno">46174</span>&#160;}</div>
<div class="line"><a name="l46175"></a><span class="lineno">46175</span>&#160;__rv32 vuint16m8_t vmv_v_v_u16m8(vuint16m8_t src){</div>
<div class="line"><a name="l46176"></a><span class="lineno">46176</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u16m8(src);</div>
<div class="line"><a name="l46177"></a><span class="lineno">46177</span>&#160;}</div>
<div class="line"><a name="l46178"></a><span class="lineno">46178</span>&#160; </div>
<div class="line"><a name="l46206"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a92b1df41d5702f9c8bb1ae4c3f59c832">46206</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a92b1df41d5702f9c8bb1ae4c3f59c832">vmv_v_v_u32m1</a>(vuint32m1_t src){</div>
<div class="line"><a name="l46207"></a><span class="lineno">46207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u32m1(src);</div>
<div class="line"><a name="l46208"></a><span class="lineno">46208</span>&#160;}</div>
<div class="line"><a name="l46209"></a><span class="lineno">46209</span>&#160;__rv32 vuint32m2_t vmv_v_v_u32m2(vuint32m2_t src){</div>
<div class="line"><a name="l46210"></a><span class="lineno">46210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u32m2(src);</div>
<div class="line"><a name="l46211"></a><span class="lineno">46211</span>&#160;}</div>
<div class="line"><a name="l46212"></a><span class="lineno">46212</span>&#160;__rv32 vuint32m4_t vmv_v_v_u32m4(vuint32m4_t src){</div>
<div class="line"><a name="l46213"></a><span class="lineno">46213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u32m4(src);</div>
<div class="line"><a name="l46214"></a><span class="lineno">46214</span>&#160;}</div>
<div class="line"><a name="l46215"></a><span class="lineno">46215</span>&#160;__rv32 vuint32m8_t vmv_v_v_u32m8(vuint32m8_t src){</div>
<div class="line"><a name="l46216"></a><span class="lineno">46216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_v_u32m8(src);</div>
<div class="line"><a name="l46217"></a><span class="lineno">46217</span>&#160;}</div>
<div class="line"><a name="l46218"></a><span class="lineno">46218</span>&#160; </div>
<div class="line"><a name="l46246"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7945346956cc8ce2d81ede909c656a9">46246</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#af7945346956cc8ce2d81ede909c656a9">vmv_v_x_i8m1</a>(int8_t src){</div>
<div class="line"><a name="l46247"></a><span class="lineno">46247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i8m1(src);</div>
<div class="line"><a name="l46248"></a><span class="lineno">46248</span>&#160;}</div>
<div class="line"><a name="l46249"></a><span class="lineno">46249</span>&#160;__rv32 vint8m2_t vmv_v_x_i8m2(int8_t src){</div>
<div class="line"><a name="l46250"></a><span class="lineno">46250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i8m2(src);</div>
<div class="line"><a name="l46251"></a><span class="lineno">46251</span>&#160;}</div>
<div class="line"><a name="l46252"></a><span class="lineno">46252</span>&#160;__rv32 vint8m4_t vmv_v_x_i8m4(int8_t src){</div>
<div class="line"><a name="l46253"></a><span class="lineno">46253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i8m4(src);</div>
<div class="line"><a name="l46254"></a><span class="lineno">46254</span>&#160;}</div>
<div class="line"><a name="l46255"></a><span class="lineno">46255</span>&#160;__rv32 vint8m8_t vmv_v_x_i8m8(int8_t src){</div>
<div class="line"><a name="l46256"></a><span class="lineno">46256</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i8m8(src);</div>
<div class="line"><a name="l46257"></a><span class="lineno">46257</span>&#160;}</div>
<div class="line"><a name="l46258"></a><span class="lineno">46258</span>&#160; </div>
<div class="line"><a name="l46286"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a81ac023d33c4e2d5ce2e7f8d6f187237">46286</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a81ac023d33c4e2d5ce2e7f8d6f187237">vmv_v_x_i16m1</a>(int16_t src){</div>
<div class="line"><a name="l46287"></a><span class="lineno">46287</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i16m1(src);</div>
<div class="line"><a name="l46288"></a><span class="lineno">46288</span>&#160;}</div>
<div class="line"><a name="l46289"></a><span class="lineno">46289</span>&#160;__rv32 vint16m2_t vmv_v_x_i16m2(int16_t src){</div>
<div class="line"><a name="l46290"></a><span class="lineno">46290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i16m2(src);</div>
<div class="line"><a name="l46291"></a><span class="lineno">46291</span>&#160;}</div>
<div class="line"><a name="l46292"></a><span class="lineno">46292</span>&#160;__rv32 vint16m4_t vmv_v_x_i16m4(int16_t src){</div>
<div class="line"><a name="l46293"></a><span class="lineno">46293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i16m4(src);</div>
<div class="line"><a name="l46294"></a><span class="lineno">46294</span>&#160;}</div>
<div class="line"><a name="l46295"></a><span class="lineno">46295</span>&#160;__rv32 vint16m8_t vmv_v_x_i16m8(int16_t src){</div>
<div class="line"><a name="l46296"></a><span class="lineno">46296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i16m8(src);</div>
<div class="line"><a name="l46297"></a><span class="lineno">46297</span>&#160;}</div>
<div class="line"><a name="l46298"></a><span class="lineno">46298</span>&#160; </div>
<div class="line"><a name="l46326"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3122c85e2e4b534d5396dff590070aa4">46326</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a3122c85e2e4b534d5396dff590070aa4">vmv_v_x_i32m1</a>(int32_t src){</div>
<div class="line"><a name="l46327"></a><span class="lineno">46327</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i32m1(src);</div>
<div class="line"><a name="l46328"></a><span class="lineno">46328</span>&#160;}</div>
<div class="line"><a name="l46329"></a><span class="lineno">46329</span>&#160;__rv32 vint32m2_t vmv_v_x_i32m2(int32_t src){</div>
<div class="line"><a name="l46330"></a><span class="lineno">46330</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i32m2(src);</div>
<div class="line"><a name="l46331"></a><span class="lineno">46331</span>&#160;}</div>
<div class="line"><a name="l46332"></a><span class="lineno">46332</span>&#160;__rv32 vint32m4_t vmv_v_x_i32m4(int32_t src){</div>
<div class="line"><a name="l46333"></a><span class="lineno">46333</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i32m4(src);</div>
<div class="line"><a name="l46334"></a><span class="lineno">46334</span>&#160;}</div>
<div class="line"><a name="l46335"></a><span class="lineno">46335</span>&#160;__rv32 vint32m8_t vmv_v_x_i32m8(int32_t src){</div>
<div class="line"><a name="l46336"></a><span class="lineno">46336</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_i32m8(src);</div>
<div class="line"><a name="l46337"></a><span class="lineno">46337</span>&#160;}</div>
<div class="line"><a name="l46338"></a><span class="lineno">46338</span>&#160; </div>
<div class="line"><a name="l46366"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78dac04a5c36cb7f6f6c33fb8cb42a02">46366</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a78dac04a5c36cb7f6f6c33fb8cb42a02">vmv_v_x_u8m1</a>(uint8_t src){</div>
<div class="line"><a name="l46367"></a><span class="lineno">46367</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u8m1(src);</div>
<div class="line"><a name="l46368"></a><span class="lineno">46368</span>&#160;}</div>
<div class="line"><a name="l46369"></a><span class="lineno">46369</span>&#160;__rv32 vuint8m2_t vmv_v_x_u8m2(uint8_t src){</div>
<div class="line"><a name="l46370"></a><span class="lineno">46370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u8m2(src);</div>
<div class="line"><a name="l46371"></a><span class="lineno">46371</span>&#160;}</div>
<div class="line"><a name="l46372"></a><span class="lineno">46372</span>&#160;__rv32 vuint8m4_t vmv_v_x_u8m4(uint8_t src){</div>
<div class="line"><a name="l46373"></a><span class="lineno">46373</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u8m4(src);</div>
<div class="line"><a name="l46374"></a><span class="lineno">46374</span>&#160;}</div>
<div class="line"><a name="l46375"></a><span class="lineno">46375</span>&#160;__rv32 vuint8m8_t vmv_v_x_u8m8(uint8_t src){</div>
<div class="line"><a name="l46376"></a><span class="lineno">46376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u8m8(src);</div>
<div class="line"><a name="l46377"></a><span class="lineno">46377</span>&#160;}</div>
<div class="line"><a name="l46378"></a><span class="lineno">46378</span>&#160; </div>
<div class="line"><a name="l46406"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9e262e5739633fb20cd751bab129bdfb">46406</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9e262e5739633fb20cd751bab129bdfb">vmv_v_x_u16m1</a>(uint16_t src){</div>
<div class="line"><a name="l46407"></a><span class="lineno">46407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u16m1(src);</div>
<div class="line"><a name="l46408"></a><span class="lineno">46408</span>&#160;}</div>
<div class="line"><a name="l46409"></a><span class="lineno">46409</span>&#160;__rv32 vuint16m2_t vmv_v_x_u16m2(uint16_t src){</div>
<div class="line"><a name="l46410"></a><span class="lineno">46410</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u16m2(src);</div>
<div class="line"><a name="l46411"></a><span class="lineno">46411</span>&#160;}</div>
<div class="line"><a name="l46412"></a><span class="lineno">46412</span>&#160;__rv32 vuint16m4_t vmv_v_x_u16m4(uint16_t src){</div>
<div class="line"><a name="l46413"></a><span class="lineno">46413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u16m4(src);</div>
<div class="line"><a name="l46414"></a><span class="lineno">46414</span>&#160;}</div>
<div class="line"><a name="l46415"></a><span class="lineno">46415</span>&#160;__rv32 vuint16m8_t vmv_v_x_u16m8(uint16_t src){</div>
<div class="line"><a name="l46416"></a><span class="lineno">46416</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u16m8(src);</div>
<div class="line"><a name="l46417"></a><span class="lineno">46417</span>&#160;}</div>
<div class="line"><a name="l46418"></a><span class="lineno">46418</span>&#160; </div>
<div class="line"><a name="l46446"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0acf194366e8dd6b97e0aea8dca6c054">46446</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a0acf194366e8dd6b97e0aea8dca6c054">vmv_v_x_u32m1</a>(uint32_t src){</div>
<div class="line"><a name="l46447"></a><span class="lineno">46447</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u32m1(src);</div>
<div class="line"><a name="l46448"></a><span class="lineno">46448</span>&#160;}</div>
<div class="line"><a name="l46449"></a><span class="lineno">46449</span>&#160;__rv32 vuint32m2_t vmv_v_x_u32m2(uint32_t src){</div>
<div class="line"><a name="l46450"></a><span class="lineno">46450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u32m2(src);</div>
<div class="line"><a name="l46451"></a><span class="lineno">46451</span>&#160;}</div>
<div class="line"><a name="l46452"></a><span class="lineno">46452</span>&#160;__rv32 vuint32m4_t vmv_v_x_u32m4(uint32_t src){</div>
<div class="line"><a name="l46453"></a><span class="lineno">46453</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u32m4(src);</div>
<div class="line"><a name="l46454"></a><span class="lineno">46454</span>&#160;}</div>
<div class="line"><a name="l46455"></a><span class="lineno">46455</span>&#160;__rv32 vuint32m8_t vmv_v_x_u32m8(uint32_t src){</div>
<div class="line"><a name="l46456"></a><span class="lineno">46456</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmv_v_x_u32m8(src);</div>
<div class="line"><a name="l46457"></a><span class="lineno">46457</span>&#160;}</div>
<div class="line"><a name="l46458"></a><span class="lineno">46458</span>&#160; </div>
<div class="line"><a name="l46486"></a><span class="lineno">46486</span>&#160;<span class="preprocessor">#define vmv_v_i_i8m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46487"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61565063b7ada18ba24b582541469dd6">46487</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l46488"></a><span class="lineno">46488</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i8m1(src);\</span></div>
<div class="line"><a name="l46489"></a><span class="lineno">46489</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46490"></a><span class="lineno">46490</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46491"></a><span class="lineno">46491</span>&#160;<span class="preprocessor">#define vmv_v_i_i8m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46492"></a><span class="lineno">46492</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l46493"></a><span class="lineno">46493</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i8m2(src);\</span></div>
<div class="line"><a name="l46494"></a><span class="lineno">46494</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46495"></a><span class="lineno">46495</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46496"></a><span class="lineno">46496</span>&#160;<span class="preprocessor">#define vmv_v_i_i8m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46497"></a><span class="lineno">46497</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l46498"></a><span class="lineno">46498</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i8m4(src);\</span></div>
<div class="line"><a name="l46499"></a><span class="lineno">46499</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46500"></a><span class="lineno">46500</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46501"></a><span class="lineno">46501</span>&#160;<span class="preprocessor">#define vmv_v_i_i8m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46502"></a><span class="lineno">46502</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l46503"></a><span class="lineno">46503</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i8m8(src);\</span></div>
<div class="line"><a name="l46504"></a><span class="lineno">46504</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46505"></a><span class="lineno">46505</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46506"></a><span class="lineno">46506</span>&#160; </div>
<div class="line"><a name="l46534"></a><span class="lineno">46534</span>&#160;<span class="preprocessor">#define vmv_v_i_i16m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46535"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a90e63f9d248de842cc10adf2cc9d6c09">46535</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l46536"></a><span class="lineno">46536</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i16m1(src);\</span></div>
<div class="line"><a name="l46537"></a><span class="lineno">46537</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46538"></a><span class="lineno">46538</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46539"></a><span class="lineno">46539</span>&#160;<span class="preprocessor">#define vmv_v_i_i16m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46540"></a><span class="lineno">46540</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l46541"></a><span class="lineno">46541</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i16m2(src);\</span></div>
<div class="line"><a name="l46542"></a><span class="lineno">46542</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46543"></a><span class="lineno">46543</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46544"></a><span class="lineno">46544</span>&#160;<span class="preprocessor">#define vmv_v_i_i16m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46545"></a><span class="lineno">46545</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l46546"></a><span class="lineno">46546</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i16m4(src);\</span></div>
<div class="line"><a name="l46547"></a><span class="lineno">46547</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46548"></a><span class="lineno">46548</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46549"></a><span class="lineno">46549</span>&#160;<span class="preprocessor">#define vmv_v_i_i16m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46550"></a><span class="lineno">46550</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l46551"></a><span class="lineno">46551</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i16m8(src);\</span></div>
<div class="line"><a name="l46552"></a><span class="lineno">46552</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46553"></a><span class="lineno">46553</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46554"></a><span class="lineno">46554</span>&#160; </div>
<div class="line"><a name="l46582"></a><span class="lineno">46582</span>&#160;<span class="preprocessor">#define vmv_v_i_i32m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46583"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ade9257fc14f8d8509e5d7c8a65691194">46583</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l46584"></a><span class="lineno">46584</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i32m1(src);\</span></div>
<div class="line"><a name="l46585"></a><span class="lineno">46585</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46586"></a><span class="lineno">46586</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46587"></a><span class="lineno">46587</span>&#160;<span class="preprocessor">#define vmv_v_i_i32m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46588"></a><span class="lineno">46588</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l46589"></a><span class="lineno">46589</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i32m2(src);\</span></div>
<div class="line"><a name="l46590"></a><span class="lineno">46590</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46591"></a><span class="lineno">46591</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46592"></a><span class="lineno">46592</span>&#160;<span class="preprocessor">#define vmv_v_i_i32m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46593"></a><span class="lineno">46593</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l46594"></a><span class="lineno">46594</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i32m4(src);\</span></div>
<div class="line"><a name="l46595"></a><span class="lineno">46595</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46596"></a><span class="lineno">46596</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46597"></a><span class="lineno">46597</span>&#160;<span class="preprocessor">#define vmv_v_i_i32m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46598"></a><span class="lineno">46598</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l46599"></a><span class="lineno">46599</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_i32m8(src);\</span></div>
<div class="line"><a name="l46600"></a><span class="lineno">46600</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46601"></a><span class="lineno">46601</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46602"></a><span class="lineno">46602</span>&#160; </div>
<div class="line"><a name="l46630"></a><span class="lineno">46630</span>&#160;<span class="preprocessor">#define vmv_v_i_u8m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46631"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad57ec96207448364fa09cd5202d809c8">46631</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l46632"></a><span class="lineno">46632</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u8m1(src);\</span></div>
<div class="line"><a name="l46633"></a><span class="lineno">46633</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46634"></a><span class="lineno">46634</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46635"></a><span class="lineno">46635</span>&#160;<span class="preprocessor">#define vmv_v_i_u8m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46636"></a><span class="lineno">46636</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l46637"></a><span class="lineno">46637</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u8m2(src);\</span></div>
<div class="line"><a name="l46638"></a><span class="lineno">46638</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46639"></a><span class="lineno">46639</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46640"></a><span class="lineno">46640</span>&#160;<span class="preprocessor">#define vmv_v_i_u8m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46641"></a><span class="lineno">46641</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l46642"></a><span class="lineno">46642</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u8m4(src);\</span></div>
<div class="line"><a name="l46643"></a><span class="lineno">46643</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46644"></a><span class="lineno">46644</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46645"></a><span class="lineno">46645</span>&#160;<span class="preprocessor">#define vmv_v_i_u8m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46646"></a><span class="lineno">46646</span>&#160;<span class="preprocessor">    vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l46647"></a><span class="lineno">46647</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u8m8(src);\</span></div>
<div class="line"><a name="l46648"></a><span class="lineno">46648</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46649"></a><span class="lineno">46649</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46650"></a><span class="lineno">46650</span>&#160; </div>
<div class="line"><a name="l46678"></a><span class="lineno">46678</span>&#160;<span class="preprocessor">#define vmv_v_i_u16m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46679"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0e1d206dfdc9f762e18fdfd9b86b2cae">46679</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l46680"></a><span class="lineno">46680</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u16m1(src);\</span></div>
<div class="line"><a name="l46681"></a><span class="lineno">46681</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46682"></a><span class="lineno">46682</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46683"></a><span class="lineno">46683</span>&#160;<span class="preprocessor">#define vmv_v_i_u16m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46684"></a><span class="lineno">46684</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l46685"></a><span class="lineno">46685</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u16m2(src);\</span></div>
<div class="line"><a name="l46686"></a><span class="lineno">46686</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46687"></a><span class="lineno">46687</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46688"></a><span class="lineno">46688</span>&#160;<span class="preprocessor">#define vmv_v_i_u16m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46689"></a><span class="lineno">46689</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l46690"></a><span class="lineno">46690</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u16m4(src);\</span></div>
<div class="line"><a name="l46691"></a><span class="lineno">46691</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46692"></a><span class="lineno">46692</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46693"></a><span class="lineno">46693</span>&#160;<span class="preprocessor">#define vmv_v_i_u16m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46694"></a><span class="lineno">46694</span>&#160;<span class="preprocessor">    vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l46695"></a><span class="lineno">46695</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u16m8(src);\</span></div>
<div class="line"><a name="l46696"></a><span class="lineno">46696</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46697"></a><span class="lineno">46697</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46698"></a><span class="lineno">46698</span>&#160; </div>
<div class="line"><a name="l46726"></a><span class="lineno">46726</span>&#160;<span class="preprocessor">#define vmv_v_i_u32m1(src) __extension__ ({\</span></div>
<div class="line"><a name="l46727"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a47c17c03acf28fd241a0841e2d445018">46727</a></span>&#160;<span class="preprocessor">    vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l46728"></a><span class="lineno">46728</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u32m1(src);\</span></div>
<div class="line"><a name="l46729"></a><span class="lineno">46729</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46730"></a><span class="lineno">46730</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46731"></a><span class="lineno">46731</span>&#160;<span class="preprocessor">#define vmv_v_i_u32m2(src) __extension__ ({\</span></div>
<div class="line"><a name="l46732"></a><span class="lineno">46732</span>&#160;<span class="preprocessor">    vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l46733"></a><span class="lineno">46733</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u32m2(src);\</span></div>
<div class="line"><a name="l46734"></a><span class="lineno">46734</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46735"></a><span class="lineno">46735</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46736"></a><span class="lineno">46736</span>&#160;<span class="preprocessor">#define vmv_v_i_u32m4(src) __extension__ ({\</span></div>
<div class="line"><a name="l46737"></a><span class="lineno">46737</span>&#160;<span class="preprocessor">    vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l46738"></a><span class="lineno">46738</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u32m4(src);\</span></div>
<div class="line"><a name="l46739"></a><span class="lineno">46739</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46740"></a><span class="lineno">46740</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46741"></a><span class="lineno">46741</span>&#160;<span class="preprocessor">#define vmv_v_i_u32m8(src) __extension__ ({\</span></div>
<div class="line"><a name="l46742"></a><span class="lineno">46742</span>&#160;<span class="preprocessor">    vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l46743"></a><span class="lineno">46743</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vmv_v_i_u32m8(src);\</span></div>
<div class="line"><a name="l46744"></a><span class="lineno">46744</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l46745"></a><span class="lineno">46745</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l46746"></a><span class="lineno">46746</span>&#160; </div>
<div class="line"><a name="l46747"></a><span class="lineno">46747</span>&#160;<span class="comment">/**************Vector Single-Width Saturating Add and Subtract Functions****************/</span></div>
<div class="line"><a name="l46779"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f422b6e9166baaef227ae2f13ebd691">46779</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a8f422b6e9166baaef227ae2f13ebd691">vsaddu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l46780"></a><span class="lineno">46780</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l46781"></a><span class="lineno">46781</span>&#160;} </div>
<div class="line"><a name="l46782"></a><span class="lineno">46782</span>&#160;__rv32 vuint8m2_t vsaddu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l46783"></a><span class="lineno">46783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l46784"></a><span class="lineno">46784</span>&#160;} </div>
<div class="line"><a name="l46785"></a><span class="lineno">46785</span>&#160;__rv32 vuint8m4_t vsaddu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l46786"></a><span class="lineno">46786</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l46787"></a><span class="lineno">46787</span>&#160;} </div>
<div class="line"><a name="l46788"></a><span class="lineno">46788</span>&#160;__rv32 vuint8m8_t vsaddu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l46789"></a><span class="lineno">46789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l46790"></a><span class="lineno">46790</span>&#160;} </div>
<div class="line"><a name="l46791"></a><span class="lineno">46791</span>&#160; </div>
<div class="line"><a name="l46823"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6b7f79822735c49bcbf0a6230a74261">46823</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac6b7f79822735c49bcbf0a6230a74261">vsaddu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l46824"></a><span class="lineno">46824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l46825"></a><span class="lineno">46825</span>&#160;} </div>
<div class="line"><a name="l46826"></a><span class="lineno">46826</span>&#160;__rv32 vuint16m2_t vsaddu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l46827"></a><span class="lineno">46827</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l46828"></a><span class="lineno">46828</span>&#160;} </div>
<div class="line"><a name="l46829"></a><span class="lineno">46829</span>&#160;__rv32 vuint16m4_t vsaddu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l46830"></a><span class="lineno">46830</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l46831"></a><span class="lineno">46831</span>&#160;} </div>
<div class="line"><a name="l46832"></a><span class="lineno">46832</span>&#160;__rv32 vuint16m8_t vsaddu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l46833"></a><span class="lineno">46833</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l46834"></a><span class="lineno">46834</span>&#160;} </div>
<div class="line"><a name="l46835"></a><span class="lineno">46835</span>&#160; </div>
<div class="line"><a name="l46867"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7390af0fb4aecf0112c4ca1ad64e80d">46867</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af7390af0fb4aecf0112c4ca1ad64e80d">vsaddu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l46868"></a><span class="lineno">46868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l46869"></a><span class="lineno">46869</span>&#160;} </div>
<div class="line"><a name="l46870"></a><span class="lineno">46870</span>&#160;__rv32 vuint32m2_t vsaddu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l46871"></a><span class="lineno">46871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l46872"></a><span class="lineno">46872</span>&#160;} </div>
<div class="line"><a name="l46873"></a><span class="lineno">46873</span>&#160;__rv32 vuint32m4_t vsaddu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l46874"></a><span class="lineno">46874</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l46875"></a><span class="lineno">46875</span>&#160;} </div>
<div class="line"><a name="l46876"></a><span class="lineno">46876</span>&#160;__rv32 vuint32m8_t vsaddu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l46877"></a><span class="lineno">46877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l46878"></a><span class="lineno">46878</span>&#160;} </div>
<div class="line"><a name="l46879"></a><span class="lineno">46879</span>&#160; </div>
<div class="line"><a name="l46911"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a863fc8653a31377d892e67fe2014bf68">46911</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a863fc8653a31377d892e67fe2014bf68">vsaddu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l46912"></a><span class="lineno">46912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l46913"></a><span class="lineno">46913</span>&#160;} </div>
<div class="line"><a name="l46914"></a><span class="lineno">46914</span>&#160;__rv32 vuint8m2_t vsaddu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l46915"></a><span class="lineno">46915</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l46916"></a><span class="lineno">46916</span>&#160;} </div>
<div class="line"><a name="l46917"></a><span class="lineno">46917</span>&#160;__rv32 vuint8m4_t vsaddu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l46918"></a><span class="lineno">46918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l46919"></a><span class="lineno">46919</span>&#160;} </div>
<div class="line"><a name="l46920"></a><span class="lineno">46920</span>&#160;__rv32 vuint8m8_t vsaddu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l46921"></a><span class="lineno">46921</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l46922"></a><span class="lineno">46922</span>&#160;} </div>
<div class="line"><a name="l46923"></a><span class="lineno">46923</span>&#160; </div>
<div class="line"><a name="l46955"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9285fcc6a246833694150c3519531273">46955</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9285fcc6a246833694150c3519531273">vsaddu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l46956"></a><span class="lineno">46956</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l46957"></a><span class="lineno">46957</span>&#160;} </div>
<div class="line"><a name="l46958"></a><span class="lineno">46958</span>&#160;__rv32 vuint16m2_t vsaddu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l46959"></a><span class="lineno">46959</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l46960"></a><span class="lineno">46960</span>&#160;} </div>
<div class="line"><a name="l46961"></a><span class="lineno">46961</span>&#160;__rv32 vuint16m4_t vsaddu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l46962"></a><span class="lineno">46962</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l46963"></a><span class="lineno">46963</span>&#160;} </div>
<div class="line"><a name="l46964"></a><span class="lineno">46964</span>&#160;__rv32 vuint16m8_t vsaddu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l46965"></a><span class="lineno">46965</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l46966"></a><span class="lineno">46966</span>&#160;} </div>
<div class="line"><a name="l46967"></a><span class="lineno">46967</span>&#160; </div>
<div class="line"><a name="l46999"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac2d9c607a057e22c8a95c7b520f6c7b4">46999</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ac2d9c607a057e22c8a95c7b520f6c7b4">vsaddu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l47000"></a><span class="lineno">47000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l47001"></a><span class="lineno">47001</span>&#160;} </div>
<div class="line"><a name="l47002"></a><span class="lineno">47002</span>&#160;__rv32 vuint32m2_t vsaddu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l47003"></a><span class="lineno">47003</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l47004"></a><span class="lineno">47004</span>&#160;} </div>
<div class="line"><a name="l47005"></a><span class="lineno">47005</span>&#160;__rv32 vuint32m4_t vsaddu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l47006"></a><span class="lineno">47006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l47007"></a><span class="lineno">47007</span>&#160;} </div>
<div class="line"><a name="l47008"></a><span class="lineno">47008</span>&#160;__rv32 vuint32m8_t vsaddu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l47009"></a><span class="lineno">47009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l47010"></a><span class="lineno">47010</span>&#160;} </div>
<div class="line"><a name="l47011"></a><span class="lineno">47011</span>&#160; </div>
<div class="line"><a name="l47043"></a><span class="lineno">47043</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47044"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af4317324b5cffb3f521384903000cbac">47044</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l47045"></a><span class="lineno">47045</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l47046"></a><span class="lineno">47046</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47047"></a><span class="lineno">47047</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47048"></a><span class="lineno">47048</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47049"></a><span class="lineno">47049</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l47050"></a><span class="lineno">47050</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l47051"></a><span class="lineno">47051</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47052"></a><span class="lineno">47052</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47053"></a><span class="lineno">47053</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47054"></a><span class="lineno">47054</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l47055"></a><span class="lineno">47055</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l47056"></a><span class="lineno">47056</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47057"></a><span class="lineno">47057</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47058"></a><span class="lineno">47058</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47059"></a><span class="lineno">47059</span>&#160;<span class="preprocessor">    vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l47060"></a><span class="lineno">47060</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l47061"></a><span class="lineno">47061</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47062"></a><span class="lineno">47062</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47063"></a><span class="lineno">47063</span>&#160; </div>
<div class="line"><a name="l47095"></a><span class="lineno">47095</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47096"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7724bad8313fdafe3961df0f82a272a2">47096</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l47097"></a><span class="lineno">47097</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l47098"></a><span class="lineno">47098</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47099"></a><span class="lineno">47099</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47100"></a><span class="lineno">47100</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47101"></a><span class="lineno">47101</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l47102"></a><span class="lineno">47102</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l47103"></a><span class="lineno">47103</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47104"></a><span class="lineno">47104</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47105"></a><span class="lineno">47105</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47106"></a><span class="lineno">47106</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l47107"></a><span class="lineno">47107</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l47108"></a><span class="lineno">47108</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47109"></a><span class="lineno">47109</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47110"></a><span class="lineno">47110</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47111"></a><span class="lineno">47111</span>&#160;<span class="preprocessor">    vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l47112"></a><span class="lineno">47112</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l47113"></a><span class="lineno">47113</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47114"></a><span class="lineno">47114</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47115"></a><span class="lineno">47115</span>&#160; </div>
<div class="line"><a name="l47147"></a><span class="lineno">47147</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47148"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9c0e5a3d07ee234dc9f1417a65493b56">47148</a></span>&#160;<span class="preprocessor">    vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l47149"></a><span class="lineno">47149</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l47150"></a><span class="lineno">47150</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47151"></a><span class="lineno">47151</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47152"></a><span class="lineno">47152</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47153"></a><span class="lineno">47153</span>&#160;<span class="preprocessor">    vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l47154"></a><span class="lineno">47154</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l47155"></a><span class="lineno">47155</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47156"></a><span class="lineno">47156</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47157"></a><span class="lineno">47157</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47158"></a><span class="lineno">47158</span>&#160;<span class="preprocessor">    vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l47159"></a><span class="lineno">47159</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l47160"></a><span class="lineno">47160</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47161"></a><span class="lineno">47161</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47162"></a><span class="lineno">47162</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47163"></a><span class="lineno">47163</span>&#160;<span class="preprocessor">    vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l47164"></a><span class="lineno">47164</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l47165"></a><span class="lineno">47165</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47166"></a><span class="lineno">47166</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47167"></a><span class="lineno">47167</span>&#160; </div>
<div class="line"><a name="l47199"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4b9f41f6f8a2c93c0574d2b85c2977f">47199</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aa4b9f41f6f8a2c93c0574d2b85c2977f">vsadd_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l47200"></a><span class="lineno">47200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l47201"></a><span class="lineno">47201</span>&#160;} </div>
<div class="line"><a name="l47202"></a><span class="lineno">47202</span>&#160;__rv32 vint8m2_t vsadd_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l47203"></a><span class="lineno">47203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l47204"></a><span class="lineno">47204</span>&#160;} </div>
<div class="line"><a name="l47205"></a><span class="lineno">47205</span>&#160;__rv32 vint8m4_t vsadd_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l47206"></a><span class="lineno">47206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l47207"></a><span class="lineno">47207</span>&#160;} </div>
<div class="line"><a name="l47208"></a><span class="lineno">47208</span>&#160;__rv32 vint8m8_t vsadd_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l47209"></a><span class="lineno">47209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l47210"></a><span class="lineno">47210</span>&#160;} </div>
<div class="line"><a name="l47211"></a><span class="lineno">47211</span>&#160; </div>
<div class="line"><a name="l47243"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad53650a68e43b183229a7adf89a670aa">47243</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad53650a68e43b183229a7adf89a670aa">vsadd_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l47244"></a><span class="lineno">47244</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l47245"></a><span class="lineno">47245</span>&#160;} </div>
<div class="line"><a name="l47246"></a><span class="lineno">47246</span>&#160;__rv32 vint16m2_t vsadd_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l47247"></a><span class="lineno">47247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l47248"></a><span class="lineno">47248</span>&#160;} </div>
<div class="line"><a name="l47249"></a><span class="lineno">47249</span>&#160;__rv32 vint16m4_t vsadd_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l47250"></a><span class="lineno">47250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l47251"></a><span class="lineno">47251</span>&#160;} </div>
<div class="line"><a name="l47252"></a><span class="lineno">47252</span>&#160;__rv32 vint16m8_t vsadd_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l47253"></a><span class="lineno">47253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l47254"></a><span class="lineno">47254</span>&#160;} </div>
<div class="line"><a name="l47255"></a><span class="lineno">47255</span>&#160; </div>
<div class="line"><a name="l47287"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9bfdb84e2f5c2ce55be69d883152861d">47287</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a9bfdb84e2f5c2ce55be69d883152861d">vsadd_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l47288"></a><span class="lineno">47288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l47289"></a><span class="lineno">47289</span>&#160;} </div>
<div class="line"><a name="l47290"></a><span class="lineno">47290</span>&#160;__rv32 vint32m2_t vsadd_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l47291"></a><span class="lineno">47291</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l47292"></a><span class="lineno">47292</span>&#160;} </div>
<div class="line"><a name="l47293"></a><span class="lineno">47293</span>&#160;__rv32 vint32m4_t vsadd_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l47294"></a><span class="lineno">47294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l47295"></a><span class="lineno">47295</span>&#160;} </div>
<div class="line"><a name="l47296"></a><span class="lineno">47296</span>&#160;__rv32 vint32m8_t vsadd_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l47297"></a><span class="lineno">47297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l47298"></a><span class="lineno">47298</span>&#160;} </div>
<div class="line"><a name="l47299"></a><span class="lineno">47299</span>&#160; </div>
<div class="line"><a name="l47331"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c7d9d8a02f0154d1ecf83ce4b0488a1">47331</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a1c7d9d8a02f0154d1ecf83ce4b0488a1">vsadd_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l47332"></a><span class="lineno">47332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l47333"></a><span class="lineno">47333</span>&#160;} </div>
<div class="line"><a name="l47334"></a><span class="lineno">47334</span>&#160;__rv32 vint8m2_t vsadd_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l47335"></a><span class="lineno">47335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l47336"></a><span class="lineno">47336</span>&#160;} </div>
<div class="line"><a name="l47337"></a><span class="lineno">47337</span>&#160;__rv32 vint8m4_t vsadd_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l47338"></a><span class="lineno">47338</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l47339"></a><span class="lineno">47339</span>&#160;} </div>
<div class="line"><a name="l47340"></a><span class="lineno">47340</span>&#160;__rv32 vint8m8_t vsadd_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l47341"></a><span class="lineno">47341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l47342"></a><span class="lineno">47342</span>&#160;} </div>
<div class="line"><a name="l47343"></a><span class="lineno">47343</span>&#160; </div>
<div class="line"><a name="l47375"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2843cc4233341a3565b6e445b9d45f27">47375</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a2843cc4233341a3565b6e445b9d45f27">vsadd_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l47376"></a><span class="lineno">47376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l47377"></a><span class="lineno">47377</span>&#160;} </div>
<div class="line"><a name="l47378"></a><span class="lineno">47378</span>&#160;__rv32 vint16m2_t vsadd_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l47379"></a><span class="lineno">47379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l47380"></a><span class="lineno">47380</span>&#160;} </div>
<div class="line"><a name="l47381"></a><span class="lineno">47381</span>&#160;__rv32 vint16m4_t vsadd_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l47382"></a><span class="lineno">47382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l47383"></a><span class="lineno">47383</span>&#160;} </div>
<div class="line"><a name="l47384"></a><span class="lineno">47384</span>&#160;__rv32 vint16m8_t vsadd_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l47385"></a><span class="lineno">47385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l47386"></a><span class="lineno">47386</span>&#160;} </div>
<div class="line"><a name="l47387"></a><span class="lineno">47387</span>&#160; </div>
<div class="line"><a name="l47419"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af2a4140cc915b62d3778539145b1d7c1">47419</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af2a4140cc915b62d3778539145b1d7c1">vsadd_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l47420"></a><span class="lineno">47420</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l47421"></a><span class="lineno">47421</span>&#160;} </div>
<div class="line"><a name="l47422"></a><span class="lineno">47422</span>&#160;__rv32 vint32m2_t vsadd_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l47423"></a><span class="lineno">47423</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l47424"></a><span class="lineno">47424</span>&#160;} </div>
<div class="line"><a name="l47425"></a><span class="lineno">47425</span>&#160;__rv32 vint32m4_t vsadd_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l47426"></a><span class="lineno">47426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l47427"></a><span class="lineno">47427</span>&#160;} </div>
<div class="line"><a name="l47428"></a><span class="lineno">47428</span>&#160;__rv32 vint32m8_t vsadd_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l47429"></a><span class="lineno">47429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l47430"></a><span class="lineno">47430</span>&#160;} </div>
<div class="line"><a name="l47431"></a><span class="lineno">47431</span>&#160; </div>
<div class="line"><a name="l47463"></a><span class="lineno">47463</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47464"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae5404e67012401b2961f9e7b33d9ad1d">47464</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l47465"></a><span class="lineno">47465</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l47466"></a><span class="lineno">47466</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47467"></a><span class="lineno">47467</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47468"></a><span class="lineno">47468</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47469"></a><span class="lineno">47469</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l47470"></a><span class="lineno">47470</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l47471"></a><span class="lineno">47471</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47472"></a><span class="lineno">47472</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47473"></a><span class="lineno">47473</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47474"></a><span class="lineno">47474</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l47475"></a><span class="lineno">47475</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l47476"></a><span class="lineno">47476</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47477"></a><span class="lineno">47477</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47478"></a><span class="lineno">47478</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47479"></a><span class="lineno">47479</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l47480"></a><span class="lineno">47480</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l47481"></a><span class="lineno">47481</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47482"></a><span class="lineno">47482</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47483"></a><span class="lineno">47483</span>&#160; </div>
<div class="line"><a name="l47515"></a><span class="lineno">47515</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47516"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6dd848c4f133cfa8a5b616fa2e77ad6c">47516</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l47517"></a><span class="lineno">47517</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l47518"></a><span class="lineno">47518</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47519"></a><span class="lineno">47519</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47520"></a><span class="lineno">47520</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47521"></a><span class="lineno">47521</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l47522"></a><span class="lineno">47522</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l47523"></a><span class="lineno">47523</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47524"></a><span class="lineno">47524</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47525"></a><span class="lineno">47525</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47526"></a><span class="lineno">47526</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l47527"></a><span class="lineno">47527</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l47528"></a><span class="lineno">47528</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47529"></a><span class="lineno">47529</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47530"></a><span class="lineno">47530</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47531"></a><span class="lineno">47531</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l47532"></a><span class="lineno">47532</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l47533"></a><span class="lineno">47533</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47534"></a><span class="lineno">47534</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47535"></a><span class="lineno">47535</span>&#160; </div>
<div class="line"><a name="l47567"></a><span class="lineno">47567</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47568"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afb3917a31c2b55a22d4f4426b894981b">47568</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l47569"></a><span class="lineno">47569</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l47570"></a><span class="lineno">47570</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47571"></a><span class="lineno">47571</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47572"></a><span class="lineno">47572</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47573"></a><span class="lineno">47573</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l47574"></a><span class="lineno">47574</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l47575"></a><span class="lineno">47575</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47576"></a><span class="lineno">47576</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47577"></a><span class="lineno">47577</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47578"></a><span class="lineno">47578</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l47579"></a><span class="lineno">47579</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l47580"></a><span class="lineno">47580</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47581"></a><span class="lineno">47581</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47582"></a><span class="lineno">47582</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l47583"></a><span class="lineno">47583</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l47584"></a><span class="lineno">47584</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l47585"></a><span class="lineno">47585</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l47586"></a><span class="lineno">47586</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l47587"></a><span class="lineno">47587</span>&#160; </div>
<div class="line"><a name="l47619"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a276e30909a3addd39fe7c0670f3c288b">47619</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a276e30909a3addd39fe7c0670f3c288b">vssubu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l47620"></a><span class="lineno">47620</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l47621"></a><span class="lineno">47621</span>&#160;} </div>
<div class="line"><a name="l47622"></a><span class="lineno">47622</span>&#160;__rv32 vuint8m2_t vssubu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l47623"></a><span class="lineno">47623</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l47624"></a><span class="lineno">47624</span>&#160;} </div>
<div class="line"><a name="l47625"></a><span class="lineno">47625</span>&#160;__rv32 vuint8m4_t vssubu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l47626"></a><span class="lineno">47626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l47627"></a><span class="lineno">47627</span>&#160;} </div>
<div class="line"><a name="l47628"></a><span class="lineno">47628</span>&#160;__rv32 vuint8m8_t vssubu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l47629"></a><span class="lineno">47629</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l47630"></a><span class="lineno">47630</span>&#160;} </div>
<div class="line"><a name="l47631"></a><span class="lineno">47631</span>&#160; </div>
<div class="line"><a name="l47663"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a50be959686cfd190abc75a87a731ac9d">47663</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a50be959686cfd190abc75a87a731ac9d">vssubu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l47664"></a><span class="lineno">47664</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l47665"></a><span class="lineno">47665</span>&#160;} </div>
<div class="line"><a name="l47666"></a><span class="lineno">47666</span>&#160;__rv32 vuint16m2_t vssubu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l47667"></a><span class="lineno">47667</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l47668"></a><span class="lineno">47668</span>&#160;} </div>
<div class="line"><a name="l47669"></a><span class="lineno">47669</span>&#160;__rv32 vuint16m4_t vssubu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l47670"></a><span class="lineno">47670</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l47671"></a><span class="lineno">47671</span>&#160;} </div>
<div class="line"><a name="l47672"></a><span class="lineno">47672</span>&#160;__rv32 vuint16m8_t vssubu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l47673"></a><span class="lineno">47673</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l47674"></a><span class="lineno">47674</span>&#160;} </div>
<div class="line"><a name="l47675"></a><span class="lineno">47675</span>&#160; </div>
<div class="line"><a name="l47707"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a52b5c6120db63a4e724276dc48fab652">47707</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a52b5c6120db63a4e724276dc48fab652">vssubu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l47708"></a><span class="lineno">47708</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l47709"></a><span class="lineno">47709</span>&#160;} </div>
<div class="line"><a name="l47710"></a><span class="lineno">47710</span>&#160;__rv32 vuint32m2_t vssubu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l47711"></a><span class="lineno">47711</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l47712"></a><span class="lineno">47712</span>&#160;} </div>
<div class="line"><a name="l47713"></a><span class="lineno">47713</span>&#160;__rv32 vuint32m4_t vssubu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l47714"></a><span class="lineno">47714</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l47715"></a><span class="lineno">47715</span>&#160;} </div>
<div class="line"><a name="l47716"></a><span class="lineno">47716</span>&#160;__rv32 vuint32m8_t vssubu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l47717"></a><span class="lineno">47717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l47718"></a><span class="lineno">47718</span>&#160;} </div>
<div class="line"><a name="l47719"></a><span class="lineno">47719</span>&#160; </div>
<div class="line"><a name="l47751"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac65a85a5d3702e35bde96894206d26c1">47751</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ac65a85a5d3702e35bde96894206d26c1">vssubu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l47752"></a><span class="lineno">47752</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l47753"></a><span class="lineno">47753</span>&#160;} </div>
<div class="line"><a name="l47754"></a><span class="lineno">47754</span>&#160;__rv32 vuint8m2_t vssubu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l47755"></a><span class="lineno">47755</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l47756"></a><span class="lineno">47756</span>&#160;} </div>
<div class="line"><a name="l47757"></a><span class="lineno">47757</span>&#160;__rv32 vuint8m4_t vssubu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l47758"></a><span class="lineno">47758</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l47759"></a><span class="lineno">47759</span>&#160;} </div>
<div class="line"><a name="l47760"></a><span class="lineno">47760</span>&#160;__rv32 vuint8m8_t vssubu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l47761"></a><span class="lineno">47761</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l47762"></a><span class="lineno">47762</span>&#160;} </div>
<div class="line"><a name="l47763"></a><span class="lineno">47763</span>&#160; </div>
<div class="line"><a name="l47795"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a02f40ab4681df5c56b6f5bc4cef4e490">47795</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a02f40ab4681df5c56b6f5bc4cef4e490">vssubu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l47796"></a><span class="lineno">47796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l47797"></a><span class="lineno">47797</span>&#160;} </div>
<div class="line"><a name="l47798"></a><span class="lineno">47798</span>&#160;__rv32 vuint16m2_t vssubu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l47799"></a><span class="lineno">47799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l47800"></a><span class="lineno">47800</span>&#160;} </div>
<div class="line"><a name="l47801"></a><span class="lineno">47801</span>&#160;__rv32 vuint16m4_t vssubu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l47802"></a><span class="lineno">47802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l47803"></a><span class="lineno">47803</span>&#160;} </div>
<div class="line"><a name="l47804"></a><span class="lineno">47804</span>&#160;__rv32 vuint16m8_t vssubu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l47805"></a><span class="lineno">47805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l47806"></a><span class="lineno">47806</span>&#160;} </div>
<div class="line"><a name="l47807"></a><span class="lineno">47807</span>&#160; </div>
<div class="line"><a name="l47839"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afcb9c6182909acf027902d2407071d5d">47839</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#afcb9c6182909acf027902d2407071d5d">vssubu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l47840"></a><span class="lineno">47840</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l47841"></a><span class="lineno">47841</span>&#160;} </div>
<div class="line"><a name="l47842"></a><span class="lineno">47842</span>&#160;__rv32 vuint32m2_t vssubu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l47843"></a><span class="lineno">47843</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l47844"></a><span class="lineno">47844</span>&#160;} </div>
<div class="line"><a name="l47845"></a><span class="lineno">47845</span>&#160;__rv32 vuint32m4_t vssubu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l47846"></a><span class="lineno">47846</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l47847"></a><span class="lineno">47847</span>&#160;} </div>
<div class="line"><a name="l47848"></a><span class="lineno">47848</span>&#160;__rv32 vuint32m8_t vssubu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l47849"></a><span class="lineno">47849</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l47850"></a><span class="lineno">47850</span>&#160;} </div>
<div class="line"><a name="l47851"></a><span class="lineno">47851</span>&#160; </div>
<div class="line"><a name="l47883"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa2551fc20990ed97fb778e8a7275230f">47883</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aa2551fc20990ed97fb778e8a7275230f">vssub_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l47884"></a><span class="lineno">47884</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l47885"></a><span class="lineno">47885</span>&#160;} </div>
<div class="line"><a name="l47886"></a><span class="lineno">47886</span>&#160;__rv32 vint8m2_t vssub_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l47887"></a><span class="lineno">47887</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l47888"></a><span class="lineno">47888</span>&#160;} </div>
<div class="line"><a name="l47889"></a><span class="lineno">47889</span>&#160;__rv32 vint8m4_t vssub_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l47890"></a><span class="lineno">47890</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l47891"></a><span class="lineno">47891</span>&#160;} </div>
<div class="line"><a name="l47892"></a><span class="lineno">47892</span>&#160;__rv32 vint8m8_t vssub_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l47893"></a><span class="lineno">47893</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l47894"></a><span class="lineno">47894</span>&#160;} </div>
<div class="line"><a name="l47895"></a><span class="lineno">47895</span>&#160; </div>
<div class="line"><a name="l47927"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a843ca17a6f633cb28d3beac99b120ed6">47927</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a843ca17a6f633cb28d3beac99b120ed6">vssub_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l47928"></a><span class="lineno">47928</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l47929"></a><span class="lineno">47929</span>&#160;} </div>
<div class="line"><a name="l47930"></a><span class="lineno">47930</span>&#160;__rv32 vint16m2_t vssub_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l47931"></a><span class="lineno">47931</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l47932"></a><span class="lineno">47932</span>&#160;} </div>
<div class="line"><a name="l47933"></a><span class="lineno">47933</span>&#160;__rv32 vint16m4_t vssub_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l47934"></a><span class="lineno">47934</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l47935"></a><span class="lineno">47935</span>&#160;} </div>
<div class="line"><a name="l47936"></a><span class="lineno">47936</span>&#160;__rv32 vint16m8_t vssub_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l47937"></a><span class="lineno">47937</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l47938"></a><span class="lineno">47938</span>&#160;} </div>
<div class="line"><a name="l47939"></a><span class="lineno">47939</span>&#160; </div>
<div class="line"><a name="l47971"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae2d48b2c02a12c238ad13acef33048ed">47971</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae2d48b2c02a12c238ad13acef33048ed">vssub_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l47972"></a><span class="lineno">47972</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l47973"></a><span class="lineno">47973</span>&#160;} </div>
<div class="line"><a name="l47974"></a><span class="lineno">47974</span>&#160;__rv32 vint32m2_t vssub_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l47975"></a><span class="lineno">47975</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l47976"></a><span class="lineno">47976</span>&#160;} </div>
<div class="line"><a name="l47977"></a><span class="lineno">47977</span>&#160;__rv32 vint32m4_t vssub_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l47978"></a><span class="lineno">47978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l47979"></a><span class="lineno">47979</span>&#160;} </div>
<div class="line"><a name="l47980"></a><span class="lineno">47980</span>&#160;__rv32 vint32m8_t vssub_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l47981"></a><span class="lineno">47981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l47982"></a><span class="lineno">47982</span>&#160;} </div>
<div class="line"><a name="l47983"></a><span class="lineno">47983</span>&#160; </div>
<div class="line"><a name="l48015"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abbc2c372d8029825c76aae26b6defee7">48015</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#abbc2c372d8029825c76aae26b6defee7">vssub_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l48016"></a><span class="lineno">48016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l48017"></a><span class="lineno">48017</span>&#160;} </div>
<div class="line"><a name="l48018"></a><span class="lineno">48018</span>&#160;__rv32 vint8m2_t vssub_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l48019"></a><span class="lineno">48019</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l48020"></a><span class="lineno">48020</span>&#160;} </div>
<div class="line"><a name="l48021"></a><span class="lineno">48021</span>&#160;__rv32 vint8m4_t vssub_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l48022"></a><span class="lineno">48022</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l48023"></a><span class="lineno">48023</span>&#160;} </div>
<div class="line"><a name="l48024"></a><span class="lineno">48024</span>&#160;__rv32 vint8m8_t vssub_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l48025"></a><span class="lineno">48025</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l48026"></a><span class="lineno">48026</span>&#160;} </div>
<div class="line"><a name="l48027"></a><span class="lineno">48027</span>&#160; </div>
<div class="line"><a name="l48059"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c8c0a35291f1363c8221b24a0ab1298">48059</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a1c8c0a35291f1363c8221b24a0ab1298">vssub_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l48060"></a><span class="lineno">48060</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l48061"></a><span class="lineno">48061</span>&#160;} </div>
<div class="line"><a name="l48062"></a><span class="lineno">48062</span>&#160;__rv32 vint16m2_t vssub_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l48063"></a><span class="lineno">48063</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l48064"></a><span class="lineno">48064</span>&#160;} </div>
<div class="line"><a name="l48065"></a><span class="lineno">48065</span>&#160;__rv32 vint16m4_t vssub_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l48066"></a><span class="lineno">48066</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l48067"></a><span class="lineno">48067</span>&#160;} </div>
<div class="line"><a name="l48068"></a><span class="lineno">48068</span>&#160;__rv32 vint16m8_t vssub_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l48069"></a><span class="lineno">48069</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l48070"></a><span class="lineno">48070</span>&#160;} </div>
<div class="line"><a name="l48071"></a><span class="lineno">48071</span>&#160; </div>
<div class="line"><a name="l48103"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b359b19c7c49b5de1c86d348692f848">48103</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a7b359b19c7c49b5de1c86d348692f848">vssub_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l48104"></a><span class="lineno">48104</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l48105"></a><span class="lineno">48105</span>&#160;} </div>
<div class="line"><a name="l48106"></a><span class="lineno">48106</span>&#160;__rv32 vint32m2_t vssub_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l48107"></a><span class="lineno">48107</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l48108"></a><span class="lineno">48108</span>&#160;} </div>
<div class="line"><a name="l48109"></a><span class="lineno">48109</span>&#160;__rv32 vint32m4_t vssub_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l48110"></a><span class="lineno">48110</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l48111"></a><span class="lineno">48111</span>&#160;} </div>
<div class="line"><a name="l48112"></a><span class="lineno">48112</span>&#160;__rv32 vint32m8_t vssub_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l48113"></a><span class="lineno">48113</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l48114"></a><span class="lineno">48114</span>&#160;} </div>
<div class="line"><a name="l48115"></a><span class="lineno">48115</span>&#160; </div>
<div class="line"><a name="l48116"></a><span class="lineno">48116</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l48152"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a94543af1afcf0b36e0aaa982a2e77eec">48152</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a94543af1afcf0b36e0aaa982a2e77eec">vsaddu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l48153"></a><span class="lineno">48153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48154"></a><span class="lineno">48154</span>&#160;}</div>
<div class="line"><a name="l48155"></a><span class="lineno">48155</span>&#160;__rv32 vuint8m2_t vsaddu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l48156"></a><span class="lineno">48156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48157"></a><span class="lineno">48157</span>&#160;}</div>
<div class="line"><a name="l48158"></a><span class="lineno">48158</span>&#160;__rv32 vuint8m4_t vsaddu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l48159"></a><span class="lineno">48159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48160"></a><span class="lineno">48160</span>&#160;}</div>
<div class="line"><a name="l48161"></a><span class="lineno">48161</span>&#160;__rv32 vuint8m8_t vsaddu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l48162"></a><span class="lineno">48162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48163"></a><span class="lineno">48163</span>&#160;}</div>
<div class="line"><a name="l48164"></a><span class="lineno">48164</span>&#160; </div>
<div class="line"><a name="l48200"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afe645da14fea01e8d29f5171bc38e59b">48200</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#afe645da14fea01e8d29f5171bc38e59b">vsaddu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l48201"></a><span class="lineno">48201</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48202"></a><span class="lineno">48202</span>&#160;}</div>
<div class="line"><a name="l48203"></a><span class="lineno">48203</span>&#160;__rv32 vuint16m2_t vsaddu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l48204"></a><span class="lineno">48204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48205"></a><span class="lineno">48205</span>&#160;}</div>
<div class="line"><a name="l48206"></a><span class="lineno">48206</span>&#160;__rv32 vuint16m4_t vsaddu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l48207"></a><span class="lineno">48207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48208"></a><span class="lineno">48208</span>&#160;}</div>
<div class="line"><a name="l48209"></a><span class="lineno">48209</span>&#160;__rv32 vuint16m8_t vsaddu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l48210"></a><span class="lineno">48210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48211"></a><span class="lineno">48211</span>&#160;}</div>
<div class="line"><a name="l48212"></a><span class="lineno">48212</span>&#160; </div>
<div class="line"><a name="l48248"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0bb92c194c3e2ff9c26b2da9f430a3e5">48248</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a0bb92c194c3e2ff9c26b2da9f430a3e5">vsaddu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l48249"></a><span class="lineno">48249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48250"></a><span class="lineno">48250</span>&#160;}</div>
<div class="line"><a name="l48251"></a><span class="lineno">48251</span>&#160;__rv32 vuint32m2_t vsaddu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l48252"></a><span class="lineno">48252</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48253"></a><span class="lineno">48253</span>&#160;}</div>
<div class="line"><a name="l48254"></a><span class="lineno">48254</span>&#160;__rv32 vuint32m4_t vsaddu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l48255"></a><span class="lineno">48255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48256"></a><span class="lineno">48256</span>&#160;}</div>
<div class="line"><a name="l48257"></a><span class="lineno">48257</span>&#160;__rv32 vuint32m8_t vsaddu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l48258"></a><span class="lineno">48258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48259"></a><span class="lineno">48259</span>&#160;}</div>
<div class="line"><a name="l48260"></a><span class="lineno">48260</span>&#160; </div>
<div class="line"><a name="l48296"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ca91729ff7159c5439b4316ab25d61e">48296</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a6ca91729ff7159c5439b4316ab25d61e">vsaddu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l48297"></a><span class="lineno">48297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48298"></a><span class="lineno">48298</span>&#160;}</div>
<div class="line"><a name="l48299"></a><span class="lineno">48299</span>&#160;__rv32 vuint8m2_t vsaddu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l48300"></a><span class="lineno">48300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48301"></a><span class="lineno">48301</span>&#160;}</div>
<div class="line"><a name="l48302"></a><span class="lineno">48302</span>&#160;__rv32 vuint8m4_t vsaddu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l48303"></a><span class="lineno">48303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48304"></a><span class="lineno">48304</span>&#160;}</div>
<div class="line"><a name="l48305"></a><span class="lineno">48305</span>&#160;__rv32 vuint8m8_t vsaddu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l48306"></a><span class="lineno">48306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48307"></a><span class="lineno">48307</span>&#160;}</div>
<div class="line"><a name="l48308"></a><span class="lineno">48308</span>&#160; </div>
<div class="line"><a name="l48344"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af207d3fce0593d6660291055809a4bc2">48344</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af207d3fce0593d6660291055809a4bc2">vsaddu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l48345"></a><span class="lineno">48345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48346"></a><span class="lineno">48346</span>&#160;}</div>
<div class="line"><a name="l48347"></a><span class="lineno">48347</span>&#160;__rv32 vuint16m2_t vsaddu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l48348"></a><span class="lineno">48348</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48349"></a><span class="lineno">48349</span>&#160;}</div>
<div class="line"><a name="l48350"></a><span class="lineno">48350</span>&#160;__rv32 vuint16m4_t vsaddu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l48351"></a><span class="lineno">48351</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48352"></a><span class="lineno">48352</span>&#160;}</div>
<div class="line"><a name="l48353"></a><span class="lineno">48353</span>&#160;__rv32 vuint16m8_t vsaddu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l48354"></a><span class="lineno">48354</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48355"></a><span class="lineno">48355</span>&#160;}</div>
<div class="line"><a name="l48356"></a><span class="lineno">48356</span>&#160; </div>
<div class="line"><a name="l48392"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa69ea3f2f347d746897a3de544189a9e">48392</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa69ea3f2f347d746897a3de544189a9e">vsaddu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l48393"></a><span class="lineno">48393</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48394"></a><span class="lineno">48394</span>&#160;}</div>
<div class="line"><a name="l48395"></a><span class="lineno">48395</span>&#160;__rv32 vuint32m2_t vsaddu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l48396"></a><span class="lineno">48396</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48397"></a><span class="lineno">48397</span>&#160;}</div>
<div class="line"><a name="l48398"></a><span class="lineno">48398</span>&#160;__rv32 vuint32m4_t vsaddu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l48399"></a><span class="lineno">48399</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48400"></a><span class="lineno">48400</span>&#160;}</div>
<div class="line"><a name="l48401"></a><span class="lineno">48401</span>&#160;__rv32 vuint32m8_t vsaddu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l48402"></a><span class="lineno">48402</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsaddu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48403"></a><span class="lineno">48403</span>&#160;}</div>
<div class="line"><a name="l48404"></a><span class="lineno">48404</span>&#160; </div>
<div class="line"><a name="l48440"></a><span class="lineno">48440</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48441"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a51d05dd2f4c066cf99e2af46a8023959">48441</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l48442"></a><span class="lineno">48442</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48443"></a><span class="lineno">48443</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48444"></a><span class="lineno">48444</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48445"></a><span class="lineno">48445</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48446"></a><span class="lineno">48446</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l48447"></a><span class="lineno">48447</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48448"></a><span class="lineno">48448</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48449"></a><span class="lineno">48449</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48450"></a><span class="lineno">48450</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48451"></a><span class="lineno">48451</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l48452"></a><span class="lineno">48452</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48453"></a><span class="lineno">48453</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48454"></a><span class="lineno">48454</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48455"></a><span class="lineno">48455</span>&#160;<span class="preprocessor">#define vsaddu_vi_u8m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48456"></a><span class="lineno">48456</span>&#160;<span class="preprocessor">    vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l48457"></a><span class="lineno">48457</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48458"></a><span class="lineno">48458</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48459"></a><span class="lineno">48459</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48460"></a><span class="lineno">48460</span>&#160; </div>
<div class="line"><a name="l48496"></a><span class="lineno">48496</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48497"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a564f8c02f592ca3f48521d16a1d2232e">48497</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l48498"></a><span class="lineno">48498</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48499"></a><span class="lineno">48499</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48500"></a><span class="lineno">48500</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48501"></a><span class="lineno">48501</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48502"></a><span class="lineno">48502</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l48503"></a><span class="lineno">48503</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48504"></a><span class="lineno">48504</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48505"></a><span class="lineno">48505</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48506"></a><span class="lineno">48506</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48507"></a><span class="lineno">48507</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l48508"></a><span class="lineno">48508</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48509"></a><span class="lineno">48509</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48510"></a><span class="lineno">48510</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48511"></a><span class="lineno">48511</span>&#160;<span class="preprocessor">#define vsaddu_vi_u16m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48512"></a><span class="lineno">48512</span>&#160;<span class="preprocessor">    vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l48513"></a><span class="lineno">48513</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48514"></a><span class="lineno">48514</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48515"></a><span class="lineno">48515</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48516"></a><span class="lineno">48516</span>&#160; </div>
<div class="line"><a name="l48552"></a><span class="lineno">48552</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48553"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f2adcda995d88eadb0cb8989da72f95">48553</a></span>&#160;<span class="preprocessor">    vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l48554"></a><span class="lineno">48554</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48555"></a><span class="lineno">48555</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48556"></a><span class="lineno">48556</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48557"></a><span class="lineno">48557</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48558"></a><span class="lineno">48558</span>&#160;<span class="preprocessor">    vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l48559"></a><span class="lineno">48559</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48560"></a><span class="lineno">48560</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48561"></a><span class="lineno">48561</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48562"></a><span class="lineno">48562</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48563"></a><span class="lineno">48563</span>&#160;<span class="preprocessor">    vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l48564"></a><span class="lineno">48564</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48565"></a><span class="lineno">48565</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48566"></a><span class="lineno">48566</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48567"></a><span class="lineno">48567</span>&#160;<span class="preprocessor">#define vsaddu_vi_u32m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48568"></a><span class="lineno">48568</span>&#160;<span class="preprocessor">    vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l48569"></a><span class="lineno">48569</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsaddu_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48570"></a><span class="lineno">48570</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48571"></a><span class="lineno">48571</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48572"></a><span class="lineno">48572</span>&#160; </div>
<div class="line"><a name="l48608"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e12d9f6385ff33231556b6d7a4f06f9">48608</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a2e12d9f6385ff33231556b6d7a4f06f9">vsadd_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l48609"></a><span class="lineno">48609</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48610"></a><span class="lineno">48610</span>&#160;}</div>
<div class="line"><a name="l48611"></a><span class="lineno">48611</span>&#160;__rv32 vint8m2_t vsadd_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l48612"></a><span class="lineno">48612</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48613"></a><span class="lineno">48613</span>&#160;}</div>
<div class="line"><a name="l48614"></a><span class="lineno">48614</span>&#160;__rv32 vint8m4_t vsadd_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l48615"></a><span class="lineno">48615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48616"></a><span class="lineno">48616</span>&#160;}</div>
<div class="line"><a name="l48617"></a><span class="lineno">48617</span>&#160;__rv32 vint8m8_t vsadd_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l48618"></a><span class="lineno">48618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48619"></a><span class="lineno">48619</span>&#160;}</div>
<div class="line"><a name="l48620"></a><span class="lineno">48620</span>&#160; </div>
<div class="line"><a name="l48656"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a99bdd5c69c14817c1211168f1bf234a3">48656</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a99bdd5c69c14817c1211168f1bf234a3">vsadd_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l48657"></a><span class="lineno">48657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48658"></a><span class="lineno">48658</span>&#160;}</div>
<div class="line"><a name="l48659"></a><span class="lineno">48659</span>&#160;__rv32 vint16m2_t vsadd_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l48660"></a><span class="lineno">48660</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48661"></a><span class="lineno">48661</span>&#160;}</div>
<div class="line"><a name="l48662"></a><span class="lineno">48662</span>&#160;__rv32 vint16m4_t vsadd_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l48663"></a><span class="lineno">48663</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48664"></a><span class="lineno">48664</span>&#160;}</div>
<div class="line"><a name="l48665"></a><span class="lineno">48665</span>&#160;__rv32 vint16m8_t vsadd_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l48666"></a><span class="lineno">48666</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48667"></a><span class="lineno">48667</span>&#160;}</div>
<div class="line"><a name="l48668"></a><span class="lineno">48668</span>&#160; </div>
<div class="line"><a name="l48704"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5bf3dab03f494ab4da22c2acd1bdf383">48704</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a5bf3dab03f494ab4da22c2acd1bdf383">vsadd_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l48705"></a><span class="lineno">48705</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48706"></a><span class="lineno">48706</span>&#160;}</div>
<div class="line"><a name="l48707"></a><span class="lineno">48707</span>&#160;__rv32 vint32m2_t vsadd_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l48708"></a><span class="lineno">48708</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48709"></a><span class="lineno">48709</span>&#160;}</div>
<div class="line"><a name="l48710"></a><span class="lineno">48710</span>&#160;__rv32 vint32m4_t vsadd_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l48711"></a><span class="lineno">48711</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48712"></a><span class="lineno">48712</span>&#160;}</div>
<div class="line"><a name="l48713"></a><span class="lineno">48713</span>&#160;__rv32 vint32m8_t vsadd_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l48714"></a><span class="lineno">48714</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48715"></a><span class="lineno">48715</span>&#160;}</div>
<div class="line"><a name="l48716"></a><span class="lineno">48716</span>&#160; </div>
<div class="line"><a name="l48752"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac37ece75d6f8d8e01fe1cde25213a4ce">48752</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ac37ece75d6f8d8e01fe1cde25213a4ce">vsadd_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l48753"></a><span class="lineno">48753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48754"></a><span class="lineno">48754</span>&#160;}</div>
<div class="line"><a name="l48755"></a><span class="lineno">48755</span>&#160;__rv32 vint8m2_t vsadd_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l48756"></a><span class="lineno">48756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48757"></a><span class="lineno">48757</span>&#160;}</div>
<div class="line"><a name="l48758"></a><span class="lineno">48758</span>&#160;__rv32 vint8m4_t vsadd_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l48759"></a><span class="lineno">48759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48760"></a><span class="lineno">48760</span>&#160;}</div>
<div class="line"><a name="l48761"></a><span class="lineno">48761</span>&#160;__rv32 vint8m8_t vsadd_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l48762"></a><span class="lineno">48762</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48763"></a><span class="lineno">48763</span>&#160;}</div>
<div class="line"><a name="l48764"></a><span class="lineno">48764</span>&#160; </div>
<div class="line"><a name="l48800"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78199230d9b4a92c567c01b4320d1473">48800</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a78199230d9b4a92c567c01b4320d1473">vsadd_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l48801"></a><span class="lineno">48801</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48802"></a><span class="lineno">48802</span>&#160;}</div>
<div class="line"><a name="l48803"></a><span class="lineno">48803</span>&#160;__rv32 vint16m2_t vsadd_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l48804"></a><span class="lineno">48804</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48805"></a><span class="lineno">48805</span>&#160;}</div>
<div class="line"><a name="l48806"></a><span class="lineno">48806</span>&#160;__rv32 vint16m4_t vsadd_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l48807"></a><span class="lineno">48807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48808"></a><span class="lineno">48808</span>&#160;}</div>
<div class="line"><a name="l48809"></a><span class="lineno">48809</span>&#160;__rv32 vint16m8_t vsadd_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l48810"></a><span class="lineno">48810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48811"></a><span class="lineno">48811</span>&#160;}</div>
<div class="line"><a name="l48812"></a><span class="lineno">48812</span>&#160; </div>
<div class="line"><a name="l48848"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae3a63811e77cbcbbf3c54d5fab3a2376">48848</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae3a63811e77cbcbbf3c54d5fab3a2376">vsadd_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l48849"></a><span class="lineno">48849</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l48850"></a><span class="lineno">48850</span>&#160;}</div>
<div class="line"><a name="l48851"></a><span class="lineno">48851</span>&#160;__rv32 vint32m2_t vsadd_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l48852"></a><span class="lineno">48852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l48853"></a><span class="lineno">48853</span>&#160;}</div>
<div class="line"><a name="l48854"></a><span class="lineno">48854</span>&#160;__rv32 vint32m4_t vsadd_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l48855"></a><span class="lineno">48855</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l48856"></a><span class="lineno">48856</span>&#160;}</div>
<div class="line"><a name="l48857"></a><span class="lineno">48857</span>&#160;__rv32 vint32m8_t vsadd_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l48858"></a><span class="lineno">48858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsadd_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l48859"></a><span class="lineno">48859</span>&#160;}</div>
<div class="line"><a name="l48860"></a><span class="lineno">48860</span>&#160; </div>
<div class="line"><a name="l48896"></a><span class="lineno">48896</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48897"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c749253272644ff1e96f073a7dcbb61">48897</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l48898"></a><span class="lineno">48898</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48899"></a><span class="lineno">48899</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48900"></a><span class="lineno">48900</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48901"></a><span class="lineno">48901</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48902"></a><span class="lineno">48902</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l48903"></a><span class="lineno">48903</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48904"></a><span class="lineno">48904</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48905"></a><span class="lineno">48905</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48906"></a><span class="lineno">48906</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48907"></a><span class="lineno">48907</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l48908"></a><span class="lineno">48908</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48909"></a><span class="lineno">48909</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48910"></a><span class="lineno">48910</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48911"></a><span class="lineno">48911</span>&#160;<span class="preprocessor">#define vsadd_vi_i8m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48912"></a><span class="lineno">48912</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l48913"></a><span class="lineno">48913</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48914"></a><span class="lineno">48914</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48915"></a><span class="lineno">48915</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48916"></a><span class="lineno">48916</span>&#160; </div>
<div class="line"><a name="l48952"></a><span class="lineno">48952</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48953"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa936b4408dd98028769e2cc6493cd99c">48953</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l48954"></a><span class="lineno">48954</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48955"></a><span class="lineno">48955</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48956"></a><span class="lineno">48956</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48957"></a><span class="lineno">48957</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48958"></a><span class="lineno">48958</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l48959"></a><span class="lineno">48959</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48960"></a><span class="lineno">48960</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48961"></a><span class="lineno">48961</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48962"></a><span class="lineno">48962</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48963"></a><span class="lineno">48963</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l48964"></a><span class="lineno">48964</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48965"></a><span class="lineno">48965</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48966"></a><span class="lineno">48966</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48967"></a><span class="lineno">48967</span>&#160;<span class="preprocessor">#define vsadd_vi_i16m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l48968"></a><span class="lineno">48968</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l48969"></a><span class="lineno">48969</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l48970"></a><span class="lineno">48970</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l48971"></a><span class="lineno">48971</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l48972"></a><span class="lineno">48972</span>&#160; </div>
<div class="line"><a name="l49008"></a><span class="lineno">49008</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l49009"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#add7d859b50646ab363021dc8b916574c">49009</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l49010"></a><span class="lineno">49010</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l49011"></a><span class="lineno">49011</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l49012"></a><span class="lineno">49012</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l49013"></a><span class="lineno">49013</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l49014"></a><span class="lineno">49014</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l49015"></a><span class="lineno">49015</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l49016"></a><span class="lineno">49016</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l49017"></a><span class="lineno">49017</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l49018"></a><span class="lineno">49018</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l49019"></a><span class="lineno">49019</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l49020"></a><span class="lineno">49020</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l49021"></a><span class="lineno">49021</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l49022"></a><span class="lineno">49022</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l49023"></a><span class="lineno">49023</span>&#160;<span class="preprocessor">#define vsadd_vi_i32m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l49024"></a><span class="lineno">49024</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l49025"></a><span class="lineno">49025</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vsadd_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l49026"></a><span class="lineno">49026</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l49027"></a><span class="lineno">49027</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l49028"></a><span class="lineno">49028</span>&#160; </div>
<div class="line"><a name="l49064"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a00ab2c04e693418f07fad10f35b027e7">49064</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a00ab2c04e693418f07fad10f35b027e7">vssubu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l49065"></a><span class="lineno">49065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49066"></a><span class="lineno">49066</span>&#160;}</div>
<div class="line"><a name="l49067"></a><span class="lineno">49067</span>&#160;__rv32 vuint8m2_t vssubu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l49068"></a><span class="lineno">49068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49069"></a><span class="lineno">49069</span>&#160;}</div>
<div class="line"><a name="l49070"></a><span class="lineno">49070</span>&#160;__rv32 vuint8m4_t vssubu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l49071"></a><span class="lineno">49071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49072"></a><span class="lineno">49072</span>&#160;}</div>
<div class="line"><a name="l49073"></a><span class="lineno">49073</span>&#160;__rv32 vuint8m8_t vssubu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l49074"></a><span class="lineno">49074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49075"></a><span class="lineno">49075</span>&#160;}</div>
<div class="line"><a name="l49076"></a><span class="lineno">49076</span>&#160; </div>
<div class="line"><a name="l49112"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3a2aab6fe260b57fa4a991149a10ea85">49112</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a3a2aab6fe260b57fa4a991149a10ea85">vssubu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l49113"></a><span class="lineno">49113</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49114"></a><span class="lineno">49114</span>&#160;}</div>
<div class="line"><a name="l49115"></a><span class="lineno">49115</span>&#160;__rv32 vuint16m2_t vssubu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l49116"></a><span class="lineno">49116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49117"></a><span class="lineno">49117</span>&#160;}</div>
<div class="line"><a name="l49118"></a><span class="lineno">49118</span>&#160;__rv32 vuint16m4_t vssubu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l49119"></a><span class="lineno">49119</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49120"></a><span class="lineno">49120</span>&#160;}</div>
<div class="line"><a name="l49121"></a><span class="lineno">49121</span>&#160;__rv32 vuint16m8_t vssubu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l49122"></a><span class="lineno">49122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49123"></a><span class="lineno">49123</span>&#160;}</div>
<div class="line"><a name="l49124"></a><span class="lineno">49124</span>&#160; </div>
<div class="line"><a name="l49160"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae98a777da31629a7cb0bba34cd8ee984">49160</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae98a777da31629a7cb0bba34cd8ee984">vssubu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l49161"></a><span class="lineno">49161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49162"></a><span class="lineno">49162</span>&#160;}</div>
<div class="line"><a name="l49163"></a><span class="lineno">49163</span>&#160;__rv32 vuint32m2_t vssubu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l49164"></a><span class="lineno">49164</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49165"></a><span class="lineno">49165</span>&#160;}</div>
<div class="line"><a name="l49166"></a><span class="lineno">49166</span>&#160;__rv32 vuint32m4_t vssubu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l49167"></a><span class="lineno">49167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49168"></a><span class="lineno">49168</span>&#160;}</div>
<div class="line"><a name="l49169"></a><span class="lineno">49169</span>&#160;__rv32 vuint32m8_t vssubu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l49170"></a><span class="lineno">49170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49171"></a><span class="lineno">49171</span>&#160;}</div>
<div class="line"><a name="l49172"></a><span class="lineno">49172</span>&#160; </div>
<div class="line"><a name="l49208"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a26a4729551f1c7a47759c2fc946243f3">49208</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a26a4729551f1c7a47759c2fc946243f3">vssubu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l49209"></a><span class="lineno">49209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49210"></a><span class="lineno">49210</span>&#160;}</div>
<div class="line"><a name="l49211"></a><span class="lineno">49211</span>&#160;__rv32 vuint8m2_t vssubu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l49212"></a><span class="lineno">49212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49213"></a><span class="lineno">49213</span>&#160;}</div>
<div class="line"><a name="l49214"></a><span class="lineno">49214</span>&#160;__rv32 vuint8m4_t vssubu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l49215"></a><span class="lineno">49215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49216"></a><span class="lineno">49216</span>&#160;}</div>
<div class="line"><a name="l49217"></a><span class="lineno">49217</span>&#160;__rv32 vuint8m8_t vssubu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l49218"></a><span class="lineno">49218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49219"></a><span class="lineno">49219</span>&#160;}</div>
<div class="line"><a name="l49220"></a><span class="lineno">49220</span>&#160; </div>
<div class="line"><a name="l49256"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0833792cac3ca37e8071ac268995419a">49256</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a0833792cac3ca37e8071ac268995419a">vssubu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l49257"></a><span class="lineno">49257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49258"></a><span class="lineno">49258</span>&#160;}</div>
<div class="line"><a name="l49259"></a><span class="lineno">49259</span>&#160;__rv32 vuint16m2_t vssubu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l49260"></a><span class="lineno">49260</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49261"></a><span class="lineno">49261</span>&#160;}</div>
<div class="line"><a name="l49262"></a><span class="lineno">49262</span>&#160;__rv32 vuint16m4_t vssubu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l49263"></a><span class="lineno">49263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49264"></a><span class="lineno">49264</span>&#160;}</div>
<div class="line"><a name="l49265"></a><span class="lineno">49265</span>&#160;__rv32 vuint16m8_t vssubu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l49266"></a><span class="lineno">49266</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49267"></a><span class="lineno">49267</span>&#160;}</div>
<div class="line"><a name="l49268"></a><span class="lineno">49268</span>&#160; </div>
<div class="line"><a name="l49304"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a525dd1873c83468d4b393336f948940f">49304</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a525dd1873c83468d4b393336f948940f">vssubu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l49305"></a><span class="lineno">49305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49306"></a><span class="lineno">49306</span>&#160;}</div>
<div class="line"><a name="l49307"></a><span class="lineno">49307</span>&#160;__rv32 vuint32m2_t vssubu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l49308"></a><span class="lineno">49308</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49309"></a><span class="lineno">49309</span>&#160;}</div>
<div class="line"><a name="l49310"></a><span class="lineno">49310</span>&#160;__rv32 vuint32m4_t vssubu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l49311"></a><span class="lineno">49311</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49312"></a><span class="lineno">49312</span>&#160;}</div>
<div class="line"><a name="l49313"></a><span class="lineno">49313</span>&#160;__rv32 vuint32m8_t vssubu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l49314"></a><span class="lineno">49314</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssubu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49315"></a><span class="lineno">49315</span>&#160;}</div>
<div class="line"><a name="l49316"></a><span class="lineno">49316</span>&#160; </div>
<div class="line"><a name="l49352"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5843a1937f4f1b95aa03d34e818ae8da">49352</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a5843a1937f4f1b95aa03d34e818ae8da">vssub_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l49353"></a><span class="lineno">49353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49354"></a><span class="lineno">49354</span>&#160;}</div>
<div class="line"><a name="l49355"></a><span class="lineno">49355</span>&#160;__rv32 vint8m2_t vssub_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l49356"></a><span class="lineno">49356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49357"></a><span class="lineno">49357</span>&#160;}</div>
<div class="line"><a name="l49358"></a><span class="lineno">49358</span>&#160;__rv32 vint8m4_t vssub_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l49359"></a><span class="lineno">49359</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49360"></a><span class="lineno">49360</span>&#160;}</div>
<div class="line"><a name="l49361"></a><span class="lineno">49361</span>&#160;__rv32 vint8m8_t vssub_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l49362"></a><span class="lineno">49362</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49363"></a><span class="lineno">49363</span>&#160;}</div>
<div class="line"><a name="l49364"></a><span class="lineno">49364</span>&#160; </div>
<div class="line"><a name="l49400"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca869419a7ab294b0822f61225fed150">49400</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aca869419a7ab294b0822f61225fed150">vssub_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l49401"></a><span class="lineno">49401</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49402"></a><span class="lineno">49402</span>&#160;}</div>
<div class="line"><a name="l49403"></a><span class="lineno">49403</span>&#160;__rv32 vint16m2_t vssub_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l49404"></a><span class="lineno">49404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49405"></a><span class="lineno">49405</span>&#160;}</div>
<div class="line"><a name="l49406"></a><span class="lineno">49406</span>&#160;__rv32 vint16m4_t vssub_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l49407"></a><span class="lineno">49407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49408"></a><span class="lineno">49408</span>&#160;}</div>
<div class="line"><a name="l49409"></a><span class="lineno">49409</span>&#160;__rv32 vint16m8_t vssub_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l49410"></a><span class="lineno">49410</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49411"></a><span class="lineno">49411</span>&#160;}</div>
<div class="line"><a name="l49412"></a><span class="lineno">49412</span>&#160; </div>
<div class="line"><a name="l49448"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af6336304a26a4f73d40db99f35f452e7">49448</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af6336304a26a4f73d40db99f35f452e7">vssub_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l49449"></a><span class="lineno">49449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49450"></a><span class="lineno">49450</span>&#160;}</div>
<div class="line"><a name="l49451"></a><span class="lineno">49451</span>&#160;__rv32 vint32m2_t vssub_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l49452"></a><span class="lineno">49452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49453"></a><span class="lineno">49453</span>&#160;}</div>
<div class="line"><a name="l49454"></a><span class="lineno">49454</span>&#160;__rv32 vint32m4_t vssub_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l49455"></a><span class="lineno">49455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49456"></a><span class="lineno">49456</span>&#160;}</div>
<div class="line"><a name="l49457"></a><span class="lineno">49457</span>&#160;__rv32 vint32m8_t vssub_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l49458"></a><span class="lineno">49458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49459"></a><span class="lineno">49459</span>&#160;}</div>
<div class="line"><a name="l49460"></a><span class="lineno">49460</span>&#160; </div>
<div class="line"><a name="l49496"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a65d5cbbd967f1c43bfc1a561a7e83887">49496</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a65d5cbbd967f1c43bfc1a561a7e83887">vssub_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l49497"></a><span class="lineno">49497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49498"></a><span class="lineno">49498</span>&#160;}</div>
<div class="line"><a name="l49499"></a><span class="lineno">49499</span>&#160;__rv32 vint8m2_t vssub_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l49500"></a><span class="lineno">49500</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49501"></a><span class="lineno">49501</span>&#160;}</div>
<div class="line"><a name="l49502"></a><span class="lineno">49502</span>&#160;__rv32 vint8m4_t vssub_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l49503"></a><span class="lineno">49503</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49504"></a><span class="lineno">49504</span>&#160;}</div>
<div class="line"><a name="l49505"></a><span class="lineno">49505</span>&#160;__rv32 vint8m8_t vssub_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l49506"></a><span class="lineno">49506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49507"></a><span class="lineno">49507</span>&#160;}</div>
<div class="line"><a name="l49508"></a><span class="lineno">49508</span>&#160; </div>
<div class="line"><a name="l49544"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8697d21171047e8f8f42fb2a37974211">49544</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8697d21171047e8f8f42fb2a37974211">vssub_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l49545"></a><span class="lineno">49545</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49546"></a><span class="lineno">49546</span>&#160;}</div>
<div class="line"><a name="l49547"></a><span class="lineno">49547</span>&#160;__rv32 vint16m2_t vssub_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l49548"></a><span class="lineno">49548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49549"></a><span class="lineno">49549</span>&#160;}</div>
<div class="line"><a name="l49550"></a><span class="lineno">49550</span>&#160;__rv32 vint16m4_t vssub_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l49551"></a><span class="lineno">49551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49552"></a><span class="lineno">49552</span>&#160;}</div>
<div class="line"><a name="l49553"></a><span class="lineno">49553</span>&#160;__rv32 vint16m8_t vssub_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l49554"></a><span class="lineno">49554</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49555"></a><span class="lineno">49555</span>&#160;}</div>
<div class="line"><a name="l49556"></a><span class="lineno">49556</span>&#160; </div>
<div class="line"><a name="l49592"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8f6533466674add6b01e8da9f78a1454">49592</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a8f6533466674add6b01e8da9f78a1454">vssub_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l49593"></a><span class="lineno">49593</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l49594"></a><span class="lineno">49594</span>&#160;}</div>
<div class="line"><a name="l49595"></a><span class="lineno">49595</span>&#160;__rv32 vint32m2_t vssub_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l49596"></a><span class="lineno">49596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l49597"></a><span class="lineno">49597</span>&#160;}</div>
<div class="line"><a name="l49598"></a><span class="lineno">49598</span>&#160;__rv32 vint32m4_t vssub_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l49599"></a><span class="lineno">49599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l49600"></a><span class="lineno">49600</span>&#160;}</div>
<div class="line"><a name="l49601"></a><span class="lineno">49601</span>&#160;__rv32 vint32m8_t vssub_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l49602"></a><span class="lineno">49602</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssub_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l49603"></a><span class="lineno">49603</span>&#160;}</div>
<div class="line"><a name="l49604"></a><span class="lineno">49604</span>&#160; </div>
<div class="line"><a name="l49605"></a><span class="lineno">49605</span>&#160;<span class="comment">/*************Vector Single-Width Averaging Add and Subtract Functions****************/</span></div>
<div class="line"><a name="l49637"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acad9bbd8ad0fec29ad376e9781349de7">49637</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#acad9bbd8ad0fec29ad376e9781349de7">vaaddu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l49638"></a><span class="lineno">49638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l49639"></a><span class="lineno">49639</span>&#160;}</div>
<div class="line"><a name="l49640"></a><span class="lineno">49640</span>&#160;__rv32 vuint8m2_t vaaddu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l49641"></a><span class="lineno">49641</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l49642"></a><span class="lineno">49642</span>&#160;}</div>
<div class="line"><a name="l49643"></a><span class="lineno">49643</span>&#160;__rv32 vuint8m4_t vaaddu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l49644"></a><span class="lineno">49644</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l49645"></a><span class="lineno">49645</span>&#160;}</div>
<div class="line"><a name="l49646"></a><span class="lineno">49646</span>&#160;__rv32 vuint8m8_t vaaddu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l49647"></a><span class="lineno">49647</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l49648"></a><span class="lineno">49648</span>&#160;}</div>
<div class="line"><a name="l49649"></a><span class="lineno">49649</span>&#160; </div>
<div class="line"><a name="l49681"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af57db902596fabfb0da1bf33fd3dcfbc">49681</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af57db902596fabfb0da1bf33fd3dcfbc">vaaddu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l49682"></a><span class="lineno">49682</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l49683"></a><span class="lineno">49683</span>&#160;}</div>
<div class="line"><a name="l49684"></a><span class="lineno">49684</span>&#160;__rv32 vuint16m2_t vaaddu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l49685"></a><span class="lineno">49685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l49686"></a><span class="lineno">49686</span>&#160;}</div>
<div class="line"><a name="l49687"></a><span class="lineno">49687</span>&#160;__rv32 vuint16m4_t vaaddu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l49688"></a><span class="lineno">49688</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l49689"></a><span class="lineno">49689</span>&#160;}</div>
<div class="line"><a name="l49690"></a><span class="lineno">49690</span>&#160;__rv32 vuint16m8_t vaaddu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l49691"></a><span class="lineno">49691</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l49692"></a><span class="lineno">49692</span>&#160;}</div>
<div class="line"><a name="l49693"></a><span class="lineno">49693</span>&#160; </div>
<div class="line"><a name="l49725"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a975198772bc986deeb1da16ab1389e2d">49725</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a975198772bc986deeb1da16ab1389e2d">vaaddu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l49726"></a><span class="lineno">49726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l49727"></a><span class="lineno">49727</span>&#160;}</div>
<div class="line"><a name="l49728"></a><span class="lineno">49728</span>&#160;__rv32 vuint32m2_t vaaddu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l49729"></a><span class="lineno">49729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l49730"></a><span class="lineno">49730</span>&#160;}</div>
<div class="line"><a name="l49731"></a><span class="lineno">49731</span>&#160;__rv32 vuint32m4_t vaaddu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l49732"></a><span class="lineno">49732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l49733"></a><span class="lineno">49733</span>&#160;}</div>
<div class="line"><a name="l49734"></a><span class="lineno">49734</span>&#160;__rv32 vuint32m8_t vaaddu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l49735"></a><span class="lineno">49735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l49736"></a><span class="lineno">49736</span>&#160;}</div>
<div class="line"><a name="l49737"></a><span class="lineno">49737</span>&#160; </div>
<div class="line"><a name="l49769"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4d1cf5aa23367fcd893091db91e00c37">49769</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a4d1cf5aa23367fcd893091db91e00c37">vaaddu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l49770"></a><span class="lineno">49770</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l49771"></a><span class="lineno">49771</span>&#160;}</div>
<div class="line"><a name="l49772"></a><span class="lineno">49772</span>&#160;__rv32 vuint8m2_t vaaddu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l49773"></a><span class="lineno">49773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l49774"></a><span class="lineno">49774</span>&#160;}</div>
<div class="line"><a name="l49775"></a><span class="lineno">49775</span>&#160;__rv32 vuint8m4_t vaaddu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l49776"></a><span class="lineno">49776</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l49777"></a><span class="lineno">49777</span>&#160;}</div>
<div class="line"><a name="l49778"></a><span class="lineno">49778</span>&#160;__rv32 vuint8m8_t vaaddu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l49779"></a><span class="lineno">49779</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l49780"></a><span class="lineno">49780</span>&#160;}</div>
<div class="line"><a name="l49781"></a><span class="lineno">49781</span>&#160; </div>
<div class="line"><a name="l49813"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3d0479b0d410a8bc2cae167f7ad51ddb">49813</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a3d0479b0d410a8bc2cae167f7ad51ddb">vaaddu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l49814"></a><span class="lineno">49814</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l49815"></a><span class="lineno">49815</span>&#160;}</div>
<div class="line"><a name="l49816"></a><span class="lineno">49816</span>&#160;__rv32 vuint16m2_t vaaddu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l49817"></a><span class="lineno">49817</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l49818"></a><span class="lineno">49818</span>&#160;}</div>
<div class="line"><a name="l49819"></a><span class="lineno">49819</span>&#160;__rv32 vuint16m4_t vaaddu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l49820"></a><span class="lineno">49820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l49821"></a><span class="lineno">49821</span>&#160;}</div>
<div class="line"><a name="l49822"></a><span class="lineno">49822</span>&#160;__rv32 vuint16m8_t vaaddu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l49823"></a><span class="lineno">49823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l49824"></a><span class="lineno">49824</span>&#160;}</div>
<div class="line"><a name="l49825"></a><span class="lineno">49825</span>&#160; </div>
<div class="line"><a name="l49857"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a29f11d223a781a8663a878b570c77276">49857</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a29f11d223a781a8663a878b570c77276">vaaddu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l49858"></a><span class="lineno">49858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l49859"></a><span class="lineno">49859</span>&#160;}</div>
<div class="line"><a name="l49860"></a><span class="lineno">49860</span>&#160;__rv32 vuint32m2_t vaaddu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l49861"></a><span class="lineno">49861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l49862"></a><span class="lineno">49862</span>&#160;}</div>
<div class="line"><a name="l49863"></a><span class="lineno">49863</span>&#160;__rv32 vuint32m4_t vaaddu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l49864"></a><span class="lineno">49864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l49865"></a><span class="lineno">49865</span>&#160;}</div>
<div class="line"><a name="l49866"></a><span class="lineno">49866</span>&#160;__rv32 vuint32m8_t vaaddu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l49867"></a><span class="lineno">49867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l49868"></a><span class="lineno">49868</span>&#160;}</div>
<div class="line"><a name="l49869"></a><span class="lineno">49869</span>&#160; </div>
<div class="line"><a name="l49901"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a789dc1944e4685205a41f1c7792a9997">49901</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a789dc1944e4685205a41f1c7792a9997">vaadd_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l49902"></a><span class="lineno">49902</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l49903"></a><span class="lineno">49903</span>&#160;}</div>
<div class="line"><a name="l49904"></a><span class="lineno">49904</span>&#160;__rv32 vint8m2_t vaadd_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l49905"></a><span class="lineno">49905</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l49906"></a><span class="lineno">49906</span>&#160;}</div>
<div class="line"><a name="l49907"></a><span class="lineno">49907</span>&#160;__rv32 vint8m4_t vaadd_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l49908"></a><span class="lineno">49908</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l49909"></a><span class="lineno">49909</span>&#160;}</div>
<div class="line"><a name="l49910"></a><span class="lineno">49910</span>&#160;__rv32 vint8m8_t vaadd_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l49911"></a><span class="lineno">49911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l49912"></a><span class="lineno">49912</span>&#160;}</div>
<div class="line"><a name="l49913"></a><span class="lineno">49913</span>&#160; </div>
<div class="line"><a name="l49945"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a03806c1979f5cc63ef207065b5170f77">49945</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a03806c1979f5cc63ef207065b5170f77">vaadd_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l49946"></a><span class="lineno">49946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l49947"></a><span class="lineno">49947</span>&#160;}</div>
<div class="line"><a name="l49948"></a><span class="lineno">49948</span>&#160;__rv32 vint16m2_t vaadd_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l49949"></a><span class="lineno">49949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l49950"></a><span class="lineno">49950</span>&#160;}</div>
<div class="line"><a name="l49951"></a><span class="lineno">49951</span>&#160;__rv32 vint16m4_t vaadd_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l49952"></a><span class="lineno">49952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l49953"></a><span class="lineno">49953</span>&#160;}</div>
<div class="line"><a name="l49954"></a><span class="lineno">49954</span>&#160;__rv32 vint16m8_t vaadd_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l49955"></a><span class="lineno">49955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l49956"></a><span class="lineno">49956</span>&#160;}</div>
<div class="line"><a name="l49957"></a><span class="lineno">49957</span>&#160; </div>
<div class="line"><a name="l49989"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0f5c25f0c0d6537e8ff99fa89c5def94">49989</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a0f5c25f0c0d6537e8ff99fa89c5def94">vaadd_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l49990"></a><span class="lineno">49990</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l49991"></a><span class="lineno">49991</span>&#160;}</div>
<div class="line"><a name="l49992"></a><span class="lineno">49992</span>&#160;__rv32 vint32m2_t vaadd_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l49993"></a><span class="lineno">49993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l49994"></a><span class="lineno">49994</span>&#160;}</div>
<div class="line"><a name="l49995"></a><span class="lineno">49995</span>&#160;__rv32 vint32m4_t vaadd_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l49996"></a><span class="lineno">49996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l49997"></a><span class="lineno">49997</span>&#160;}</div>
<div class="line"><a name="l49998"></a><span class="lineno">49998</span>&#160;__rv32 vint32m8_t vaadd_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l49999"></a><span class="lineno">49999</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l50000"></a><span class="lineno">50000</span>&#160;}</div>
<div class="line"><a name="l50001"></a><span class="lineno">50001</span>&#160; </div>
<div class="line"><a name="l50033"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3047187fc493546d8a05ebde31573293">50033</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3047187fc493546d8a05ebde31573293">vaadd_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l50034"></a><span class="lineno">50034</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l50035"></a><span class="lineno">50035</span>&#160;}</div>
<div class="line"><a name="l50036"></a><span class="lineno">50036</span>&#160;__rv32 vint8m2_t vaadd_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l50037"></a><span class="lineno">50037</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l50038"></a><span class="lineno">50038</span>&#160;}</div>
<div class="line"><a name="l50039"></a><span class="lineno">50039</span>&#160;__rv32 vint8m4_t vaadd_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l50040"></a><span class="lineno">50040</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l50041"></a><span class="lineno">50041</span>&#160;}</div>
<div class="line"><a name="l50042"></a><span class="lineno">50042</span>&#160;__rv32 vint8m8_t vaadd_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l50043"></a><span class="lineno">50043</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l50044"></a><span class="lineno">50044</span>&#160;}</div>
<div class="line"><a name="l50045"></a><span class="lineno">50045</span>&#160; </div>
<div class="line"><a name="l50077"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ace70f4a765689ce82b8988e962ecdaa9">50077</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ace70f4a765689ce82b8988e962ecdaa9">vaadd_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l50078"></a><span class="lineno">50078</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l50079"></a><span class="lineno">50079</span>&#160;}</div>
<div class="line"><a name="l50080"></a><span class="lineno">50080</span>&#160;__rv32 vint16m2_t vaadd_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l50081"></a><span class="lineno">50081</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l50082"></a><span class="lineno">50082</span>&#160;}</div>
<div class="line"><a name="l50083"></a><span class="lineno">50083</span>&#160;__rv32 vint16m4_t vaadd_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l50084"></a><span class="lineno">50084</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l50085"></a><span class="lineno">50085</span>&#160;}</div>
<div class="line"><a name="l50086"></a><span class="lineno">50086</span>&#160;__rv32 vint16m8_t vaadd_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l50087"></a><span class="lineno">50087</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l50088"></a><span class="lineno">50088</span>&#160;}</div>
<div class="line"><a name="l50089"></a><span class="lineno">50089</span>&#160; </div>
<div class="line"><a name="l50121"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa880e0ce271e83ea08aa66115d7dd033">50121</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa880e0ce271e83ea08aa66115d7dd033">vaadd_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l50122"></a><span class="lineno">50122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l50123"></a><span class="lineno">50123</span>&#160;}</div>
<div class="line"><a name="l50124"></a><span class="lineno">50124</span>&#160;__rv32 vuint32m2_t vaadd_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l50125"></a><span class="lineno">50125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l50126"></a><span class="lineno">50126</span>&#160;}</div>
<div class="line"><a name="l50127"></a><span class="lineno">50127</span>&#160;__rv32 vuint32m4_t vaadd_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l50128"></a><span class="lineno">50128</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l50129"></a><span class="lineno">50129</span>&#160;}</div>
<div class="line"><a name="l50130"></a><span class="lineno">50130</span>&#160;__rv32 vuint32m8_t vaadd_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l50131"></a><span class="lineno">50131</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l50132"></a><span class="lineno">50132</span>&#160;}</div>
<div class="line"><a name="l50133"></a><span class="lineno">50133</span>&#160; </div>
<div class="line"><a name="l50165"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4caefbd903909e41de4766bb51620a4d">50165</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a4caefbd903909e41de4766bb51620a4d">vasubu_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l50166"></a><span class="lineno">50166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l50167"></a><span class="lineno">50167</span>&#160;}</div>
<div class="line"><a name="l50168"></a><span class="lineno">50168</span>&#160;__rv32 vuint8m2_t vasubu_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l50169"></a><span class="lineno">50169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l50170"></a><span class="lineno">50170</span>&#160;}</div>
<div class="line"><a name="l50171"></a><span class="lineno">50171</span>&#160;__rv32 vuint8m4_t vasubu_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l50172"></a><span class="lineno">50172</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l50173"></a><span class="lineno">50173</span>&#160;}</div>
<div class="line"><a name="l50174"></a><span class="lineno">50174</span>&#160;__rv32 vuint8m8_t vasubu_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l50175"></a><span class="lineno">50175</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l50176"></a><span class="lineno">50176</span>&#160;}</div>
<div class="line"><a name="l50177"></a><span class="lineno">50177</span>&#160; </div>
<div class="line"><a name="l50209"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a65c22433841a8589fb0180d38d062d34">50209</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a65c22433841a8589fb0180d38d062d34">vasubu_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l50210"></a><span class="lineno">50210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l50211"></a><span class="lineno">50211</span>&#160;}</div>
<div class="line"><a name="l50212"></a><span class="lineno">50212</span>&#160;__rv32 vuint16m2_t vasubu_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l50213"></a><span class="lineno">50213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l50214"></a><span class="lineno">50214</span>&#160;}</div>
<div class="line"><a name="l50215"></a><span class="lineno">50215</span>&#160;__rv32 vuint16m4_t vasubu_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l50216"></a><span class="lineno">50216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l50217"></a><span class="lineno">50217</span>&#160;}</div>
<div class="line"><a name="l50218"></a><span class="lineno">50218</span>&#160;__rv32 vuint16m8_t vasubu_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l50219"></a><span class="lineno">50219</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l50220"></a><span class="lineno">50220</span>&#160;}</div>
<div class="line"><a name="l50221"></a><span class="lineno">50221</span>&#160; </div>
<div class="line"><a name="l50253"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af289b1d7bdcb4349bef73efa71a057ca">50253</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af289b1d7bdcb4349bef73efa71a057ca">vasubu_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l50254"></a><span class="lineno">50254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l50255"></a><span class="lineno">50255</span>&#160;}</div>
<div class="line"><a name="l50256"></a><span class="lineno">50256</span>&#160;__rv32 vuint32m2_t vasubu_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l50257"></a><span class="lineno">50257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l50258"></a><span class="lineno">50258</span>&#160;}</div>
<div class="line"><a name="l50259"></a><span class="lineno">50259</span>&#160;__rv32 vuint32m4_t vasubu_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l50260"></a><span class="lineno">50260</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l50261"></a><span class="lineno">50261</span>&#160;}</div>
<div class="line"><a name="l50262"></a><span class="lineno">50262</span>&#160;__rv32 vuint32m8_t vasubu_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l50263"></a><span class="lineno">50263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l50264"></a><span class="lineno">50264</span>&#160;}</div>
<div class="line"><a name="l50265"></a><span class="lineno">50265</span>&#160; </div>
<div class="line"><a name="l50297"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5a158ed0985d8328cc3818fde693bb00">50297</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5a158ed0985d8328cc3818fde693bb00">vasubu_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l50298"></a><span class="lineno">50298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l50299"></a><span class="lineno">50299</span>&#160;}</div>
<div class="line"><a name="l50300"></a><span class="lineno">50300</span>&#160;__rv32 vuint8m2_t vasubu_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l50301"></a><span class="lineno">50301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l50302"></a><span class="lineno">50302</span>&#160;}</div>
<div class="line"><a name="l50303"></a><span class="lineno">50303</span>&#160;__rv32 vuint8m4_t vasubu_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l50304"></a><span class="lineno">50304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l50305"></a><span class="lineno">50305</span>&#160;}</div>
<div class="line"><a name="l50306"></a><span class="lineno">50306</span>&#160;__rv32 vuint8m8_t vasubu_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l50307"></a><span class="lineno">50307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l50308"></a><span class="lineno">50308</span>&#160;}</div>
<div class="line"><a name="l50309"></a><span class="lineno">50309</span>&#160; </div>
<div class="line"><a name="l50341"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5054c5f1cb3fccd2379f75fd86d9fad8">50341</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a5054c5f1cb3fccd2379f75fd86d9fad8">vasubu_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l50342"></a><span class="lineno">50342</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l50343"></a><span class="lineno">50343</span>&#160;}</div>
<div class="line"><a name="l50344"></a><span class="lineno">50344</span>&#160;__rv32 vuint16m2_t vasubu_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l50345"></a><span class="lineno">50345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l50346"></a><span class="lineno">50346</span>&#160;}</div>
<div class="line"><a name="l50347"></a><span class="lineno">50347</span>&#160;__rv32 vuint16m4_t vasubu_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l50348"></a><span class="lineno">50348</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l50349"></a><span class="lineno">50349</span>&#160;}</div>
<div class="line"><a name="l50350"></a><span class="lineno">50350</span>&#160;__rv32 vuint16m8_t vasubu_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l50351"></a><span class="lineno">50351</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l50352"></a><span class="lineno">50352</span>&#160;}</div>
<div class="line"><a name="l50353"></a><span class="lineno">50353</span>&#160; </div>
<div class="line"><a name="l50385"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a89b2855c81a092d818e9cc1a5b203fac">50385</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a89b2855c81a092d818e9cc1a5b203fac">vasubu_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l50386"></a><span class="lineno">50386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l50387"></a><span class="lineno">50387</span>&#160;}</div>
<div class="line"><a name="l50388"></a><span class="lineno">50388</span>&#160;__rv32 vuint32m2_t vasubu_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l50389"></a><span class="lineno">50389</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l50390"></a><span class="lineno">50390</span>&#160;}</div>
<div class="line"><a name="l50391"></a><span class="lineno">50391</span>&#160;__rv32 vuint32m4_t vasubu_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l50392"></a><span class="lineno">50392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l50393"></a><span class="lineno">50393</span>&#160;}</div>
<div class="line"><a name="l50394"></a><span class="lineno">50394</span>&#160;__rv32 vuint32m8_t vasubu_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l50395"></a><span class="lineno">50395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l50396"></a><span class="lineno">50396</span>&#160;}</div>
<div class="line"><a name="l50397"></a><span class="lineno">50397</span>&#160; </div>
<div class="line"><a name="l50429"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad1967d56c792892ba7caf7ff3061dc18">50429</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad1967d56c792892ba7caf7ff3061dc18">vasub_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l50430"></a><span class="lineno">50430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l50431"></a><span class="lineno">50431</span>&#160;}</div>
<div class="line"><a name="l50432"></a><span class="lineno">50432</span>&#160;__rv32 vint8m2_t vasub_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l50433"></a><span class="lineno">50433</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l50434"></a><span class="lineno">50434</span>&#160;}</div>
<div class="line"><a name="l50435"></a><span class="lineno">50435</span>&#160;__rv32 vint8m4_t vasub_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l50436"></a><span class="lineno">50436</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l50437"></a><span class="lineno">50437</span>&#160;}</div>
<div class="line"><a name="l50438"></a><span class="lineno">50438</span>&#160;__rv32 vint8m8_t vasub_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l50439"></a><span class="lineno">50439</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l50440"></a><span class="lineno">50440</span>&#160;}</div>
<div class="line"><a name="l50441"></a><span class="lineno">50441</span>&#160; </div>
<div class="line"><a name="l50473"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad722f78ab473a56008fe06609ce7f5bb">50473</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad722f78ab473a56008fe06609ce7f5bb">vasub_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l50474"></a><span class="lineno">50474</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l50475"></a><span class="lineno">50475</span>&#160;}</div>
<div class="line"><a name="l50476"></a><span class="lineno">50476</span>&#160;__rv32 vint16m2_t vasub_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l50477"></a><span class="lineno">50477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l50478"></a><span class="lineno">50478</span>&#160;}</div>
<div class="line"><a name="l50479"></a><span class="lineno">50479</span>&#160;__rv32 vint16m4_t vasub_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l50480"></a><span class="lineno">50480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l50481"></a><span class="lineno">50481</span>&#160;}</div>
<div class="line"><a name="l50482"></a><span class="lineno">50482</span>&#160;__rv32 vint16m8_t vasub_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l50483"></a><span class="lineno">50483</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l50484"></a><span class="lineno">50484</span>&#160;}</div>
<div class="line"><a name="l50485"></a><span class="lineno">50485</span>&#160; </div>
<div class="line"><a name="l50517"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a26fc81ca95308ed37e90b8e58efb0684">50517</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a26fc81ca95308ed37e90b8e58efb0684">vasub_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l50518"></a><span class="lineno">50518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l50519"></a><span class="lineno">50519</span>&#160;}</div>
<div class="line"><a name="l50520"></a><span class="lineno">50520</span>&#160;__rv32 vint32m2_t vasub_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l50521"></a><span class="lineno">50521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l50522"></a><span class="lineno">50522</span>&#160;}</div>
<div class="line"><a name="l50523"></a><span class="lineno">50523</span>&#160;__rv32 vint32m4_t vasub_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l50524"></a><span class="lineno">50524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l50525"></a><span class="lineno">50525</span>&#160;}</div>
<div class="line"><a name="l50526"></a><span class="lineno">50526</span>&#160;__rv32 vint32m8_t vasub_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l50527"></a><span class="lineno">50527</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l50528"></a><span class="lineno">50528</span>&#160;}</div>
<div class="line"><a name="l50529"></a><span class="lineno">50529</span>&#160; </div>
<div class="line"><a name="l50561"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2933dc4d0e87b5984d73719f8b2feb76">50561</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a2933dc4d0e87b5984d73719f8b2feb76">vasub_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l50562"></a><span class="lineno">50562</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l50563"></a><span class="lineno">50563</span>&#160;}</div>
<div class="line"><a name="l50564"></a><span class="lineno">50564</span>&#160;__rv32 vint8m2_t vasub_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l50565"></a><span class="lineno">50565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l50566"></a><span class="lineno">50566</span>&#160;}</div>
<div class="line"><a name="l50567"></a><span class="lineno">50567</span>&#160;__rv32 vint8m4_t vasub_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l50568"></a><span class="lineno">50568</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l50569"></a><span class="lineno">50569</span>&#160;}</div>
<div class="line"><a name="l50570"></a><span class="lineno">50570</span>&#160;__rv32 vint8m8_t vasub_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l50571"></a><span class="lineno">50571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l50572"></a><span class="lineno">50572</span>&#160;}</div>
<div class="line"><a name="l50573"></a><span class="lineno">50573</span>&#160; </div>
<div class="line"><a name="l50605"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3ab4a97282a7588d363d0bb62d20ad14">50605</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a3ab4a97282a7588d363d0bb62d20ad14">vasub_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l50606"></a><span class="lineno">50606</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l50607"></a><span class="lineno">50607</span>&#160;}</div>
<div class="line"><a name="l50608"></a><span class="lineno">50608</span>&#160;__rv32 vint16m2_t vasub_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l50609"></a><span class="lineno">50609</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l50610"></a><span class="lineno">50610</span>&#160;}</div>
<div class="line"><a name="l50611"></a><span class="lineno">50611</span>&#160;__rv32 vint16m4_t vasub_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l50612"></a><span class="lineno">50612</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l50613"></a><span class="lineno">50613</span>&#160;}</div>
<div class="line"><a name="l50614"></a><span class="lineno">50614</span>&#160;__rv32 vint16m8_t vasub_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l50615"></a><span class="lineno">50615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l50616"></a><span class="lineno">50616</span>&#160;}</div>
<div class="line"><a name="l50617"></a><span class="lineno">50617</span>&#160; </div>
<div class="line"><a name="l50649"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af097ba933b7d40ece838880e8db3e4bb">50649</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af097ba933b7d40ece838880e8db3e4bb">vasub_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l50650"></a><span class="lineno">50650</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l50651"></a><span class="lineno">50651</span>&#160;}</div>
<div class="line"><a name="l50652"></a><span class="lineno">50652</span>&#160;__rv32 vuint32m2_t vasub_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l50653"></a><span class="lineno">50653</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l50654"></a><span class="lineno">50654</span>&#160;}</div>
<div class="line"><a name="l50655"></a><span class="lineno">50655</span>&#160;__rv32 vuint32m4_t vasub_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l50656"></a><span class="lineno">50656</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l50657"></a><span class="lineno">50657</span>&#160;}</div>
<div class="line"><a name="l50658"></a><span class="lineno">50658</span>&#160;__rv32 vuint32m8_t vasub_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l50659"></a><span class="lineno">50659</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l50660"></a><span class="lineno">50660</span>&#160;}</div>
<div class="line"><a name="l50661"></a><span class="lineno">50661</span>&#160; </div>
<div class="line"><a name="l50662"></a><span class="lineno">50662</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l50698"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aae18186c4ebea5fa52661195877c98ed">50698</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aae18186c4ebea5fa52661195877c98ed">vaaddu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l50699"></a><span class="lineno">50699</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50700"></a><span class="lineno">50700</span>&#160;}</div>
<div class="line"><a name="l50701"></a><span class="lineno">50701</span>&#160;__rv32 vuint8m2_t vaaddu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l50702"></a><span class="lineno">50702</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50703"></a><span class="lineno">50703</span>&#160;}</div>
<div class="line"><a name="l50704"></a><span class="lineno">50704</span>&#160;__rv32 vuint8m4_t vaaddu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l50705"></a><span class="lineno">50705</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50706"></a><span class="lineno">50706</span>&#160;}</div>
<div class="line"><a name="l50707"></a><span class="lineno">50707</span>&#160;__rv32 vuint8m8_t vaaddu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l50708"></a><span class="lineno">50708</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50709"></a><span class="lineno">50709</span>&#160;}</div>
<div class="line"><a name="l50710"></a><span class="lineno">50710</span>&#160; </div>
<div class="line"><a name="l50746"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7222a8f9d035a9b702bb87424873150">50746</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af7222a8f9d035a9b702bb87424873150">vaaddu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l50747"></a><span class="lineno">50747</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50748"></a><span class="lineno">50748</span>&#160;}</div>
<div class="line"><a name="l50749"></a><span class="lineno">50749</span>&#160;__rv32 vuint16m2_t vaaddu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l50750"></a><span class="lineno">50750</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50751"></a><span class="lineno">50751</span>&#160;}</div>
<div class="line"><a name="l50752"></a><span class="lineno">50752</span>&#160;__rv32 vuint16m4_t vaaddu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l50753"></a><span class="lineno">50753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50754"></a><span class="lineno">50754</span>&#160;}</div>
<div class="line"><a name="l50755"></a><span class="lineno">50755</span>&#160;__rv32 vuint16m8_t vaaddu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l50756"></a><span class="lineno">50756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50757"></a><span class="lineno">50757</span>&#160;}</div>
<div class="line"><a name="l50758"></a><span class="lineno">50758</span>&#160; </div>
<div class="line"><a name="l50794"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4524c0ebdeea944663b781f13a069b58">50794</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a4524c0ebdeea944663b781f13a069b58">vaaddu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l50795"></a><span class="lineno">50795</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50796"></a><span class="lineno">50796</span>&#160;}</div>
<div class="line"><a name="l50797"></a><span class="lineno">50797</span>&#160;__rv32 vuint32m2_t vaaddu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l50798"></a><span class="lineno">50798</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50799"></a><span class="lineno">50799</span>&#160;}</div>
<div class="line"><a name="l50800"></a><span class="lineno">50800</span>&#160;__rv32 vuint32m4_t vaaddu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l50801"></a><span class="lineno">50801</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50802"></a><span class="lineno">50802</span>&#160;}</div>
<div class="line"><a name="l50803"></a><span class="lineno">50803</span>&#160;__rv32 vuint32m8_t vaaddu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l50804"></a><span class="lineno">50804</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50805"></a><span class="lineno">50805</span>&#160;}</div>
<div class="line"><a name="l50806"></a><span class="lineno">50806</span>&#160; </div>
<div class="line"><a name="l50842"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8fae4be48ea2dd1e5e6cb76200f6a5db">50842</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a8fae4be48ea2dd1e5e6cb76200f6a5db">vaaddu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l50843"></a><span class="lineno">50843</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50844"></a><span class="lineno">50844</span>&#160;}</div>
<div class="line"><a name="l50845"></a><span class="lineno">50845</span>&#160;__rv32 vuint8m2_t vaaddu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l50846"></a><span class="lineno">50846</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50847"></a><span class="lineno">50847</span>&#160;}</div>
<div class="line"><a name="l50848"></a><span class="lineno">50848</span>&#160;__rv32 vuint8m4_t vaaddu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l50849"></a><span class="lineno">50849</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50850"></a><span class="lineno">50850</span>&#160;}</div>
<div class="line"><a name="l50851"></a><span class="lineno">50851</span>&#160;__rv32 vuint8m8_t vaaddu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l50852"></a><span class="lineno">50852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50853"></a><span class="lineno">50853</span>&#160;}</div>
<div class="line"><a name="l50854"></a><span class="lineno">50854</span>&#160; </div>
<div class="line"><a name="l50890"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a998a171dc194cac9e1972ae04882685d">50890</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a998a171dc194cac9e1972ae04882685d">vaaddu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l50891"></a><span class="lineno">50891</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50892"></a><span class="lineno">50892</span>&#160;}</div>
<div class="line"><a name="l50893"></a><span class="lineno">50893</span>&#160;__rv32 vuint16m2_t vaaddu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l50894"></a><span class="lineno">50894</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50895"></a><span class="lineno">50895</span>&#160;}</div>
<div class="line"><a name="l50896"></a><span class="lineno">50896</span>&#160;__rv32 vuint16m4_t vaaddu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l50897"></a><span class="lineno">50897</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50898"></a><span class="lineno">50898</span>&#160;}</div>
<div class="line"><a name="l50899"></a><span class="lineno">50899</span>&#160;__rv32 vuint16m8_t vaaddu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l50900"></a><span class="lineno">50900</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50901"></a><span class="lineno">50901</span>&#160;}</div>
<div class="line"><a name="l50902"></a><span class="lineno">50902</span>&#160; </div>
<div class="line"><a name="l50938"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa16e539cd0777259b40d8f7f4b38840c">50938</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa16e539cd0777259b40d8f7f4b38840c">vaaddu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l50939"></a><span class="lineno">50939</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50940"></a><span class="lineno">50940</span>&#160;}</div>
<div class="line"><a name="l50941"></a><span class="lineno">50941</span>&#160;__rv32 vuint32m2_t vaaddu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l50942"></a><span class="lineno">50942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50943"></a><span class="lineno">50943</span>&#160;}</div>
<div class="line"><a name="l50944"></a><span class="lineno">50944</span>&#160;__rv32 vuint32m4_t vaaddu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l50945"></a><span class="lineno">50945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50946"></a><span class="lineno">50946</span>&#160;}</div>
<div class="line"><a name="l50947"></a><span class="lineno">50947</span>&#160;__rv32 vuint32m8_t vaaddu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l50948"></a><span class="lineno">50948</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaaddu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50949"></a><span class="lineno">50949</span>&#160;}</div>
<div class="line"><a name="l50950"></a><span class="lineno">50950</span>&#160; </div>
<div class="line"><a name="l50986"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3afe7b54e2f8916491e599cb017963f6">50986</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3afe7b54e2f8916491e599cb017963f6">vaadd_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l50987"></a><span class="lineno">50987</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l50988"></a><span class="lineno">50988</span>&#160;}</div>
<div class="line"><a name="l50989"></a><span class="lineno">50989</span>&#160;__rv32 vint8m2_t vaadd_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l50990"></a><span class="lineno">50990</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l50991"></a><span class="lineno">50991</span>&#160;}</div>
<div class="line"><a name="l50992"></a><span class="lineno">50992</span>&#160;__rv32 vint8m4_t vaadd_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l50993"></a><span class="lineno">50993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l50994"></a><span class="lineno">50994</span>&#160;}</div>
<div class="line"><a name="l50995"></a><span class="lineno">50995</span>&#160;__rv32 vint8m8_t vaadd_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l50996"></a><span class="lineno">50996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l50997"></a><span class="lineno">50997</span>&#160;}</div>
<div class="line"><a name="l50998"></a><span class="lineno">50998</span>&#160; </div>
<div class="line"><a name="l51034"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8219b20bbbf74d118e96ef46f29622e9">51034</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8219b20bbbf74d118e96ef46f29622e9">vaadd_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l51035"></a><span class="lineno">51035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51036"></a><span class="lineno">51036</span>&#160;}</div>
<div class="line"><a name="l51037"></a><span class="lineno">51037</span>&#160;__rv32 vint16m2_t vaadd_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l51038"></a><span class="lineno">51038</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51039"></a><span class="lineno">51039</span>&#160;}</div>
<div class="line"><a name="l51040"></a><span class="lineno">51040</span>&#160;__rv32 vint16m4_t vaadd_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l51041"></a><span class="lineno">51041</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51042"></a><span class="lineno">51042</span>&#160;}</div>
<div class="line"><a name="l51043"></a><span class="lineno">51043</span>&#160;__rv32 vint16m8_t vaadd_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l51044"></a><span class="lineno">51044</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51045"></a><span class="lineno">51045</span>&#160;}</div>
<div class="line"><a name="l51046"></a><span class="lineno">51046</span>&#160; </div>
<div class="line"><a name="l51082"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac6f738b79d61616098fc6e403cefdeba">51082</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac6f738b79d61616098fc6e403cefdeba">vaadd_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l51083"></a><span class="lineno">51083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51084"></a><span class="lineno">51084</span>&#160;}</div>
<div class="line"><a name="l51085"></a><span class="lineno">51085</span>&#160;__rv32 vint32m2_t vaadd_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l51086"></a><span class="lineno">51086</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51087"></a><span class="lineno">51087</span>&#160;}</div>
<div class="line"><a name="l51088"></a><span class="lineno">51088</span>&#160;__rv32 vint32m4_t vaadd_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l51089"></a><span class="lineno">51089</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51090"></a><span class="lineno">51090</span>&#160;}</div>
<div class="line"><a name="l51091"></a><span class="lineno">51091</span>&#160;__rv32 vint32m8_t vaadd_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l51092"></a><span class="lineno">51092</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51093"></a><span class="lineno">51093</span>&#160;}</div>
<div class="line"><a name="l51094"></a><span class="lineno">51094</span>&#160; </div>
<div class="line"><a name="l51130"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae5fd5f45dbfe11312e9b3e4428b68414">51130</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ae5fd5f45dbfe11312e9b3e4428b68414">vaadd_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l51131"></a><span class="lineno">51131</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51132"></a><span class="lineno">51132</span>&#160;}</div>
<div class="line"><a name="l51133"></a><span class="lineno">51133</span>&#160;__rv32 vint8m2_t vaadd_vx_i8m2_m(vmask_t mask,vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l51134"></a><span class="lineno">51134</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51135"></a><span class="lineno">51135</span>&#160;}</div>
<div class="line"><a name="l51136"></a><span class="lineno">51136</span>&#160;__rv32 vint8m4_t vaadd_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l51137"></a><span class="lineno">51137</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51138"></a><span class="lineno">51138</span>&#160;}</div>
<div class="line"><a name="l51139"></a><span class="lineno">51139</span>&#160;__rv32 vint8m8_t vaadd_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l51140"></a><span class="lineno">51140</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51141"></a><span class="lineno">51141</span>&#160;}</div>
<div class="line"><a name="l51142"></a><span class="lineno">51142</span>&#160; </div>
<div class="line"><a name="l51178"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a199444867595cdd7f834a30a8894aa2b">51178</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a199444867595cdd7f834a30a8894aa2b">vaadd_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l51179"></a><span class="lineno">51179</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51180"></a><span class="lineno">51180</span>&#160;}</div>
<div class="line"><a name="l51181"></a><span class="lineno">51181</span>&#160;__rv32 vint16m2_t vaadd_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l51182"></a><span class="lineno">51182</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51183"></a><span class="lineno">51183</span>&#160;}</div>
<div class="line"><a name="l51184"></a><span class="lineno">51184</span>&#160;__rv32 vint16m4_t vaadd_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l51185"></a><span class="lineno">51185</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51186"></a><span class="lineno">51186</span>&#160;}</div>
<div class="line"><a name="l51187"></a><span class="lineno">51187</span>&#160;__rv32 vint16m8_t vaadd_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l51188"></a><span class="lineno">51188</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51189"></a><span class="lineno">51189</span>&#160;}</div>
<div class="line"><a name="l51190"></a><span class="lineno">51190</span>&#160; </div>
<div class="line"><a name="l51226"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a40e67e252b78e5441bc6ac259be239ed">51226</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a40e67e252b78e5441bc6ac259be239ed">vaadd_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l51227"></a><span class="lineno">51227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51228"></a><span class="lineno">51228</span>&#160;}</div>
<div class="line"><a name="l51229"></a><span class="lineno">51229</span>&#160;__rv32 vint32m2_t vaadd_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l51230"></a><span class="lineno">51230</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51231"></a><span class="lineno">51231</span>&#160;}</div>
<div class="line"><a name="l51232"></a><span class="lineno">51232</span>&#160;__rv32 vint32m4_t vaadd_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l51233"></a><span class="lineno">51233</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51234"></a><span class="lineno">51234</span>&#160;}</div>
<div class="line"><a name="l51235"></a><span class="lineno">51235</span>&#160;__rv32 vint32m8_t vaadd_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l51236"></a><span class="lineno">51236</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vaadd_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51237"></a><span class="lineno">51237</span>&#160;}</div>
<div class="line"><a name="l51238"></a><span class="lineno">51238</span>&#160; </div>
<div class="line"><a name="l51274"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa8e54861f8b884e3dea06c7b83e6f9f1">51274</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa8e54861f8b884e3dea06c7b83e6f9f1">vasubu_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l51275"></a><span class="lineno">51275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51276"></a><span class="lineno">51276</span>&#160;}</div>
<div class="line"><a name="l51277"></a><span class="lineno">51277</span>&#160;__rv32 vuint8m2_t vasubu_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l51278"></a><span class="lineno">51278</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51279"></a><span class="lineno">51279</span>&#160;}</div>
<div class="line"><a name="l51280"></a><span class="lineno">51280</span>&#160;__rv32 vuint8m4_t vasubu_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l51281"></a><span class="lineno">51281</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51282"></a><span class="lineno">51282</span>&#160;}</div>
<div class="line"><a name="l51283"></a><span class="lineno">51283</span>&#160;__rv32 vuint8m8_t vasubu_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l51284"></a><span class="lineno">51284</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51285"></a><span class="lineno">51285</span>&#160;}</div>
<div class="line"><a name="l51286"></a><span class="lineno">51286</span>&#160; </div>
<div class="line"><a name="l51322"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad18d569ba7ffe2e8e00ed47a9ddd1754">51322</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad18d569ba7ffe2e8e00ed47a9ddd1754">vasubu_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l51323"></a><span class="lineno">51323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51324"></a><span class="lineno">51324</span>&#160;}</div>
<div class="line"><a name="l51325"></a><span class="lineno">51325</span>&#160;__rv32 vuint16m2_t vasubu_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l51326"></a><span class="lineno">51326</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51327"></a><span class="lineno">51327</span>&#160;}</div>
<div class="line"><a name="l51328"></a><span class="lineno">51328</span>&#160;__rv32 vuint16m4_t vasubu_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l51329"></a><span class="lineno">51329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51330"></a><span class="lineno">51330</span>&#160;}</div>
<div class="line"><a name="l51331"></a><span class="lineno">51331</span>&#160;__rv32 vuint16m8_t vasubu_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l51332"></a><span class="lineno">51332</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51333"></a><span class="lineno">51333</span>&#160;}</div>
<div class="line"><a name="l51334"></a><span class="lineno">51334</span>&#160; </div>
<div class="line"><a name="l51370"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b73f9863194847314ba25627cf61564">51370</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6b73f9863194847314ba25627cf61564">vasubu_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l51371"></a><span class="lineno">51371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51372"></a><span class="lineno">51372</span>&#160;}</div>
<div class="line"><a name="l51373"></a><span class="lineno">51373</span>&#160;__rv32 vuint32m2_t vasubu_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l51374"></a><span class="lineno">51374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51375"></a><span class="lineno">51375</span>&#160;}</div>
<div class="line"><a name="l51376"></a><span class="lineno">51376</span>&#160;__rv32 vuint32m4_t vasubu_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l51377"></a><span class="lineno">51377</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51378"></a><span class="lineno">51378</span>&#160;}</div>
<div class="line"><a name="l51379"></a><span class="lineno">51379</span>&#160;__rv32 vuint32m8_t vasubu_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l51380"></a><span class="lineno">51380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51381"></a><span class="lineno">51381</span>&#160;}</div>
<div class="line"><a name="l51382"></a><span class="lineno">51382</span>&#160; </div>
<div class="line"><a name="l51418"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4b90cfc37e251661b263324d0e406c9e">51418</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a4b90cfc37e251661b263324d0e406c9e">vasubu_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l51419"></a><span class="lineno">51419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51420"></a><span class="lineno">51420</span>&#160;}</div>
<div class="line"><a name="l51421"></a><span class="lineno">51421</span>&#160;__rv32 vuint8m2_t vasubu_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l51422"></a><span class="lineno">51422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51423"></a><span class="lineno">51423</span>&#160;}</div>
<div class="line"><a name="l51424"></a><span class="lineno">51424</span>&#160;__rv32 vuint8m4_t vasubu_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l51425"></a><span class="lineno">51425</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51426"></a><span class="lineno">51426</span>&#160;}</div>
<div class="line"><a name="l51427"></a><span class="lineno">51427</span>&#160;__rv32 vuint8m8_t vasubu_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l51428"></a><span class="lineno">51428</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51429"></a><span class="lineno">51429</span>&#160;}</div>
<div class="line"><a name="l51430"></a><span class="lineno">51430</span>&#160; </div>
<div class="line"><a name="l51466"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1fafb4cfb825a1f156ae1ff0c4989854">51466</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a1fafb4cfb825a1f156ae1ff0c4989854">vasubu_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l51467"></a><span class="lineno">51467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51468"></a><span class="lineno">51468</span>&#160;}</div>
<div class="line"><a name="l51469"></a><span class="lineno">51469</span>&#160;__rv32 vuint16m2_t vasubu_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l51470"></a><span class="lineno">51470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51471"></a><span class="lineno">51471</span>&#160;}</div>
<div class="line"><a name="l51472"></a><span class="lineno">51472</span>&#160;__rv32 vuint16m4_t vasubu_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l51473"></a><span class="lineno">51473</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51474"></a><span class="lineno">51474</span>&#160;}</div>
<div class="line"><a name="l51475"></a><span class="lineno">51475</span>&#160;__rv32 vuint16m8_t vasubu_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l51476"></a><span class="lineno">51476</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51477"></a><span class="lineno">51477</span>&#160;}</div>
<div class="line"><a name="l51478"></a><span class="lineno">51478</span>&#160; </div>
<div class="line"><a name="l51514"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3cfa65feec9bb2c23656a818a57c4f74">51514</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3cfa65feec9bb2c23656a818a57c4f74">vasubu_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l51515"></a><span class="lineno">51515</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51516"></a><span class="lineno">51516</span>&#160;}</div>
<div class="line"><a name="l51517"></a><span class="lineno">51517</span>&#160;__rv32 vuint32m2_t vasubu_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l51518"></a><span class="lineno">51518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51519"></a><span class="lineno">51519</span>&#160;}</div>
<div class="line"><a name="l51520"></a><span class="lineno">51520</span>&#160;__rv32 vuint32m4_t vasubu_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l51521"></a><span class="lineno">51521</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51522"></a><span class="lineno">51522</span>&#160;}</div>
<div class="line"><a name="l51523"></a><span class="lineno">51523</span>&#160;__rv32 vuint32m8_t vasubu_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l51524"></a><span class="lineno">51524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasubu_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51525"></a><span class="lineno">51525</span>&#160;}</div>
<div class="line"><a name="l51526"></a><span class="lineno">51526</span>&#160; </div>
<div class="line"><a name="l51562"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5629a98a3d0a18a373f32885a52178fc">51562</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a5629a98a3d0a18a373f32885a52178fc">vasub_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l51563"></a><span class="lineno">51563</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51564"></a><span class="lineno">51564</span>&#160;}</div>
<div class="line"><a name="l51565"></a><span class="lineno">51565</span>&#160;__rv32 vint8m2_t vasub_vv_i8m2_m(vmask_t mask,vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l51566"></a><span class="lineno">51566</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51567"></a><span class="lineno">51567</span>&#160;}</div>
<div class="line"><a name="l51568"></a><span class="lineno">51568</span>&#160;__rv32 vint8m4_t vasub_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l51569"></a><span class="lineno">51569</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51570"></a><span class="lineno">51570</span>&#160;}</div>
<div class="line"><a name="l51571"></a><span class="lineno">51571</span>&#160;__rv32 vint8m8_t vasub_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l51572"></a><span class="lineno">51572</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51573"></a><span class="lineno">51573</span>&#160;}</div>
<div class="line"><a name="l51574"></a><span class="lineno">51574</span>&#160; </div>
<div class="line"><a name="l51610"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4b1b684d217ca8cfdaa9dfcd63dfeea">51610</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa4b1b684d217ca8cfdaa9dfcd63dfeea">vasub_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l51611"></a><span class="lineno">51611</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51612"></a><span class="lineno">51612</span>&#160;}</div>
<div class="line"><a name="l51613"></a><span class="lineno">51613</span>&#160;__rv32 vint16m2_t vasub_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l51614"></a><span class="lineno">51614</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51615"></a><span class="lineno">51615</span>&#160;}</div>
<div class="line"><a name="l51616"></a><span class="lineno">51616</span>&#160;__rv32 vint16m4_t vasub_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l51617"></a><span class="lineno">51617</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51618"></a><span class="lineno">51618</span>&#160;}</div>
<div class="line"><a name="l51619"></a><span class="lineno">51619</span>&#160;__rv32 vint16m8_t vasub_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l51620"></a><span class="lineno">51620</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51621"></a><span class="lineno">51621</span>&#160;}</div>
<div class="line"><a name="l51622"></a><span class="lineno">51622</span>&#160; </div>
<div class="line"><a name="l51658"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adfe8e85ffdf3d396df6daf07cb767d96">51658</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#adfe8e85ffdf3d396df6daf07cb767d96">vasub_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l51659"></a><span class="lineno">51659</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51660"></a><span class="lineno">51660</span>&#160;}</div>
<div class="line"><a name="l51661"></a><span class="lineno">51661</span>&#160;__rv32 vint32m2_t vasub_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l51662"></a><span class="lineno">51662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51663"></a><span class="lineno">51663</span>&#160;}</div>
<div class="line"><a name="l51664"></a><span class="lineno">51664</span>&#160;__rv32 vint32m4_t vasub_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l51665"></a><span class="lineno">51665</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51666"></a><span class="lineno">51666</span>&#160;}</div>
<div class="line"><a name="l51667"></a><span class="lineno">51667</span>&#160;__rv32 vint32m8_t vasub_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l51668"></a><span class="lineno">51668</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51669"></a><span class="lineno">51669</span>&#160;}</div>
<div class="line"><a name="l51670"></a><span class="lineno">51670</span>&#160; </div>
<div class="line"><a name="l51706"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8c8fae5a0b8959ea1df45b9c1c344b5e">51706</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a8c8fae5a0b8959ea1df45b9c1c344b5e">vasub_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l51707"></a><span class="lineno">51707</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51708"></a><span class="lineno">51708</span>&#160;}</div>
<div class="line"><a name="l51709"></a><span class="lineno">51709</span>&#160;__rv32 vint8m2_t vasub_vx_i8m2_m(vmask_t mask,vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l51710"></a><span class="lineno">51710</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51711"></a><span class="lineno">51711</span>&#160;}</div>
<div class="line"><a name="l51712"></a><span class="lineno">51712</span>&#160;__rv32 vint8m4_t vasub_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l51713"></a><span class="lineno">51713</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51714"></a><span class="lineno">51714</span>&#160;}</div>
<div class="line"><a name="l51715"></a><span class="lineno">51715</span>&#160;__rv32 vint8m8_t vasub_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l51716"></a><span class="lineno">51716</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51717"></a><span class="lineno">51717</span>&#160;}</div>
<div class="line"><a name="l51718"></a><span class="lineno">51718</span>&#160; </div>
<div class="line"><a name="l51754"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae4785bcd31bef652a179bb02de2fa2ec">51754</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae4785bcd31bef652a179bb02de2fa2ec">vasub_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l51755"></a><span class="lineno">51755</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51756"></a><span class="lineno">51756</span>&#160;}</div>
<div class="line"><a name="l51757"></a><span class="lineno">51757</span>&#160;__rv32 vint16m2_t vasub_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l51758"></a><span class="lineno">51758</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51759"></a><span class="lineno">51759</span>&#160;}</div>
<div class="line"><a name="l51760"></a><span class="lineno">51760</span>&#160;__rv32 vint16m4_t vasub_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l51761"></a><span class="lineno">51761</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51762"></a><span class="lineno">51762</span>&#160;}</div>
<div class="line"><a name="l51763"></a><span class="lineno">51763</span>&#160;__rv32 vint16m8_t vasub_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l51764"></a><span class="lineno">51764</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51765"></a><span class="lineno">51765</span>&#160;}</div>
<div class="line"><a name="l51766"></a><span class="lineno">51766</span>&#160; </div>
<div class="line"><a name="l51802"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a40a007381e8a70df213221cab9733bd8">51802</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a40a007381e8a70df213221cab9733bd8">vasub_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l51803"></a><span class="lineno">51803</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l51804"></a><span class="lineno">51804</span>&#160;}</div>
<div class="line"><a name="l51805"></a><span class="lineno">51805</span>&#160;__rv32 vint32m2_t vasub_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l51806"></a><span class="lineno">51806</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l51807"></a><span class="lineno">51807</span>&#160;}</div>
<div class="line"><a name="l51808"></a><span class="lineno">51808</span>&#160;__rv32 vint32m4_t vasub_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l51809"></a><span class="lineno">51809</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l51810"></a><span class="lineno">51810</span>&#160;}</div>
<div class="line"><a name="l51811"></a><span class="lineno">51811</span>&#160;__rv32 vint32m8_t vasub_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l51812"></a><span class="lineno">51812</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vasub_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l51813"></a><span class="lineno">51813</span>&#160;}</div>
<div class="line"><a name="l51814"></a><span class="lineno">51814</span>&#160; </div>
<div class="line"><a name="l51815"></a><span class="lineno">51815</span>&#160;<span class="comment">/***********Vector Single-Width Fractional Multiply with Rounding and Saturation Functions***************/</span></div>
<div class="line"><a name="l51847"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9b25368fa09800cb7c10eebf9665cd73">51847</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9b25368fa09800cb7c10eebf9665cd73">vsmul_vv_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l51848"></a><span class="lineno">51848</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l51849"></a><span class="lineno">51849</span>&#160;}</div>
<div class="line"><a name="l51850"></a><span class="lineno">51850</span>&#160;__rv32 vint8m2_t vsmul_vv_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l51851"></a><span class="lineno">51851</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l51852"></a><span class="lineno">51852</span>&#160;}</div>
<div class="line"><a name="l51853"></a><span class="lineno">51853</span>&#160;__rv32 vint8m4_t vsmul_vv_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l51854"></a><span class="lineno">51854</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l51855"></a><span class="lineno">51855</span>&#160;}</div>
<div class="line"><a name="l51856"></a><span class="lineno">51856</span>&#160;__rv32 vint8m8_t vsmul_vv_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l51857"></a><span class="lineno">51857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l51858"></a><span class="lineno">51858</span>&#160;}</div>
<div class="line"><a name="l51859"></a><span class="lineno">51859</span>&#160; </div>
<div class="line"><a name="l51891"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a633c0bf655a3650f5782a9513f53686e">51891</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a633c0bf655a3650f5782a9513f53686e">vsmul_vv_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l51892"></a><span class="lineno">51892</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l51893"></a><span class="lineno">51893</span>&#160;}</div>
<div class="line"><a name="l51894"></a><span class="lineno">51894</span>&#160;__rv32 vint16m2_t vsmul_vv_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l51895"></a><span class="lineno">51895</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l51896"></a><span class="lineno">51896</span>&#160;}</div>
<div class="line"><a name="l51897"></a><span class="lineno">51897</span>&#160;__rv32 vint16m4_t vsmul_vv_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l51898"></a><span class="lineno">51898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l51899"></a><span class="lineno">51899</span>&#160;}</div>
<div class="line"><a name="l51900"></a><span class="lineno">51900</span>&#160;__rv32 vint16m8_t vsmul_vv_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l51901"></a><span class="lineno">51901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l51902"></a><span class="lineno">51902</span>&#160;}</div>
<div class="line"><a name="l51903"></a><span class="lineno">51903</span>&#160; </div>
<div class="line"><a name="l51935"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af48fee4e085726c96c0289cd8869c785">51935</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#af48fee4e085726c96c0289cd8869c785">vsmul_vv_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l51936"></a><span class="lineno">51936</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l51937"></a><span class="lineno">51937</span>&#160;}</div>
<div class="line"><a name="l51938"></a><span class="lineno">51938</span>&#160;__rv32 vint32m2_t vsmul_vv_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l51939"></a><span class="lineno">51939</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l51940"></a><span class="lineno">51940</span>&#160;}</div>
<div class="line"><a name="l51941"></a><span class="lineno">51941</span>&#160;__rv32 vint32m4_t vsmul_vv_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l51942"></a><span class="lineno">51942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l51943"></a><span class="lineno">51943</span>&#160;}</div>
<div class="line"><a name="l51944"></a><span class="lineno">51944</span>&#160;__rv32 vint32m8_t vsmul_vv_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l51945"></a><span class="lineno">51945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l51946"></a><span class="lineno">51946</span>&#160;}</div>
<div class="line"><a name="l51947"></a><span class="lineno">51947</span>&#160; </div>
<div class="line"><a name="l51979"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab89e2cffc6c3296d6e93e415779da69e">51979</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ab89e2cffc6c3296d6e93e415779da69e">vsmul_vx_i8m1</a>(vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l51980"></a><span class="lineno">51980</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l51981"></a><span class="lineno">51981</span>&#160;}</div>
<div class="line"><a name="l51982"></a><span class="lineno">51982</span>&#160;__rv32 vint8m2_t vsmul_vx_i8m2(vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l51983"></a><span class="lineno">51983</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l51984"></a><span class="lineno">51984</span>&#160;}</div>
<div class="line"><a name="l51985"></a><span class="lineno">51985</span>&#160;__rv32 vint8m4_t vsmul_vx_i8m4(vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l51986"></a><span class="lineno">51986</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l51987"></a><span class="lineno">51987</span>&#160;}</div>
<div class="line"><a name="l51988"></a><span class="lineno">51988</span>&#160;__rv32 vint8m8_t vsmul_vx_i8m8(vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l51989"></a><span class="lineno">51989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l51990"></a><span class="lineno">51990</span>&#160;}</div>
<div class="line"><a name="l51991"></a><span class="lineno">51991</span>&#160; </div>
<div class="line"><a name="l52023"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a69a69be5604fc3fb0ec28e6a6dc6c204">52023</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a69a69be5604fc3fb0ec28e6a6dc6c204">vsmul_vx_i16m1</a>(vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l52024"></a><span class="lineno">52024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l52025"></a><span class="lineno">52025</span>&#160;}</div>
<div class="line"><a name="l52026"></a><span class="lineno">52026</span>&#160;__rv32 vint16m2_t vsmul_vx_i16m2(vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l52027"></a><span class="lineno">52027</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l52028"></a><span class="lineno">52028</span>&#160;}</div>
<div class="line"><a name="l52029"></a><span class="lineno">52029</span>&#160;__rv32 vint16m4_t vsmul_vx_i16m4(vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l52030"></a><span class="lineno">52030</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l52031"></a><span class="lineno">52031</span>&#160;}</div>
<div class="line"><a name="l52032"></a><span class="lineno">52032</span>&#160;__rv32 vint16m8_t vsmul_vx_i16m8(vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l52033"></a><span class="lineno">52033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l52034"></a><span class="lineno">52034</span>&#160;}</div>
<div class="line"><a name="l52035"></a><span class="lineno">52035</span>&#160; </div>
<div class="line"><a name="l52067"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a729400bca3746553461268c0b35b5389">52067</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a729400bca3746553461268c0b35b5389">vsmul_vx_i32m1</a>(vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l52068"></a><span class="lineno">52068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l52069"></a><span class="lineno">52069</span>&#160;}</div>
<div class="line"><a name="l52070"></a><span class="lineno">52070</span>&#160;__rv32 vint32m2_t vsmul_vx_i32m2(vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l52071"></a><span class="lineno">52071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l52072"></a><span class="lineno">52072</span>&#160;}</div>
<div class="line"><a name="l52073"></a><span class="lineno">52073</span>&#160;__rv32 vint32m4_t vsmul_vx_i32m4(vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l52074"></a><span class="lineno">52074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l52075"></a><span class="lineno">52075</span>&#160;}</div>
<div class="line"><a name="l52076"></a><span class="lineno">52076</span>&#160;__rv32 vint32m8_t vsmul_vx_i32m8(vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l52077"></a><span class="lineno">52077</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l52078"></a><span class="lineno">52078</span>&#160;}</div>
<div class="line"><a name="l52079"></a><span class="lineno">52079</span>&#160; </div>
<div class="line"><a name="l52080"></a><span class="lineno">52080</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l52116"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b9083c4280ccc4c8c58a25df564a7b2">52116</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a7b9083c4280ccc4c8c58a25df564a7b2">vsmul_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l52117"></a><span class="lineno">52117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52118"></a><span class="lineno">52118</span>&#160;}</div>
<div class="line"><a name="l52119"></a><span class="lineno">52119</span>&#160;__rv32 vint8m2_t vsmul_vv_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l52120"></a><span class="lineno">52120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52121"></a><span class="lineno">52121</span>&#160;}</div>
<div class="line"><a name="l52122"></a><span class="lineno">52122</span>&#160;__rv32 vint8m4_t vsmul_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l52123"></a><span class="lineno">52123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52124"></a><span class="lineno">52124</span>&#160;}</div>
<div class="line"><a name="l52125"></a><span class="lineno">52125</span>&#160;__rv32 vint8m8_t vsmul_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l52126"></a><span class="lineno">52126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52127"></a><span class="lineno">52127</span>&#160;}</div>
<div class="line"><a name="l52128"></a><span class="lineno">52128</span>&#160; </div>
<div class="line"><a name="l52164"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a021797efc37afd1549c921ff48edb52a">52164</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a021797efc37afd1549c921ff48edb52a">vsmul_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l52165"></a><span class="lineno">52165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52166"></a><span class="lineno">52166</span>&#160;}</div>
<div class="line"><a name="l52167"></a><span class="lineno">52167</span>&#160;__rv32 vint16m2_t vsmul_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l52168"></a><span class="lineno">52168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52169"></a><span class="lineno">52169</span>&#160;}</div>
<div class="line"><a name="l52170"></a><span class="lineno">52170</span>&#160;__rv32 vint16m4_t vsmul_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l52171"></a><span class="lineno">52171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52172"></a><span class="lineno">52172</span>&#160;}</div>
<div class="line"><a name="l52173"></a><span class="lineno">52173</span>&#160;__rv32 vint16m8_t vsmul_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l52174"></a><span class="lineno">52174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52175"></a><span class="lineno">52175</span>&#160;}</div>
<div class="line"><a name="l52176"></a><span class="lineno">52176</span>&#160; </div>
<div class="line"><a name="l52212"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a48f1f837642655382c631af8c9b8de54">52212</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a48f1f837642655382c631af8c9b8de54">vsmul_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l52213"></a><span class="lineno">52213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52214"></a><span class="lineno">52214</span>&#160;}</div>
<div class="line"><a name="l52215"></a><span class="lineno">52215</span>&#160;__rv32 vint32m2_t vsmul_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l52216"></a><span class="lineno">52216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52217"></a><span class="lineno">52217</span>&#160;}</div>
<div class="line"><a name="l52218"></a><span class="lineno">52218</span>&#160;__rv32 vint32m4_t vsmul_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l52219"></a><span class="lineno">52219</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52220"></a><span class="lineno">52220</span>&#160;}</div>
<div class="line"><a name="l52221"></a><span class="lineno">52221</span>&#160;__rv32 vint32m8_t vsmul_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l52222"></a><span class="lineno">52222</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52223"></a><span class="lineno">52223</span>&#160;}</div>
<div class="line"><a name="l52224"></a><span class="lineno">52224</span>&#160; </div>
<div class="line"><a name="l52260"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a000e5969aa362ca4ff8495c4f258bffd">52260</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a000e5969aa362ca4ff8495c4f258bffd">vsmul_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, int8_t op2){</div>
<div class="line"><a name="l52261"></a><span class="lineno">52261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52262"></a><span class="lineno">52262</span>&#160;}</div>
<div class="line"><a name="l52263"></a><span class="lineno">52263</span>&#160;__rv32 vint8m2_t vsmul_vx_i8m2_m(vmask_t mask, vint8m2_t op1, int8_t op2){</div>
<div class="line"><a name="l52264"></a><span class="lineno">52264</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52265"></a><span class="lineno">52265</span>&#160;}</div>
<div class="line"><a name="l52266"></a><span class="lineno">52266</span>&#160;__rv32 vint8m4_t vsmul_vx_i8m4_m(vmask_t mask, vint8m4_t op1, int8_t op2){</div>
<div class="line"><a name="l52267"></a><span class="lineno">52267</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52268"></a><span class="lineno">52268</span>&#160;}</div>
<div class="line"><a name="l52269"></a><span class="lineno">52269</span>&#160;__rv32 vint8m8_t vsmul_vx_i8m8_m(vmask_t mask, vint8m8_t op1, int8_t op2){</div>
<div class="line"><a name="l52270"></a><span class="lineno">52270</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52271"></a><span class="lineno">52271</span>&#160;}</div>
<div class="line"><a name="l52272"></a><span class="lineno">52272</span>&#160; </div>
<div class="line"><a name="l52308"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abb7e5893017b7b18c42abf8957f19fbb">52308</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#abb7e5893017b7b18c42abf8957f19fbb">vsmul_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, int16_t op2){</div>
<div class="line"><a name="l52309"></a><span class="lineno">52309</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52310"></a><span class="lineno">52310</span>&#160;}</div>
<div class="line"><a name="l52311"></a><span class="lineno">52311</span>&#160;__rv32 vint16m2_t vsmul_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int16_t op2){</div>
<div class="line"><a name="l52312"></a><span class="lineno">52312</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52313"></a><span class="lineno">52313</span>&#160;}</div>
<div class="line"><a name="l52314"></a><span class="lineno">52314</span>&#160;__rv32 vint16m4_t vsmul_vx_i16m4_m(vmask_t mask, vint16m4_t op1, int16_t op2){</div>
<div class="line"><a name="l52315"></a><span class="lineno">52315</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52316"></a><span class="lineno">52316</span>&#160;}</div>
<div class="line"><a name="l52317"></a><span class="lineno">52317</span>&#160;__rv32 vint16m8_t vsmul_vx_i16m8_m(vmask_t mask, vint16m8_t op1, int16_t op2){</div>
<div class="line"><a name="l52318"></a><span class="lineno">52318</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52319"></a><span class="lineno">52319</span>&#160;}</div>
<div class="line"><a name="l52320"></a><span class="lineno">52320</span>&#160; </div>
<div class="line"><a name="l52356"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4fd3cbe83cf4d87c30f984eb19c35368">52356</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a4fd3cbe83cf4d87c30f984eb19c35368">vsmul_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, int32_t op2){</div>
<div class="line"><a name="l52357"></a><span class="lineno">52357</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l52358"></a><span class="lineno">52358</span>&#160;}</div>
<div class="line"><a name="l52359"></a><span class="lineno">52359</span>&#160;__rv32 vint32m2_t vsmul_vx_i32m2_m(vmask_t mask, vint32m2_t op1, int32_t op2){</div>
<div class="line"><a name="l52360"></a><span class="lineno">52360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l52361"></a><span class="lineno">52361</span>&#160;}</div>
<div class="line"><a name="l52362"></a><span class="lineno">52362</span>&#160;__rv32 vint32m4_t vsmul_vx_i32m4_m(vmask_t mask, vint32m4_t op1, int32_t op2){</div>
<div class="line"><a name="l52363"></a><span class="lineno">52363</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l52364"></a><span class="lineno">52364</span>&#160;}</div>
<div class="line"><a name="l52365"></a><span class="lineno">52365</span>&#160;__rv32 vint32m8_t vsmul_vx_i32m8_m(vmask_t mask, vint32m8_t op1, int32_t op2){</div>
<div class="line"><a name="l52366"></a><span class="lineno">52366</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vsmul_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l52367"></a><span class="lineno">52367</span>&#160;}</div>
<div class="line"><a name="l52368"></a><span class="lineno">52368</span>&#160; </div>
<div class="line"><a name="l52369"></a><span class="lineno">52369</span>&#160;<span class="comment">/**************Vector Single-Width Scaling Shift Functions****************/</span></div>
<div class="line"><a name="l52401"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a20ef2cdaa610a3d96194094e3a7e0130">52401</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a20ef2cdaa610a3d96194094e3a7e0130">vssrl_vv_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l52402"></a><span class="lineno">52402</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l52403"></a><span class="lineno">52403</span>&#160;}</div>
<div class="line"><a name="l52404"></a><span class="lineno">52404</span>&#160;__rv32 vuint8m2_t vssrl_vv_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l52405"></a><span class="lineno">52405</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l52406"></a><span class="lineno">52406</span>&#160;}</div>
<div class="line"><a name="l52407"></a><span class="lineno">52407</span>&#160;__rv32 vuint8m4_t vssrl_vv_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l52408"></a><span class="lineno">52408</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l52409"></a><span class="lineno">52409</span>&#160;}</div>
<div class="line"><a name="l52410"></a><span class="lineno">52410</span>&#160;__rv32 vuint8m8_t vssrl_vv_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l52411"></a><span class="lineno">52411</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l52412"></a><span class="lineno">52412</span>&#160;}</div>
<div class="line"><a name="l52413"></a><span class="lineno">52413</span>&#160; </div>
<div class="line"><a name="l52445"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af639e566ce07ff06b5bb69d64f566972">52445</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#af639e566ce07ff06b5bb69d64f566972">vssrl_vv_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l52446"></a><span class="lineno">52446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l52447"></a><span class="lineno">52447</span>&#160;}</div>
<div class="line"><a name="l52448"></a><span class="lineno">52448</span>&#160;__rv32 vuint16m2_t vssrl_vv_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l52449"></a><span class="lineno">52449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l52450"></a><span class="lineno">52450</span>&#160;}</div>
<div class="line"><a name="l52451"></a><span class="lineno">52451</span>&#160;__rv32 vuint16m4_t vssrl_vv_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l52452"></a><span class="lineno">52452</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l52453"></a><span class="lineno">52453</span>&#160;}</div>
<div class="line"><a name="l52454"></a><span class="lineno">52454</span>&#160;__rv32 vuint16m8_t vssrl_vv_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l52455"></a><span class="lineno">52455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l52456"></a><span class="lineno">52456</span>&#160;}</div>
<div class="line"><a name="l52457"></a><span class="lineno">52457</span>&#160; </div>
<div class="line"><a name="l52489"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a807f6951ef318cf2076640a49538caf3">52489</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a807f6951ef318cf2076640a49538caf3">vssrl_vv_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l52490"></a><span class="lineno">52490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l52491"></a><span class="lineno">52491</span>&#160;}</div>
<div class="line"><a name="l52492"></a><span class="lineno">52492</span>&#160;__rv32 vuint32m2_t vssrl_vv_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l52493"></a><span class="lineno">52493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l52494"></a><span class="lineno">52494</span>&#160;}</div>
<div class="line"><a name="l52495"></a><span class="lineno">52495</span>&#160;__rv32 vuint32m4_t vssrl_vv_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l52496"></a><span class="lineno">52496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l52497"></a><span class="lineno">52497</span>&#160;}</div>
<div class="line"><a name="l52498"></a><span class="lineno">52498</span>&#160;__rv32 vuint32m8_t vssrl_vv_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l52499"></a><span class="lineno">52499</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l52500"></a><span class="lineno">52500</span>&#160;}</div>
<div class="line"><a name="l52501"></a><span class="lineno">52501</span>&#160; </div>
<div class="line"><a name="l52533"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a943cdb0e86f956820d66816582243e0b">52533</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a943cdb0e86f956820d66816582243e0b">vssrl_vx_u8m1</a>(vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l52534"></a><span class="lineno">52534</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l52535"></a><span class="lineno">52535</span>&#160;}</div>
<div class="line"><a name="l52536"></a><span class="lineno">52536</span>&#160;__rv32 vuint8m2_t vssrl_vx_u8m2(vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l52537"></a><span class="lineno">52537</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l52538"></a><span class="lineno">52538</span>&#160;}</div>
<div class="line"><a name="l52539"></a><span class="lineno">52539</span>&#160;__rv32 vuint8m4_t vssrl_vx_u8m4(vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l52540"></a><span class="lineno">52540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l52541"></a><span class="lineno">52541</span>&#160;}</div>
<div class="line"><a name="l52542"></a><span class="lineno">52542</span>&#160;__rv32 vuint8m8_t vssrl_vx_u8m8(vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l52543"></a><span class="lineno">52543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l52544"></a><span class="lineno">52544</span>&#160;}</div>
<div class="line"><a name="l52545"></a><span class="lineno">52545</span>&#160; </div>
<div class="line"><a name="l52577"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a32ac76bd2b6bc72de28f6183fcfc9273">52577</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a32ac76bd2b6bc72de28f6183fcfc9273">vssrl_vx_u16m1</a>(vuint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l52578"></a><span class="lineno">52578</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l52579"></a><span class="lineno">52579</span>&#160;}</div>
<div class="line"><a name="l52580"></a><span class="lineno">52580</span>&#160;__rv32 vuint16m2_t vssrl_vx_u16m2(vuint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l52581"></a><span class="lineno">52581</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l52582"></a><span class="lineno">52582</span>&#160;}</div>
<div class="line"><a name="l52583"></a><span class="lineno">52583</span>&#160;__rv32 vuint16m4_t vssrl_vx_u16m4(vuint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l52584"></a><span class="lineno">52584</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l52585"></a><span class="lineno">52585</span>&#160;}</div>
<div class="line"><a name="l52586"></a><span class="lineno">52586</span>&#160;__rv32 vuint16m8_t vssrl_vx_u16m8(vuint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l52587"></a><span class="lineno">52587</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l52588"></a><span class="lineno">52588</span>&#160;}</div>
<div class="line"><a name="l52589"></a><span class="lineno">52589</span>&#160; </div>
<div class="line"><a name="l52621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af779afaefd5eeb63c0e47d0270e33cc3">52621</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af779afaefd5eeb63c0e47d0270e33cc3">vssrl_vx_u32m1</a>(vuint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l52622"></a><span class="lineno">52622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l52623"></a><span class="lineno">52623</span>&#160;}</div>
<div class="line"><a name="l52624"></a><span class="lineno">52624</span>&#160;__rv32 vuint32m2_t vssrl_vx_u32m2(vuint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l52625"></a><span class="lineno">52625</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l52626"></a><span class="lineno">52626</span>&#160;}</div>
<div class="line"><a name="l52627"></a><span class="lineno">52627</span>&#160;__rv32 vuint32m4_t vssrl_vx_u32m4(vuint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l52628"></a><span class="lineno">52628</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l52629"></a><span class="lineno">52629</span>&#160;}</div>
<div class="line"><a name="l52630"></a><span class="lineno">52630</span>&#160;__rv32 vuint32m8_t vssrl_vx_u32m8(vuint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l52631"></a><span class="lineno">52631</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l52632"></a><span class="lineno">52632</span>&#160;}</div>
<div class="line"><a name="l52633"></a><span class="lineno">52633</span>&#160; </div>
<div class="line"><a name="l52665"></a><span class="lineno">52665</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52666"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a20642f1627a7857f5f58f4d382f6d899">52666</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l52667"></a><span class="lineno">52667</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l52668"></a><span class="lineno">52668</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52669"></a><span class="lineno">52669</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52670"></a><span class="lineno">52670</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52671"></a><span class="lineno">52671</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l52672"></a><span class="lineno">52672</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l52673"></a><span class="lineno">52673</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52674"></a><span class="lineno">52674</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52675"></a><span class="lineno">52675</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52676"></a><span class="lineno">52676</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l52677"></a><span class="lineno">52677</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l52678"></a><span class="lineno">52678</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52679"></a><span class="lineno">52679</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52680"></a><span class="lineno">52680</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52681"></a><span class="lineno">52681</span>&#160;<span class="preprocessor">    vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l52682"></a><span class="lineno">52682</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m8(op1,op2);\</span></div>
<div class="line"><a name="l52683"></a><span class="lineno">52683</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52684"></a><span class="lineno">52684</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52685"></a><span class="lineno">52685</span>&#160; </div>
<div class="line"><a name="l52717"></a><span class="lineno">52717</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52718"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6cbb564120cd8f924030e95cf4f41bb2">52718</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l52719"></a><span class="lineno">52719</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l52720"></a><span class="lineno">52720</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52721"></a><span class="lineno">52721</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52722"></a><span class="lineno">52722</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52723"></a><span class="lineno">52723</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l52724"></a><span class="lineno">52724</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l52725"></a><span class="lineno">52725</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52726"></a><span class="lineno">52726</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52727"></a><span class="lineno">52727</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52728"></a><span class="lineno">52728</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l52729"></a><span class="lineno">52729</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l52730"></a><span class="lineno">52730</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52731"></a><span class="lineno">52731</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52732"></a><span class="lineno">52732</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52733"></a><span class="lineno">52733</span>&#160;<span class="preprocessor">    vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l52734"></a><span class="lineno">52734</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m8(op1,op2);\</span></div>
<div class="line"><a name="l52735"></a><span class="lineno">52735</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52736"></a><span class="lineno">52736</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52737"></a><span class="lineno">52737</span>&#160; </div>
<div class="line"><a name="l52769"></a><span class="lineno">52769</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52770"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a726d79a8466de6eeed149b3599b66116">52770</a></span>&#160;<span class="preprocessor">    vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l52771"></a><span class="lineno">52771</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m1(op1,op2);\</span></div>
<div class="line"><a name="l52772"></a><span class="lineno">52772</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52773"></a><span class="lineno">52773</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52774"></a><span class="lineno">52774</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52775"></a><span class="lineno">52775</span>&#160;<span class="preprocessor">    vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l52776"></a><span class="lineno">52776</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m2(op1,op2);\</span></div>
<div class="line"><a name="l52777"></a><span class="lineno">52777</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52778"></a><span class="lineno">52778</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52779"></a><span class="lineno">52779</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52780"></a><span class="lineno">52780</span>&#160;<span class="preprocessor">    vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l52781"></a><span class="lineno">52781</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m4(op1,op2);\</span></div>
<div class="line"><a name="l52782"></a><span class="lineno">52782</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52783"></a><span class="lineno">52783</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52784"></a><span class="lineno">52784</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l52785"></a><span class="lineno">52785</span>&#160;<span class="preprocessor">    vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l52786"></a><span class="lineno">52786</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m8(op1,op2);\</span></div>
<div class="line"><a name="l52787"></a><span class="lineno">52787</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l52788"></a><span class="lineno">52788</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l52789"></a><span class="lineno">52789</span>&#160; </div>
<div class="line"><a name="l52821"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5173d531977a905cff47d4aa028e65a6">52821</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a5173d531977a905cff47d4aa028e65a6">vssra_vv_i8m1</a>(vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l52822"></a><span class="lineno">52822</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l52823"></a><span class="lineno">52823</span>&#160;}</div>
<div class="line"><a name="l52824"></a><span class="lineno">52824</span>&#160;__rv32 vint8m2_t vssra_vv_i8m2(vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l52825"></a><span class="lineno">52825</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l52826"></a><span class="lineno">52826</span>&#160;}</div>
<div class="line"><a name="l52827"></a><span class="lineno">52827</span>&#160;__rv32 vint8m4_t vssra_vv_i8m4(vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l52828"></a><span class="lineno">52828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l52829"></a><span class="lineno">52829</span>&#160;}</div>
<div class="line"><a name="l52830"></a><span class="lineno">52830</span>&#160;__rv32 vint8m8_t vssra_vv_i8m8(vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l52831"></a><span class="lineno">52831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l52832"></a><span class="lineno">52832</span>&#160;}</div>
<div class="line"><a name="l52833"></a><span class="lineno">52833</span>&#160; </div>
<div class="line"><a name="l52865"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae65c0a530cb7329dc705fb4dc7a82dd9">52865</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae65c0a530cb7329dc705fb4dc7a82dd9">vssra_vv_i16m1</a>(vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l52866"></a><span class="lineno">52866</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l52867"></a><span class="lineno">52867</span>&#160;}</div>
<div class="line"><a name="l52868"></a><span class="lineno">52868</span>&#160;__rv32 vint16m2_t vssra_vv_i16m2(vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l52869"></a><span class="lineno">52869</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l52870"></a><span class="lineno">52870</span>&#160;}</div>
<div class="line"><a name="l52871"></a><span class="lineno">52871</span>&#160;__rv32 vint16m4_t vssra_vv_i16m4(vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l52872"></a><span class="lineno">52872</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l52873"></a><span class="lineno">52873</span>&#160;}</div>
<div class="line"><a name="l52874"></a><span class="lineno">52874</span>&#160;__rv32 vint16m8_t vssra_vv_i16m8(vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l52875"></a><span class="lineno">52875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l52876"></a><span class="lineno">52876</span>&#160;}</div>
<div class="line"><a name="l52877"></a><span class="lineno">52877</span>&#160; </div>
<div class="line"><a name="l52909"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afbabc314b901f28e1db5203b12544cb6">52909</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afbabc314b901f28e1db5203b12544cb6">vssra_vv_i32m1</a>(vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l52910"></a><span class="lineno">52910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l52911"></a><span class="lineno">52911</span>&#160;}</div>
<div class="line"><a name="l52912"></a><span class="lineno">52912</span>&#160;__rv32 vint32m2_t vssra_vv_i32m2(vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l52913"></a><span class="lineno">52913</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l52914"></a><span class="lineno">52914</span>&#160;}</div>
<div class="line"><a name="l52915"></a><span class="lineno">52915</span>&#160;__rv32 vint32m4_t vssra_vv_i32m4(vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l52916"></a><span class="lineno">52916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l52917"></a><span class="lineno">52917</span>&#160;}</div>
<div class="line"><a name="l52918"></a><span class="lineno">52918</span>&#160;__rv32 vint32m8_t vssra_vv_i32m8(vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l52919"></a><span class="lineno">52919</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l52920"></a><span class="lineno">52920</span>&#160;}</div>
<div class="line"><a name="l52921"></a><span class="lineno">52921</span>&#160; </div>
<div class="line"><a name="l52953"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a091920c5c07a2c026eb7d6bc109eae25">52953</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a091920c5c07a2c026eb7d6bc109eae25">vssra_vx_i8m1</a>(vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l52954"></a><span class="lineno">52954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l52955"></a><span class="lineno">52955</span>&#160;}</div>
<div class="line"><a name="l52956"></a><span class="lineno">52956</span>&#160;__rv32 vint8m2_t vssra_vx_i8m2(vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l52957"></a><span class="lineno">52957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l52958"></a><span class="lineno">52958</span>&#160;}</div>
<div class="line"><a name="l52959"></a><span class="lineno">52959</span>&#160;__rv32 vint8m4_t vssra_vx_i8m4(vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l52960"></a><span class="lineno">52960</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l52961"></a><span class="lineno">52961</span>&#160;}</div>
<div class="line"><a name="l52962"></a><span class="lineno">52962</span>&#160;__rv32 vint8m8_t vssra_vx_i8m8(vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l52963"></a><span class="lineno">52963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l52964"></a><span class="lineno">52964</span>&#160;}</div>
<div class="line"><a name="l52965"></a><span class="lineno">52965</span>&#160; </div>
<div class="line"><a name="l52997"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a557e66b07a35b2152c058cf7c8d42acf">52997</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a557e66b07a35b2152c058cf7c8d42acf">vssra_vx_i16m1</a>(vint16m1_t op1, uint16_t op2){</div>
<div class="line"><a name="l52998"></a><span class="lineno">52998</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l52999"></a><span class="lineno">52999</span>&#160;}</div>
<div class="line"><a name="l53000"></a><span class="lineno">53000</span>&#160;__rv32 vint16m2_t vssra_vx_i16m2(vint16m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l53001"></a><span class="lineno">53001</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l53002"></a><span class="lineno">53002</span>&#160;}</div>
<div class="line"><a name="l53003"></a><span class="lineno">53003</span>&#160;__rv32 vint16m4_t vssra_vx_i16m4(vint16m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l53004"></a><span class="lineno">53004</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l53005"></a><span class="lineno">53005</span>&#160;}</div>
<div class="line"><a name="l53006"></a><span class="lineno">53006</span>&#160;__rv32 vint16m8_t vssra_vx_i16m8(vint16m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l53007"></a><span class="lineno">53007</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l53008"></a><span class="lineno">53008</span>&#160;}</div>
<div class="line"><a name="l53009"></a><span class="lineno">53009</span>&#160; </div>
<div class="line"><a name="l53041"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2adbeaed824c6f6570ff171abab48149">53041</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a2adbeaed824c6f6570ff171abab48149">vssra_vx_i32m1</a>(vint32m1_t op1, uint32_t op2){</div>
<div class="line"><a name="l53042"></a><span class="lineno">53042</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l53043"></a><span class="lineno">53043</span>&#160;}</div>
<div class="line"><a name="l53044"></a><span class="lineno">53044</span>&#160;__rv32 vint32m2_t vssra_vx_i32m2(vint32m2_t op1, uint32_t op2){</div>
<div class="line"><a name="l53045"></a><span class="lineno">53045</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l53046"></a><span class="lineno">53046</span>&#160;}</div>
<div class="line"><a name="l53047"></a><span class="lineno">53047</span>&#160;__rv32 vint32m4_t vssra_vx_i32m4(vint32m4_t op1, uint32_t op2){</div>
<div class="line"><a name="l53048"></a><span class="lineno">53048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l53049"></a><span class="lineno">53049</span>&#160;}</div>
<div class="line"><a name="l53050"></a><span class="lineno">53050</span>&#160;__rv32 vint32m8_t vssra_vx_i32m8(vint32m8_t op1, uint32_t op2){</div>
<div class="line"><a name="l53051"></a><span class="lineno">53051</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l53052"></a><span class="lineno">53052</span>&#160;}</div>
<div class="line"><a name="l53053"></a><span class="lineno">53053</span>&#160; </div>
<div class="line"><a name="l53085"></a><span class="lineno">53085</span>&#160;<span class="preprocessor">#define vssra_vi_i8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53086"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a91dcb07c090e26212d74c76e8d417f5f">53086</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l53087"></a><span class="lineno">53087</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l53088"></a><span class="lineno">53088</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53089"></a><span class="lineno">53089</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53090"></a><span class="lineno">53090</span>&#160;<span class="preprocessor">#define vssra_vi_i8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53091"></a><span class="lineno">53091</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l53092"></a><span class="lineno">53092</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l53093"></a><span class="lineno">53093</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53094"></a><span class="lineno">53094</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53095"></a><span class="lineno">53095</span>&#160;<span class="preprocessor">#define vssra_vi_i8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53096"></a><span class="lineno">53096</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l53097"></a><span class="lineno">53097</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l53098"></a><span class="lineno">53098</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53099"></a><span class="lineno">53099</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53100"></a><span class="lineno">53100</span>&#160;<span class="preprocessor">#define vssra_vi_i8m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53101"></a><span class="lineno">53101</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l53102"></a><span class="lineno">53102</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l53103"></a><span class="lineno">53103</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53104"></a><span class="lineno">53104</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53105"></a><span class="lineno">53105</span>&#160; </div>
<div class="line"><a name="l53137"></a><span class="lineno">53137</span>&#160;<span class="preprocessor">#define vssra_vi_i16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53138"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae32645d3e8935d28e0f102ae33404c28">53138</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l53139"></a><span class="lineno">53139</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l53140"></a><span class="lineno">53140</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53141"></a><span class="lineno">53141</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53142"></a><span class="lineno">53142</span>&#160;<span class="preprocessor">#define vssra_vi_i16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53143"></a><span class="lineno">53143</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l53144"></a><span class="lineno">53144</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l53145"></a><span class="lineno">53145</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53146"></a><span class="lineno">53146</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53147"></a><span class="lineno">53147</span>&#160;<span class="preprocessor">#define vssra_vi_i16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53148"></a><span class="lineno">53148</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l53149"></a><span class="lineno">53149</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l53150"></a><span class="lineno">53150</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53151"></a><span class="lineno">53151</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53152"></a><span class="lineno">53152</span>&#160;<span class="preprocessor">#define vssra_vi_i16m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53153"></a><span class="lineno">53153</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l53154"></a><span class="lineno">53154</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l53155"></a><span class="lineno">53155</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53156"></a><span class="lineno">53156</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53157"></a><span class="lineno">53157</span>&#160; </div>
<div class="line"><a name="l53189"></a><span class="lineno">53189</span>&#160;<span class="preprocessor">#define vssra_vi_i32m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53190"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a25cd65dbffbf011d4e34dfd2777f49d2">53190</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l53191"></a><span class="lineno">53191</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l53192"></a><span class="lineno">53192</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53193"></a><span class="lineno">53193</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53194"></a><span class="lineno">53194</span>&#160;<span class="preprocessor">#define vssra_vi_i32m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53195"></a><span class="lineno">53195</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l53196"></a><span class="lineno">53196</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l53197"></a><span class="lineno">53197</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53198"></a><span class="lineno">53198</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53199"></a><span class="lineno">53199</span>&#160;<span class="preprocessor">#define vssra_vi_i32m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53200"></a><span class="lineno">53200</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l53201"></a><span class="lineno">53201</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l53202"></a><span class="lineno">53202</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53203"></a><span class="lineno">53203</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53204"></a><span class="lineno">53204</span>&#160;<span class="preprocessor">#define vssra_vi_i32m8(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53205"></a><span class="lineno">53205</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l53206"></a><span class="lineno">53206</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l53207"></a><span class="lineno">53207</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53208"></a><span class="lineno">53208</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53209"></a><span class="lineno">53209</span>&#160; </div>
<div class="line"><a name="l53210"></a><span class="lineno">53210</span>&#160; </div>
<div class="line"><a name="l53211"></a><span class="lineno">53211</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l53247"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab910e885b40da7a32ea007de0ca3972b">53247</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ab910e885b40da7a32ea007de0ca3972b">vssrl_vv_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l53248"></a><span class="lineno">53248</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53249"></a><span class="lineno">53249</span>&#160;}</div>
<div class="line"><a name="l53250"></a><span class="lineno">53250</span>&#160;__rv32 vuint8m2_t vssrl_vv_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l53251"></a><span class="lineno">53251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53252"></a><span class="lineno">53252</span>&#160;}</div>
<div class="line"><a name="l53253"></a><span class="lineno">53253</span>&#160;__rv32 vuint8m4_t vssrl_vv_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l53254"></a><span class="lineno">53254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53255"></a><span class="lineno">53255</span>&#160;}</div>
<div class="line"><a name="l53256"></a><span class="lineno">53256</span>&#160;__rv32 vuint8m8_t vssrl_vv_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l53257"></a><span class="lineno">53257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53258"></a><span class="lineno">53258</span>&#160;}</div>
<div class="line"><a name="l53259"></a><span class="lineno">53259</span>&#160; </div>
<div class="line"><a name="l53295"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa9af25387e5d29f19426ea9e263b6992">53295</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aa9af25387e5d29f19426ea9e263b6992">vssrl_vv_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l53296"></a><span class="lineno">53296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53297"></a><span class="lineno">53297</span>&#160;}</div>
<div class="line"><a name="l53298"></a><span class="lineno">53298</span>&#160;__rv32 vuint16m2_t vssrl_vv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l53299"></a><span class="lineno">53299</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53300"></a><span class="lineno">53300</span>&#160;}</div>
<div class="line"><a name="l53301"></a><span class="lineno">53301</span>&#160;__rv32 vuint16m4_t vssrl_vv_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l53302"></a><span class="lineno">53302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53303"></a><span class="lineno">53303</span>&#160;}</div>
<div class="line"><a name="l53304"></a><span class="lineno">53304</span>&#160;__rv32 vuint16m8_t vssrl_vv_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l53305"></a><span class="lineno">53305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53306"></a><span class="lineno">53306</span>&#160;}</div>
<div class="line"><a name="l53307"></a><span class="lineno">53307</span>&#160; </div>
<div class="line"><a name="l53343"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa87a73670feb63bc11e9e0f90e4031a5">53343</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa87a73670feb63bc11e9e0f90e4031a5">vssrl_vv_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l53344"></a><span class="lineno">53344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53345"></a><span class="lineno">53345</span>&#160;}</div>
<div class="line"><a name="l53346"></a><span class="lineno">53346</span>&#160;__rv32 vuint32m2_t vssrl_vv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l53347"></a><span class="lineno">53347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53348"></a><span class="lineno">53348</span>&#160;}</div>
<div class="line"><a name="l53349"></a><span class="lineno">53349</span>&#160;__rv32 vuint32m4_t vssrl_vv_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l53350"></a><span class="lineno">53350</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53351"></a><span class="lineno">53351</span>&#160;}</div>
<div class="line"><a name="l53352"></a><span class="lineno">53352</span>&#160;__rv32 vuint32m8_t vssrl_vv_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l53353"></a><span class="lineno">53353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53354"></a><span class="lineno">53354</span>&#160;}</div>
<div class="line"><a name="l53355"></a><span class="lineno">53355</span>&#160; </div>
<div class="line"><a name="l53391"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa6876ea9458c069d5b989f4975d780fd">53391</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa6876ea9458c069d5b989f4975d780fd">vssrl_vx_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53392"></a><span class="lineno">53392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53393"></a><span class="lineno">53393</span>&#160;}</div>
<div class="line"><a name="l53394"></a><span class="lineno">53394</span>&#160;__rv32 vuint8m2_t vssrl_vx_u8m2_m(vmask_t mask, vuint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53395"></a><span class="lineno">53395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53396"></a><span class="lineno">53396</span>&#160;}</div>
<div class="line"><a name="l53397"></a><span class="lineno">53397</span>&#160;__rv32 vuint8m4_t vssrl_vx_u8m4_m(vmask_t mask, vuint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53398"></a><span class="lineno">53398</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53399"></a><span class="lineno">53399</span>&#160;}</div>
<div class="line"><a name="l53400"></a><span class="lineno">53400</span>&#160;__rv32 vuint8m8_t vssrl_vx_u8m8_m(vmask_t mask, vuint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53401"></a><span class="lineno">53401</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53402"></a><span class="lineno">53402</span>&#160;}</div>
<div class="line"><a name="l53403"></a><span class="lineno">53403</span>&#160; </div>
<div class="line"><a name="l53439"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7e684ab2526efcaa64f3c4b2fb77839e">53439</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a7e684ab2526efcaa64f3c4b2fb77839e">vssrl_vx_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53440"></a><span class="lineno">53440</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53441"></a><span class="lineno">53441</span>&#160;}</div>
<div class="line"><a name="l53442"></a><span class="lineno">53442</span>&#160;__rv32 vuint16m2_t vssrl_vx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53443"></a><span class="lineno">53443</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53444"></a><span class="lineno">53444</span>&#160;}</div>
<div class="line"><a name="l53445"></a><span class="lineno">53445</span>&#160;__rv32 vuint16m4_t vssrl_vx_u16m4_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53446"></a><span class="lineno">53446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53447"></a><span class="lineno">53447</span>&#160;}</div>
<div class="line"><a name="l53448"></a><span class="lineno">53448</span>&#160;__rv32 vuint16m8_t vssrl_vx_u16m8_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53449"></a><span class="lineno">53449</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53450"></a><span class="lineno">53450</span>&#160;}</div>
<div class="line"><a name="l53451"></a><span class="lineno">53451</span>&#160; </div>
<div class="line"><a name="l53487"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a04fa7f4e09d9f100b763655bc80574db">53487</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a04fa7f4e09d9f100b763655bc80574db">vssrl_vx_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53488"></a><span class="lineno">53488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53489"></a><span class="lineno">53489</span>&#160;}</div>
<div class="line"><a name="l53490"></a><span class="lineno">53490</span>&#160;__rv32 vuint32m2_t vssrl_vx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53491"></a><span class="lineno">53491</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53492"></a><span class="lineno">53492</span>&#160;}</div>
<div class="line"><a name="l53493"></a><span class="lineno">53493</span>&#160;__rv32 vuint32m4_t vssrl_vx_u32m4_m(vmask_t mask, vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53494"></a><span class="lineno">53494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53495"></a><span class="lineno">53495</span>&#160;}</div>
<div class="line"><a name="l53496"></a><span class="lineno">53496</span>&#160;__rv32 vuint32m8_t vssrl_vx_u32m8_m(vmask_t mask, vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53497"></a><span class="lineno">53497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssrl_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53498"></a><span class="lineno">53498</span>&#160;}</div>
<div class="line"><a name="l53499"></a><span class="lineno">53499</span>&#160; </div>
<div class="line"><a name="l53535"></a><span class="lineno">53535</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53536"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a92a71dd69876cc8f638601a76eb8310b">53536</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l53537"></a><span class="lineno">53537</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53538"></a><span class="lineno">53538</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53539"></a><span class="lineno">53539</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53540"></a><span class="lineno">53540</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53541"></a><span class="lineno">53541</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l53542"></a><span class="lineno">53542</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53543"></a><span class="lineno">53543</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53544"></a><span class="lineno">53544</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53545"></a><span class="lineno">53545</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53546"></a><span class="lineno">53546</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l53547"></a><span class="lineno">53547</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53548"></a><span class="lineno">53548</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53549"></a><span class="lineno">53549</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53550"></a><span class="lineno">53550</span>&#160;<span class="preprocessor">#define vssrl_vi_u8m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53551"></a><span class="lineno">53551</span>&#160;<span class="preprocessor">    vuint8m8_t __ret;\</span></div>
<div class="line"><a name="l53552"></a><span class="lineno">53552</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53553"></a><span class="lineno">53553</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53554"></a><span class="lineno">53554</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53555"></a><span class="lineno">53555</span>&#160; </div>
<div class="line"><a name="l53591"></a><span class="lineno">53591</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53592"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a21febeaa6af32e12d228f03b6d1070c3">53592</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l53593"></a><span class="lineno">53593</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53594"></a><span class="lineno">53594</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53595"></a><span class="lineno">53595</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53596"></a><span class="lineno">53596</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53597"></a><span class="lineno">53597</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l53598"></a><span class="lineno">53598</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53599"></a><span class="lineno">53599</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53600"></a><span class="lineno">53600</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53601"></a><span class="lineno">53601</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53602"></a><span class="lineno">53602</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l53603"></a><span class="lineno">53603</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53604"></a><span class="lineno">53604</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53605"></a><span class="lineno">53605</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53606"></a><span class="lineno">53606</span>&#160;<span class="preprocessor">#define vssrl_vi_u16m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53607"></a><span class="lineno">53607</span>&#160;<span class="preprocessor">    vuint16m8_t __ret;\</span></div>
<div class="line"><a name="l53608"></a><span class="lineno">53608</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53609"></a><span class="lineno">53609</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53610"></a><span class="lineno">53610</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53611"></a><span class="lineno">53611</span>&#160; </div>
<div class="line"><a name="l53646"></a><span class="lineno">53646</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53647"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1803ec5b27c35699675fee8bf3f731cc">53647</a></span>&#160;<span class="preprocessor">    vuint32m1_t __ret;\</span></div>
<div class="line"><a name="l53648"></a><span class="lineno">53648</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53649"></a><span class="lineno">53649</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53650"></a><span class="lineno">53650</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53651"></a><span class="lineno">53651</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53652"></a><span class="lineno">53652</span>&#160;<span class="preprocessor">    vuint32m2_t __ret;\</span></div>
<div class="line"><a name="l53653"></a><span class="lineno">53653</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53654"></a><span class="lineno">53654</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53655"></a><span class="lineno">53655</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53656"></a><span class="lineno">53656</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53657"></a><span class="lineno">53657</span>&#160;<span class="preprocessor">    vuint32m4_t __ret;\</span></div>
<div class="line"><a name="l53658"></a><span class="lineno">53658</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53659"></a><span class="lineno">53659</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53660"></a><span class="lineno">53660</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53661"></a><span class="lineno">53661</span>&#160;<span class="preprocessor">#define vssrl_vi_u32m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53662"></a><span class="lineno">53662</span>&#160;<span class="preprocessor">    vuint32m8_t __ret;\</span></div>
<div class="line"><a name="l53663"></a><span class="lineno">53663</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssrl_vi_u32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53664"></a><span class="lineno">53664</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53665"></a><span class="lineno">53665</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53666"></a><span class="lineno">53666</span>&#160; </div>
<div class="line"><a name="l53702"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad19d34a1fcfb20b068de80b4b0c5244e">53702</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad19d34a1fcfb20b068de80b4b0c5244e">vssra_vv_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l53703"></a><span class="lineno">53703</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53704"></a><span class="lineno">53704</span>&#160;}</div>
<div class="line"><a name="l53705"></a><span class="lineno">53705</span>&#160;__rv32 vint8m2_t vssra_vv_i8m2_m(vmask_t mask,vint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l53706"></a><span class="lineno">53706</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53707"></a><span class="lineno">53707</span>&#160;}</div>
<div class="line"><a name="l53708"></a><span class="lineno">53708</span>&#160;__rv32 vint8m4_t vssra_vv_i8m4_m(vmask_t mask, vint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l53709"></a><span class="lineno">53709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53710"></a><span class="lineno">53710</span>&#160;}</div>
<div class="line"><a name="l53711"></a><span class="lineno">53711</span>&#160;__rv32 vint8m8_t vssra_vv_i8m8_m(vmask_t mask, vint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l53712"></a><span class="lineno">53712</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53713"></a><span class="lineno">53713</span>&#160;}</div>
<div class="line"><a name="l53714"></a><span class="lineno">53714</span>&#160; </div>
<div class="line"><a name="l53750"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad5e411c876fb2fc733cd476a403f803b">53750</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad5e411c876fb2fc733cd476a403f803b">vssra_vv_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l53751"></a><span class="lineno">53751</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53752"></a><span class="lineno">53752</span>&#160;}</div>
<div class="line"><a name="l53753"></a><span class="lineno">53753</span>&#160;__rv32 vint16m2_t vssra_vv_i16m2_m(vmask_t mask, vint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l53754"></a><span class="lineno">53754</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53755"></a><span class="lineno">53755</span>&#160;}</div>
<div class="line"><a name="l53756"></a><span class="lineno">53756</span>&#160;__rv32 vint16m4_t vssra_vv_i16m4_m(vmask_t mask, vint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l53757"></a><span class="lineno">53757</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53758"></a><span class="lineno">53758</span>&#160;}</div>
<div class="line"><a name="l53759"></a><span class="lineno">53759</span>&#160;__rv32 vint16m8_t vssra_vv_i16m8_m(vmask_t mask, vint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l53760"></a><span class="lineno">53760</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53761"></a><span class="lineno">53761</span>&#160;}</div>
<div class="line"><a name="l53762"></a><span class="lineno">53762</span>&#160; </div>
<div class="line"><a name="l53798"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4fff38b96e330c1555ca1b546bda6c0f">53798</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a4fff38b96e330c1555ca1b546bda6c0f">vssra_vv_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l53799"></a><span class="lineno">53799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53800"></a><span class="lineno">53800</span>&#160;}</div>
<div class="line"><a name="l53801"></a><span class="lineno">53801</span>&#160;__rv32 vint32m2_t vssra_vv_i32m2_m(vmask_t mask, vint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l53802"></a><span class="lineno">53802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53803"></a><span class="lineno">53803</span>&#160;}</div>
<div class="line"><a name="l53804"></a><span class="lineno">53804</span>&#160;__rv32 vint32m4_t vssra_vv_i32m4_m(vmask_t mask, vint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l53805"></a><span class="lineno">53805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53806"></a><span class="lineno">53806</span>&#160;}</div>
<div class="line"><a name="l53807"></a><span class="lineno">53807</span>&#160;__rv32 vint32m8_t vssra_vv_i32m8_m(vmask_t mask, vint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l53808"></a><span class="lineno">53808</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53809"></a><span class="lineno">53809</span>&#160;}</div>
<div class="line"><a name="l53810"></a><span class="lineno">53810</span>&#160; </div>
<div class="line"><a name="l53846"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3bda2e84751642dc226bf8d1dc853d0">53846</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#af3bda2e84751642dc226bf8d1dc853d0">vssra_vx_i8m1_m</a>(vmask_t mask, vint8m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53847"></a><span class="lineno">53847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53848"></a><span class="lineno">53848</span>&#160;}</div>
<div class="line"><a name="l53849"></a><span class="lineno">53849</span>&#160;__rv32 vint8m2_t vssra_vx_i8m2_m(vmask_t mask,vint8m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53850"></a><span class="lineno">53850</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53851"></a><span class="lineno">53851</span>&#160;}</div>
<div class="line"><a name="l53852"></a><span class="lineno">53852</span>&#160;__rv32 vint8m4_t vssra_vx_i8m4_m(vmask_t mask, vint8m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53853"></a><span class="lineno">53853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53854"></a><span class="lineno">53854</span>&#160;}</div>
<div class="line"><a name="l53855"></a><span class="lineno">53855</span>&#160;__rv32 vint8m8_t vssra_vx_i8m8_m(vmask_t mask, vint8m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53856"></a><span class="lineno">53856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53857"></a><span class="lineno">53857</span>&#160;}</div>
<div class="line"><a name="l53858"></a><span class="lineno">53858</span>&#160; </div>
<div class="line"><a name="l53894"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ade4d1fa1de251aa492e9fd34067ba548">53894</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ade4d1fa1de251aa492e9fd34067ba548">vssra_vx_i16m1_m</a>(vmask_t mask, vint16m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53895"></a><span class="lineno">53895</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53896"></a><span class="lineno">53896</span>&#160;}</div>
<div class="line"><a name="l53897"></a><span class="lineno">53897</span>&#160;__rv32 vint16m2_t vssra_vx_i16m2_m(vmask_t mask, vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53898"></a><span class="lineno">53898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53899"></a><span class="lineno">53899</span>&#160;}</div>
<div class="line"><a name="l53900"></a><span class="lineno">53900</span>&#160;__rv32 vint16m4_t vssra_vx_i16m4_m(vmask_t mask, vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53901"></a><span class="lineno">53901</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53902"></a><span class="lineno">53902</span>&#160;}</div>
<div class="line"><a name="l53903"></a><span class="lineno">53903</span>&#160;__rv32 vint16m8_t vssra_vx_i16m8_m(vmask_t mask, vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53904"></a><span class="lineno">53904</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53905"></a><span class="lineno">53905</span>&#160;}</div>
<div class="line"><a name="l53906"></a><span class="lineno">53906</span>&#160; </div>
<div class="line"><a name="l53942"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aedcfefd2ffc958ebe2c55f78f35e116f">53942</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aedcfefd2ffc958ebe2c55f78f35e116f">vssra_vx_i32m1_m</a>(vmask_t mask, vint32m1_t op1, uint8_t op2){</div>
<div class="line"><a name="l53943"></a><span class="lineno">53943</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l53944"></a><span class="lineno">53944</span>&#160;}</div>
<div class="line"><a name="l53945"></a><span class="lineno">53945</span>&#160;__rv32 vint32m2_t vssra_vx_i32m2_m(vmask_t mask, vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l53946"></a><span class="lineno">53946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l53947"></a><span class="lineno">53947</span>&#160;}</div>
<div class="line"><a name="l53948"></a><span class="lineno">53948</span>&#160;__rv32 vint32m4_t vssra_vx_i32m4_m(vmask_t mask, vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l53949"></a><span class="lineno">53949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l53950"></a><span class="lineno">53950</span>&#160;}</div>
<div class="line"><a name="l53951"></a><span class="lineno">53951</span>&#160;__rv32 vint32m8_t vssra_vx_i32m8_m(vmask_t mask, vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l53952"></a><span class="lineno">53952</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vssra_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l53953"></a><span class="lineno">53953</span>&#160;}</div>
<div class="line"><a name="l53954"></a><span class="lineno">53954</span>&#160; </div>
<div class="line"><a name="l53990"></a><span class="lineno">53990</span>&#160;<span class="preprocessor">#define vssra_vi_i8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53991"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afa75df63a229526555b51918297e31aa">53991</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l53992"></a><span class="lineno">53992</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53993"></a><span class="lineno">53993</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53994"></a><span class="lineno">53994</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l53995"></a><span class="lineno">53995</span>&#160;<span class="preprocessor">#define vssra_vi_i8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l53996"></a><span class="lineno">53996</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l53997"></a><span class="lineno">53997</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l53998"></a><span class="lineno">53998</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l53999"></a><span class="lineno">53999</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54000"></a><span class="lineno">54000</span>&#160;<span class="preprocessor">#define vssra_vi_i8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54001"></a><span class="lineno">54001</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l54002"></a><span class="lineno">54002</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54003"></a><span class="lineno">54003</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54004"></a><span class="lineno">54004</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54005"></a><span class="lineno">54005</span>&#160;<span class="preprocessor">#define vssra_vi_i8m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54006"></a><span class="lineno">54006</span>&#160;<span class="preprocessor">    vint8m8_t __ret;\</span></div>
<div class="line"><a name="l54007"></a><span class="lineno">54007</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54008"></a><span class="lineno">54008</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54009"></a><span class="lineno">54009</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54010"></a><span class="lineno">54010</span>&#160; </div>
<div class="line"><a name="l54046"></a><span class="lineno">54046</span>&#160;<span class="preprocessor">#define vssra_vi_i16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54047"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aec534c3d1be7f9d6306e5c6464343601">54047</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l54048"></a><span class="lineno">54048</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54049"></a><span class="lineno">54049</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54050"></a><span class="lineno">54050</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54051"></a><span class="lineno">54051</span>&#160;<span class="preprocessor">#define vssra_vi_i16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54052"></a><span class="lineno">54052</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l54053"></a><span class="lineno">54053</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54054"></a><span class="lineno">54054</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54055"></a><span class="lineno">54055</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54056"></a><span class="lineno">54056</span>&#160;<span class="preprocessor">#define vssra_vi_i16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54057"></a><span class="lineno">54057</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l54058"></a><span class="lineno">54058</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54059"></a><span class="lineno">54059</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54060"></a><span class="lineno">54060</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54061"></a><span class="lineno">54061</span>&#160;<span class="preprocessor">#define vssra_vi_i16m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54062"></a><span class="lineno">54062</span>&#160;<span class="preprocessor">    vint16m8_t __ret;\</span></div>
<div class="line"><a name="l54063"></a><span class="lineno">54063</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54064"></a><span class="lineno">54064</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54065"></a><span class="lineno">54065</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54066"></a><span class="lineno">54066</span>&#160; </div>
<div class="line"><a name="l54101"></a><span class="lineno">54101</span>&#160;<span class="preprocessor">#define vssra_vi_i32m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54102"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a77a0df0a2d6e86abde57a136f2c1e646">54102</a></span>&#160;<span class="preprocessor">    vint32m1_t __ret;\</span></div>
<div class="line"><a name="l54103"></a><span class="lineno">54103</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54104"></a><span class="lineno">54104</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54105"></a><span class="lineno">54105</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54106"></a><span class="lineno">54106</span>&#160;<span class="preprocessor">#define vssra_vi_i32m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54107"></a><span class="lineno">54107</span>&#160;<span class="preprocessor">    vint32m2_t __ret;\</span></div>
<div class="line"><a name="l54108"></a><span class="lineno">54108</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54109"></a><span class="lineno">54109</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54110"></a><span class="lineno">54110</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54111"></a><span class="lineno">54111</span>&#160;<span class="preprocessor">#define vssra_vi_i32m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54112"></a><span class="lineno">54112</span>&#160;<span class="preprocessor">    vint32m4_t __ret;\</span></div>
<div class="line"><a name="l54113"></a><span class="lineno">54113</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54114"></a><span class="lineno">54114</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54115"></a><span class="lineno">54115</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54116"></a><span class="lineno">54116</span>&#160;<span class="preprocessor">#define vssra_vi_i32m8_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54117"></a><span class="lineno">54117</span>&#160;<span class="preprocessor">    vint32m8_t __ret;\</span></div>
<div class="line"><a name="l54118"></a><span class="lineno">54118</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vssra_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54119"></a><span class="lineno">54119</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54120"></a><span class="lineno">54120</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54121"></a><span class="lineno">54121</span>&#160; </div>
<div class="line"><a name="l54122"></a><span class="lineno">54122</span>&#160; </div>
<div class="line"><a name="l54123"></a><span class="lineno">54123</span>&#160;<span class="comment">/*************Vector Narrowing Fixed-Point Clip Functions****************/</span></div>
<div class="line"><a name="l54150"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0973cb5f944c4756a39d2fd891e72ab4">54150</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0973cb5f944c4756a39d2fd891e72ab4">vnclipu_wv_u8m1</a>(vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l54151"></a><span class="lineno">54151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m1(op1,op2);</div>
<div class="line"><a name="l54152"></a><span class="lineno">54152</span>&#160;}</div>
<div class="line"><a name="l54153"></a><span class="lineno">54153</span>&#160;__rv32 vuint8m2_t vnclipu_wv_u8m2(vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l54154"></a><span class="lineno">54154</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m2(op1,op2);</div>
<div class="line"><a name="l54155"></a><span class="lineno">54155</span>&#160;}</div>
<div class="line"><a name="l54156"></a><span class="lineno">54156</span>&#160;__rv32 vuint8m4_t vnclipu_wv_u8m4(vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l54157"></a><span class="lineno">54157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m4(op1,op2);</div>
<div class="line"><a name="l54158"></a><span class="lineno">54158</span>&#160;}</div>
<div class="line"><a name="l54159"></a><span class="lineno">54159</span>&#160; </div>
<div class="line"><a name="l54186"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9511493cf226f012fff1a25e298e8720">54186</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a9511493cf226f012fff1a25e298e8720">vnclipu_wv_u16m1</a>(vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l54187"></a><span class="lineno">54187</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m1(op1,op2);</div>
<div class="line"><a name="l54188"></a><span class="lineno">54188</span>&#160;}</div>
<div class="line"><a name="l54189"></a><span class="lineno">54189</span>&#160;__rv32 vuint16m2_t vnclipu_wv_u16m2(vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l54190"></a><span class="lineno">54190</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m2(op1,op2);</div>
<div class="line"><a name="l54191"></a><span class="lineno">54191</span>&#160;}</div>
<div class="line"><a name="l54192"></a><span class="lineno">54192</span>&#160;__rv32 vuint16m4_t vnclipu_wv_u16m4(vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l54193"></a><span class="lineno">54193</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m4(op1,op2);</div>
<div class="line"><a name="l54194"></a><span class="lineno">54194</span>&#160;}</div>
<div class="line"><a name="l54195"></a><span class="lineno">54195</span>&#160; </div>
<div class="line"><a name="l54222"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a15398ef12e3395c65b68debd531c022e">54222</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a15398ef12e3395c65b68debd531c022e">vnclipu_wx_u8m1</a>(vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l54223"></a><span class="lineno">54223</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m1(op1,op2);</div>
<div class="line"><a name="l54224"></a><span class="lineno">54224</span>&#160;}</div>
<div class="line"><a name="l54225"></a><span class="lineno">54225</span>&#160;__rv32 vuint8m2_t vnclipu_wx_u8m2(vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l54226"></a><span class="lineno">54226</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m2(op1,op2);</div>
<div class="line"><a name="l54227"></a><span class="lineno">54227</span>&#160;}</div>
<div class="line"><a name="l54228"></a><span class="lineno">54228</span>&#160;__rv32 vuint8m4_t vnclipu_wx_u8m4(vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l54229"></a><span class="lineno">54229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m4(op1,op2);</div>
<div class="line"><a name="l54230"></a><span class="lineno">54230</span>&#160;}</div>
<div class="line"><a name="l54231"></a><span class="lineno">54231</span>&#160; </div>
<div class="line"><a name="l54258"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abf0d9dacf6829bdd9fa3bd0ca8b54485">54258</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#abf0d9dacf6829bdd9fa3bd0ca8b54485">vnclipu_wx_u16m1</a>(vuint32m2_t op1, uint16_t op2){</div>
<div class="line"><a name="l54259"></a><span class="lineno">54259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m1(op1,op2);</div>
<div class="line"><a name="l54260"></a><span class="lineno">54260</span>&#160;}</div>
<div class="line"><a name="l54261"></a><span class="lineno">54261</span>&#160;__rv32 vuint16m2_t vnclipu_wx_u16m2(vuint32m4_t op1, uint16_t op2){</div>
<div class="line"><a name="l54262"></a><span class="lineno">54262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m2(op1,op2);</div>
<div class="line"><a name="l54263"></a><span class="lineno">54263</span>&#160;}</div>
<div class="line"><a name="l54264"></a><span class="lineno">54264</span>&#160;__rv32 vuint16m4_t vnclipu_wx_u16m4(vuint32m8_t op1, uint16_t op2){</div>
<div class="line"><a name="l54265"></a><span class="lineno">54265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m4(op1,op2);</div>
<div class="line"><a name="l54266"></a><span class="lineno">54266</span>&#160;}</div>
<div class="line"><a name="l54267"></a><span class="lineno">54267</span>&#160; </div>
<div class="line"><a name="l54294"></a><span class="lineno">54294</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54295"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4ee9ac3ff43e0ce34e49511a4dbecc6a">54295</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l54296"></a><span class="lineno">54296</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m1(op1,op2);\</span></div>
<div class="line"><a name="l54297"></a><span class="lineno">54297</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54298"></a><span class="lineno">54298</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54299"></a><span class="lineno">54299</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54300"></a><span class="lineno">54300</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l54301"></a><span class="lineno">54301</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m2(op1,op2);\</span></div>
<div class="line"><a name="l54302"></a><span class="lineno">54302</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54303"></a><span class="lineno">54303</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54304"></a><span class="lineno">54304</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54305"></a><span class="lineno">54305</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l54306"></a><span class="lineno">54306</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m4(op1,op2);\</span></div>
<div class="line"><a name="l54307"></a><span class="lineno">54307</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54308"></a><span class="lineno">54308</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54309"></a><span class="lineno">54309</span>&#160; </div>
<div class="line"><a name="l54336"></a><span class="lineno">54336</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54337"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4eeb3897c7b9531dc5f9d26eb9ed0266">54337</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l54338"></a><span class="lineno">54338</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m1(op1,op2);\</span></div>
<div class="line"><a name="l54339"></a><span class="lineno">54339</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54340"></a><span class="lineno">54340</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54341"></a><span class="lineno">54341</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54342"></a><span class="lineno">54342</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l54343"></a><span class="lineno">54343</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m2(op1,op2);\</span></div>
<div class="line"><a name="l54344"></a><span class="lineno">54344</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54345"></a><span class="lineno">54345</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54346"></a><span class="lineno">54346</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54347"></a><span class="lineno">54347</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l54348"></a><span class="lineno">54348</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m4(op1,op2);\</span></div>
<div class="line"><a name="l54349"></a><span class="lineno">54349</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54350"></a><span class="lineno">54350</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54351"></a><span class="lineno">54351</span>&#160; </div>
<div class="line"><a name="l54378"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaea529dacc10fcb7de7b3bc077c5b02e">54378</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aaea529dacc10fcb7de7b3bc077c5b02e">vnclip_wv_i8m1</a>(vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l54379"></a><span class="lineno">54379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m1(op1,op2);</div>
<div class="line"><a name="l54380"></a><span class="lineno">54380</span>&#160;}</div>
<div class="line"><a name="l54381"></a><span class="lineno">54381</span>&#160;__rv32 vint8m2_t vnclip_wv_i8m2(vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l54382"></a><span class="lineno">54382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m2(op1,op2);</div>
<div class="line"><a name="l54383"></a><span class="lineno">54383</span>&#160;}</div>
<div class="line"><a name="l54384"></a><span class="lineno">54384</span>&#160;__rv32 vint8m4_t vnclip_wv_i8m4(vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l54385"></a><span class="lineno">54385</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m4(op1,op2);</div>
<div class="line"><a name="l54386"></a><span class="lineno">54386</span>&#160;}</div>
<div class="line"><a name="l54387"></a><span class="lineno">54387</span>&#160; </div>
<div class="line"><a name="l54414"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63d8d661e727691a3023fafe2446fb2e">54414</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a63d8d661e727691a3023fafe2446fb2e">vnclip_wv_i16m1</a>(vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l54415"></a><span class="lineno">54415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m1(op1,op2);</div>
<div class="line"><a name="l54416"></a><span class="lineno">54416</span>&#160;}</div>
<div class="line"><a name="l54417"></a><span class="lineno">54417</span>&#160;__rv32 vint16m2_t vnclip_wv_i16m2(vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l54418"></a><span class="lineno">54418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m2(op1,op2);</div>
<div class="line"><a name="l54419"></a><span class="lineno">54419</span>&#160;}</div>
<div class="line"><a name="l54420"></a><span class="lineno">54420</span>&#160;__rv32 vint16m4_t vnclip_wv_i16m4(vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l54421"></a><span class="lineno">54421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m4(op1,op2);</div>
<div class="line"><a name="l54422"></a><span class="lineno">54422</span>&#160;}</div>
<div class="line"><a name="l54423"></a><span class="lineno">54423</span>&#160; </div>
<div class="line"><a name="l54450"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae4d5389d6ac53fb2c02053c11bb4f232">54450</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ae4d5389d6ac53fb2c02053c11bb4f232">vnclip_wx_i8m1</a>(vint16m2_t op1, int8_t op2){</div>
<div class="line"><a name="l54451"></a><span class="lineno">54451</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m1(op1,op2);</div>
<div class="line"><a name="l54452"></a><span class="lineno">54452</span>&#160;}</div>
<div class="line"><a name="l54453"></a><span class="lineno">54453</span>&#160;__rv32 vint8m2_t vnclip_wx_i8m2(vint16m4_t op1, int8_t op2){</div>
<div class="line"><a name="l54454"></a><span class="lineno">54454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m2(op1,op2);</div>
<div class="line"><a name="l54455"></a><span class="lineno">54455</span>&#160;}</div>
<div class="line"><a name="l54456"></a><span class="lineno">54456</span>&#160;__rv32 vint8m4_t vnclip_wx_i8m4(vint16m8_t op1, int8_t op2){</div>
<div class="line"><a name="l54457"></a><span class="lineno">54457</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m4(op1,op2);</div>
<div class="line"><a name="l54458"></a><span class="lineno">54458</span>&#160;}</div>
<div class="line"><a name="l54459"></a><span class="lineno">54459</span>&#160; </div>
<div class="line"><a name="l54486"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf527e52e44316b7ed23c1255209fce6">54486</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aaf527e52e44316b7ed23c1255209fce6">vnclip_wx_i16m1</a>(vint32m2_t op1, int16_t op2){</div>
<div class="line"><a name="l54487"></a><span class="lineno">54487</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m1(op1,op2);</div>
<div class="line"><a name="l54488"></a><span class="lineno">54488</span>&#160;}</div>
<div class="line"><a name="l54489"></a><span class="lineno">54489</span>&#160;__rv32 vint16m2_t vnclip_wx_i16m2(vint32m4_t op1, int16_t op2){</div>
<div class="line"><a name="l54490"></a><span class="lineno">54490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m2(op1,op2);</div>
<div class="line"><a name="l54491"></a><span class="lineno">54491</span>&#160;}</div>
<div class="line"><a name="l54492"></a><span class="lineno">54492</span>&#160;__rv32 vint16m4_t vnclip_wx_i16m4(vint32m8_t op1, int16_t op2){</div>
<div class="line"><a name="l54493"></a><span class="lineno">54493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m4(op1,op2);</div>
<div class="line"><a name="l54494"></a><span class="lineno">54494</span>&#160;}</div>
<div class="line"><a name="l54495"></a><span class="lineno">54495</span>&#160; </div>
<div class="line"><a name="l54522"></a><span class="lineno">54522</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54523"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa00342cc347b3e1afb34024abe68ae18">54523</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l54524"></a><span class="lineno">54524</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l54525"></a><span class="lineno">54525</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54526"></a><span class="lineno">54526</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54527"></a><span class="lineno">54527</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54528"></a><span class="lineno">54528</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l54529"></a><span class="lineno">54529</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l54530"></a><span class="lineno">54530</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54531"></a><span class="lineno">54531</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54532"></a><span class="lineno">54532</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54533"></a><span class="lineno">54533</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l54534"></a><span class="lineno">54534</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l54535"></a><span class="lineno">54535</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54536"></a><span class="lineno">54536</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54537"></a><span class="lineno">54537</span>&#160; </div>
<div class="line"><a name="l54564"></a><span class="lineno">54564</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m1(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54565"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a79ca4fd468a9c6a2e32b83cec73e2051">54565</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l54566"></a><span class="lineno">54566</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l54567"></a><span class="lineno">54567</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54568"></a><span class="lineno">54568</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54569"></a><span class="lineno">54569</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m2(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54570"></a><span class="lineno">54570</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l54571"></a><span class="lineno">54571</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l54572"></a><span class="lineno">54572</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54573"></a><span class="lineno">54573</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54574"></a><span class="lineno">54574</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m4(op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54575"></a><span class="lineno">54575</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l54576"></a><span class="lineno">54576</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l54577"></a><span class="lineno">54577</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54578"></a><span class="lineno">54578</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54579"></a><span class="lineno">54579</span>&#160; </div>
<div class="line"><a name="l54580"></a><span class="lineno">54580</span>&#160; </div>
<div class="line"><a name="l54581"></a><span class="lineno">54581</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l54611"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acf8f329b47ba74d69baa7aeb30fed9cc">54611</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#acf8f329b47ba74d69baa7aeb30fed9cc">vnclipu_wv_u8m1_m</a>(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l54612"></a><span class="lineno">54612</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54613"></a><span class="lineno">54613</span>&#160;}</div>
<div class="line"><a name="l54614"></a><span class="lineno">54614</span>&#160;__rv32 vuint8m2_t vnclipu_wv_u8m2_m(vmask_t mask, vuint16m4_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l54615"></a><span class="lineno">54615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54616"></a><span class="lineno">54616</span>&#160;}</div>
<div class="line"><a name="l54617"></a><span class="lineno">54617</span>&#160;__rv32 vuint8m4_t vnclipu_wv_u8m4_m(vmask_t mask, vuint16m8_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l54618"></a><span class="lineno">54618</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54619"></a><span class="lineno">54619</span>&#160;}</div>
<div class="line"><a name="l54620"></a><span class="lineno">54620</span>&#160; </div>
<div class="line"><a name="l54650"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac871ca5efb8fd966797ade2dfb9207e6">54650</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac871ca5efb8fd966797ade2dfb9207e6">vnclipu_wv_u16m1_m</a>(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l54651"></a><span class="lineno">54651</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54652"></a><span class="lineno">54652</span>&#160;}</div>
<div class="line"><a name="l54653"></a><span class="lineno">54653</span>&#160;__rv32 vuint16m2_t vnclipu_wv_u16m2_m(vmask_t mask, vuint32m4_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l54654"></a><span class="lineno">54654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54655"></a><span class="lineno">54655</span>&#160;}</div>
<div class="line"><a name="l54656"></a><span class="lineno">54656</span>&#160;__rv32 vuint16m4_t vnclipu_wv_u16m4_m(vmask_t mask, vuint32m8_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l54657"></a><span class="lineno">54657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54658"></a><span class="lineno">54658</span>&#160;}</div>
<div class="line"><a name="l54659"></a><span class="lineno">54659</span>&#160; </div>
<div class="line"><a name="l54689"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad2d3e18404c551aa156ee2b0562ad155">54689</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ad2d3e18404c551aa156ee2b0562ad155">vnclipu_wx_u8m1_m</a>(vmask_t mask, vuint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l54690"></a><span class="lineno">54690</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54691"></a><span class="lineno">54691</span>&#160;}</div>
<div class="line"><a name="l54692"></a><span class="lineno">54692</span>&#160;__rv32 vuint8m2_t vnclipu_wx_u8m2_m(vmask_t mask, vuint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l54693"></a><span class="lineno">54693</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54694"></a><span class="lineno">54694</span>&#160;}</div>
<div class="line"><a name="l54695"></a><span class="lineno">54695</span>&#160;__rv32 vuint8m4_t vnclipu_wx_u8m4_m(vmask_t mask, vuint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l54696"></a><span class="lineno">54696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54697"></a><span class="lineno">54697</span>&#160;}</div>
<div class="line"><a name="l54698"></a><span class="lineno">54698</span>&#160; </div>
<div class="line"><a name="l54728"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1ac3ccb39b6c066668799e228a9b7df7">54728</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a1ac3ccb39b6c066668799e228a9b7df7">vnclipu_wx_u16m1_m</a>(vmask_t mask, vuint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l54729"></a><span class="lineno">54729</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54730"></a><span class="lineno">54730</span>&#160;}</div>
<div class="line"><a name="l54731"></a><span class="lineno">54731</span>&#160;__rv32 vuint16m2_t vnclipu_wx_u16m2_m(vmask_t mask, vuint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l54732"></a><span class="lineno">54732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54733"></a><span class="lineno">54733</span>&#160;}</div>
<div class="line"><a name="l54734"></a><span class="lineno">54734</span>&#160;__rv32 vuint16m4_t vnclipu_wx_u16m4_m(vmask_t mask, vuint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l54735"></a><span class="lineno">54735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclipu_wx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54736"></a><span class="lineno">54736</span>&#160;}</div>
<div class="line"><a name="l54737"></a><span class="lineno">54737</span>&#160; </div>
<div class="line"><a name="l54767"></a><span class="lineno">54767</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54768"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a607dcf45ebbd3f42b8b8f7b2c0847ae3">54768</a></span>&#160;<span class="preprocessor">    vuint8m1_t __ret;\</span></div>
<div class="line"><a name="l54769"></a><span class="lineno">54769</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54770"></a><span class="lineno">54770</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54771"></a><span class="lineno">54771</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54772"></a><span class="lineno">54772</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54773"></a><span class="lineno">54773</span>&#160;<span class="preprocessor">    vuint8m2_t __ret;\</span></div>
<div class="line"><a name="l54774"></a><span class="lineno">54774</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54775"></a><span class="lineno">54775</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54776"></a><span class="lineno">54776</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54777"></a><span class="lineno">54777</span>&#160;<span class="preprocessor">#define vnclipu_wi_u8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54778"></a><span class="lineno">54778</span>&#160;<span class="preprocessor">    vuint8m4_t __ret;\</span></div>
<div class="line"><a name="l54779"></a><span class="lineno">54779</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54780"></a><span class="lineno">54780</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54781"></a><span class="lineno">54781</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54782"></a><span class="lineno">54782</span>&#160; </div>
<div class="line"><a name="l54812"></a><span class="lineno">54812</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54813"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a11a2591c7eb00a0a44226f8c1a9a0ed5">54813</a></span>&#160;<span class="preprocessor">    vuint16m1_t __ret;\</span></div>
<div class="line"><a name="l54814"></a><span class="lineno">54814</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54815"></a><span class="lineno">54815</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54816"></a><span class="lineno">54816</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54817"></a><span class="lineno">54817</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54818"></a><span class="lineno">54818</span>&#160;<span class="preprocessor">    vuint16m2_t __ret;\</span></div>
<div class="line"><a name="l54819"></a><span class="lineno">54819</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54820"></a><span class="lineno">54820</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54821"></a><span class="lineno">54821</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54822"></a><span class="lineno">54822</span>&#160;<span class="preprocessor">#define vnclipu_wi_u16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l54823"></a><span class="lineno">54823</span>&#160;<span class="preprocessor">    vuint16m4_t __ret;\</span></div>
<div class="line"><a name="l54824"></a><span class="lineno">54824</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclipu_wi_u16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l54825"></a><span class="lineno">54825</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l54826"></a><span class="lineno">54826</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l54827"></a><span class="lineno">54827</span>&#160; </div>
<div class="line"><a name="l54857"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac4739630d823cb5145d4771c18d3bb08">54857</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ac4739630d823cb5145d4771c18d3bb08">vnclip_wv_i8m1_m</a>(vmask_t mask, vint16m2_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l54858"></a><span class="lineno">54858</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54859"></a><span class="lineno">54859</span>&#160;}</div>
<div class="line"><a name="l54860"></a><span class="lineno">54860</span>&#160;__rv32 vint8m2_t vnclip_wv_i8m2_m(vmask_t mask,vint16m4_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l54861"></a><span class="lineno">54861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54862"></a><span class="lineno">54862</span>&#160;}</div>
<div class="line"><a name="l54863"></a><span class="lineno">54863</span>&#160;__rv32 vint8m4_t vnclip_wv_i8m4_m(vmask_t mask, vint16m8_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l54864"></a><span class="lineno">54864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54865"></a><span class="lineno">54865</span>&#160;}</div>
<div class="line"><a name="l54866"></a><span class="lineno">54866</span>&#160; </div>
<div class="line"><a name="l54896"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80fe8c0b1eee4195f4fe5080db78df50">54896</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a80fe8c0b1eee4195f4fe5080db78df50">vnclip_wv_i16m1_m</a>(vmask_t mask, vint32m2_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l54897"></a><span class="lineno">54897</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54898"></a><span class="lineno">54898</span>&#160;}</div>
<div class="line"><a name="l54899"></a><span class="lineno">54899</span>&#160;__rv32 vint16m2_t vnclip_wv_i16m2_m(vmask_t mask, vint32m4_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l54900"></a><span class="lineno">54900</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54901"></a><span class="lineno">54901</span>&#160;}</div>
<div class="line"><a name="l54902"></a><span class="lineno">54902</span>&#160;__rv32 vint16m4_t vnclip_wv_i16m4_m(vmask_t mask, vint32m8_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l54903"></a><span class="lineno">54903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54904"></a><span class="lineno">54904</span>&#160;}</div>
<div class="line"><a name="l54905"></a><span class="lineno">54905</span>&#160; </div>
<div class="line"><a name="l54935"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acbda9af83a8eaa267ec305ef9537d203">54935</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#acbda9af83a8eaa267ec305ef9537d203">vnclip_wx_i8m1_m</a>(vmask_t mask, vint16m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l54936"></a><span class="lineno">54936</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54937"></a><span class="lineno">54937</span>&#160;}</div>
<div class="line"><a name="l54938"></a><span class="lineno">54938</span>&#160;__rv32 vint8m2_t vnclip_wx_i8m2_m(vmask_t mask,vint16m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l54939"></a><span class="lineno">54939</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54940"></a><span class="lineno">54940</span>&#160;}</div>
<div class="line"><a name="l54941"></a><span class="lineno">54941</span>&#160;__rv32 vint8m4_t vnclip_wx_i8m4_m(vmask_t mask, vint16m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l54942"></a><span class="lineno">54942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54943"></a><span class="lineno">54943</span>&#160;}</div>
<div class="line"><a name="l54944"></a><span class="lineno">54944</span>&#160; </div>
<div class="line"><a name="l54974"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a711bba1401b314d79ea891ad57009a5c">54974</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a711bba1401b314d79ea891ad57009a5c">vnclip_wx_i16m1_m</a>(vmask_t mask, vint32m2_t op1, uint8_t op2){</div>
<div class="line"><a name="l54975"></a><span class="lineno">54975</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l54976"></a><span class="lineno">54976</span>&#160;}</div>
<div class="line"><a name="l54977"></a><span class="lineno">54977</span>&#160;__rv32 vint16m2_t vnclip_wx_i16m2_m(vmask_t mask, vint32m4_t op1, uint8_t op2){</div>
<div class="line"><a name="l54978"></a><span class="lineno">54978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l54979"></a><span class="lineno">54979</span>&#160;}</div>
<div class="line"><a name="l54980"></a><span class="lineno">54980</span>&#160;__rv32 vint16m4_t vnclip_wx_i16m4_m(vmask_t mask, vint32m8_t op1, uint8_t op2){</div>
<div class="line"><a name="l54981"></a><span class="lineno">54981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vnclip_wx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l54982"></a><span class="lineno">54982</span>&#160;}</div>
<div class="line"><a name="l54983"></a><span class="lineno">54983</span>&#160; </div>
<div class="line"><a name="l55013"></a><span class="lineno">55013</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55014"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a00d1f1c5fc7641f1d14113142fdd4e44">55014</a></span>&#160;<span class="preprocessor">    vint8m1_t __ret;\</span></div>
<div class="line"><a name="l55015"></a><span class="lineno">55015</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55016"></a><span class="lineno">55016</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55017"></a><span class="lineno">55017</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55018"></a><span class="lineno">55018</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55019"></a><span class="lineno">55019</span>&#160;<span class="preprocessor">    vint8m2_t __ret;\</span></div>
<div class="line"><a name="l55020"></a><span class="lineno">55020</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55021"></a><span class="lineno">55021</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55022"></a><span class="lineno">55022</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55023"></a><span class="lineno">55023</span>&#160;<span class="preprocessor">#define vnclip_wi_i8m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55024"></a><span class="lineno">55024</span>&#160;<span class="preprocessor">    vint8m4_t __ret;\</span></div>
<div class="line"><a name="l55025"></a><span class="lineno">55025</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55026"></a><span class="lineno">55026</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55027"></a><span class="lineno">55027</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55028"></a><span class="lineno">55028</span>&#160; </div>
<div class="line"><a name="l55058"></a><span class="lineno">55058</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m1_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55059"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac9c2a7164ea392a1f15bc386c2001b1d">55059</a></span>&#160;<span class="preprocessor">    vint16m1_t __ret;\</span></div>
<div class="line"><a name="l55060"></a><span class="lineno">55060</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55061"></a><span class="lineno">55061</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55062"></a><span class="lineno">55062</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55063"></a><span class="lineno">55063</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m2_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55064"></a><span class="lineno">55064</span>&#160;<span class="preprocessor">    vint16m2_t __ret;\</span></div>
<div class="line"><a name="l55065"></a><span class="lineno">55065</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55066"></a><span class="lineno">55066</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55067"></a><span class="lineno">55067</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55068"></a><span class="lineno">55068</span>&#160;<span class="preprocessor">#define vnclip_wi_i16m4_m(mask, op1, op2) __extension__ ({\</span></div>
<div class="line"><a name="l55069"></a><span class="lineno">55069</span>&#160;<span class="preprocessor">    vint16m4_t __ret;\</span></div>
<div class="line"><a name="l55070"></a><span class="lineno">55070</span>&#160;<span class="preprocessor">    __ret = __builtin_riscv_vnclip_wi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l55071"></a><span class="lineno">55071</span>&#160;<span class="preprocessor">    __ret;\</span></div>
<div class="line"><a name="l55072"></a><span class="lineno">55072</span>&#160;<span class="preprocessor">})</span></div>
<div class="line"><a name="l55073"></a><span class="lineno">55073</span>&#160; </div>
<div class="line"><a name="l55074"></a><span class="lineno">55074</span>&#160; </div>
<div class="line"><a name="l55075"></a><span class="lineno">55075</span>&#160;<span class="comment">/*************Vector Single-Width Floating-Point Add/Subtract Functions****************/</span></div>
<div class="line"><a name="l55107"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aabd619be1f74baa1a983bebbba54c323">55107</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aabd619be1f74baa1a983bebbba54c323">vfadd_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55108"></a><span class="lineno">55108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l55109"></a><span class="lineno">55109</span>&#160;}</div>
<div class="line"><a name="l55110"></a><span class="lineno">55110</span>&#160; </div>
<div class="line"><a name="l55111"></a><span class="lineno">55111</span>&#160;__rv32 vfloat32m2_t vfadd_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55112"></a><span class="lineno">55112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l55113"></a><span class="lineno">55113</span>&#160;}</div>
<div class="line"><a name="l55114"></a><span class="lineno">55114</span>&#160; </div>
<div class="line"><a name="l55115"></a><span class="lineno">55115</span>&#160;__rv32 vfloat32m4_t vfadd_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55116"></a><span class="lineno">55116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l55117"></a><span class="lineno">55117</span>&#160;}</div>
<div class="line"><a name="l55118"></a><span class="lineno">55118</span>&#160; </div>
<div class="line"><a name="l55119"></a><span class="lineno">55119</span>&#160;__rv32 vfloat32m8_t vfadd_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55120"></a><span class="lineno">55120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l55121"></a><span class="lineno">55121</span>&#160;}</div>
<div class="line"><a name="l55122"></a><span class="lineno">55122</span>&#160; </div>
<div class="line"><a name="l55154"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a32c599d3b1df450e89f6b93b2fb86125">55154</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a32c599d3b1df450e89f6b93b2fb86125">vfadd_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55155"></a><span class="lineno">55155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55156"></a><span class="lineno">55156</span>&#160;}</div>
<div class="line"><a name="l55157"></a><span class="lineno">55157</span>&#160; </div>
<div class="line"><a name="l55158"></a><span class="lineno">55158</span>&#160;__rv32 vfloat32m2_t vfadd_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55159"></a><span class="lineno">55159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55160"></a><span class="lineno">55160</span>&#160;}</div>
<div class="line"><a name="l55161"></a><span class="lineno">55161</span>&#160; </div>
<div class="line"><a name="l55162"></a><span class="lineno">55162</span>&#160;__rv32 vfloat32m4_t vfadd_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55163"></a><span class="lineno">55163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55164"></a><span class="lineno">55164</span>&#160;}</div>
<div class="line"><a name="l55165"></a><span class="lineno">55165</span>&#160; </div>
<div class="line"><a name="l55166"></a><span class="lineno">55166</span>&#160;__rv32 vfloat32m8_t vfadd_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55167"></a><span class="lineno">55167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55168"></a><span class="lineno">55168</span>&#160;}</div>
<div class="line"><a name="l55169"></a><span class="lineno">55169</span>&#160; </div>
<div class="line"><a name="l55201"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2d159053c51314c8f3588be492c3991b">55201</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a2d159053c51314c8f3588be492c3991b">vfsub_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55202"></a><span class="lineno">55202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l55203"></a><span class="lineno">55203</span>&#160;}</div>
<div class="line"><a name="l55204"></a><span class="lineno">55204</span>&#160; </div>
<div class="line"><a name="l55205"></a><span class="lineno">55205</span>&#160;__rv32 vfloat32m2_t vfsub_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55206"></a><span class="lineno">55206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l55207"></a><span class="lineno">55207</span>&#160;}</div>
<div class="line"><a name="l55208"></a><span class="lineno">55208</span>&#160; </div>
<div class="line"><a name="l55209"></a><span class="lineno">55209</span>&#160;__rv32 vfloat32m4_t vfsub_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55210"></a><span class="lineno">55210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l55211"></a><span class="lineno">55211</span>&#160;}</div>
<div class="line"><a name="l55212"></a><span class="lineno">55212</span>&#160; </div>
<div class="line"><a name="l55213"></a><span class="lineno">55213</span>&#160;__rv32 vfloat32m8_t vfsub_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55214"></a><span class="lineno">55214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l55215"></a><span class="lineno">55215</span>&#160;}</div>
<div class="line"><a name="l55216"></a><span class="lineno">55216</span>&#160; </div>
<div class="line"><a name="l55248"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ade7af21e01db2c4d0599fa1cb0b7ee0f">55248</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ade7af21e01db2c4d0599fa1cb0b7ee0f">vfsub_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55249"></a><span class="lineno">55249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55250"></a><span class="lineno">55250</span>&#160;}</div>
<div class="line"><a name="l55251"></a><span class="lineno">55251</span>&#160; </div>
<div class="line"><a name="l55252"></a><span class="lineno">55252</span>&#160;__rv32 vfloat32m2_t vfsub_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55253"></a><span class="lineno">55253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55254"></a><span class="lineno">55254</span>&#160;}</div>
<div class="line"><a name="l55255"></a><span class="lineno">55255</span>&#160; </div>
<div class="line"><a name="l55256"></a><span class="lineno">55256</span>&#160;__rv32 vfloat32m4_t vfsub_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55257"></a><span class="lineno">55257</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55258"></a><span class="lineno">55258</span>&#160;}</div>
<div class="line"><a name="l55259"></a><span class="lineno">55259</span>&#160; </div>
<div class="line"><a name="l55260"></a><span class="lineno">55260</span>&#160;__rv32 vfloat32m8_t vfsub_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55261"></a><span class="lineno">55261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55262"></a><span class="lineno">55262</span>&#160;}</div>
<div class="line"><a name="l55263"></a><span class="lineno">55263</span>&#160; </div>
<div class="line"><a name="l55295"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5845c54572a9b93ad1969c8d98c4e523">55295</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a5845c54572a9b93ad1969c8d98c4e523">vfrsub_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55296"></a><span class="lineno">55296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55297"></a><span class="lineno">55297</span>&#160;}</div>
<div class="line"><a name="l55298"></a><span class="lineno">55298</span>&#160; </div>
<div class="line"><a name="l55299"></a><span class="lineno">55299</span>&#160;__rv32 vfloat32m2_t vfrsub_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55300"></a><span class="lineno">55300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55301"></a><span class="lineno">55301</span>&#160;}</div>
<div class="line"><a name="l55302"></a><span class="lineno">55302</span>&#160; </div>
<div class="line"><a name="l55303"></a><span class="lineno">55303</span>&#160;__rv32 vfloat32m4_t vfrsub_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55304"></a><span class="lineno">55304</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55305"></a><span class="lineno">55305</span>&#160;}</div>
<div class="line"><a name="l55306"></a><span class="lineno">55306</span>&#160; </div>
<div class="line"><a name="l55307"></a><span class="lineno">55307</span>&#160;__rv32 vfloat32m8_t vfrsub_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55308"></a><span class="lineno">55308</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55309"></a><span class="lineno">55309</span>&#160;}</div>
<div class="line"><a name="l55310"></a><span class="lineno">55310</span>&#160; </div>
<div class="line"><a name="l55311"></a><span class="lineno">55311</span>&#160; </div>
<div class="line"><a name="l55312"></a><span class="lineno">55312</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l55348"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adcde34bf460a4da1de7f8a92e17f472a">55348</a></span>&#160;<span class="comment"></span>__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#adcde34bf460a4da1de7f8a92e17f472a">vfadd_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55349"></a><span class="lineno">55349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55350"></a><span class="lineno">55350</span>&#160;}</div>
<div class="line"><a name="l55351"></a><span class="lineno">55351</span>&#160; </div>
<div class="line"><a name="l55352"></a><span class="lineno">55352</span>&#160;__rv32 vfloat32m2_t vfadd_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55353"></a><span class="lineno">55353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55354"></a><span class="lineno">55354</span>&#160;}</div>
<div class="line"><a name="l55355"></a><span class="lineno">55355</span>&#160; </div>
<div class="line"><a name="l55356"></a><span class="lineno">55356</span>&#160;__rv32 vfloat32m4_t vfadd_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55357"></a><span class="lineno">55357</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55358"></a><span class="lineno">55358</span>&#160;}</div>
<div class="line"><a name="l55359"></a><span class="lineno">55359</span>&#160; </div>
<div class="line"><a name="l55360"></a><span class="lineno">55360</span>&#160;__rv32 vfloat32m8_t vfadd_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55361"></a><span class="lineno">55361</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55362"></a><span class="lineno">55362</span>&#160;}</div>
<div class="line"><a name="l55363"></a><span class="lineno">55363</span>&#160; </div>
<div class="line"><a name="l55399"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a45fee276ac3c2a9e59271c053bc17250">55399</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a45fee276ac3c2a9e59271c053bc17250">vfadd_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55400"></a><span class="lineno">55400</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55401"></a><span class="lineno">55401</span>&#160;}</div>
<div class="line"><a name="l55402"></a><span class="lineno">55402</span>&#160; </div>
<div class="line"><a name="l55403"></a><span class="lineno">55403</span>&#160;__rv32 vfloat32m2_t vfadd_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55404"></a><span class="lineno">55404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55405"></a><span class="lineno">55405</span>&#160;}</div>
<div class="line"><a name="l55406"></a><span class="lineno">55406</span>&#160; </div>
<div class="line"><a name="l55407"></a><span class="lineno">55407</span>&#160;__rv32 vfloat32m4_t vfadd_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55408"></a><span class="lineno">55408</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55409"></a><span class="lineno">55409</span>&#160;}</div>
<div class="line"><a name="l55410"></a><span class="lineno">55410</span>&#160; </div>
<div class="line"><a name="l55411"></a><span class="lineno">55411</span>&#160;__rv32 vfloat32m8_t vfadd_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55412"></a><span class="lineno">55412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfadd_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55413"></a><span class="lineno">55413</span>&#160;}</div>
<div class="line"><a name="l55414"></a><span class="lineno">55414</span>&#160; </div>
<div class="line"><a name="l55450"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a79fbf3acb45f58ee51dcfc786c2e8365">55450</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a79fbf3acb45f58ee51dcfc786c2e8365">vfsub_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55451"></a><span class="lineno">55451</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55452"></a><span class="lineno">55452</span>&#160;}</div>
<div class="line"><a name="l55453"></a><span class="lineno">55453</span>&#160; </div>
<div class="line"><a name="l55454"></a><span class="lineno">55454</span>&#160;__rv32 vfloat32m2_t vfsub_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55455"></a><span class="lineno">55455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55456"></a><span class="lineno">55456</span>&#160;}</div>
<div class="line"><a name="l55457"></a><span class="lineno">55457</span>&#160; </div>
<div class="line"><a name="l55458"></a><span class="lineno">55458</span>&#160;__rv32 vfloat32m4_t vfsub_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55459"></a><span class="lineno">55459</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55460"></a><span class="lineno">55460</span>&#160;}</div>
<div class="line"><a name="l55461"></a><span class="lineno">55461</span>&#160; </div>
<div class="line"><a name="l55462"></a><span class="lineno">55462</span>&#160;__rv32 vfloat32m8_t vfsub_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55463"></a><span class="lineno">55463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55464"></a><span class="lineno">55464</span>&#160;}</div>
<div class="line"><a name="l55465"></a><span class="lineno">55465</span>&#160; </div>
<div class="line"><a name="l55501"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b2fdeb4359229e779ac4a6f498247a3">55501</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a7b2fdeb4359229e779ac4a6f498247a3">vfsub_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55502"></a><span class="lineno">55502</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55503"></a><span class="lineno">55503</span>&#160;}</div>
<div class="line"><a name="l55504"></a><span class="lineno">55504</span>&#160; </div>
<div class="line"><a name="l55505"></a><span class="lineno">55505</span>&#160;__rv32 vfloat32m2_t vfsub_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55506"></a><span class="lineno">55506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55507"></a><span class="lineno">55507</span>&#160;}</div>
<div class="line"><a name="l55508"></a><span class="lineno">55508</span>&#160; </div>
<div class="line"><a name="l55509"></a><span class="lineno">55509</span>&#160;__rv32 vfloat32m4_t vfsub_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55510"></a><span class="lineno">55510</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55511"></a><span class="lineno">55511</span>&#160;}</div>
<div class="line"><a name="l55512"></a><span class="lineno">55512</span>&#160; </div>
<div class="line"><a name="l55513"></a><span class="lineno">55513</span>&#160;__rv32 vfloat32m8_t vfsub_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55514"></a><span class="lineno">55514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsub_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55515"></a><span class="lineno">55515</span>&#160;}</div>
<div class="line"><a name="l55516"></a><span class="lineno">55516</span>&#160; </div>
<div class="line"><a name="l55552"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acb0e346a7b2c3fa0348f64323e6e20ca">55552</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#acb0e346a7b2c3fa0348f64323e6e20ca">vfrsub_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55553"></a><span class="lineno">55553</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55554"></a><span class="lineno">55554</span>&#160;}</div>
<div class="line"><a name="l55555"></a><span class="lineno">55555</span>&#160; </div>
<div class="line"><a name="l55556"></a><span class="lineno">55556</span>&#160;__rv32 vfloat32m2_t vfrsub_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55557"></a><span class="lineno">55557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55558"></a><span class="lineno">55558</span>&#160;}</div>
<div class="line"><a name="l55559"></a><span class="lineno">55559</span>&#160; </div>
<div class="line"><a name="l55560"></a><span class="lineno">55560</span>&#160;__rv32 vfloat32m4_t vfrsub_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55561"></a><span class="lineno">55561</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55562"></a><span class="lineno">55562</span>&#160;}</div>
<div class="line"><a name="l55563"></a><span class="lineno">55563</span>&#160; </div>
<div class="line"><a name="l55564"></a><span class="lineno">55564</span>&#160;__rv32 vfloat32m8_t vfrsub_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55565"></a><span class="lineno">55565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrsub_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55566"></a><span class="lineno">55566</span>&#160;}</div>
<div class="line"><a name="l55567"></a><span class="lineno">55567</span>&#160; </div>
<div class="line"><a name="l55568"></a><span class="lineno">55568</span>&#160; </div>
<div class="line"><a name="l55569"></a><span class="lineno">55569</span>&#160;<span class="comment">/*************Vector Widening Floating-Point Add/Subtract Functions****************/</span></div>
<div class="line"><a name="l55570"></a><span class="lineno">55570</span>&#160; </div>
<div class="line"><a name="l55571"></a><span class="lineno">55571</span>&#160; </div>
<div class="line"><a name="l55572"></a><span class="lineno">55572</span>&#160; </div>
<div class="line"><a name="l55573"></a><span class="lineno">55573</span>&#160;<span class="comment">/*************Vector Single-Width Floating-Point Multiply/Divide Functions****************/</span></div>
<div class="line"><a name="l55574"></a><span class="lineno">55574</span>&#160; </div>
<div class="line"><a name="l55606"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aefaaf656979b043d9ca36e82bfffdc8d">55606</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aefaaf656979b043d9ca36e82bfffdc8d">vfmul_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55607"></a><span class="lineno">55607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l55608"></a><span class="lineno">55608</span>&#160;}</div>
<div class="line"><a name="l55609"></a><span class="lineno">55609</span>&#160; </div>
<div class="line"><a name="l55610"></a><span class="lineno">55610</span>&#160;__rv32 vfloat32m2_t vfmul_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55611"></a><span class="lineno">55611</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l55612"></a><span class="lineno">55612</span>&#160;}</div>
<div class="line"><a name="l55613"></a><span class="lineno">55613</span>&#160; </div>
<div class="line"><a name="l55614"></a><span class="lineno">55614</span>&#160;__rv32 vfloat32m4_t vfmul_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55615"></a><span class="lineno">55615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l55616"></a><span class="lineno">55616</span>&#160;}</div>
<div class="line"><a name="l55617"></a><span class="lineno">55617</span>&#160; </div>
<div class="line"><a name="l55618"></a><span class="lineno">55618</span>&#160;__rv32 vfloat32m8_t vfmul_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55619"></a><span class="lineno">55619</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l55620"></a><span class="lineno">55620</span>&#160;}</div>
<div class="line"><a name="l55621"></a><span class="lineno">55621</span>&#160; </div>
<div class="line"><a name="l55657"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aab10724311cc791c7bc67968bcfc53b4">55657</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aab10724311cc791c7bc67968bcfc53b4">vfmul_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55658"></a><span class="lineno">55658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55659"></a><span class="lineno">55659</span>&#160;}</div>
<div class="line"><a name="l55660"></a><span class="lineno">55660</span>&#160; </div>
<div class="line"><a name="l55661"></a><span class="lineno">55661</span>&#160;__rv32 vfloat32m2_t vfmul_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55662"></a><span class="lineno">55662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55663"></a><span class="lineno">55663</span>&#160;}</div>
<div class="line"><a name="l55664"></a><span class="lineno">55664</span>&#160; </div>
<div class="line"><a name="l55665"></a><span class="lineno">55665</span>&#160;__rv32 vfloat32m4_t vfmul_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55666"></a><span class="lineno">55666</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55667"></a><span class="lineno">55667</span>&#160;}</div>
<div class="line"><a name="l55668"></a><span class="lineno">55668</span>&#160; </div>
<div class="line"><a name="l55669"></a><span class="lineno">55669</span>&#160;__rv32 vfloat32m8_t vfmul_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55670"></a><span class="lineno">55670</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55671"></a><span class="lineno">55671</span>&#160;}</div>
<div class="line"><a name="l55672"></a><span class="lineno">55672</span>&#160; </div>
<div class="line"><a name="l55704"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4cb4dc4e4d500a9d5f288d20ab627101">55704</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a4cb4dc4e4d500a9d5f288d20ab627101">vfdiv_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55705"></a><span class="lineno">55705</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l55706"></a><span class="lineno">55706</span>&#160;}</div>
<div class="line"><a name="l55707"></a><span class="lineno">55707</span>&#160; </div>
<div class="line"><a name="l55708"></a><span class="lineno">55708</span>&#160;__rv32 vfloat32m2_t vfdiv_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55709"></a><span class="lineno">55709</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l55710"></a><span class="lineno">55710</span>&#160;}</div>
<div class="line"><a name="l55711"></a><span class="lineno">55711</span>&#160; </div>
<div class="line"><a name="l55712"></a><span class="lineno">55712</span>&#160;__rv32 vfloat32m4_t vfdiv_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55713"></a><span class="lineno">55713</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l55714"></a><span class="lineno">55714</span>&#160;}</div>
<div class="line"><a name="l55715"></a><span class="lineno">55715</span>&#160; </div>
<div class="line"><a name="l55716"></a><span class="lineno">55716</span>&#160;__rv32 vfloat32m8_t vfdiv_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55717"></a><span class="lineno">55717</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l55718"></a><span class="lineno">55718</span>&#160;}</div>
<div class="line"><a name="l55719"></a><span class="lineno">55719</span>&#160; </div>
<div class="line"><a name="l55751"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac1399e02c912d85ae3be7a21324cc52f">55751</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ac1399e02c912d85ae3be7a21324cc52f">vfdiv_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55752"></a><span class="lineno">55752</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55753"></a><span class="lineno">55753</span>&#160;}</div>
<div class="line"><a name="l55754"></a><span class="lineno">55754</span>&#160; </div>
<div class="line"><a name="l55755"></a><span class="lineno">55755</span>&#160;__rv32 vfloat32m2_t vfdiv_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55756"></a><span class="lineno">55756</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55757"></a><span class="lineno">55757</span>&#160;}</div>
<div class="line"><a name="l55758"></a><span class="lineno">55758</span>&#160; </div>
<div class="line"><a name="l55759"></a><span class="lineno">55759</span>&#160;__rv32 vfloat32m4_t vfdiv_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55760"></a><span class="lineno">55760</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55761"></a><span class="lineno">55761</span>&#160;}</div>
<div class="line"><a name="l55762"></a><span class="lineno">55762</span>&#160; </div>
<div class="line"><a name="l55763"></a><span class="lineno">55763</span>&#160;__rv32 vfloat32m8_t vfdiv_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55764"></a><span class="lineno">55764</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55765"></a><span class="lineno">55765</span>&#160;}</div>
<div class="line"><a name="l55766"></a><span class="lineno">55766</span>&#160; </div>
<div class="line"><a name="l55798"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b17663deec2706df1b4faee49474fae">55798</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a3b17663deec2706df1b4faee49474fae">vfrdiv_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55799"></a><span class="lineno">55799</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l55800"></a><span class="lineno">55800</span>&#160;}</div>
<div class="line"><a name="l55801"></a><span class="lineno">55801</span>&#160; </div>
<div class="line"><a name="l55802"></a><span class="lineno">55802</span>&#160;__rv32 vfloat32m2_t vfrdiv_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55803"></a><span class="lineno">55803</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l55804"></a><span class="lineno">55804</span>&#160;}</div>
<div class="line"><a name="l55805"></a><span class="lineno">55805</span>&#160; </div>
<div class="line"><a name="l55806"></a><span class="lineno">55806</span>&#160;__rv32 vfloat32m4_t vfrdiv_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55807"></a><span class="lineno">55807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l55808"></a><span class="lineno">55808</span>&#160;}</div>
<div class="line"><a name="l55809"></a><span class="lineno">55809</span>&#160; </div>
<div class="line"><a name="l55810"></a><span class="lineno">55810</span>&#160;__rv32 vfloat32m8_t vfrdiv_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55811"></a><span class="lineno">55811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l55812"></a><span class="lineno">55812</span>&#160;}</div>
<div class="line"><a name="l55813"></a><span class="lineno">55813</span>&#160; </div>
<div class="line"><a name="l55814"></a><span class="lineno">55814</span>&#160; </div>
<div class="line"><a name="l55815"></a><span class="lineno">55815</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l55851"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3ee7a42c6b9f84b8b303ed9f05a9dfc9">55851</a></span>&#160;<span class="comment"></span>__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a3ee7a42c6b9f84b8b303ed9f05a9dfc9">vfmul_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55852"></a><span class="lineno">55852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55853"></a><span class="lineno">55853</span>&#160;}</div>
<div class="line"><a name="l55854"></a><span class="lineno">55854</span>&#160; </div>
<div class="line"><a name="l55855"></a><span class="lineno">55855</span>&#160;__rv32 vfloat32m2_t vfmul_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55856"></a><span class="lineno">55856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55857"></a><span class="lineno">55857</span>&#160;}</div>
<div class="line"><a name="l55858"></a><span class="lineno">55858</span>&#160; </div>
<div class="line"><a name="l55859"></a><span class="lineno">55859</span>&#160;__rv32 vfloat32m4_t vfmul_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55860"></a><span class="lineno">55860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55861"></a><span class="lineno">55861</span>&#160;}</div>
<div class="line"><a name="l55862"></a><span class="lineno">55862</span>&#160; </div>
<div class="line"><a name="l55863"></a><span class="lineno">55863</span>&#160;__rv32 vfloat32m8_t vfmul_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55864"></a><span class="lineno">55864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55865"></a><span class="lineno">55865</span>&#160;}</div>
<div class="line"><a name="l55866"></a><span class="lineno">55866</span>&#160; </div>
<div class="line"><a name="l55902"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a85b0ab51f23c630dc6e26f8f8b858b70">55902</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a85b0ab51f23c630dc6e26f8f8b858b70">vfmul_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l55903"></a><span class="lineno">55903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55904"></a><span class="lineno">55904</span>&#160;}</div>
<div class="line"><a name="l55905"></a><span class="lineno">55905</span>&#160; </div>
<div class="line"><a name="l55906"></a><span class="lineno">55906</span>&#160;__rv32 vfloat32m2_t vfmul_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l55907"></a><span class="lineno">55907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55908"></a><span class="lineno">55908</span>&#160;}</div>
<div class="line"><a name="l55909"></a><span class="lineno">55909</span>&#160; </div>
<div class="line"><a name="l55910"></a><span class="lineno">55910</span>&#160;__rv32 vfloat32m4_t vfmul_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l55911"></a><span class="lineno">55911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55912"></a><span class="lineno">55912</span>&#160;}</div>
<div class="line"><a name="l55913"></a><span class="lineno">55913</span>&#160; </div>
<div class="line"><a name="l55914"></a><span class="lineno">55914</span>&#160;__rv32 vfloat32m8_t vfmul_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l55915"></a><span class="lineno">55915</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmul_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55916"></a><span class="lineno">55916</span>&#160;}</div>
<div class="line"><a name="l55917"></a><span class="lineno">55917</span>&#160; </div>
<div class="line"><a name="l55953"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a267934dc448da630f29dfacf30574f35">55953</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a267934dc448da630f29dfacf30574f35">vfdiv_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l55954"></a><span class="lineno">55954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l55955"></a><span class="lineno">55955</span>&#160;}</div>
<div class="line"><a name="l55956"></a><span class="lineno">55956</span>&#160; </div>
<div class="line"><a name="l55957"></a><span class="lineno">55957</span>&#160;__rv32 vfloat32m2_t vfdiv_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l55958"></a><span class="lineno">55958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l55959"></a><span class="lineno">55959</span>&#160;}</div>
<div class="line"><a name="l55960"></a><span class="lineno">55960</span>&#160; </div>
<div class="line"><a name="l55961"></a><span class="lineno">55961</span>&#160;__rv32 vfloat32m4_t vfdiv_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l55962"></a><span class="lineno">55962</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l55963"></a><span class="lineno">55963</span>&#160;}</div>
<div class="line"><a name="l55964"></a><span class="lineno">55964</span>&#160; </div>
<div class="line"><a name="l55965"></a><span class="lineno">55965</span>&#160;__rv32 vfloat32m8_t vfdiv_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l55966"></a><span class="lineno">55966</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l55967"></a><span class="lineno">55967</span>&#160;}</div>
<div class="line"><a name="l55968"></a><span class="lineno">55968</span>&#160; </div>
<div class="line"><a name="l56004"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a289b33773955cfb6c9f8e8a2f2bba560">56004</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a289b33773955cfb6c9f8e8a2f2bba560">vfdiv_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l56005"></a><span class="lineno">56005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l56006"></a><span class="lineno">56006</span>&#160;}</div>
<div class="line"><a name="l56007"></a><span class="lineno">56007</span>&#160; </div>
<div class="line"><a name="l56008"></a><span class="lineno">56008</span>&#160;__rv32 vfloat32m2_t vfdiv_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l56009"></a><span class="lineno">56009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l56010"></a><span class="lineno">56010</span>&#160;}</div>
<div class="line"><a name="l56011"></a><span class="lineno">56011</span>&#160; </div>
<div class="line"><a name="l56012"></a><span class="lineno">56012</span>&#160;__rv32 vfloat32m4_t vfdiv_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l56013"></a><span class="lineno">56013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l56014"></a><span class="lineno">56014</span>&#160;}</div>
<div class="line"><a name="l56015"></a><span class="lineno">56015</span>&#160; </div>
<div class="line"><a name="l56016"></a><span class="lineno">56016</span>&#160;__rv32 vfloat32m8_t vfdiv_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l56017"></a><span class="lineno">56017</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfdiv_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l56018"></a><span class="lineno">56018</span>&#160;}</div>
<div class="line"><a name="l56019"></a><span class="lineno">56019</span>&#160; </div>
<div class="line"><a name="l56055"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afb48f1c4c68c67caca24875e9868d86a">56055</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#afb48f1c4c68c67caca24875e9868d86a">vfrdiv_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l56056"></a><span class="lineno">56056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l56057"></a><span class="lineno">56057</span>&#160;}</div>
<div class="line"><a name="l56058"></a><span class="lineno">56058</span>&#160; </div>
<div class="line"><a name="l56059"></a><span class="lineno">56059</span>&#160;__rv32 vfloat32m2_t vfrdiv_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l56060"></a><span class="lineno">56060</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l56061"></a><span class="lineno">56061</span>&#160;}</div>
<div class="line"><a name="l56062"></a><span class="lineno">56062</span>&#160; </div>
<div class="line"><a name="l56063"></a><span class="lineno">56063</span>&#160;__rv32 vfloat32m4_t vfrdiv_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l56064"></a><span class="lineno">56064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l56065"></a><span class="lineno">56065</span>&#160;}</div>
<div class="line"><a name="l56066"></a><span class="lineno">56066</span>&#160; </div>
<div class="line"><a name="l56067"></a><span class="lineno">56067</span>&#160;__rv32 vfloat32m8_t vfrdiv_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l56068"></a><span class="lineno">56068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfrdiv_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l56069"></a><span class="lineno">56069</span>&#160;}</div>
<div class="line"><a name="l56070"></a><span class="lineno">56070</span>&#160; </div>
<div class="line"><a name="l56071"></a><span class="lineno">56071</span>&#160; </div>
<div class="line"><a name="l56072"></a><span class="lineno">56072</span>&#160;<span class="comment">/*************Vector Widening Floating-Point Multiply Functions****************/</span></div>
<div class="line"><a name="l56073"></a><span class="lineno">56073</span>&#160; </div>
<div class="line"><a name="l56074"></a><span class="lineno">56074</span>&#160; </div>
<div class="line"><a name="l56075"></a><span class="lineno">56075</span>&#160;<span class="comment">/*************Vector Single-Width Floating-Point Fused Multiply-Add Functions****************/</span></div>
<div class="line"><a name="l56111"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab764e077313df7ff340fca5577fd1b79">56111</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ab764e077313df7ff340fca5577fd1b79">vfmacc_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56112"></a><span class="lineno">56112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56113"></a><span class="lineno">56113</span>&#160;}</div>
<div class="line"><a name="l56114"></a><span class="lineno">56114</span>&#160; </div>
<div class="line"><a name="l56115"></a><span class="lineno">56115</span>&#160;__rv32 vfloat32m2_t vfmacc_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56116"></a><span class="lineno">56116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56117"></a><span class="lineno">56117</span>&#160;}</div>
<div class="line"><a name="l56118"></a><span class="lineno">56118</span>&#160; </div>
<div class="line"><a name="l56119"></a><span class="lineno">56119</span>&#160;__rv32 vfloat32m4_t vfmacc_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56120"></a><span class="lineno">56120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56121"></a><span class="lineno">56121</span>&#160;}</div>
<div class="line"><a name="l56122"></a><span class="lineno">56122</span>&#160; </div>
<div class="line"><a name="l56123"></a><span class="lineno">56123</span>&#160;__rv32 vfloat32m8_t vfmacc_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56124"></a><span class="lineno">56124</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56125"></a><span class="lineno">56125</span>&#160;}</div>
<div class="line"><a name="l56126"></a><span class="lineno">56126</span>&#160; </div>
<div class="line"><a name="l56162"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af4429d0de2bea4b1436caca433e6385e">56162</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af4429d0de2bea4b1436caca433e6385e">vfmacc_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56163"></a><span class="lineno">56163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56164"></a><span class="lineno">56164</span>&#160;}</div>
<div class="line"><a name="l56165"></a><span class="lineno">56165</span>&#160; </div>
<div class="line"><a name="l56166"></a><span class="lineno">56166</span>&#160;__rv32 vfloat32m2_t vfmacc_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56167"></a><span class="lineno">56167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56168"></a><span class="lineno">56168</span>&#160;}</div>
<div class="line"><a name="l56169"></a><span class="lineno">56169</span>&#160; </div>
<div class="line"><a name="l56170"></a><span class="lineno">56170</span>&#160;__rv32 vfloat32m4_t vfmacc_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56171"></a><span class="lineno">56171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56172"></a><span class="lineno">56172</span>&#160;}</div>
<div class="line"><a name="l56173"></a><span class="lineno">56173</span>&#160; </div>
<div class="line"><a name="l56174"></a><span class="lineno">56174</span>&#160;__rv32 vfloat32m8_t vfmacc_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56175"></a><span class="lineno">56175</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56176"></a><span class="lineno">56176</span>&#160;}</div>
<div class="line"><a name="l56177"></a><span class="lineno">56177</span>&#160; </div>
<div class="line"><a name="l56213"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6182a666c11ac793866ec8a5af24e166">56213</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a6182a666c11ac793866ec8a5af24e166">vfnmacc_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56214"></a><span class="lineno">56214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56215"></a><span class="lineno">56215</span>&#160;}</div>
<div class="line"><a name="l56216"></a><span class="lineno">56216</span>&#160; </div>
<div class="line"><a name="l56217"></a><span class="lineno">56217</span>&#160;__rv32 vfloat32m2_t vfnmacc_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56218"></a><span class="lineno">56218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56219"></a><span class="lineno">56219</span>&#160;}</div>
<div class="line"><a name="l56220"></a><span class="lineno">56220</span>&#160; </div>
<div class="line"><a name="l56221"></a><span class="lineno">56221</span>&#160;__rv32 vfloat32m4_t vfnmacc_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56222"></a><span class="lineno">56222</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56223"></a><span class="lineno">56223</span>&#160;}</div>
<div class="line"><a name="l56224"></a><span class="lineno">56224</span>&#160; </div>
<div class="line"><a name="l56225"></a><span class="lineno">56225</span>&#160;__rv32 vfloat32m8_t vfnmacc_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56226"></a><span class="lineno">56226</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56227"></a><span class="lineno">56227</span>&#160;}</div>
<div class="line"><a name="l56228"></a><span class="lineno">56228</span>&#160; </div>
<div class="line"><a name="l56264"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac2b98981253480318fa4f6890f6e27c">56264</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aac2b98981253480318fa4f6890f6e27c">vfnmacc_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56265"></a><span class="lineno">56265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56266"></a><span class="lineno">56266</span>&#160;}</div>
<div class="line"><a name="l56267"></a><span class="lineno">56267</span>&#160; </div>
<div class="line"><a name="l56268"></a><span class="lineno">56268</span>&#160;__rv32 vfloat32m2_t vfnmacc_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56269"></a><span class="lineno">56269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56270"></a><span class="lineno">56270</span>&#160;}</div>
<div class="line"><a name="l56271"></a><span class="lineno">56271</span>&#160; </div>
<div class="line"><a name="l56272"></a><span class="lineno">56272</span>&#160;__rv32 vfloat32m4_t vfnmacc_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56273"></a><span class="lineno">56273</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56274"></a><span class="lineno">56274</span>&#160;}</div>
<div class="line"><a name="l56275"></a><span class="lineno">56275</span>&#160; </div>
<div class="line"><a name="l56276"></a><span class="lineno">56276</span>&#160;__rv32 vfloat32m8_t vfnmacc_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56277"></a><span class="lineno">56277</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56278"></a><span class="lineno">56278</span>&#160;}</div>
<div class="line"><a name="l56279"></a><span class="lineno">56279</span>&#160; </div>
<div class="line"><a name="l56315"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf87a6f3f6df6c10b0b4c97fd2ff9b06">56315</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aaf87a6f3f6df6c10b0b4c97fd2ff9b06">vfmsac_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56316"></a><span class="lineno">56316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56317"></a><span class="lineno">56317</span>&#160;}</div>
<div class="line"><a name="l56318"></a><span class="lineno">56318</span>&#160; </div>
<div class="line"><a name="l56319"></a><span class="lineno">56319</span>&#160;__rv32 vfloat32m2_t vfmsac_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56320"></a><span class="lineno">56320</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56321"></a><span class="lineno">56321</span>&#160;}</div>
<div class="line"><a name="l56322"></a><span class="lineno">56322</span>&#160; </div>
<div class="line"><a name="l56323"></a><span class="lineno">56323</span>&#160;__rv32 vfloat32m4_t vfmsac_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56324"></a><span class="lineno">56324</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56325"></a><span class="lineno">56325</span>&#160;}</div>
<div class="line"><a name="l56326"></a><span class="lineno">56326</span>&#160; </div>
<div class="line"><a name="l56327"></a><span class="lineno">56327</span>&#160;__rv32 vfloat32m8_t vfmsac_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56328"></a><span class="lineno">56328</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56329"></a><span class="lineno">56329</span>&#160;}</div>
<div class="line"><a name="l56330"></a><span class="lineno">56330</span>&#160; </div>
<div class="line"><a name="l56366"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af86b241a5a5118986fa51cffd30d6114">56366</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af86b241a5a5118986fa51cffd30d6114">vfmsac_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56367"></a><span class="lineno">56367</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56368"></a><span class="lineno">56368</span>&#160;}</div>
<div class="line"><a name="l56369"></a><span class="lineno">56369</span>&#160; </div>
<div class="line"><a name="l56370"></a><span class="lineno">56370</span>&#160;__rv32 vfloat32m2_t vfmsac_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56371"></a><span class="lineno">56371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56372"></a><span class="lineno">56372</span>&#160;}</div>
<div class="line"><a name="l56373"></a><span class="lineno">56373</span>&#160; </div>
<div class="line"><a name="l56374"></a><span class="lineno">56374</span>&#160;__rv32 vfloat32m4_t vfmsac_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56375"></a><span class="lineno">56375</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56376"></a><span class="lineno">56376</span>&#160;}</div>
<div class="line"><a name="l56377"></a><span class="lineno">56377</span>&#160; </div>
<div class="line"><a name="l56378"></a><span class="lineno">56378</span>&#160;__rv32 vfloat32m8_t vfmsac_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56379"></a><span class="lineno">56379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56380"></a><span class="lineno">56380</span>&#160;}</div>
<div class="line"><a name="l56381"></a><span class="lineno">56381</span>&#160; </div>
<div class="line"><a name="l56417"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaff4c3278186b47c9bbab622a2c091c2">56417</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aaff4c3278186b47c9bbab622a2c091c2">vfnmsac_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56418"></a><span class="lineno">56418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56419"></a><span class="lineno">56419</span>&#160;}</div>
<div class="line"><a name="l56420"></a><span class="lineno">56420</span>&#160; </div>
<div class="line"><a name="l56421"></a><span class="lineno">56421</span>&#160;__rv32 vfloat32m2_t vfnmsac_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56422"></a><span class="lineno">56422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56423"></a><span class="lineno">56423</span>&#160;}</div>
<div class="line"><a name="l56424"></a><span class="lineno">56424</span>&#160; </div>
<div class="line"><a name="l56425"></a><span class="lineno">56425</span>&#160;__rv32 vfloat32m4_t vfnmsac_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56426"></a><span class="lineno">56426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56427"></a><span class="lineno">56427</span>&#160;}</div>
<div class="line"><a name="l56428"></a><span class="lineno">56428</span>&#160; </div>
<div class="line"><a name="l56429"></a><span class="lineno">56429</span>&#160;__rv32 vfloat32m8_t vfnmsac_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56430"></a><span class="lineno">56430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56431"></a><span class="lineno">56431</span>&#160;}</div>
<div class="line"><a name="l56432"></a><span class="lineno">56432</span>&#160; </div>
<div class="line"><a name="l56468"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afd52169b5a2924a972b21e9ff78b1345">56468</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#afd52169b5a2924a972b21e9ff78b1345">vfnmsac_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56469"></a><span class="lineno">56469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56470"></a><span class="lineno">56470</span>&#160;}</div>
<div class="line"><a name="l56471"></a><span class="lineno">56471</span>&#160; </div>
<div class="line"><a name="l56472"></a><span class="lineno">56472</span>&#160;__rv32 vfloat32m2_t vfnmsac_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56473"></a><span class="lineno">56473</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56474"></a><span class="lineno">56474</span>&#160;}</div>
<div class="line"><a name="l56475"></a><span class="lineno">56475</span>&#160; </div>
<div class="line"><a name="l56476"></a><span class="lineno">56476</span>&#160;__rv32 vfloat32m4_t vfnmsac_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56477"></a><span class="lineno">56477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56478"></a><span class="lineno">56478</span>&#160;}</div>
<div class="line"><a name="l56479"></a><span class="lineno">56479</span>&#160; </div>
<div class="line"><a name="l56480"></a><span class="lineno">56480</span>&#160;__rv32 vfloat32m8_t vfnmsac_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56481"></a><span class="lineno">56481</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56482"></a><span class="lineno">56482</span>&#160;}</div>
<div class="line"><a name="l56483"></a><span class="lineno">56483</span>&#160; </div>
<div class="line"><a name="l56519"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a640ab16490a7dc221d135ccbc2d75a20">56519</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a640ab16490a7dc221d135ccbc2d75a20">vfmadd_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56520"></a><span class="lineno">56520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56521"></a><span class="lineno">56521</span>&#160;}</div>
<div class="line"><a name="l56522"></a><span class="lineno">56522</span>&#160; </div>
<div class="line"><a name="l56523"></a><span class="lineno">56523</span>&#160;__rv32 vfloat32m2_t vfmadd_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56524"></a><span class="lineno">56524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56525"></a><span class="lineno">56525</span>&#160;}</div>
<div class="line"><a name="l56526"></a><span class="lineno">56526</span>&#160; </div>
<div class="line"><a name="l56527"></a><span class="lineno">56527</span>&#160;__rv32 vfloat32m4_t vfmadd_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56528"></a><span class="lineno">56528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56529"></a><span class="lineno">56529</span>&#160;}</div>
<div class="line"><a name="l56530"></a><span class="lineno">56530</span>&#160; </div>
<div class="line"><a name="l56531"></a><span class="lineno">56531</span>&#160;__rv32 vfloat32m8_t vfmadd_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56532"></a><span class="lineno">56532</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56533"></a><span class="lineno">56533</span>&#160;}</div>
<div class="line"><a name="l56534"></a><span class="lineno">56534</span>&#160; </div>
<div class="line"><a name="l56570"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad339d774d55075a3d4d14a91b2a6a240">56570</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ad339d774d55075a3d4d14a91b2a6a240">vfmadd_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56571"></a><span class="lineno">56571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56572"></a><span class="lineno">56572</span>&#160;}</div>
<div class="line"><a name="l56573"></a><span class="lineno">56573</span>&#160; </div>
<div class="line"><a name="l56574"></a><span class="lineno">56574</span>&#160;__rv32 vfloat32m2_t vfmadd_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56575"></a><span class="lineno">56575</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56576"></a><span class="lineno">56576</span>&#160;}</div>
<div class="line"><a name="l56577"></a><span class="lineno">56577</span>&#160; </div>
<div class="line"><a name="l56578"></a><span class="lineno">56578</span>&#160;__rv32 vfloat32m4_t vfmadd_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56579"></a><span class="lineno">56579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56580"></a><span class="lineno">56580</span>&#160;}</div>
<div class="line"><a name="l56581"></a><span class="lineno">56581</span>&#160; </div>
<div class="line"><a name="l56582"></a><span class="lineno">56582</span>&#160;__rv32 vfloat32m8_t vfmadd_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56583"></a><span class="lineno">56583</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56584"></a><span class="lineno">56584</span>&#160;}</div>
<div class="line"><a name="l56585"></a><span class="lineno">56585</span>&#160; </div>
<div class="line"><a name="l56621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4f64d0001a5b5bca28edec01350e0d9a">56621</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a4f64d0001a5b5bca28edec01350e0d9a">vfnmadd_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56622"></a><span class="lineno">56622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56623"></a><span class="lineno">56623</span>&#160;}</div>
<div class="line"><a name="l56624"></a><span class="lineno">56624</span>&#160; </div>
<div class="line"><a name="l56625"></a><span class="lineno">56625</span>&#160;__rv32 vfloat32m2_t vfnmadd_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56626"></a><span class="lineno">56626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56627"></a><span class="lineno">56627</span>&#160;}</div>
<div class="line"><a name="l56628"></a><span class="lineno">56628</span>&#160; </div>
<div class="line"><a name="l56629"></a><span class="lineno">56629</span>&#160;__rv32 vfloat32m4_t vfnmadd_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56630"></a><span class="lineno">56630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56631"></a><span class="lineno">56631</span>&#160;}</div>
<div class="line"><a name="l56632"></a><span class="lineno">56632</span>&#160; </div>
<div class="line"><a name="l56633"></a><span class="lineno">56633</span>&#160;__rv32 vfloat32m8_t vfnmadd_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56634"></a><span class="lineno">56634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56635"></a><span class="lineno">56635</span>&#160;}</div>
<div class="line"><a name="l56636"></a><span class="lineno">56636</span>&#160; </div>
<div class="line"><a name="l56672"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abbd96845d6364ec448a3cecc4e766a16">56672</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#abbd96845d6364ec448a3cecc4e766a16">vfnmadd_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56673"></a><span class="lineno">56673</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56674"></a><span class="lineno">56674</span>&#160;}</div>
<div class="line"><a name="l56675"></a><span class="lineno">56675</span>&#160; </div>
<div class="line"><a name="l56676"></a><span class="lineno">56676</span>&#160;__rv32 vfloat32m2_t vfnmadd_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56677"></a><span class="lineno">56677</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56678"></a><span class="lineno">56678</span>&#160;}</div>
<div class="line"><a name="l56679"></a><span class="lineno">56679</span>&#160; </div>
<div class="line"><a name="l56680"></a><span class="lineno">56680</span>&#160;__rv32 vfloat32m4_t vfnmadd_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56681"></a><span class="lineno">56681</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56682"></a><span class="lineno">56682</span>&#160;}</div>
<div class="line"><a name="l56683"></a><span class="lineno">56683</span>&#160; </div>
<div class="line"><a name="l56684"></a><span class="lineno">56684</span>&#160;__rv32 vfloat32m8_t vfnmadd_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56685"></a><span class="lineno">56685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56686"></a><span class="lineno">56686</span>&#160;}</div>
<div class="line"><a name="l56687"></a><span class="lineno">56687</span>&#160; </div>
<div class="line"><a name="l56723"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a27dbcf4e6c326d03474dd73610116d5b">56723</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a27dbcf4e6c326d03474dd73610116d5b">vfmsub_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56724"></a><span class="lineno">56724</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56725"></a><span class="lineno">56725</span>&#160;}</div>
<div class="line"><a name="l56726"></a><span class="lineno">56726</span>&#160; </div>
<div class="line"><a name="l56727"></a><span class="lineno">56727</span>&#160;__rv32 vfloat32m2_t vfmsub_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56728"></a><span class="lineno">56728</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56729"></a><span class="lineno">56729</span>&#160;}</div>
<div class="line"><a name="l56730"></a><span class="lineno">56730</span>&#160; </div>
<div class="line"><a name="l56731"></a><span class="lineno">56731</span>&#160;__rv32 vfloat32m4_t vfmsub_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56732"></a><span class="lineno">56732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56733"></a><span class="lineno">56733</span>&#160;}</div>
<div class="line"><a name="l56734"></a><span class="lineno">56734</span>&#160; </div>
<div class="line"><a name="l56735"></a><span class="lineno">56735</span>&#160;__rv32 vfloat32m8_t vfmsub_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56736"></a><span class="lineno">56736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56737"></a><span class="lineno">56737</span>&#160;}</div>
<div class="line"><a name="l56738"></a><span class="lineno">56738</span>&#160; </div>
<div class="line"><a name="l56774"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a797d3e66d64bb80a5aba0329a74bae16">56774</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a797d3e66d64bb80a5aba0329a74bae16">vfmsub_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56775"></a><span class="lineno">56775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56776"></a><span class="lineno">56776</span>&#160;}</div>
<div class="line"><a name="l56777"></a><span class="lineno">56777</span>&#160; </div>
<div class="line"><a name="l56778"></a><span class="lineno">56778</span>&#160;__rv32 vfloat32m2_t vfmsub_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56779"></a><span class="lineno">56779</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56780"></a><span class="lineno">56780</span>&#160;}</div>
<div class="line"><a name="l56781"></a><span class="lineno">56781</span>&#160; </div>
<div class="line"><a name="l56782"></a><span class="lineno">56782</span>&#160;__rv32 vfloat32m4_t vfmsub_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56783"></a><span class="lineno">56783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56784"></a><span class="lineno">56784</span>&#160;}</div>
<div class="line"><a name="l56785"></a><span class="lineno">56785</span>&#160; </div>
<div class="line"><a name="l56786"></a><span class="lineno">56786</span>&#160;__rv32 vfloat32m8_t vfmsub_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56787"></a><span class="lineno">56787</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56788"></a><span class="lineno">56788</span>&#160;}</div>
<div class="line"><a name="l56789"></a><span class="lineno">56789</span>&#160; </div>
<div class="line"><a name="l56825"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad310ae5a7358149e0810d96949ec5c24">56825</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ad310ae5a7358149e0810d96949ec5c24">vfnmsub_vv_f32m1</a>(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56826"></a><span class="lineno">56826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56827"></a><span class="lineno">56827</span>&#160;}</div>
<div class="line"><a name="l56828"></a><span class="lineno">56828</span>&#160; </div>
<div class="line"><a name="l56829"></a><span class="lineno">56829</span>&#160;__rv32 vfloat32m2_t vfnmsub_vv_f32m2(vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56830"></a><span class="lineno">56830</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56831"></a><span class="lineno">56831</span>&#160;}</div>
<div class="line"><a name="l56832"></a><span class="lineno">56832</span>&#160; </div>
<div class="line"><a name="l56833"></a><span class="lineno">56833</span>&#160;__rv32 vfloat32m4_t vfnmsub_vv_f32m4(vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56834"></a><span class="lineno">56834</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56835"></a><span class="lineno">56835</span>&#160;}</div>
<div class="line"><a name="l56836"></a><span class="lineno">56836</span>&#160; </div>
<div class="line"><a name="l56837"></a><span class="lineno">56837</span>&#160;__rv32 vfloat32m8_t vfnmsub_vv_f32m8(vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56838"></a><span class="lineno">56838</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56839"></a><span class="lineno">56839</span>&#160;}</div>
<div class="line"><a name="l56840"></a><span class="lineno">56840</span>&#160; </div>
<div class="line"><a name="l56876"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad769b9a4fac70eaf36706a8e0d2e6ec8">56876</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ad769b9a4fac70eaf36706a8e0d2e6ec8">vfnmsub_vf_f32m1</a>(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56877"></a><span class="lineno">56877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m1(acc,op1,op2);</div>
<div class="line"><a name="l56878"></a><span class="lineno">56878</span>&#160;}</div>
<div class="line"><a name="l56879"></a><span class="lineno">56879</span>&#160; </div>
<div class="line"><a name="l56880"></a><span class="lineno">56880</span>&#160;__rv32 vfloat32m2_t vfnmsub_vf_f32m2(vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56881"></a><span class="lineno">56881</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m2(acc,op1,op2);</div>
<div class="line"><a name="l56882"></a><span class="lineno">56882</span>&#160;}</div>
<div class="line"><a name="l56883"></a><span class="lineno">56883</span>&#160; </div>
<div class="line"><a name="l56884"></a><span class="lineno">56884</span>&#160;__rv32 vfloat32m4_t vfnmsub_vf_f32m4(vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56885"></a><span class="lineno">56885</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m4(acc,op1,op2);</div>
<div class="line"><a name="l56886"></a><span class="lineno">56886</span>&#160;}</div>
<div class="line"><a name="l56887"></a><span class="lineno">56887</span>&#160; </div>
<div class="line"><a name="l56888"></a><span class="lineno">56888</span>&#160;__rv32 vfloat32m8_t vfnmsub_vf_f32m8(vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56889"></a><span class="lineno">56889</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m8(acc,op1,op2);</div>
<div class="line"><a name="l56890"></a><span class="lineno">56890</span>&#160;}</div>
<div class="line"><a name="l56891"></a><span class="lineno">56891</span>&#160; </div>
<div class="line"><a name="l56892"></a><span class="lineno">56892</span>&#160; </div>
<div class="line"><a name="l56893"></a><span class="lineno">56893</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l56933"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7584eda6bfe935b24961240440360f2b">56933</a></span>&#160;<span class="comment"></span>__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a7584eda6bfe935b24961240440360f2b">vfmacc_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56934"></a><span class="lineno">56934</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56935"></a><span class="lineno">56935</span>&#160;}</div>
<div class="line"><a name="l56936"></a><span class="lineno">56936</span>&#160; </div>
<div class="line"><a name="l56937"></a><span class="lineno">56937</span>&#160;__rv32 vfloat32m2_t vfmacc_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56938"></a><span class="lineno">56938</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56939"></a><span class="lineno">56939</span>&#160;}</div>
<div class="line"><a name="l56940"></a><span class="lineno">56940</span>&#160; </div>
<div class="line"><a name="l56941"></a><span class="lineno">56941</span>&#160;__rv32 vfloat32m4_t vfmacc_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56942"></a><span class="lineno">56942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56943"></a><span class="lineno">56943</span>&#160;}</div>
<div class="line"><a name="l56944"></a><span class="lineno">56944</span>&#160; </div>
<div class="line"><a name="l56945"></a><span class="lineno">56945</span>&#160;__rv32 vfloat32m8_t vfmacc_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l56946"></a><span class="lineno">56946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56947"></a><span class="lineno">56947</span>&#160;}</div>
<div class="line"><a name="l56948"></a><span class="lineno">56948</span>&#160; </div>
<div class="line"><a name="l56988"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1603f1e726cd7464564f40b7ad8a6411">56988</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a1603f1e726cd7464564f40b7ad8a6411">vfmacc_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l56989"></a><span class="lineno">56989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56990"></a><span class="lineno">56990</span>&#160;}</div>
<div class="line"><a name="l56991"></a><span class="lineno">56991</span>&#160; </div>
<div class="line"><a name="l56992"></a><span class="lineno">56992</span>&#160;__rv32 vfloat32m2_t vfmacc_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l56993"></a><span class="lineno">56993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56994"></a><span class="lineno">56994</span>&#160;}</div>
<div class="line"><a name="l56995"></a><span class="lineno">56995</span>&#160; </div>
<div class="line"><a name="l56996"></a><span class="lineno">56996</span>&#160;__rv32 vfloat32m4_t vfmacc_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l56997"></a><span class="lineno">56997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l56998"></a><span class="lineno">56998</span>&#160;}</div>
<div class="line"><a name="l56999"></a><span class="lineno">56999</span>&#160; </div>
<div class="line"><a name="l57000"></a><span class="lineno">57000</span>&#160;__rv32 vfloat32m8_t vfmacc_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57001"></a><span class="lineno">57001</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmacc_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57002"></a><span class="lineno">57002</span>&#160;}</div>
<div class="line"><a name="l57003"></a><span class="lineno">57003</span>&#160; </div>
<div class="line"><a name="l57043"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa7c39d5fe783b14720e7b8f81ac88710">57043</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa7c39d5fe783b14720e7b8f81ac88710">vfnmacc_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57044"></a><span class="lineno">57044</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57045"></a><span class="lineno">57045</span>&#160;}</div>
<div class="line"><a name="l57046"></a><span class="lineno">57046</span>&#160; </div>
<div class="line"><a name="l57047"></a><span class="lineno">57047</span>&#160;__rv32 vfloat32m2_t vfnmacc_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57048"></a><span class="lineno">57048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57049"></a><span class="lineno">57049</span>&#160;}</div>
<div class="line"><a name="l57050"></a><span class="lineno">57050</span>&#160; </div>
<div class="line"><a name="l57051"></a><span class="lineno">57051</span>&#160;__rv32 vfloat32m4_t vfnmacc_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57052"></a><span class="lineno">57052</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57053"></a><span class="lineno">57053</span>&#160;}</div>
<div class="line"><a name="l57054"></a><span class="lineno">57054</span>&#160; </div>
<div class="line"><a name="l57055"></a><span class="lineno">57055</span>&#160;__rv32 vfloat32m8_t vfnmacc_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57056"></a><span class="lineno">57056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57057"></a><span class="lineno">57057</span>&#160;}</div>
<div class="line"><a name="l57058"></a><span class="lineno">57058</span>&#160; </div>
<div class="line"><a name="l57098"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7cdffaec30949ebfbdce68edb1aa2181">57098</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a7cdffaec30949ebfbdce68edb1aa2181">vfnmacc_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57099"></a><span class="lineno">57099</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57100"></a><span class="lineno">57100</span>&#160;}</div>
<div class="line"><a name="l57101"></a><span class="lineno">57101</span>&#160; </div>
<div class="line"><a name="l57102"></a><span class="lineno">57102</span>&#160;__rv32 vfloat32m2_t vfnmacc_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57103"></a><span class="lineno">57103</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57104"></a><span class="lineno">57104</span>&#160;}</div>
<div class="line"><a name="l57105"></a><span class="lineno">57105</span>&#160; </div>
<div class="line"><a name="l57106"></a><span class="lineno">57106</span>&#160;__rv32 vfloat32m4_t vfnmacc_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57107"></a><span class="lineno">57107</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57108"></a><span class="lineno">57108</span>&#160;}</div>
<div class="line"><a name="l57109"></a><span class="lineno">57109</span>&#160; </div>
<div class="line"><a name="l57110"></a><span class="lineno">57110</span>&#160;__rv32 vfloat32m8_t vfnmacc_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57111"></a><span class="lineno">57111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmacc_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57112"></a><span class="lineno">57112</span>&#160;}</div>
<div class="line"><a name="l57113"></a><span class="lineno">57113</span>&#160; </div>
<div class="line"><a name="l57153"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7459dbc2b24e21835b575bc679998634">57153</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a7459dbc2b24e21835b575bc679998634">vfmsac_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57154"></a><span class="lineno">57154</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57155"></a><span class="lineno">57155</span>&#160;}</div>
<div class="line"><a name="l57156"></a><span class="lineno">57156</span>&#160; </div>
<div class="line"><a name="l57157"></a><span class="lineno">57157</span>&#160;__rv32 vfloat32m2_t vfmsac_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57158"></a><span class="lineno">57158</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57159"></a><span class="lineno">57159</span>&#160;}</div>
<div class="line"><a name="l57160"></a><span class="lineno">57160</span>&#160; </div>
<div class="line"><a name="l57161"></a><span class="lineno">57161</span>&#160;__rv32 vfloat32m4_t vfmsac_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57162"></a><span class="lineno">57162</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57163"></a><span class="lineno">57163</span>&#160;}</div>
<div class="line"><a name="l57164"></a><span class="lineno">57164</span>&#160; </div>
<div class="line"><a name="l57165"></a><span class="lineno">57165</span>&#160;__rv32 vfloat32m8_t vfmsac_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57166"></a><span class="lineno">57166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57167"></a><span class="lineno">57167</span>&#160;}</div>
<div class="line"><a name="l57168"></a><span class="lineno">57168</span>&#160; </div>
<div class="line"><a name="l57208"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af3e484b4e582d81cc4a6a518cd547819">57208</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af3e484b4e582d81cc4a6a518cd547819">vfmsac_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57209"></a><span class="lineno">57209</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57210"></a><span class="lineno">57210</span>&#160;}</div>
<div class="line"><a name="l57211"></a><span class="lineno">57211</span>&#160; </div>
<div class="line"><a name="l57212"></a><span class="lineno">57212</span>&#160;__rv32 vfloat32m2_t vfmsac_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57213"></a><span class="lineno">57213</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57214"></a><span class="lineno">57214</span>&#160;}</div>
<div class="line"><a name="l57215"></a><span class="lineno">57215</span>&#160; </div>
<div class="line"><a name="l57216"></a><span class="lineno">57216</span>&#160;__rv32 vfloat32m4_t vfmsac_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57217"></a><span class="lineno">57217</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57218"></a><span class="lineno">57218</span>&#160;}</div>
<div class="line"><a name="l57219"></a><span class="lineno">57219</span>&#160; </div>
<div class="line"><a name="l57220"></a><span class="lineno">57220</span>&#160;__rv32 vfloat32m8_t vfmsac_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57221"></a><span class="lineno">57221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsac_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57222"></a><span class="lineno">57222</span>&#160;}</div>
<div class="line"><a name="l57223"></a><span class="lineno">57223</span>&#160; </div>
<div class="line"><a name="l57263"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5ad38370985328094b622ff0454f99b7">57263</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a5ad38370985328094b622ff0454f99b7">vfnmsac_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57264"></a><span class="lineno">57264</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57265"></a><span class="lineno">57265</span>&#160;}</div>
<div class="line"><a name="l57266"></a><span class="lineno">57266</span>&#160; </div>
<div class="line"><a name="l57267"></a><span class="lineno">57267</span>&#160;__rv32 vfloat32m2_t vfnmsac_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57268"></a><span class="lineno">57268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57269"></a><span class="lineno">57269</span>&#160;}</div>
<div class="line"><a name="l57270"></a><span class="lineno">57270</span>&#160; </div>
<div class="line"><a name="l57271"></a><span class="lineno">57271</span>&#160;__rv32 vfloat32m4_t vfnmsac_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57272"></a><span class="lineno">57272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57273"></a><span class="lineno">57273</span>&#160;}</div>
<div class="line"><a name="l57274"></a><span class="lineno">57274</span>&#160; </div>
<div class="line"><a name="l57275"></a><span class="lineno">57275</span>&#160;__rv32 vfloat32m8_t vfnmsac_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57276"></a><span class="lineno">57276</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57277"></a><span class="lineno">57277</span>&#160;}</div>
<div class="line"><a name="l57278"></a><span class="lineno">57278</span>&#160; </div>
<div class="line"><a name="l57318"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adde70f661af105f573e857ff01ecb697">57318</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#adde70f661af105f573e857ff01ecb697">vfnmsac_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57319"></a><span class="lineno">57319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57320"></a><span class="lineno">57320</span>&#160;}</div>
<div class="line"><a name="l57321"></a><span class="lineno">57321</span>&#160; </div>
<div class="line"><a name="l57322"></a><span class="lineno">57322</span>&#160;__rv32 vfloat32m2_t vfnmsac_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57323"></a><span class="lineno">57323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57324"></a><span class="lineno">57324</span>&#160;}</div>
<div class="line"><a name="l57325"></a><span class="lineno">57325</span>&#160; </div>
<div class="line"><a name="l57326"></a><span class="lineno">57326</span>&#160;__rv32 vfloat32m4_t vfnmsac_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57327"></a><span class="lineno">57327</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57328"></a><span class="lineno">57328</span>&#160;}</div>
<div class="line"><a name="l57329"></a><span class="lineno">57329</span>&#160; </div>
<div class="line"><a name="l57330"></a><span class="lineno">57330</span>&#160;__rv32 vfloat32m8_t vfnmsac_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57331"></a><span class="lineno">57331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsac_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57332"></a><span class="lineno">57332</span>&#160;}</div>
<div class="line"><a name="l57333"></a><span class="lineno">57333</span>&#160; </div>
<div class="line"><a name="l57373"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af6afe9b7430d41f2141522267efc835d">57373</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af6afe9b7430d41f2141522267efc835d">vfmadd_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57374"></a><span class="lineno">57374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57375"></a><span class="lineno">57375</span>&#160;}</div>
<div class="line"><a name="l57376"></a><span class="lineno">57376</span>&#160; </div>
<div class="line"><a name="l57377"></a><span class="lineno">57377</span>&#160;__rv32 vfloat32m2_t vfmadd_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57378"></a><span class="lineno">57378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57379"></a><span class="lineno">57379</span>&#160;}</div>
<div class="line"><a name="l57380"></a><span class="lineno">57380</span>&#160; </div>
<div class="line"><a name="l57381"></a><span class="lineno">57381</span>&#160;__rv32 vfloat32m4_t vfmadd_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57382"></a><span class="lineno">57382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57383"></a><span class="lineno">57383</span>&#160;}</div>
<div class="line"><a name="l57384"></a><span class="lineno">57384</span>&#160; </div>
<div class="line"><a name="l57385"></a><span class="lineno">57385</span>&#160;__rv32 vfloat32m8_t vfmadd_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57386"></a><span class="lineno">57386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57387"></a><span class="lineno">57387</span>&#160;}</div>
<div class="line"><a name="l57388"></a><span class="lineno">57388</span>&#160; </div>
<div class="line"><a name="l57428"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53ef7338d5160d44a64bc068c8bb6c40">57428</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a53ef7338d5160d44a64bc068c8bb6c40">vfmadd_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57429"></a><span class="lineno">57429</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57430"></a><span class="lineno">57430</span>&#160;}</div>
<div class="line"><a name="l57431"></a><span class="lineno">57431</span>&#160; </div>
<div class="line"><a name="l57432"></a><span class="lineno">57432</span>&#160;__rv32 vfloat32m2_t vfmadd_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57433"></a><span class="lineno">57433</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57434"></a><span class="lineno">57434</span>&#160;}</div>
<div class="line"><a name="l57435"></a><span class="lineno">57435</span>&#160; </div>
<div class="line"><a name="l57436"></a><span class="lineno">57436</span>&#160;__rv32 vfloat32m4_t vfmadd_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57437"></a><span class="lineno">57437</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57438"></a><span class="lineno">57438</span>&#160;}</div>
<div class="line"><a name="l57439"></a><span class="lineno">57439</span>&#160; </div>
<div class="line"><a name="l57440"></a><span class="lineno">57440</span>&#160;__rv32 vfloat32m8_t vfmadd_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57441"></a><span class="lineno">57441</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmadd_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57442"></a><span class="lineno">57442</span>&#160;}</div>
<div class="line"><a name="l57443"></a><span class="lineno">57443</span>&#160; </div>
<div class="line"><a name="l57483"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adc694f3309969c96bd77d6dd8c95a573">57483</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#adc694f3309969c96bd77d6dd8c95a573">vfnmadd_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57484"></a><span class="lineno">57484</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57485"></a><span class="lineno">57485</span>&#160;}</div>
<div class="line"><a name="l57486"></a><span class="lineno">57486</span>&#160; </div>
<div class="line"><a name="l57487"></a><span class="lineno">57487</span>&#160;__rv32 vfloat32m2_t vfnmadd_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57488"></a><span class="lineno">57488</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57489"></a><span class="lineno">57489</span>&#160;}</div>
<div class="line"><a name="l57490"></a><span class="lineno">57490</span>&#160; </div>
<div class="line"><a name="l57491"></a><span class="lineno">57491</span>&#160;__rv32 vfloat32m4_t vfnmadd_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57492"></a><span class="lineno">57492</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57493"></a><span class="lineno">57493</span>&#160;}</div>
<div class="line"><a name="l57494"></a><span class="lineno">57494</span>&#160; </div>
<div class="line"><a name="l57495"></a><span class="lineno">57495</span>&#160;__rv32 vfloat32m8_t vfnmadd_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57496"></a><span class="lineno">57496</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57497"></a><span class="lineno">57497</span>&#160;}</div>
<div class="line"><a name="l57498"></a><span class="lineno">57498</span>&#160; </div>
<div class="line"><a name="l57538"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab29156e8171d818c1fc5b2825d27df7c">57538</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ab29156e8171d818c1fc5b2825d27df7c">vfnmadd_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57539"></a><span class="lineno">57539</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57540"></a><span class="lineno">57540</span>&#160;}</div>
<div class="line"><a name="l57541"></a><span class="lineno">57541</span>&#160; </div>
<div class="line"><a name="l57542"></a><span class="lineno">57542</span>&#160;__rv32 vfloat32m2_t vfnmadd_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57543"></a><span class="lineno">57543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57544"></a><span class="lineno">57544</span>&#160;}</div>
<div class="line"><a name="l57545"></a><span class="lineno">57545</span>&#160; </div>
<div class="line"><a name="l57546"></a><span class="lineno">57546</span>&#160;__rv32 vfloat32m4_t vfnmadd_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57547"></a><span class="lineno">57547</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57548"></a><span class="lineno">57548</span>&#160;}</div>
<div class="line"><a name="l57549"></a><span class="lineno">57549</span>&#160; </div>
<div class="line"><a name="l57550"></a><span class="lineno">57550</span>&#160;__rv32 vfloat32m8_t vfnmadd_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57551"></a><span class="lineno">57551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmadd_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57552"></a><span class="lineno">57552</span>&#160;}</div>
<div class="line"><a name="l57553"></a><span class="lineno">57553</span>&#160; </div>
<div class="line"><a name="l57593"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a001a5d19459c6b85ac8654cb2eb256f2">57593</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a001a5d19459c6b85ac8654cb2eb256f2">vfmsub_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57594"></a><span class="lineno">57594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57595"></a><span class="lineno">57595</span>&#160;}</div>
<div class="line"><a name="l57596"></a><span class="lineno">57596</span>&#160; </div>
<div class="line"><a name="l57597"></a><span class="lineno">57597</span>&#160;__rv32 vfloat32m2_t vfmsub_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57598"></a><span class="lineno">57598</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57599"></a><span class="lineno">57599</span>&#160;}</div>
<div class="line"><a name="l57600"></a><span class="lineno">57600</span>&#160; </div>
<div class="line"><a name="l57601"></a><span class="lineno">57601</span>&#160;__rv32 vfloat32m4_t vfmsub_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57602"></a><span class="lineno">57602</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57603"></a><span class="lineno">57603</span>&#160;}</div>
<div class="line"><a name="l57604"></a><span class="lineno">57604</span>&#160; </div>
<div class="line"><a name="l57605"></a><span class="lineno">57605</span>&#160;__rv32 vfloat32m8_t vfmsub_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57606"></a><span class="lineno">57606</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57607"></a><span class="lineno">57607</span>&#160;}</div>
<div class="line"><a name="l57608"></a><span class="lineno">57608</span>&#160; </div>
<div class="line"><a name="l57648"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8279f2f61da564017c952caf4993903e">57648</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a8279f2f61da564017c952caf4993903e">vfmsub_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57649"></a><span class="lineno">57649</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57650"></a><span class="lineno">57650</span>&#160;}</div>
<div class="line"><a name="l57651"></a><span class="lineno">57651</span>&#160; </div>
<div class="line"><a name="l57652"></a><span class="lineno">57652</span>&#160;__rv32 vfloat32m2_t vfmsub_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57653"></a><span class="lineno">57653</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57654"></a><span class="lineno">57654</span>&#160;}</div>
<div class="line"><a name="l57655"></a><span class="lineno">57655</span>&#160; </div>
<div class="line"><a name="l57656"></a><span class="lineno">57656</span>&#160;__rv32 vfloat32m4_t vfmsub_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57657"></a><span class="lineno">57657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57658"></a><span class="lineno">57658</span>&#160;}</div>
<div class="line"><a name="l57659"></a><span class="lineno">57659</span>&#160; </div>
<div class="line"><a name="l57660"></a><span class="lineno">57660</span>&#160;__rv32 vfloat32m8_t vfmsub_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57661"></a><span class="lineno">57661</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmsub_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57662"></a><span class="lineno">57662</span>&#160;}</div>
<div class="line"><a name="l57663"></a><span class="lineno">57663</span>&#160; </div>
<div class="line"><a name="l57703"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab8d6368233193976ced721cb7dd95505">57703</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ab8d6368233193976ced721cb7dd95505">vfnmsub_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57704"></a><span class="lineno">57704</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57705"></a><span class="lineno">57705</span>&#160;}</div>
<div class="line"><a name="l57706"></a><span class="lineno">57706</span>&#160; </div>
<div class="line"><a name="l57707"></a><span class="lineno">57707</span>&#160;__rv32 vfloat32m2_t vfnmsub_vv_f32m2_m(vmask_t mask, vfloat32m2_t acc, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57708"></a><span class="lineno">57708</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57709"></a><span class="lineno">57709</span>&#160;}</div>
<div class="line"><a name="l57710"></a><span class="lineno">57710</span>&#160; </div>
<div class="line"><a name="l57711"></a><span class="lineno">57711</span>&#160;__rv32 vfloat32m4_t vfnmsub_vv_f32m4_m(vmask_t mask, vfloat32m4_t acc, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57712"></a><span class="lineno">57712</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57713"></a><span class="lineno">57713</span>&#160;}</div>
<div class="line"><a name="l57714"></a><span class="lineno">57714</span>&#160; </div>
<div class="line"><a name="l57715"></a><span class="lineno">57715</span>&#160;__rv32 vfloat32m8_t vfnmsub_vv_f32m8_m(vmask_t mask, vfloat32m8_t acc, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57716"></a><span class="lineno">57716</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vv_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57717"></a><span class="lineno">57717</span>&#160;}</div>
<div class="line"><a name="l57718"></a><span class="lineno">57718</span>&#160; </div>
<div class="line"><a name="l57758"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a05e36779d16d3179dbb6f0487157062b">57758</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a05e36779d16d3179dbb6f0487157062b">vfnmsub_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57759"></a><span class="lineno">57759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m1_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57760"></a><span class="lineno">57760</span>&#160;}</div>
<div class="line"><a name="l57761"></a><span class="lineno">57761</span>&#160; </div>
<div class="line"><a name="l57762"></a><span class="lineno">57762</span>&#160;__rv32 vfloat32m2_t vfnmsub_vf_f32m2_m(vmask_t mask, vfloat32m2_t acc, float32_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57763"></a><span class="lineno">57763</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m2_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57764"></a><span class="lineno">57764</span>&#160;}</div>
<div class="line"><a name="l57765"></a><span class="lineno">57765</span>&#160; </div>
<div class="line"><a name="l57766"></a><span class="lineno">57766</span>&#160;__rv32 vfloat32m4_t vfnmsub_vf_f32m4_m(vmask_t mask, vfloat32m4_t acc, float32_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57767"></a><span class="lineno">57767</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m4_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57768"></a><span class="lineno">57768</span>&#160;}</div>
<div class="line"><a name="l57769"></a><span class="lineno">57769</span>&#160; </div>
<div class="line"><a name="l57770"></a><span class="lineno">57770</span>&#160;__rv32 vfloat32m8_t vfnmsub_vf_f32m8_m(vmask_t mask, vfloat32m8_t acc, float32_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57771"></a><span class="lineno">57771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfnmsub_vf_f32m8_m(mask,acc,op1,op2);</div>
<div class="line"><a name="l57772"></a><span class="lineno">57772</span>&#160;}</div>
<div class="line"><a name="l57773"></a><span class="lineno">57773</span>&#160; </div>
<div class="line"><a name="l57774"></a><span class="lineno">57774</span>&#160;<span class="comment">/*************Vector Widening Floating-Point Fused Multiply-Add Functions****************/</span></div>
<div class="line"><a name="l57775"></a><span class="lineno">57775</span>&#160; </div>
<div class="line"><a name="l57776"></a><span class="lineno">57776</span>&#160; </div>
<div class="line"><a name="l57777"></a><span class="lineno">57777</span>&#160;<span class="comment">/*************Vector Floating-Point Square-Root Functions****************/</span></div>
<div class="line"><a name="l57778"></a><span class="lineno">57778</span>&#160; </div>
<div class="line"><a name="l57806"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2e2c53a2d75eae68d49dd4653b01b9a7">57806</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a2e2c53a2d75eae68d49dd4653b01b9a7">vfsqrt_v_f32m1</a>(vfloat32m1_t op1){</div>
<div class="line"><a name="l57807"></a><span class="lineno">57807</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m1(op1);</div>
<div class="line"><a name="l57808"></a><span class="lineno">57808</span>&#160;}</div>
<div class="line"><a name="l57809"></a><span class="lineno">57809</span>&#160; </div>
<div class="line"><a name="l57810"></a><span class="lineno">57810</span>&#160;__rv32 vfloat32m2_t vfsqrt_v_f32m2(vfloat32m2_t op1){</div>
<div class="line"><a name="l57811"></a><span class="lineno">57811</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m2(op1);</div>
<div class="line"><a name="l57812"></a><span class="lineno">57812</span>&#160;}</div>
<div class="line"><a name="l57813"></a><span class="lineno">57813</span>&#160; </div>
<div class="line"><a name="l57814"></a><span class="lineno">57814</span>&#160;__rv32 vfloat32m4_t vfsqrt_v_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l57815"></a><span class="lineno">57815</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m4(op1);</div>
<div class="line"><a name="l57816"></a><span class="lineno">57816</span>&#160;}</div>
<div class="line"><a name="l57817"></a><span class="lineno">57817</span>&#160; </div>
<div class="line"><a name="l57818"></a><span class="lineno">57818</span>&#160;__rv32 vfloat32m8_t vfsqrt_v_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l57819"></a><span class="lineno">57819</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m8(op1);</div>
<div class="line"><a name="l57820"></a><span class="lineno">57820</span>&#160;}</div>
<div class="line"><a name="l57821"></a><span class="lineno">57821</span>&#160; </div>
<div class="line"><a name="l57822"></a><span class="lineno">57822</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l57823"></a><span class="lineno">57823</span>&#160; </div>
<div class="line"><a name="l57855"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1c3ab6918736982a8c4a7507202e7aa5">57855</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a1c3ab6918736982a8c4a7507202e7aa5">vfsqrt_v_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1){</div>
<div class="line"><a name="l57856"></a><span class="lineno">57856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m1_m(mask,op1);</div>
<div class="line"><a name="l57857"></a><span class="lineno">57857</span>&#160;}</div>
<div class="line"><a name="l57858"></a><span class="lineno">57858</span>&#160; </div>
<div class="line"><a name="l57859"></a><span class="lineno">57859</span>&#160;__rv32 vfloat32m2_t vfsqrt_v_f32m2_m(vmask_t mask,vfloat32m2_t op1){</div>
<div class="line"><a name="l57860"></a><span class="lineno">57860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m2_m(mask,op1);</div>
<div class="line"><a name="l57861"></a><span class="lineno">57861</span>&#160;}</div>
<div class="line"><a name="l57862"></a><span class="lineno">57862</span>&#160; </div>
<div class="line"><a name="l57863"></a><span class="lineno">57863</span>&#160;__rv32 vfloat32m4_t vfsqrt_v_f32m4_m(vmask_t mask,vfloat32m4_t op1){</div>
<div class="line"><a name="l57864"></a><span class="lineno">57864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m4_m(mask,op1);</div>
<div class="line"><a name="l57865"></a><span class="lineno">57865</span>&#160;}</div>
<div class="line"><a name="l57866"></a><span class="lineno">57866</span>&#160; </div>
<div class="line"><a name="l57867"></a><span class="lineno">57867</span>&#160;__rv32 vfloat32m8_t vfsqrt_v_f32m8_m(vmask_t mask,vfloat32m8_t op1){</div>
<div class="line"><a name="l57868"></a><span class="lineno">57868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsqrt_v_f32m8_m(mask,op1);</div>
<div class="line"><a name="l57869"></a><span class="lineno">57869</span>&#160;}</div>
<div class="line"><a name="l57870"></a><span class="lineno">57870</span>&#160; </div>
<div class="line"><a name="l57871"></a><span class="lineno">57871</span>&#160; </div>
<div class="line"><a name="l57872"></a><span class="lineno">57872</span>&#160;<span class="comment">/*************Vector  Floating-Point MIM/MAX Functions****************/</span></div>
<div class="line"><a name="l57873"></a><span class="lineno">57873</span>&#160; </div>
<div class="line"><a name="l57905"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae97f54eb39b029f78a18549597d6c6b9">57905</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ae97f54eb39b029f78a18549597d6c6b9">vfmin_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l57906"></a><span class="lineno">57906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l57907"></a><span class="lineno">57907</span>&#160;}</div>
<div class="line"><a name="l57908"></a><span class="lineno">57908</span>&#160; </div>
<div class="line"><a name="l57909"></a><span class="lineno">57909</span>&#160;__rv32 vfloat32m2_t vfmin_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l57910"></a><span class="lineno">57910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l57911"></a><span class="lineno">57911</span>&#160;}</div>
<div class="line"><a name="l57912"></a><span class="lineno">57912</span>&#160; </div>
<div class="line"><a name="l57913"></a><span class="lineno">57913</span>&#160;__rv32 vfloat32m4_t vfmin_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l57914"></a><span class="lineno">57914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l57915"></a><span class="lineno">57915</span>&#160;}</div>
<div class="line"><a name="l57916"></a><span class="lineno">57916</span>&#160; </div>
<div class="line"><a name="l57917"></a><span class="lineno">57917</span>&#160;__rv32 vfloat32m8_t vfmin_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l57918"></a><span class="lineno">57918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l57919"></a><span class="lineno">57919</span>&#160;}</div>
<div class="line"><a name="l57920"></a><span class="lineno">57920</span>&#160; </div>
<div class="line"><a name="l57921"></a><span class="lineno">57921</span>&#160; </div>
<div class="line"><a name="l57954"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9a24735262979fb6de144421b038ae47">57954</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a9a24735262979fb6de144421b038ae47">vfmin_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l57955"></a><span class="lineno">57955</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l57956"></a><span class="lineno">57956</span>&#160;}</div>
<div class="line"><a name="l57957"></a><span class="lineno">57957</span>&#160; </div>
<div class="line"><a name="l57958"></a><span class="lineno">57958</span>&#160;__rv32 vfloat32m2_t vfmin_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l57959"></a><span class="lineno">57959</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l57960"></a><span class="lineno">57960</span>&#160;}</div>
<div class="line"><a name="l57961"></a><span class="lineno">57961</span>&#160; </div>
<div class="line"><a name="l57962"></a><span class="lineno">57962</span>&#160;__rv32 vfloat32m4_t vfmin_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l57963"></a><span class="lineno">57963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l57964"></a><span class="lineno">57964</span>&#160;}</div>
<div class="line"><a name="l57965"></a><span class="lineno">57965</span>&#160; </div>
<div class="line"><a name="l57966"></a><span class="lineno">57966</span>&#160;__rv32 vfloat32m8_t vfmin_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l57967"></a><span class="lineno">57967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l57968"></a><span class="lineno">57968</span>&#160;}</div>
<div class="line"><a name="l57969"></a><span class="lineno">57969</span>&#160; </div>
<div class="line"><a name="l58001"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a943849b4364401bde7056520f8dd8ad5">58001</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a943849b4364401bde7056520f8dd8ad5">vfmax_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58002"></a><span class="lineno">58002</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58003"></a><span class="lineno">58003</span>&#160;}</div>
<div class="line"><a name="l58004"></a><span class="lineno">58004</span>&#160; </div>
<div class="line"><a name="l58005"></a><span class="lineno">58005</span>&#160;__rv32 vfloat32m2_t vfmax_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58006"></a><span class="lineno">58006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58007"></a><span class="lineno">58007</span>&#160;}</div>
<div class="line"><a name="l58008"></a><span class="lineno">58008</span>&#160; </div>
<div class="line"><a name="l58009"></a><span class="lineno">58009</span>&#160;__rv32 vfloat32m4_t vfmax_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58010"></a><span class="lineno">58010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l58011"></a><span class="lineno">58011</span>&#160;}</div>
<div class="line"><a name="l58012"></a><span class="lineno">58012</span>&#160; </div>
<div class="line"><a name="l58013"></a><span class="lineno">58013</span>&#160;__rv32 vfloat32m8_t vfmax_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58014"></a><span class="lineno">58014</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l58015"></a><span class="lineno">58015</span>&#160;}</div>
<div class="line"><a name="l58016"></a><span class="lineno">58016</span>&#160; </div>
<div class="line"><a name="l58048"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac41c3799543102c38210f291a2cf07a6">58048</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ac41c3799543102c38210f291a2cf07a6">vfmax_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58049"></a><span class="lineno">58049</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l58050"></a><span class="lineno">58050</span>&#160;}</div>
<div class="line"><a name="l58051"></a><span class="lineno">58051</span>&#160; </div>
<div class="line"><a name="l58052"></a><span class="lineno">58052</span>&#160;__rv32 vfloat32m2_t vfmax_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58053"></a><span class="lineno">58053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l58054"></a><span class="lineno">58054</span>&#160;}</div>
<div class="line"><a name="l58055"></a><span class="lineno">58055</span>&#160; </div>
<div class="line"><a name="l58056"></a><span class="lineno">58056</span>&#160;__rv32 vfloat32m4_t vfmax_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58057"></a><span class="lineno">58057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l58058"></a><span class="lineno">58058</span>&#160;}</div>
<div class="line"><a name="l58059"></a><span class="lineno">58059</span>&#160; </div>
<div class="line"><a name="l58060"></a><span class="lineno">58060</span>&#160;__rv32 vfloat32m8_t vfmax_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58061"></a><span class="lineno">58061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l58062"></a><span class="lineno">58062</span>&#160;}</div>
<div class="line"><a name="l58063"></a><span class="lineno">58063</span>&#160; </div>
<div class="line"><a name="l58064"></a><span class="lineno">58064</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l58065"></a><span class="lineno">58065</span>&#160; </div>
<div class="line"><a name="l58101"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a44e027b74adf4bc302e6bd3811c27960">58101</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a44e027b74adf4bc302e6bd3811c27960">vfmin_vv_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58102"></a><span class="lineno">58102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58103"></a><span class="lineno">58103</span>&#160;}</div>
<div class="line"><a name="l58104"></a><span class="lineno">58104</span>&#160; </div>
<div class="line"><a name="l58105"></a><span class="lineno">58105</span>&#160;__rv32 vfloat32m2_t vfmin_vv_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58106"></a><span class="lineno">58106</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58107"></a><span class="lineno">58107</span>&#160;}</div>
<div class="line"><a name="l58108"></a><span class="lineno">58108</span>&#160; </div>
<div class="line"><a name="l58109"></a><span class="lineno">58109</span>&#160;__rv32 vfloat32m4_t vfmin_vv_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58110"></a><span class="lineno">58110</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58111"></a><span class="lineno">58111</span>&#160;}</div>
<div class="line"><a name="l58112"></a><span class="lineno">58112</span>&#160; </div>
<div class="line"><a name="l58113"></a><span class="lineno">58113</span>&#160;__rv32 vfloat32m8_t vfmin_vv_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58114"></a><span class="lineno">58114</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58115"></a><span class="lineno">58115</span>&#160;}</div>
<div class="line"><a name="l58116"></a><span class="lineno">58116</span>&#160; </div>
<div class="line"><a name="l58152"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7b8ef8f2dca607bfc92db582ccfcf628">58152</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a7b8ef8f2dca607bfc92db582ccfcf628">vfmin_vf_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58153"></a><span class="lineno">58153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58154"></a><span class="lineno">58154</span>&#160;}</div>
<div class="line"><a name="l58155"></a><span class="lineno">58155</span>&#160; </div>
<div class="line"><a name="l58156"></a><span class="lineno">58156</span>&#160;__rv32 vfloat32m2_t vfmin_vf_f32m2_m(vmask_t mask,vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58157"></a><span class="lineno">58157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58158"></a><span class="lineno">58158</span>&#160;}</div>
<div class="line"><a name="l58159"></a><span class="lineno">58159</span>&#160; </div>
<div class="line"><a name="l58160"></a><span class="lineno">58160</span>&#160;__rv32 vfloat32m4_t vfmin_vf_f32m4_m(vmask_t mask,vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58161"></a><span class="lineno">58161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58162"></a><span class="lineno">58162</span>&#160;}</div>
<div class="line"><a name="l58163"></a><span class="lineno">58163</span>&#160; </div>
<div class="line"><a name="l58164"></a><span class="lineno">58164</span>&#160;__rv32 vfloat32m8_t vfmin_vf_f32m8_m(vmask_t mask,vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58165"></a><span class="lineno">58165</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmin_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58166"></a><span class="lineno">58166</span>&#160;}</div>
<div class="line"><a name="l58167"></a><span class="lineno">58167</span>&#160; </div>
<div class="line"><a name="l58203"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53866c14172b4e6f91f9b53c6d6e6f8c">58203</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a53866c14172b4e6f91f9b53c6d6e6f8c">vfmax_vv_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58204"></a><span class="lineno">58204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58205"></a><span class="lineno">58205</span>&#160;}</div>
<div class="line"><a name="l58206"></a><span class="lineno">58206</span>&#160; </div>
<div class="line"><a name="l58207"></a><span class="lineno">58207</span>&#160;__rv32 vfloat32m2_t vfmax_vv_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58208"></a><span class="lineno">58208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58209"></a><span class="lineno">58209</span>&#160;}</div>
<div class="line"><a name="l58210"></a><span class="lineno">58210</span>&#160; </div>
<div class="line"><a name="l58211"></a><span class="lineno">58211</span>&#160;__rv32 vfloat32m4_t vfmax_vv_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58212"></a><span class="lineno">58212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58213"></a><span class="lineno">58213</span>&#160;}</div>
<div class="line"><a name="l58214"></a><span class="lineno">58214</span>&#160; </div>
<div class="line"><a name="l58215"></a><span class="lineno">58215</span>&#160;__rv32 vfloat32m8_t vfmax_vv_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58216"></a><span class="lineno">58216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58217"></a><span class="lineno">58217</span>&#160;}</div>
<div class="line"><a name="l58218"></a><span class="lineno">58218</span>&#160; </div>
<div class="line"><a name="l58254"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af967f397dfc2a4f7e7b9303bb64bdcf3">58254</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af967f397dfc2a4f7e7b9303bb64bdcf3">vfmax_vf_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58255"></a><span class="lineno">58255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58256"></a><span class="lineno">58256</span>&#160;}</div>
<div class="line"><a name="l58257"></a><span class="lineno">58257</span>&#160; </div>
<div class="line"><a name="l58258"></a><span class="lineno">58258</span>&#160;__rv32 vfloat32m2_t vfmax_vf_f32m2_m(vmask_t mask,vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58259"></a><span class="lineno">58259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58260"></a><span class="lineno">58260</span>&#160;}</div>
<div class="line"><a name="l58261"></a><span class="lineno">58261</span>&#160; </div>
<div class="line"><a name="l58262"></a><span class="lineno">58262</span>&#160;__rv32 vfloat32m4_t vfmax_vf_f32m4_m(vmask_t mask,vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58263"></a><span class="lineno">58263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58264"></a><span class="lineno">58264</span>&#160;}</div>
<div class="line"><a name="l58265"></a><span class="lineno">58265</span>&#160; </div>
<div class="line"><a name="l58266"></a><span class="lineno">58266</span>&#160;__rv32 vfloat32m8_t vfmax_vf_f32m8_m(vmask_t mask,vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58267"></a><span class="lineno">58267</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmax_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58268"></a><span class="lineno">58268</span>&#160;}</div>
<div class="line"><a name="l58269"></a><span class="lineno">58269</span>&#160; </div>
<div class="line"><a name="l58270"></a><span class="lineno">58270</span>&#160; </div>
<div class="line"><a name="l58271"></a><span class="lineno">58271</span>&#160;<span class="comment">/*************Vector Floating-Point Sign-Injection Functions****************/</span></div>
<div class="line"><a name="l58272"></a><span class="lineno">58272</span>&#160; </div>
<div class="line"><a name="l58304"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a282bc946f7a11c610d1aaf3f1fa16f61">58304</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a282bc946f7a11c610d1aaf3f1fa16f61">vfsgnj_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58305"></a><span class="lineno">58305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58306"></a><span class="lineno">58306</span>&#160;}</div>
<div class="line"><a name="l58307"></a><span class="lineno">58307</span>&#160; </div>
<div class="line"><a name="l58308"></a><span class="lineno">58308</span>&#160;__rv32 vfloat32m2_t vfsgnj_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58309"></a><span class="lineno">58309</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58310"></a><span class="lineno">58310</span>&#160;}</div>
<div class="line"><a name="l58311"></a><span class="lineno">58311</span>&#160; </div>
<div class="line"><a name="l58312"></a><span class="lineno">58312</span>&#160;__rv32 vfloat32m4_t vfsgnj_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58313"></a><span class="lineno">58313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l58314"></a><span class="lineno">58314</span>&#160;}</div>
<div class="line"><a name="l58315"></a><span class="lineno">58315</span>&#160; </div>
<div class="line"><a name="l58316"></a><span class="lineno">58316</span>&#160;__rv32 vfloat32m8_t vfsgnj_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58317"></a><span class="lineno">58317</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l58318"></a><span class="lineno">58318</span>&#160;}</div>
<div class="line"><a name="l58319"></a><span class="lineno">58319</span>&#160; </div>
<div class="line"><a name="l58351"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4473d29fa685a9064c8eae1dd0985188">58351</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a4473d29fa685a9064c8eae1dd0985188">vfsgnj_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58352"></a><span class="lineno">58352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l58353"></a><span class="lineno">58353</span>&#160;}</div>
<div class="line"><a name="l58354"></a><span class="lineno">58354</span>&#160; </div>
<div class="line"><a name="l58355"></a><span class="lineno">58355</span>&#160;__rv32 vfloat32m2_t vfsgnj_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58356"></a><span class="lineno">58356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l58357"></a><span class="lineno">58357</span>&#160;}</div>
<div class="line"><a name="l58358"></a><span class="lineno">58358</span>&#160; </div>
<div class="line"><a name="l58359"></a><span class="lineno">58359</span>&#160;__rv32 vfloat32m4_t vfsgnj_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58360"></a><span class="lineno">58360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l58361"></a><span class="lineno">58361</span>&#160;}</div>
<div class="line"><a name="l58362"></a><span class="lineno">58362</span>&#160; </div>
<div class="line"><a name="l58363"></a><span class="lineno">58363</span>&#160;__rv32 vfloat32m8_t vfsgnj_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58364"></a><span class="lineno">58364</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l58365"></a><span class="lineno">58365</span>&#160;}</div>
<div class="line"><a name="l58366"></a><span class="lineno">58366</span>&#160; </div>
<div class="line"><a name="l58398"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a181e0529525cd457f03a2c60a99f2c72">58398</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a181e0529525cd457f03a2c60a99f2c72">vfsgnjn_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58399"></a><span class="lineno">58399</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58400"></a><span class="lineno">58400</span>&#160;}</div>
<div class="line"><a name="l58401"></a><span class="lineno">58401</span>&#160; </div>
<div class="line"><a name="l58402"></a><span class="lineno">58402</span>&#160;__rv32 vfloat32m2_t vfsgnjn_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58403"></a><span class="lineno">58403</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58404"></a><span class="lineno">58404</span>&#160;}</div>
<div class="line"><a name="l58405"></a><span class="lineno">58405</span>&#160; </div>
<div class="line"><a name="l58406"></a><span class="lineno">58406</span>&#160;__rv32 vfloat32m4_t vfsgnjn_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58407"></a><span class="lineno">58407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l58408"></a><span class="lineno">58408</span>&#160;}</div>
<div class="line"><a name="l58409"></a><span class="lineno">58409</span>&#160; </div>
<div class="line"><a name="l58410"></a><span class="lineno">58410</span>&#160;__rv32 vfloat32m8_t vfsgnjn_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58411"></a><span class="lineno">58411</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l58412"></a><span class="lineno">58412</span>&#160;}</div>
<div class="line"><a name="l58413"></a><span class="lineno">58413</span>&#160; </div>
<div class="line"><a name="l58445"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af64d3d3d9445dd7c9c776fdaeadbf6b2">58445</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af64d3d3d9445dd7c9c776fdaeadbf6b2">vfsgnjn_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58446"></a><span class="lineno">58446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l58447"></a><span class="lineno">58447</span>&#160;}</div>
<div class="line"><a name="l58448"></a><span class="lineno">58448</span>&#160; </div>
<div class="line"><a name="l58449"></a><span class="lineno">58449</span>&#160;__rv32 vfloat32m2_t vfsgnjn_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58450"></a><span class="lineno">58450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l58451"></a><span class="lineno">58451</span>&#160;}</div>
<div class="line"><a name="l58452"></a><span class="lineno">58452</span>&#160; </div>
<div class="line"><a name="l58453"></a><span class="lineno">58453</span>&#160;__rv32 vfloat32m4_t vfsgnjn_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58454"></a><span class="lineno">58454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l58455"></a><span class="lineno">58455</span>&#160;}</div>
<div class="line"><a name="l58456"></a><span class="lineno">58456</span>&#160; </div>
<div class="line"><a name="l58457"></a><span class="lineno">58457</span>&#160;__rv32 vfloat32m8_t vfsgnjn_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58458"></a><span class="lineno">58458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l58459"></a><span class="lineno">58459</span>&#160;}</div>
<div class="line"><a name="l58460"></a><span class="lineno">58460</span>&#160; </div>
<div class="line"><a name="l58492"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9000041793f2ab5e4d20e2411e25e04d">58492</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a9000041793f2ab5e4d20e2411e25e04d">vfsgnjx_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58493"></a><span class="lineno">58493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58494"></a><span class="lineno">58494</span>&#160;}</div>
<div class="line"><a name="l58495"></a><span class="lineno">58495</span>&#160; </div>
<div class="line"><a name="l58496"></a><span class="lineno">58496</span>&#160;__rv32 vfloat32m2_t vfsgnjx_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58497"></a><span class="lineno">58497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58498"></a><span class="lineno">58498</span>&#160;}</div>
<div class="line"><a name="l58499"></a><span class="lineno">58499</span>&#160; </div>
<div class="line"><a name="l58500"></a><span class="lineno">58500</span>&#160;__rv32 vfloat32m4_t vfsgnjx_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58501"></a><span class="lineno">58501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l58502"></a><span class="lineno">58502</span>&#160;}</div>
<div class="line"><a name="l58503"></a><span class="lineno">58503</span>&#160; </div>
<div class="line"><a name="l58504"></a><span class="lineno">58504</span>&#160;__rv32 vfloat32m8_t vfsgnjx_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58505"></a><span class="lineno">58505</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l58506"></a><span class="lineno">58506</span>&#160;}</div>
<div class="line"><a name="l58507"></a><span class="lineno">58507</span>&#160; </div>
<div class="line"><a name="l58539"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a48eb2bf0ba8be4413ec2202e02eb2af0">58539</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a48eb2bf0ba8be4413ec2202e02eb2af0">vfsgnjx_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58540"></a><span class="lineno">58540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l58541"></a><span class="lineno">58541</span>&#160;}</div>
<div class="line"><a name="l58542"></a><span class="lineno">58542</span>&#160; </div>
<div class="line"><a name="l58543"></a><span class="lineno">58543</span>&#160;__rv32 vfloat32m2_t vfsgnjx_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58544"></a><span class="lineno">58544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l58545"></a><span class="lineno">58545</span>&#160;}</div>
<div class="line"><a name="l58546"></a><span class="lineno">58546</span>&#160; </div>
<div class="line"><a name="l58547"></a><span class="lineno">58547</span>&#160;__rv32 vfloat32m4_t vfsgnjx_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58548"></a><span class="lineno">58548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l58549"></a><span class="lineno">58549</span>&#160;}</div>
<div class="line"><a name="l58550"></a><span class="lineno">58550</span>&#160; </div>
<div class="line"><a name="l58551"></a><span class="lineno">58551</span>&#160;__rv32 vfloat32m8_t vfsgnjx_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58552"></a><span class="lineno">58552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l58553"></a><span class="lineno">58553</span>&#160;}</div>
<div class="line"><a name="l58554"></a><span class="lineno">58554</span>&#160; </div>
<div class="line"><a name="l58555"></a><span class="lineno">58555</span>&#160; </div>
<div class="line"><a name="l58556"></a><span class="lineno">58556</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l58557"></a><span class="lineno">58557</span>&#160; </div>
<div class="line"><a name="l58593"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaecd570c8a4d7235cb3d98c0fd597092">58593</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aaecd570c8a4d7235cb3d98c0fd597092">vfsgnj_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58594"></a><span class="lineno">58594</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58595"></a><span class="lineno">58595</span>&#160;}</div>
<div class="line"><a name="l58596"></a><span class="lineno">58596</span>&#160; </div>
<div class="line"><a name="l58597"></a><span class="lineno">58597</span>&#160;__rv32 vfloat32m2_t vfsgnj_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58598"></a><span class="lineno">58598</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58599"></a><span class="lineno">58599</span>&#160;}</div>
<div class="line"><a name="l58600"></a><span class="lineno">58600</span>&#160; </div>
<div class="line"><a name="l58601"></a><span class="lineno">58601</span>&#160;__rv32 vfloat32m4_t vfsgnj_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58602"></a><span class="lineno">58602</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58603"></a><span class="lineno">58603</span>&#160;}</div>
<div class="line"><a name="l58604"></a><span class="lineno">58604</span>&#160; </div>
<div class="line"><a name="l58605"></a><span class="lineno">58605</span>&#160;__rv32 vfloat32m8_t vfsgnj_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58606"></a><span class="lineno">58606</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58607"></a><span class="lineno">58607</span>&#160;}</div>
<div class="line"><a name="l58608"></a><span class="lineno">58608</span>&#160; </div>
<div class="line"><a name="l58644"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a18ce87f44533c0214ad5296d37285998">58644</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a18ce87f44533c0214ad5296d37285998">vfsgnj_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58645"></a><span class="lineno">58645</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58646"></a><span class="lineno">58646</span>&#160;}</div>
<div class="line"><a name="l58647"></a><span class="lineno">58647</span>&#160; </div>
<div class="line"><a name="l58648"></a><span class="lineno">58648</span>&#160;__rv32 vfloat32m2_t vfsgnj_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58649"></a><span class="lineno">58649</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58650"></a><span class="lineno">58650</span>&#160;}</div>
<div class="line"><a name="l58651"></a><span class="lineno">58651</span>&#160; </div>
<div class="line"><a name="l58652"></a><span class="lineno">58652</span>&#160;__rv32 vfloat32m4_t vfsgnj_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58653"></a><span class="lineno">58653</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58654"></a><span class="lineno">58654</span>&#160;}</div>
<div class="line"><a name="l58655"></a><span class="lineno">58655</span>&#160; </div>
<div class="line"><a name="l58656"></a><span class="lineno">58656</span>&#160;__rv32 vfloat32m8_t vfsgnj_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58657"></a><span class="lineno">58657</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnj_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58658"></a><span class="lineno">58658</span>&#160;}</div>
<div class="line"><a name="l58659"></a><span class="lineno">58659</span>&#160; </div>
<div class="line"><a name="l58695"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa29c7e9832751fd1f42e1a2c61a25376">58695</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa29c7e9832751fd1f42e1a2c61a25376">vfsgnjn_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58696"></a><span class="lineno">58696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58697"></a><span class="lineno">58697</span>&#160;}</div>
<div class="line"><a name="l58698"></a><span class="lineno">58698</span>&#160; </div>
<div class="line"><a name="l58699"></a><span class="lineno">58699</span>&#160;__rv32 vfloat32m2_t vfsgnjn_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58700"></a><span class="lineno">58700</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58701"></a><span class="lineno">58701</span>&#160;}</div>
<div class="line"><a name="l58702"></a><span class="lineno">58702</span>&#160; </div>
<div class="line"><a name="l58703"></a><span class="lineno">58703</span>&#160;__rv32 vfloat32m4_t vfsgnjn_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58704"></a><span class="lineno">58704</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58705"></a><span class="lineno">58705</span>&#160;}</div>
<div class="line"><a name="l58706"></a><span class="lineno">58706</span>&#160; </div>
<div class="line"><a name="l58707"></a><span class="lineno">58707</span>&#160;__rv32 vfloat32m8_t vfsgnjn_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58708"></a><span class="lineno">58708</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58709"></a><span class="lineno">58709</span>&#160;}</div>
<div class="line"><a name="l58710"></a><span class="lineno">58710</span>&#160; </div>
<div class="line"><a name="l58746"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef27dc4bb1bd7b88b4373b3246cd8007">58746</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aef27dc4bb1bd7b88b4373b3246cd8007">vfsgnjn_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58747"></a><span class="lineno">58747</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58748"></a><span class="lineno">58748</span>&#160;}</div>
<div class="line"><a name="l58749"></a><span class="lineno">58749</span>&#160; </div>
<div class="line"><a name="l58750"></a><span class="lineno">58750</span>&#160;__rv32 vfloat32m2_t vfsgnjn_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58751"></a><span class="lineno">58751</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58752"></a><span class="lineno">58752</span>&#160;}</div>
<div class="line"><a name="l58753"></a><span class="lineno">58753</span>&#160; </div>
<div class="line"><a name="l58754"></a><span class="lineno">58754</span>&#160;__rv32 vfloat32m4_t vfsgnjn_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58755"></a><span class="lineno">58755</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58756"></a><span class="lineno">58756</span>&#160;}</div>
<div class="line"><a name="l58757"></a><span class="lineno">58757</span>&#160; </div>
<div class="line"><a name="l58758"></a><span class="lineno">58758</span>&#160;__rv32 vfloat32m8_t vfsgnjn_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58759"></a><span class="lineno">58759</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjn_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58760"></a><span class="lineno">58760</span>&#160;}</div>
<div class="line"><a name="l58761"></a><span class="lineno">58761</span>&#160; </div>
<div class="line"><a name="l58797"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a15f3ab0ed42ca4b9e145a42ef2ae77de">58797</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a15f3ab0ed42ca4b9e145a42ef2ae77de">vfsgnjx_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58798"></a><span class="lineno">58798</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58799"></a><span class="lineno">58799</span>&#160;}</div>
<div class="line"><a name="l58800"></a><span class="lineno">58800</span>&#160; </div>
<div class="line"><a name="l58801"></a><span class="lineno">58801</span>&#160;__rv32 vfloat32m2_t vfsgnjx_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58802"></a><span class="lineno">58802</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58803"></a><span class="lineno">58803</span>&#160;}</div>
<div class="line"><a name="l58804"></a><span class="lineno">58804</span>&#160; </div>
<div class="line"><a name="l58805"></a><span class="lineno">58805</span>&#160;__rv32 vfloat32m4_t vfsgnjx_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58806"></a><span class="lineno">58806</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58807"></a><span class="lineno">58807</span>&#160;}</div>
<div class="line"><a name="l58808"></a><span class="lineno">58808</span>&#160; </div>
<div class="line"><a name="l58809"></a><span class="lineno">58809</span>&#160;__rv32 vfloat32m8_t vfsgnjx_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58810"></a><span class="lineno">58810</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58811"></a><span class="lineno">58811</span>&#160;}</div>
<div class="line"><a name="l58812"></a><span class="lineno">58812</span>&#160; </div>
<div class="line"><a name="l58848"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeccc2f7615bca36a0fee95d6292f4647">58848</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aeccc2f7615bca36a0fee95d6292f4647">vfsgnjx_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58849"></a><span class="lineno">58849</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l58850"></a><span class="lineno">58850</span>&#160;}</div>
<div class="line"><a name="l58851"></a><span class="lineno">58851</span>&#160; </div>
<div class="line"><a name="l58852"></a><span class="lineno">58852</span>&#160;__rv32 vfloat32m2_t vfsgnjx_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58853"></a><span class="lineno">58853</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l58854"></a><span class="lineno">58854</span>&#160;}</div>
<div class="line"><a name="l58855"></a><span class="lineno">58855</span>&#160; </div>
<div class="line"><a name="l58856"></a><span class="lineno">58856</span>&#160;__rv32 vfloat32m4_t vfsgnjx_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58857"></a><span class="lineno">58857</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l58858"></a><span class="lineno">58858</span>&#160;}</div>
<div class="line"><a name="l58859"></a><span class="lineno">58859</span>&#160; </div>
<div class="line"><a name="l58860"></a><span class="lineno">58860</span>&#160;__rv32 vfloat32m8_t vfsgnjx_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58861"></a><span class="lineno">58861</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfsgnjx_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l58862"></a><span class="lineno">58862</span>&#160;}</div>
<div class="line"><a name="l58863"></a><span class="lineno">58863</span>&#160; </div>
<div class="line"><a name="l58864"></a><span class="lineno">58864</span>&#160; </div>
<div class="line"><a name="l58865"></a><span class="lineno">58865</span>&#160;<span class="comment">/*************Vector Floating-Point Compare Functions****************/</span></div>
<div class="line"><a name="l58897"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aae734b059db8893ecb4750beae84d639">58897</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aae734b059db8893ecb4750beae84d639">vmfeq_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58898"></a><span class="lineno">58898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58899"></a><span class="lineno">58899</span>&#160;}</div>
<div class="line"><a name="l58900"></a><span class="lineno">58900</span>&#160; </div>
<div class="line"><a name="l58901"></a><span class="lineno">58901</span>&#160;__rv32 vmask_t vmfeq_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58902"></a><span class="lineno">58902</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58903"></a><span class="lineno">58903</span>&#160;}</div>
<div class="line"><a name="l58904"></a><span class="lineno">58904</span>&#160; </div>
<div class="line"><a name="l58905"></a><span class="lineno">58905</span>&#160;__rv32 vmask_t vmfeq_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l58906"></a><span class="lineno">58906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l58907"></a><span class="lineno">58907</span>&#160;}</div>
<div class="line"><a name="l58908"></a><span class="lineno">58908</span>&#160; </div>
<div class="line"><a name="l58909"></a><span class="lineno">58909</span>&#160;__rv32 vmask_t vmfeq_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l58910"></a><span class="lineno">58910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l58911"></a><span class="lineno">58911</span>&#160;}</div>
<div class="line"><a name="l58912"></a><span class="lineno">58912</span>&#160; </div>
<div class="line"><a name="l58944"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a07ea10438533cc97b65d7ff648647801">58944</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a07ea10438533cc97b65d7ff648647801">vmfeq_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l58945"></a><span class="lineno">58945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l58946"></a><span class="lineno">58946</span>&#160;}</div>
<div class="line"><a name="l58947"></a><span class="lineno">58947</span>&#160; </div>
<div class="line"><a name="l58948"></a><span class="lineno">58948</span>&#160;__rv32 vmask_t vmfeq_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l58949"></a><span class="lineno">58949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l58950"></a><span class="lineno">58950</span>&#160;}</div>
<div class="line"><a name="l58951"></a><span class="lineno">58951</span>&#160; </div>
<div class="line"><a name="l58952"></a><span class="lineno">58952</span>&#160;__rv32 vmask_t vmfeq_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l58953"></a><span class="lineno">58953</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l58954"></a><span class="lineno">58954</span>&#160;}</div>
<div class="line"><a name="l58955"></a><span class="lineno">58955</span>&#160; </div>
<div class="line"><a name="l58956"></a><span class="lineno">58956</span>&#160;__rv32 vmask_t vmfeq_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l58957"></a><span class="lineno">58957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l58958"></a><span class="lineno">58958</span>&#160;}</div>
<div class="line"><a name="l58959"></a><span class="lineno">58959</span>&#160; </div>
<div class="line"><a name="l58991"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abb1a709ea449d386ec7059e1dfcf8c61">58991</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abb1a709ea449d386ec7059e1dfcf8c61">vmfne_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l58992"></a><span class="lineno">58992</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l58993"></a><span class="lineno">58993</span>&#160;}</div>
<div class="line"><a name="l58994"></a><span class="lineno">58994</span>&#160; </div>
<div class="line"><a name="l58995"></a><span class="lineno">58995</span>&#160;__rv32 vmask_t vmfne_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l58996"></a><span class="lineno">58996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l58997"></a><span class="lineno">58997</span>&#160;}</div>
<div class="line"><a name="l58998"></a><span class="lineno">58998</span>&#160; </div>
<div class="line"><a name="l58999"></a><span class="lineno">58999</span>&#160;__rv32 vmask_t vmfne_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59000"></a><span class="lineno">59000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l59001"></a><span class="lineno">59001</span>&#160;}</div>
<div class="line"><a name="l59002"></a><span class="lineno">59002</span>&#160; </div>
<div class="line"><a name="l59003"></a><span class="lineno">59003</span>&#160;__rv32 vmask_t vmfne_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59004"></a><span class="lineno">59004</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l59005"></a><span class="lineno">59005</span>&#160;}</div>
<div class="line"><a name="l59006"></a><span class="lineno">59006</span>&#160; </div>
<div class="line"><a name="l59038"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3c695b204f52730e6cd84e2d891aaf54">59038</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3c695b204f52730e6cd84e2d891aaf54">vmfne_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59039"></a><span class="lineno">59039</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l59040"></a><span class="lineno">59040</span>&#160;}</div>
<div class="line"><a name="l59041"></a><span class="lineno">59041</span>&#160; </div>
<div class="line"><a name="l59042"></a><span class="lineno">59042</span>&#160;__rv32 vmask_t vmfne_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59043"></a><span class="lineno">59043</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l59044"></a><span class="lineno">59044</span>&#160;}</div>
<div class="line"><a name="l59045"></a><span class="lineno">59045</span>&#160; </div>
<div class="line"><a name="l59046"></a><span class="lineno">59046</span>&#160;__rv32 vmask_t vmfne_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59047"></a><span class="lineno">59047</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l59048"></a><span class="lineno">59048</span>&#160;}</div>
<div class="line"><a name="l59049"></a><span class="lineno">59049</span>&#160; </div>
<div class="line"><a name="l59050"></a><span class="lineno">59050</span>&#160;__rv32 vmask_t vmfne_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59051"></a><span class="lineno">59051</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l59052"></a><span class="lineno">59052</span>&#160;}</div>
<div class="line"><a name="l59053"></a><span class="lineno">59053</span>&#160; </div>
<div class="line"><a name="l59085"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a429f5b380709f1069bb85768e1c81108">59085</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a429f5b380709f1069bb85768e1c81108">vmflt_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59086"></a><span class="lineno">59086</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l59087"></a><span class="lineno">59087</span>&#160;}</div>
<div class="line"><a name="l59088"></a><span class="lineno">59088</span>&#160; </div>
<div class="line"><a name="l59089"></a><span class="lineno">59089</span>&#160;__rv32 vmask_t vmflt_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59090"></a><span class="lineno">59090</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l59091"></a><span class="lineno">59091</span>&#160;}</div>
<div class="line"><a name="l59092"></a><span class="lineno">59092</span>&#160; </div>
<div class="line"><a name="l59093"></a><span class="lineno">59093</span>&#160;__rv32 vmask_t vmflt_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59094"></a><span class="lineno">59094</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l59095"></a><span class="lineno">59095</span>&#160;}</div>
<div class="line"><a name="l59096"></a><span class="lineno">59096</span>&#160; </div>
<div class="line"><a name="l59097"></a><span class="lineno">59097</span>&#160;__rv32 vmask_t vmflt_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59098"></a><span class="lineno">59098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l59099"></a><span class="lineno">59099</span>&#160;}</div>
<div class="line"><a name="l59100"></a><span class="lineno">59100</span>&#160; </div>
<div class="line"><a name="l59132"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad3e1228f8cec7b8eb0e3b925ec0908cb">59132</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ad3e1228f8cec7b8eb0e3b925ec0908cb">vmflt_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59133"></a><span class="lineno">59133</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l59134"></a><span class="lineno">59134</span>&#160;}</div>
<div class="line"><a name="l59135"></a><span class="lineno">59135</span>&#160; </div>
<div class="line"><a name="l59136"></a><span class="lineno">59136</span>&#160;__rv32 vmask_t vmflt_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59137"></a><span class="lineno">59137</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l59138"></a><span class="lineno">59138</span>&#160;}</div>
<div class="line"><a name="l59139"></a><span class="lineno">59139</span>&#160; </div>
<div class="line"><a name="l59140"></a><span class="lineno">59140</span>&#160;__rv32 vmask_t vmflt_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59141"></a><span class="lineno">59141</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l59142"></a><span class="lineno">59142</span>&#160;}</div>
<div class="line"><a name="l59143"></a><span class="lineno">59143</span>&#160; </div>
<div class="line"><a name="l59144"></a><span class="lineno">59144</span>&#160;__rv32 vmask_t vmflt_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59145"></a><span class="lineno">59145</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l59146"></a><span class="lineno">59146</span>&#160;}</div>
<div class="line"><a name="l59147"></a><span class="lineno">59147</span>&#160; </div>
<div class="line"><a name="l59179"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3ac150972eb2533182de439d424c5912">59179</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3ac150972eb2533182de439d424c5912">vmfle_vv_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59180"></a><span class="lineno">59180</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l59181"></a><span class="lineno">59181</span>&#160;}</div>
<div class="line"><a name="l59182"></a><span class="lineno">59182</span>&#160; </div>
<div class="line"><a name="l59183"></a><span class="lineno">59183</span>&#160;__rv32 vmask_t vmfle_vv_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59184"></a><span class="lineno">59184</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l59185"></a><span class="lineno">59185</span>&#160;}</div>
<div class="line"><a name="l59186"></a><span class="lineno">59186</span>&#160; </div>
<div class="line"><a name="l59187"></a><span class="lineno">59187</span>&#160;__rv32 vmask_t vmfle_vv_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59188"></a><span class="lineno">59188</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l59189"></a><span class="lineno">59189</span>&#160;}</div>
<div class="line"><a name="l59190"></a><span class="lineno">59190</span>&#160; </div>
<div class="line"><a name="l59191"></a><span class="lineno">59191</span>&#160;__rv32 vmask_t vmfle_vv_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59192"></a><span class="lineno">59192</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l59193"></a><span class="lineno">59193</span>&#160;}</div>
<div class="line"><a name="l59194"></a><span class="lineno">59194</span>&#160; </div>
<div class="line"><a name="l59226"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a11b8996835c85603add4790270f347af">59226</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a11b8996835c85603add4790270f347af">vmfle_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59227"></a><span class="lineno">59227</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l59228"></a><span class="lineno">59228</span>&#160;}</div>
<div class="line"><a name="l59229"></a><span class="lineno">59229</span>&#160; </div>
<div class="line"><a name="l59230"></a><span class="lineno">59230</span>&#160;__rv32 vmask_t vmfle_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59231"></a><span class="lineno">59231</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l59232"></a><span class="lineno">59232</span>&#160;}</div>
<div class="line"><a name="l59233"></a><span class="lineno">59233</span>&#160; </div>
<div class="line"><a name="l59234"></a><span class="lineno">59234</span>&#160;__rv32 vmask_t vmfle_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59235"></a><span class="lineno">59235</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l59236"></a><span class="lineno">59236</span>&#160;}</div>
<div class="line"><a name="l59237"></a><span class="lineno">59237</span>&#160; </div>
<div class="line"><a name="l59238"></a><span class="lineno">59238</span>&#160;__rv32 vmask_t vmfle_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59239"></a><span class="lineno">59239</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l59240"></a><span class="lineno">59240</span>&#160;}</div>
<div class="line"><a name="l59241"></a><span class="lineno">59241</span>&#160; </div>
<div class="line"><a name="l59273"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#add182ae7c52de4a2d7296366470bbbb0">59273</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#add182ae7c52de4a2d7296366470bbbb0">vmfgt_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59274"></a><span class="lineno">59274</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l59275"></a><span class="lineno">59275</span>&#160;}</div>
<div class="line"><a name="l59276"></a><span class="lineno">59276</span>&#160; </div>
<div class="line"><a name="l59277"></a><span class="lineno">59277</span>&#160;__rv32 vmask_t vmfgt_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59278"></a><span class="lineno">59278</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l59279"></a><span class="lineno">59279</span>&#160;}</div>
<div class="line"><a name="l59280"></a><span class="lineno">59280</span>&#160; </div>
<div class="line"><a name="l59281"></a><span class="lineno">59281</span>&#160;__rv32 vmask_t vmfgt_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59282"></a><span class="lineno">59282</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l59283"></a><span class="lineno">59283</span>&#160;}</div>
<div class="line"><a name="l59284"></a><span class="lineno">59284</span>&#160; </div>
<div class="line"><a name="l59285"></a><span class="lineno">59285</span>&#160;__rv32 vmask_t vmfgt_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59286"></a><span class="lineno">59286</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l59287"></a><span class="lineno">59287</span>&#160;}</div>
<div class="line"><a name="l59288"></a><span class="lineno">59288</span>&#160; </div>
<div class="line"><a name="l59320"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a46c8eaad5273d7cb3fee397ba7c02670">59320</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a46c8eaad5273d7cb3fee397ba7c02670">vmfge_vf_f32m1</a>(vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59321"></a><span class="lineno">59321</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m1(op1,op2);</div>
<div class="line"><a name="l59322"></a><span class="lineno">59322</span>&#160;}</div>
<div class="line"><a name="l59323"></a><span class="lineno">59323</span>&#160; </div>
<div class="line"><a name="l59324"></a><span class="lineno">59324</span>&#160;__rv32 vmask_t vmfge_vf_f32m2(vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59325"></a><span class="lineno">59325</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m2(op1,op2);</div>
<div class="line"><a name="l59326"></a><span class="lineno">59326</span>&#160;}</div>
<div class="line"><a name="l59327"></a><span class="lineno">59327</span>&#160; </div>
<div class="line"><a name="l59328"></a><span class="lineno">59328</span>&#160;__rv32 vmask_t vmfge_vf_f32m4(vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59329"></a><span class="lineno">59329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m4(op1,op2);</div>
<div class="line"><a name="l59330"></a><span class="lineno">59330</span>&#160;}</div>
<div class="line"><a name="l59331"></a><span class="lineno">59331</span>&#160; </div>
<div class="line"><a name="l59332"></a><span class="lineno">59332</span>&#160;__rv32 vmask_t vmfge_vf_f32m8(vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59333"></a><span class="lineno">59333</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m8(op1,op2);</div>
<div class="line"><a name="l59334"></a><span class="lineno">59334</span>&#160;}</div>
<div class="line"><a name="l59335"></a><span class="lineno">59335</span>&#160; </div>
<div class="line"><a name="l59336"></a><span class="lineno">59336</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l59371"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f45999fcf89a4fb54c6c2af0643f1db">59371</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1f45999fcf89a4fb54c6c2af0643f1db">vmfeq_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59372"></a><span class="lineno">59372</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59373"></a><span class="lineno">59373</span>&#160;}</div>
<div class="line"><a name="l59374"></a><span class="lineno">59374</span>&#160; </div>
<div class="line"><a name="l59375"></a><span class="lineno">59375</span>&#160;__rv32 vmask_t vmfeq_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59376"></a><span class="lineno">59376</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59377"></a><span class="lineno">59377</span>&#160;}</div>
<div class="line"><a name="l59378"></a><span class="lineno">59378</span>&#160; </div>
<div class="line"><a name="l59379"></a><span class="lineno">59379</span>&#160;__rv32 vmask_t vmfeq_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59380"></a><span class="lineno">59380</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59381"></a><span class="lineno">59381</span>&#160;}</div>
<div class="line"><a name="l59382"></a><span class="lineno">59382</span>&#160; </div>
<div class="line"><a name="l59383"></a><span class="lineno">59383</span>&#160;__rv32 vmask_t vmfeq_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59384"></a><span class="lineno">59384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59385"></a><span class="lineno">59385</span>&#160;}</div>
<div class="line"><a name="l59386"></a><span class="lineno">59386</span>&#160; </div>
<div class="line"><a name="l59421"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a367d872d18229f180053fcb18fe78dc8">59421</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a367d872d18229f180053fcb18fe78dc8">vmfeq_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59422"></a><span class="lineno">59422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59423"></a><span class="lineno">59423</span>&#160;}</div>
<div class="line"><a name="l59424"></a><span class="lineno">59424</span>&#160; </div>
<div class="line"><a name="l59425"></a><span class="lineno">59425</span>&#160;__rv32 vmask_t vmfeq_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59426"></a><span class="lineno">59426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59427"></a><span class="lineno">59427</span>&#160;}</div>
<div class="line"><a name="l59428"></a><span class="lineno">59428</span>&#160; </div>
<div class="line"><a name="l59429"></a><span class="lineno">59429</span>&#160;__rv32 vmask_t vmfeq_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59430"></a><span class="lineno">59430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59431"></a><span class="lineno">59431</span>&#160;}</div>
<div class="line"><a name="l59432"></a><span class="lineno">59432</span>&#160; </div>
<div class="line"><a name="l59433"></a><span class="lineno">59433</span>&#160;__rv32 vmask_t vmfeq_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59434"></a><span class="lineno">59434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfeq_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59435"></a><span class="lineno">59435</span>&#160;}</div>
<div class="line"><a name="l59436"></a><span class="lineno">59436</span>&#160; </div>
<div class="line"><a name="l59471"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a14d5da30689ce0b33b96971dd6fde024">59471</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a14d5da30689ce0b33b96971dd6fde024">vmfne_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59472"></a><span class="lineno">59472</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59473"></a><span class="lineno">59473</span>&#160;}</div>
<div class="line"><a name="l59474"></a><span class="lineno">59474</span>&#160; </div>
<div class="line"><a name="l59475"></a><span class="lineno">59475</span>&#160;__rv32 vmask_t vmfne_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59476"></a><span class="lineno">59476</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59477"></a><span class="lineno">59477</span>&#160;}</div>
<div class="line"><a name="l59478"></a><span class="lineno">59478</span>&#160; </div>
<div class="line"><a name="l59479"></a><span class="lineno">59479</span>&#160;__rv32 vmask_t vmfne_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59480"></a><span class="lineno">59480</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59481"></a><span class="lineno">59481</span>&#160;}</div>
<div class="line"><a name="l59482"></a><span class="lineno">59482</span>&#160; </div>
<div class="line"><a name="l59483"></a><span class="lineno">59483</span>&#160;__rv32 vmask_t vmfne_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59484"></a><span class="lineno">59484</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59485"></a><span class="lineno">59485</span>&#160;}</div>
<div class="line"><a name="l59486"></a><span class="lineno">59486</span>&#160; </div>
<div class="line"><a name="l59521"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6d68addcb81ec1be9c6ca17450aa8db2">59521</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6d68addcb81ec1be9c6ca17450aa8db2">vmfne_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59522"></a><span class="lineno">59522</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59523"></a><span class="lineno">59523</span>&#160;}</div>
<div class="line"><a name="l59524"></a><span class="lineno">59524</span>&#160; </div>
<div class="line"><a name="l59525"></a><span class="lineno">59525</span>&#160;__rv32 vmask_t vmfne_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59526"></a><span class="lineno">59526</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59527"></a><span class="lineno">59527</span>&#160;}</div>
<div class="line"><a name="l59528"></a><span class="lineno">59528</span>&#160; </div>
<div class="line"><a name="l59529"></a><span class="lineno">59529</span>&#160;__rv32 vmask_t vmfne_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59530"></a><span class="lineno">59530</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59531"></a><span class="lineno">59531</span>&#160;}</div>
<div class="line"><a name="l59532"></a><span class="lineno">59532</span>&#160; </div>
<div class="line"><a name="l59533"></a><span class="lineno">59533</span>&#160;__rv32 vmask_t vmfne_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59534"></a><span class="lineno">59534</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfne_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59535"></a><span class="lineno">59535</span>&#160;}</div>
<div class="line"><a name="l59536"></a><span class="lineno">59536</span>&#160; </div>
<div class="line"><a name="l59571"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3ade726be069b4b8634028ecfee3fea8">59571</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a3ade726be069b4b8634028ecfee3fea8">vmflt_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59572"></a><span class="lineno">59572</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59573"></a><span class="lineno">59573</span>&#160;}</div>
<div class="line"><a name="l59574"></a><span class="lineno">59574</span>&#160; </div>
<div class="line"><a name="l59575"></a><span class="lineno">59575</span>&#160;__rv32 vmask_t vmflt_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59576"></a><span class="lineno">59576</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59577"></a><span class="lineno">59577</span>&#160;}</div>
<div class="line"><a name="l59578"></a><span class="lineno">59578</span>&#160; </div>
<div class="line"><a name="l59579"></a><span class="lineno">59579</span>&#160;__rv32 vmask_t vmflt_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59580"></a><span class="lineno">59580</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59581"></a><span class="lineno">59581</span>&#160;}</div>
<div class="line"><a name="l59582"></a><span class="lineno">59582</span>&#160; </div>
<div class="line"><a name="l59583"></a><span class="lineno">59583</span>&#160;__rv32 vmask_t vmflt_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59584"></a><span class="lineno">59584</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59585"></a><span class="lineno">59585</span>&#160;}</div>
<div class="line"><a name="l59586"></a><span class="lineno">59586</span>&#160; </div>
<div class="line"><a name="l59621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6ac925934fa527095b31f7d6f37e718d">59621</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6ac925934fa527095b31f7d6f37e718d">vmflt_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59622"></a><span class="lineno">59622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59623"></a><span class="lineno">59623</span>&#160;}</div>
<div class="line"><a name="l59624"></a><span class="lineno">59624</span>&#160; </div>
<div class="line"><a name="l59625"></a><span class="lineno">59625</span>&#160;__rv32 vmask_t vmflt_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59626"></a><span class="lineno">59626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59627"></a><span class="lineno">59627</span>&#160;}</div>
<div class="line"><a name="l59628"></a><span class="lineno">59628</span>&#160; </div>
<div class="line"><a name="l59629"></a><span class="lineno">59629</span>&#160;__rv32 vmask_t vmflt_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59630"></a><span class="lineno">59630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59631"></a><span class="lineno">59631</span>&#160;}</div>
<div class="line"><a name="l59632"></a><span class="lineno">59632</span>&#160; </div>
<div class="line"><a name="l59633"></a><span class="lineno">59633</span>&#160;__rv32 vmask_t vmflt_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59634"></a><span class="lineno">59634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmflt_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59635"></a><span class="lineno">59635</span>&#160;}</div>
<div class="line"><a name="l59636"></a><span class="lineno">59636</span>&#160; </div>
<div class="line"><a name="l59671"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abf6bc36d1e823c723a40edb953976f8a">59671</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abf6bc36d1e823c723a40edb953976f8a">vmfle_vv_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l59672"></a><span class="lineno">59672</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59673"></a><span class="lineno">59673</span>&#160;}</div>
<div class="line"><a name="l59674"></a><span class="lineno">59674</span>&#160; </div>
<div class="line"><a name="l59675"></a><span class="lineno">59675</span>&#160;__rv32 vmask_t vmfle_vv_f32m2_m(vmask_t mask, vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l59676"></a><span class="lineno">59676</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59677"></a><span class="lineno">59677</span>&#160;}</div>
<div class="line"><a name="l59678"></a><span class="lineno">59678</span>&#160; </div>
<div class="line"><a name="l59679"></a><span class="lineno">59679</span>&#160;__rv32 vmask_t vmfle_vv_f32m4_m(vmask_t mask, vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l59680"></a><span class="lineno">59680</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59681"></a><span class="lineno">59681</span>&#160;}</div>
<div class="line"><a name="l59682"></a><span class="lineno">59682</span>&#160; </div>
<div class="line"><a name="l59683"></a><span class="lineno">59683</span>&#160;__rv32 vmask_t vmfle_vv_f32m8_m(vmask_t mask, vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l59684"></a><span class="lineno">59684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59685"></a><span class="lineno">59685</span>&#160;}</div>
<div class="line"><a name="l59686"></a><span class="lineno">59686</span>&#160; </div>
<div class="line"><a name="l59722"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adc4652aa92623dfdbb53447a0b808e65">59722</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#adc4652aa92623dfdbb53447a0b808e65">vmfle_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59723"></a><span class="lineno">59723</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59724"></a><span class="lineno">59724</span>&#160;}</div>
<div class="line"><a name="l59725"></a><span class="lineno">59725</span>&#160; </div>
<div class="line"><a name="l59726"></a><span class="lineno">59726</span>&#160;__rv32 vmask_t vmfle_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59727"></a><span class="lineno">59727</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59728"></a><span class="lineno">59728</span>&#160;}</div>
<div class="line"><a name="l59729"></a><span class="lineno">59729</span>&#160; </div>
<div class="line"><a name="l59730"></a><span class="lineno">59730</span>&#160;__rv32 vmask_t vmfle_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59731"></a><span class="lineno">59731</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59732"></a><span class="lineno">59732</span>&#160;}</div>
<div class="line"><a name="l59733"></a><span class="lineno">59733</span>&#160; </div>
<div class="line"><a name="l59734"></a><span class="lineno">59734</span>&#160;__rv32 vmask_t vmfle_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59735"></a><span class="lineno">59735</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfle_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59736"></a><span class="lineno">59736</span>&#160;}</div>
<div class="line"><a name="l59737"></a><span class="lineno">59737</span>&#160; </div>
<div class="line"><a name="l59772"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4724158b6b957c1116ada3400e1335a4">59772</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a4724158b6b957c1116ada3400e1335a4">vmfgt_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59773"></a><span class="lineno">59773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59774"></a><span class="lineno">59774</span>&#160;}</div>
<div class="line"><a name="l59775"></a><span class="lineno">59775</span>&#160; </div>
<div class="line"><a name="l59776"></a><span class="lineno">59776</span>&#160;__rv32 vmask_t vmfgt_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59777"></a><span class="lineno">59777</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59778"></a><span class="lineno">59778</span>&#160;}</div>
<div class="line"><a name="l59779"></a><span class="lineno">59779</span>&#160; </div>
<div class="line"><a name="l59780"></a><span class="lineno">59780</span>&#160;__rv32 vmask_t vmfgt_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59781"></a><span class="lineno">59781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59782"></a><span class="lineno">59782</span>&#160;}</div>
<div class="line"><a name="l59783"></a><span class="lineno">59783</span>&#160; </div>
<div class="line"><a name="l59784"></a><span class="lineno">59784</span>&#160;__rv32 vmask_t vmfgt_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59785"></a><span class="lineno">59785</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfgt_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59786"></a><span class="lineno">59786</span>&#160;}</div>
<div class="line"><a name="l59787"></a><span class="lineno">59787</span>&#160; </div>
<div class="line"><a name="l59822"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abc369784f44aaa8ee4c50784118174b0">59822</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abc369784f44aaa8ee4c50784118174b0">vmfge_vf_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59823"></a><span class="lineno">59823</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l59824"></a><span class="lineno">59824</span>&#160;}</div>
<div class="line"><a name="l59825"></a><span class="lineno">59825</span>&#160; </div>
<div class="line"><a name="l59826"></a><span class="lineno">59826</span>&#160;__rv32 vmask_t vmfge_vf_f32m2_m(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59827"></a><span class="lineno">59827</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l59828"></a><span class="lineno">59828</span>&#160;}</div>
<div class="line"><a name="l59829"></a><span class="lineno">59829</span>&#160; </div>
<div class="line"><a name="l59830"></a><span class="lineno">59830</span>&#160;__rv32 vmask_t vmfge_vf_f32m4_m(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59831"></a><span class="lineno">59831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l59832"></a><span class="lineno">59832</span>&#160;}</div>
<div class="line"><a name="l59833"></a><span class="lineno">59833</span>&#160; </div>
<div class="line"><a name="l59834"></a><span class="lineno">59834</span>&#160;__rv32 vmask_t vmfge_vf_f32m8_m(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59835"></a><span class="lineno">59835</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmfge_vf_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l59836"></a><span class="lineno">59836</span>&#160;}</div>
<div class="line"><a name="l59837"></a><span class="lineno">59837</span>&#160; </div>
<div class="line"><a name="l59838"></a><span class="lineno">59838</span>&#160; </div>
<div class="line"><a name="l59839"></a><span class="lineno">59839</span>&#160;<span class="comment">/*************Vector Floating-Point Classify Functions****************/</span></div>
<div class="line"><a name="l59840"></a><span class="lineno">59840</span>&#160; </div>
<div class="line"><a name="l59868"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4692008f1943f4505d37bdb60a0ef9e">59868</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa4692008f1943f4505d37bdb60a0ef9e">vfclass_v_f32m1</a>(vfloat32m1_t op1){</div>
<div class="line"><a name="l59869"></a><span class="lineno">59869</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m1(op1);</div>
<div class="line"><a name="l59870"></a><span class="lineno">59870</span>&#160;}</div>
<div class="line"><a name="l59871"></a><span class="lineno">59871</span>&#160; </div>
<div class="line"><a name="l59872"></a><span class="lineno">59872</span>&#160;__rv32 vuint32m2_t vfclass_v_f32m2(vfloat32m2_t op1){</div>
<div class="line"><a name="l59873"></a><span class="lineno">59873</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m2(op1);</div>
<div class="line"><a name="l59874"></a><span class="lineno">59874</span>&#160;}</div>
<div class="line"><a name="l59875"></a><span class="lineno">59875</span>&#160; </div>
<div class="line"><a name="l59876"></a><span class="lineno">59876</span>&#160;__rv32 vuint32m4_t vfclass_v_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l59877"></a><span class="lineno">59877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m4(op1);</div>
<div class="line"><a name="l59878"></a><span class="lineno">59878</span>&#160;}</div>
<div class="line"><a name="l59879"></a><span class="lineno">59879</span>&#160; </div>
<div class="line"><a name="l59880"></a><span class="lineno">59880</span>&#160;__rv32 vuint32m8_t vfclass_v_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l59881"></a><span class="lineno">59881</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m8(op1);</div>
<div class="line"><a name="l59882"></a><span class="lineno">59882</span>&#160;}</div>
<div class="line"><a name="l59883"></a><span class="lineno">59883</span>&#160; </div>
<div class="line"><a name="l59884"></a><span class="lineno">59884</span>&#160; </div>
<div class="line"><a name="l59885"></a><span class="lineno">59885</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l59917"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abdc9a986504020bd5654ab696eeb97c5">59917</a></span>&#160;<span class="comment"></span>__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#abdc9a986504020bd5654ab696eeb97c5">vfclass_v_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1){</div>
<div class="line"><a name="l59918"></a><span class="lineno">59918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m1_m(mask,op1 );</div>
<div class="line"><a name="l59919"></a><span class="lineno">59919</span>&#160;}</div>
<div class="line"><a name="l59920"></a><span class="lineno">59920</span>&#160; </div>
<div class="line"><a name="l59921"></a><span class="lineno">59921</span>&#160;__rv32 vuint32m2_t vfclass_v_f32m2_m(vmask_t mask, vfloat32m2_t op1){</div>
<div class="line"><a name="l59922"></a><span class="lineno">59922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m2_m(mask,op1 );</div>
<div class="line"><a name="l59923"></a><span class="lineno">59923</span>&#160;}</div>
<div class="line"><a name="l59924"></a><span class="lineno">59924</span>&#160; </div>
<div class="line"><a name="l59925"></a><span class="lineno">59925</span>&#160;__rv32 vuint32m4_t vfclass_v_f32m4_m(vmask_t mask, vfloat32m4_t op1){</div>
<div class="line"><a name="l59926"></a><span class="lineno">59926</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m4_m(mask,op1 );</div>
<div class="line"><a name="l59927"></a><span class="lineno">59927</span>&#160;}</div>
<div class="line"><a name="l59928"></a><span class="lineno">59928</span>&#160; </div>
<div class="line"><a name="l59929"></a><span class="lineno">59929</span>&#160;__rv32 vuint32m8_t vfclass_v_f32m8_m(vmask_t mask, vfloat32m8_t op1){</div>
<div class="line"><a name="l59930"></a><span class="lineno">59930</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfclass_v_f32m8_m(mask,op1 );</div>
<div class="line"><a name="l59931"></a><span class="lineno">59931</span>&#160;}</div>
<div class="line"><a name="l59932"></a><span class="lineno">59932</span>&#160; </div>
<div class="line"><a name="l59933"></a><span class="lineno">59933</span>&#160; </div>
<div class="line"><a name="l59934"></a><span class="lineno">59934</span>&#160;<span class="comment">/*************Vector Floating-Point Merge Functions****************/</span></div>
<div class="line"><a name="l59935"></a><span class="lineno">59935</span>&#160; </div>
<div class="line"><a name="l59971"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6438142ad58bb13224c82c7bf5003577">59971</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a6438142ad58bb13224c82c7bf5003577">vfmerge_vfm_f32m1</a>(vmask_t mask, vfloat32m1_t op1, float32_t op2){</div>
<div class="line"><a name="l59972"></a><span class="lineno">59972</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmerge_vfm_f32m1(mask,op1,op2);</div>
<div class="line"><a name="l59973"></a><span class="lineno">59973</span>&#160;}</div>
<div class="line"><a name="l59974"></a><span class="lineno">59974</span>&#160; </div>
<div class="line"><a name="l59975"></a><span class="lineno">59975</span>&#160;__rv32 vfloat32m2_t vfmerge_vfm_f32m2(vmask_t mask, vfloat32m2_t op1, float32_t op2){</div>
<div class="line"><a name="l59976"></a><span class="lineno">59976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmerge_vfm_f32m2(mask,op1,op2);</div>
<div class="line"><a name="l59977"></a><span class="lineno">59977</span>&#160;}</div>
<div class="line"><a name="l59978"></a><span class="lineno">59978</span>&#160; </div>
<div class="line"><a name="l59979"></a><span class="lineno">59979</span>&#160;__rv32 vfloat32m4_t vfmerge_vfm_f32m4(vmask_t mask, vfloat32m4_t op1, float32_t op2){</div>
<div class="line"><a name="l59980"></a><span class="lineno">59980</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmerge_vfm_f32m4(mask,op1,op2);</div>
<div class="line"><a name="l59981"></a><span class="lineno">59981</span>&#160;}</div>
<div class="line"><a name="l59982"></a><span class="lineno">59982</span>&#160; </div>
<div class="line"><a name="l59983"></a><span class="lineno">59983</span>&#160;__rv32 vfloat32m8_t vfmerge_vfm_f32m8(vmask_t mask, vfloat32m8_t op1, float32_t op2){</div>
<div class="line"><a name="l59984"></a><span class="lineno">59984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmerge_vfm_f32m8(mask,op1,op2);</div>
<div class="line"><a name="l59985"></a><span class="lineno">59985</span>&#160;}</div>
<div class="line"><a name="l59986"></a><span class="lineno">59986</span>&#160; </div>
<div class="line"><a name="l59987"></a><span class="lineno">59987</span>&#160;<span class="comment">/*************Vector Floating-Point Move Functions****************/</span></div>
<div class="line"><a name="l59988"></a><span class="lineno">59988</span>&#160; </div>
<div class="line"><a name="l60020"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a38d1fb8b9d59d8a046f3c6dddad2c577">60020</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a38d1fb8b9d59d8a046f3c6dddad2c577">vfmv_v_f32m1</a>(float32_t op1){</div>
<div class="line"><a name="l60021"></a><span class="lineno">60021</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_v_f32m1(op1);</div>
<div class="line"><a name="l60022"></a><span class="lineno">60022</span>&#160;}</div>
<div class="line"><a name="l60023"></a><span class="lineno">60023</span>&#160; </div>
<div class="line"><a name="l60024"></a><span class="lineno">60024</span>&#160;__rv32 vfloat32m2_t vfmv_v_f32m2(float32_t op1){</div>
<div class="line"><a name="l60025"></a><span class="lineno">60025</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_v_f32m2(op1);</div>
<div class="line"><a name="l60026"></a><span class="lineno">60026</span>&#160;}</div>
<div class="line"><a name="l60027"></a><span class="lineno">60027</span>&#160; </div>
<div class="line"><a name="l60028"></a><span class="lineno">60028</span>&#160;__rv32 vfloat32m4_t vfmv_v_f32m4(float32_t op1){</div>
<div class="line"><a name="l60029"></a><span class="lineno">60029</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_v_f32m4(op1);</div>
<div class="line"><a name="l60030"></a><span class="lineno">60030</span>&#160;}</div>
<div class="line"><a name="l60031"></a><span class="lineno">60031</span>&#160; </div>
<div class="line"><a name="l60032"></a><span class="lineno">60032</span>&#160;__rv32 vfloat32m8_t vfmv_v_f32m8(float32_t op1){</div>
<div class="line"><a name="l60033"></a><span class="lineno">60033</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_v_f32m8(op1);</div>
<div class="line"><a name="l60034"></a><span class="lineno">60034</span>&#160;}</div>
<div class="line"><a name="l60035"></a><span class="lineno">60035</span>&#160; </div>
<div class="line"><a name="l60036"></a><span class="lineno">60036</span>&#160;<span class="comment">/*************Vector Single-Width Floating-Point/Integer Type-Convert Functions****************/</span></div>
<div class="line"><a name="l60037"></a><span class="lineno">60037</span>&#160; </div>
<div class="line"><a name="l60065"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7ab0d487cf9beae338e923df7072d1c">60065</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ae7ab0d487cf9beae338e923df7072d1c">vfcvt_xu_f_v_f32m1</a>(vfloat32m1_t op1){</div>
<div class="line"><a name="l60066"></a><span class="lineno">60066</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m1(op1);</div>
<div class="line"><a name="l60067"></a><span class="lineno">60067</span>&#160;}</div>
<div class="line"><a name="l60068"></a><span class="lineno">60068</span>&#160; </div>
<div class="line"><a name="l60069"></a><span class="lineno">60069</span>&#160;__rv32 vuint32m2_t vfcvt_xu_f_v_f32m2(vfloat32m2_t op1){</div>
<div class="line"><a name="l60070"></a><span class="lineno">60070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m2(op1);</div>
<div class="line"><a name="l60071"></a><span class="lineno">60071</span>&#160;}</div>
<div class="line"><a name="l60072"></a><span class="lineno">60072</span>&#160; </div>
<div class="line"><a name="l60073"></a><span class="lineno">60073</span>&#160;__rv32 vuint32m4_t vfcvt_xu_f_v_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l60074"></a><span class="lineno">60074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m4(op1);</div>
<div class="line"><a name="l60075"></a><span class="lineno">60075</span>&#160;}</div>
<div class="line"><a name="l60076"></a><span class="lineno">60076</span>&#160; </div>
<div class="line"><a name="l60077"></a><span class="lineno">60077</span>&#160;__rv32 vuint32m8_t vfcvt_xu_f_v_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l60078"></a><span class="lineno">60078</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m8(op1);</div>
<div class="line"><a name="l60079"></a><span class="lineno">60079</span>&#160;}</div>
<div class="line"><a name="l60080"></a><span class="lineno">60080</span>&#160; </div>
<div class="line"><a name="l60108"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6d7b1aab9bc84940b97b18b76513a78a">60108</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a6d7b1aab9bc84940b97b18b76513a78a">vfcvt_x_f_v_f32m1</a>(vfloat32m1_t op1){</div>
<div class="line"><a name="l60109"></a><span class="lineno">60109</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m1(op1);</div>
<div class="line"><a name="l60110"></a><span class="lineno">60110</span>&#160;}</div>
<div class="line"><a name="l60111"></a><span class="lineno">60111</span>&#160; </div>
<div class="line"><a name="l60112"></a><span class="lineno">60112</span>&#160;__rv32 vint32m2_t vfcvt_x_f_v_f32m2(vfloat32m2_t op1){</div>
<div class="line"><a name="l60113"></a><span class="lineno">60113</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m2(op1);</div>
<div class="line"><a name="l60114"></a><span class="lineno">60114</span>&#160;}</div>
<div class="line"><a name="l60115"></a><span class="lineno">60115</span>&#160; </div>
<div class="line"><a name="l60116"></a><span class="lineno">60116</span>&#160;__rv32 vint32m4_t vfcvt_x_f_v_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l60117"></a><span class="lineno">60117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m4(op1);</div>
<div class="line"><a name="l60118"></a><span class="lineno">60118</span>&#160;}</div>
<div class="line"><a name="l60119"></a><span class="lineno">60119</span>&#160; </div>
<div class="line"><a name="l60120"></a><span class="lineno">60120</span>&#160;__rv32 vint32m8_t vfcvt_x_f_v_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l60121"></a><span class="lineno">60121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m8(op1);</div>
<div class="line"><a name="l60122"></a><span class="lineno">60122</span>&#160;}</div>
<div class="line"><a name="l60123"></a><span class="lineno">60123</span>&#160; </div>
<div class="line"><a name="l60151"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adaa449e87816d23630a50a19a54d4312">60151</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#adaa449e87816d23630a50a19a54d4312">vfcvt_f_xu_v_u32m1</a>(vuint32m1_t op1){</div>
<div class="line"><a name="l60152"></a><span class="lineno">60152</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m1(op1);</div>
<div class="line"><a name="l60153"></a><span class="lineno">60153</span>&#160;}</div>
<div class="line"><a name="l60154"></a><span class="lineno">60154</span>&#160; </div>
<div class="line"><a name="l60155"></a><span class="lineno">60155</span>&#160;__rv32 vfloat32m2_t vfcvt_f_xu_v_u32m2(vuint32m2_t op1){</div>
<div class="line"><a name="l60156"></a><span class="lineno">60156</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m2(op1);</div>
<div class="line"><a name="l60157"></a><span class="lineno">60157</span>&#160;}</div>
<div class="line"><a name="l60158"></a><span class="lineno">60158</span>&#160; </div>
<div class="line"><a name="l60159"></a><span class="lineno">60159</span>&#160;__rv32 vfloat32m4_t vfcvt_f_xu_v_u32m4(vuint32m4_t op1){</div>
<div class="line"><a name="l60160"></a><span class="lineno">60160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m4(op1);</div>
<div class="line"><a name="l60161"></a><span class="lineno">60161</span>&#160;}</div>
<div class="line"><a name="l60162"></a><span class="lineno">60162</span>&#160; </div>
<div class="line"><a name="l60163"></a><span class="lineno">60163</span>&#160;__rv32 vfloat32m8_t vfcvt_f_xu_v_u32m8(vuint32m8_t op1){</div>
<div class="line"><a name="l60164"></a><span class="lineno">60164</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m8(op1);</div>
<div class="line"><a name="l60165"></a><span class="lineno">60165</span>&#160;}</div>
<div class="line"><a name="l60166"></a><span class="lineno">60166</span>&#160; </div>
<div class="line"><a name="l60194"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6be35950841347fac055dfe3328d42ae">60194</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a6be35950841347fac055dfe3328d42ae">vfcvt_f_x_v_i32m1</a>(vint32m1_t op1){</div>
<div class="line"><a name="l60195"></a><span class="lineno">60195</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m1(op1);</div>
<div class="line"><a name="l60196"></a><span class="lineno">60196</span>&#160;}</div>
<div class="line"><a name="l60197"></a><span class="lineno">60197</span>&#160; </div>
<div class="line"><a name="l60198"></a><span class="lineno">60198</span>&#160;__rv32 vfloat32m2_t vfcvt_f_x_v_i32m2(vint32m2_t op1){</div>
<div class="line"><a name="l60199"></a><span class="lineno">60199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m2(op1);</div>
<div class="line"><a name="l60200"></a><span class="lineno">60200</span>&#160;}</div>
<div class="line"><a name="l60201"></a><span class="lineno">60201</span>&#160; </div>
<div class="line"><a name="l60202"></a><span class="lineno">60202</span>&#160;__rv32 vfloat32m4_t vfcvt_f_x_v_i32m4(vint32m4_t op1){</div>
<div class="line"><a name="l60203"></a><span class="lineno">60203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m4(op1);</div>
<div class="line"><a name="l60204"></a><span class="lineno">60204</span>&#160;}</div>
<div class="line"><a name="l60205"></a><span class="lineno">60205</span>&#160; </div>
<div class="line"><a name="l60206"></a><span class="lineno">60206</span>&#160;__rv32 vfloat32m8_t vfcvt_f_x_v_i32m8(vint32m8_t op1){</div>
<div class="line"><a name="l60207"></a><span class="lineno">60207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m8(op1);</div>
<div class="line"><a name="l60208"></a><span class="lineno">60208</span>&#160;}</div>
<div class="line"><a name="l60209"></a><span class="lineno">60209</span>&#160; </div>
<div class="line"><a name="l60210"></a><span class="lineno">60210</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l60242"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab0ef91a0adfc53b728cb65733011ac8f">60242</a></span>&#160;<span class="comment"></span>__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab0ef91a0adfc53b728cb65733011ac8f">vfcvt_xu_f_v_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1){</div>
<div class="line"><a name="l60243"></a><span class="lineno">60243</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m1_m(mask,op1);</div>
<div class="line"><a name="l60244"></a><span class="lineno">60244</span>&#160;}</div>
<div class="line"><a name="l60245"></a><span class="lineno">60245</span>&#160; </div>
<div class="line"><a name="l60246"></a><span class="lineno">60246</span>&#160;__rv32 vuint32m2_t vfcvt_xu_f_v_f32m2_m(vmask_t mask, vfloat32m2_t op1){</div>
<div class="line"><a name="l60247"></a><span class="lineno">60247</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m2_m(mask,op1);</div>
<div class="line"><a name="l60248"></a><span class="lineno">60248</span>&#160;}</div>
<div class="line"><a name="l60249"></a><span class="lineno">60249</span>&#160; </div>
<div class="line"><a name="l60250"></a><span class="lineno">60250</span>&#160;__rv32 vuint32m4_t vfcvt_xu_f_v_f32m4_m(vmask_t mask, vfloat32m4_t op1){</div>
<div class="line"><a name="l60251"></a><span class="lineno">60251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m4_m(mask,op1);</div>
<div class="line"><a name="l60252"></a><span class="lineno">60252</span>&#160;}</div>
<div class="line"><a name="l60253"></a><span class="lineno">60253</span>&#160; </div>
<div class="line"><a name="l60254"></a><span class="lineno">60254</span>&#160;__rv32 vuint32m8_t vfcvt_xu_f_v_f32m8_m(vmask_t mask, vfloat32m8_t op1){</div>
<div class="line"><a name="l60255"></a><span class="lineno">60255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_xu_f_v_f32m8_m(mask,op1);</div>
<div class="line"><a name="l60256"></a><span class="lineno">60256</span>&#160;}</div>
<div class="line"><a name="l60257"></a><span class="lineno">60257</span>&#160; </div>
<div class="line"><a name="l60289"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a616bbad715a9cde0475b78bf057cdd91">60289</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a616bbad715a9cde0475b78bf057cdd91">vfcvt_x_f_v_f32m1_m</a>(vmask_t mask, vfloat32m1_t op1){</div>
<div class="line"><a name="l60290"></a><span class="lineno">60290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m1_m(mask,op1);</div>
<div class="line"><a name="l60291"></a><span class="lineno">60291</span>&#160;}</div>
<div class="line"><a name="l60292"></a><span class="lineno">60292</span>&#160; </div>
<div class="line"><a name="l60293"></a><span class="lineno">60293</span>&#160;__rv32 vint32m2_t vfcvt_x_f_v_f32m2_m(vmask_t mask, vfloat32m2_t op1){</div>
<div class="line"><a name="l60294"></a><span class="lineno">60294</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m2_m(mask,op1);</div>
<div class="line"><a name="l60295"></a><span class="lineno">60295</span>&#160;}</div>
<div class="line"><a name="l60296"></a><span class="lineno">60296</span>&#160; </div>
<div class="line"><a name="l60297"></a><span class="lineno">60297</span>&#160;__rv32 vint32m4_t vfcvt_x_f_v_f32m4_m(vmask_t mask, vfloat32m4_t op1){</div>
<div class="line"><a name="l60298"></a><span class="lineno">60298</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m4_m(mask,op1);</div>
<div class="line"><a name="l60299"></a><span class="lineno">60299</span>&#160;}</div>
<div class="line"><a name="l60300"></a><span class="lineno">60300</span>&#160; </div>
<div class="line"><a name="l60301"></a><span class="lineno">60301</span>&#160;__rv32 vint32m8_t vfcvt_x_f_v_f32m8_m(vmask_t mask, vfloat32m8_t op1){</div>
<div class="line"><a name="l60302"></a><span class="lineno">60302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_x_f_v_f32m8_m(mask,op1);</div>
<div class="line"><a name="l60303"></a><span class="lineno">60303</span>&#160;}</div>
<div class="line"><a name="l60304"></a><span class="lineno">60304</span>&#160; </div>
<div class="line"><a name="l60336"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa19b736988620c9396f23461c95a111f">60336</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa19b736988620c9396f23461c95a111f">vfcvt_f_xu_v_u32m1_m</a>(vmask_t mask, vuint32m1_t op1){</div>
<div class="line"><a name="l60337"></a><span class="lineno">60337</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m1_m(mask,op1);</div>
<div class="line"><a name="l60338"></a><span class="lineno">60338</span>&#160;}</div>
<div class="line"><a name="l60339"></a><span class="lineno">60339</span>&#160; </div>
<div class="line"><a name="l60340"></a><span class="lineno">60340</span>&#160;__rv32 vfloat32m2_t vfcvt_f_xu_v_u32m2_m(vmask_t mask, vuint32m2_t op1){</div>
<div class="line"><a name="l60341"></a><span class="lineno">60341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m2_m(mask,op1);</div>
<div class="line"><a name="l60342"></a><span class="lineno">60342</span>&#160;}</div>
<div class="line"><a name="l60343"></a><span class="lineno">60343</span>&#160; </div>
<div class="line"><a name="l60344"></a><span class="lineno">60344</span>&#160;__rv32 vfloat32m4_t vfcvt_f_xu_v_u32m4_m(vmask_t mask, vuint32m4_t op1){</div>
<div class="line"><a name="l60345"></a><span class="lineno">60345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m4_m(mask,op1);</div>
<div class="line"><a name="l60346"></a><span class="lineno">60346</span>&#160;}</div>
<div class="line"><a name="l60347"></a><span class="lineno">60347</span>&#160; </div>
<div class="line"><a name="l60348"></a><span class="lineno">60348</span>&#160;__rv32 vfloat32m8_t vfcvt_f_xu_v_u32m8_m(vmask_t mask, vuint32m8_t op1){</div>
<div class="line"><a name="l60349"></a><span class="lineno">60349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_xu_v_u32m8_m(mask,op1);</div>
<div class="line"><a name="l60350"></a><span class="lineno">60350</span>&#160;}</div>
<div class="line"><a name="l60351"></a><span class="lineno">60351</span>&#160; </div>
<div class="line"><a name="l60383"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adadf5457eb97d986ee599fdced470949">60383</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#adadf5457eb97d986ee599fdced470949">vfcvt_f_x_v_i32m1_m</a>(vmask_t mask, vint32m1_t op1){</div>
<div class="line"><a name="l60384"></a><span class="lineno">60384</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m1_m(mask,op1);</div>
<div class="line"><a name="l60385"></a><span class="lineno">60385</span>&#160;}</div>
<div class="line"><a name="l60386"></a><span class="lineno">60386</span>&#160; </div>
<div class="line"><a name="l60387"></a><span class="lineno">60387</span>&#160;__rv32 vfloat32m2_t vfcvt_f_x_v_i32m2_m(vmask_t mask, vint32m2_t op1){</div>
<div class="line"><a name="l60388"></a><span class="lineno">60388</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m2_m(mask,op1);</div>
<div class="line"><a name="l60389"></a><span class="lineno">60389</span>&#160;}</div>
<div class="line"><a name="l60390"></a><span class="lineno">60390</span>&#160; </div>
<div class="line"><a name="l60391"></a><span class="lineno">60391</span>&#160;__rv32 vfloat32m4_t vfcvt_f_x_v_i32m4_m(vmask_t mask, vint32m4_t op1){</div>
<div class="line"><a name="l60392"></a><span class="lineno">60392</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m4_m(mask,op1);</div>
<div class="line"><a name="l60393"></a><span class="lineno">60393</span>&#160;}</div>
<div class="line"><a name="l60394"></a><span class="lineno">60394</span>&#160; </div>
<div class="line"><a name="l60395"></a><span class="lineno">60395</span>&#160;__rv32 vfloat32m8_t vfcvt_f_x_v_i32m8_m(vmask_t mask, vint32m8_t op1){</div>
<div class="line"><a name="l60396"></a><span class="lineno">60396</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfcvt_f_x_v_i32m8_m(mask,op1);</div>
<div class="line"><a name="l60397"></a><span class="lineno">60397</span>&#160;}</div>
<div class="line"><a name="l60398"></a><span class="lineno">60398</span>&#160; </div>
<div class="line"><a name="l60399"></a><span class="lineno">60399</span>&#160;<span class="comment">/*************Vector Widening Floating-Point/Integer Type-Convert Functions****************/</span></div>
<div class="line"><a name="l60400"></a><span class="lineno">60400</span>&#160; </div>
<div class="line"><a name="l60425"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab174a0cf1603f4ea088f260e22a72cad">60425</a></span>&#160;__rv32 vfloat32m2_t <a class="code" href="riscv__vector_8h.html#ab174a0cf1603f4ea088f260e22a72cad">vfwcvt_f_xu_v_u16m1</a>(vuint16m1_t op1){</div>
<div class="line"><a name="l60426"></a><span class="lineno">60426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m1(op1);</div>
<div class="line"><a name="l60427"></a><span class="lineno">60427</span>&#160;}</div>
<div class="line"><a name="l60428"></a><span class="lineno">60428</span>&#160; </div>
<div class="line"><a name="l60429"></a><span class="lineno">60429</span>&#160;__rv32 vfloat32m4_t vfwcvt_f_xu_v_u16m2(vuint16m2_t op1){</div>
<div class="line"><a name="l60430"></a><span class="lineno">60430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m2(op1);</div>
<div class="line"><a name="l60431"></a><span class="lineno">60431</span>&#160;}</div>
<div class="line"><a name="l60432"></a><span class="lineno">60432</span>&#160; </div>
<div class="line"><a name="l60433"></a><span class="lineno">60433</span>&#160;__rv32 vfloat32m8_t vfwcvt_f_xu_v_u16m4(vuint16m4_t op1){</div>
<div class="line"><a name="l60434"></a><span class="lineno">60434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m4(op1);</div>
<div class="line"><a name="l60435"></a><span class="lineno">60435</span>&#160;}</div>
<div class="line"><a name="l60436"></a><span class="lineno">60436</span>&#160; </div>
<div class="line"><a name="l60461"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aedcbfb7c6977c3c89fcadbc1e7e0df07">60461</a></span>&#160;__rv32 vfloat32m2_t <a class="code" href="riscv__vector_8h.html#aedcbfb7c6977c3c89fcadbc1e7e0df07">vfwcvt_f_x_v_i16m1</a>(vint16m1_t op1){</div>
<div class="line"><a name="l60462"></a><span class="lineno">60462</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m1(op1);</div>
<div class="line"><a name="l60463"></a><span class="lineno">60463</span>&#160;}</div>
<div class="line"><a name="l60464"></a><span class="lineno">60464</span>&#160; </div>
<div class="line"><a name="l60465"></a><span class="lineno">60465</span>&#160;__rv32 vfloat32m4_t vfwcvt_f_x_v_i16m2(vint16m2_t op1){</div>
<div class="line"><a name="l60466"></a><span class="lineno">60466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m2(op1);</div>
<div class="line"><a name="l60467"></a><span class="lineno">60467</span>&#160;}</div>
<div class="line"><a name="l60468"></a><span class="lineno">60468</span>&#160; </div>
<div class="line"><a name="l60469"></a><span class="lineno">60469</span>&#160;__rv32 vfloat32m8_t vfwcvt_f_x_v_i16m4(vint16m4_t op1){</div>
<div class="line"><a name="l60470"></a><span class="lineno">60470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m4(op1);</div>
<div class="line"><a name="l60471"></a><span class="lineno">60471</span>&#160;}</div>
<div class="line"><a name="l60472"></a><span class="lineno">60472</span>&#160; </div>
<div class="line"><a name="l60473"></a><span class="lineno">60473</span>&#160; </div>
<div class="line"><a name="l60474"></a><span class="lineno">60474</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l60475"></a><span class="lineno">60475</span>&#160; </div>
<div class="line"><a name="l60503"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a52a831b2dd3d1eb9b92954fd1ba6f8dc">60503</a></span>&#160;__rv32 vfloat32m2_t <a class="code" href="riscv__vector_8h.html#a52a831b2dd3d1eb9b92954fd1ba6f8dc">vfwcvt_f_xu_v_u16m1_m</a>(vmask_t mask, vuint16m1_t op1){</div>
<div class="line"><a name="l60504"></a><span class="lineno">60504</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m1_m(mask,op1);</div>
<div class="line"><a name="l60505"></a><span class="lineno">60505</span>&#160;}</div>
<div class="line"><a name="l60506"></a><span class="lineno">60506</span>&#160; </div>
<div class="line"><a name="l60507"></a><span class="lineno">60507</span>&#160;__rv32 vfloat32m4_t vfwcvt_f_xu_v_u16m2_m(vmask_t mask, vuint16m2_t op1){</div>
<div class="line"><a name="l60508"></a><span class="lineno">60508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m2_m(mask,op1);</div>
<div class="line"><a name="l60509"></a><span class="lineno">60509</span>&#160;}</div>
<div class="line"><a name="l60510"></a><span class="lineno">60510</span>&#160; </div>
<div class="line"><a name="l60511"></a><span class="lineno">60511</span>&#160;__rv32 vfloat32m8_t vfwcvt_f_xu_v_u16m4_m(vmask_t mask, vuint16m4_t op1){</div>
<div class="line"><a name="l60512"></a><span class="lineno">60512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_xu_v_u16m4_m(mask,op1);</div>
<div class="line"><a name="l60513"></a><span class="lineno">60513</span>&#160;}</div>
<div class="line"><a name="l60514"></a><span class="lineno">60514</span>&#160; </div>
<div class="line"><a name="l60542"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad93fe11a5772989dc2c97c09c1127607">60542</a></span>&#160;__rv32 vfloat32m2_t <a class="code" href="riscv__vector_8h.html#ad93fe11a5772989dc2c97c09c1127607">vfwcvt_f_x_v_i16m1_m</a>(vmask_t mask, vint16m1_t op1){</div>
<div class="line"><a name="l60543"></a><span class="lineno">60543</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m1_m(mask,op1);</div>
<div class="line"><a name="l60544"></a><span class="lineno">60544</span>&#160;}</div>
<div class="line"><a name="l60545"></a><span class="lineno">60545</span>&#160; </div>
<div class="line"><a name="l60546"></a><span class="lineno">60546</span>&#160;__rv32 vfloat32m4_t vfwcvt_f_x_v_i16m2_m(vmask_t mask, vint16m2_t op1){</div>
<div class="line"><a name="l60547"></a><span class="lineno">60547</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m2_m(mask,op1);</div>
<div class="line"><a name="l60548"></a><span class="lineno">60548</span>&#160;}</div>
<div class="line"><a name="l60549"></a><span class="lineno">60549</span>&#160; </div>
<div class="line"><a name="l60550"></a><span class="lineno">60550</span>&#160;__rv32 vfloat32m8_t vfwcvt_f_x_v_i16m4_m(vmask_t mask, vint16m4_t op1){</div>
<div class="line"><a name="l60551"></a><span class="lineno">60551</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfwcvt_f_x_v_i16m4_m(mask,op1);</div>
<div class="line"><a name="l60552"></a><span class="lineno">60552</span>&#160;}</div>
<div class="line"><a name="l60553"></a><span class="lineno">60553</span>&#160; </div>
<div class="line"><a name="l60554"></a><span class="lineno">60554</span>&#160; </div>
<div class="line"><a name="l60555"></a><span class="lineno">60555</span>&#160;<span class="comment">/*************Vector Narrowing Floating-Point/Integer Type-Convert Functions****************/</span></div>
<div class="line"><a name="l60579"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7443ac3f41b5fccaf342c2bd2f26d603">60579</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a7443ac3f41b5fccaf342c2bd2f26d603">vfncvt_xu_f_w_f32m2</a>(vfloat32m2_t op1){</div>
<div class="line"><a name="l60580"></a><span class="lineno">60580</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m2(op1);</div>
<div class="line"><a name="l60581"></a><span class="lineno">60581</span>&#160;}</div>
<div class="line"><a name="l60582"></a><span class="lineno">60582</span>&#160; </div>
<div class="line"><a name="l60583"></a><span class="lineno">60583</span>&#160;__rv32 vuint16m2_t vfncvt_xu_f_w_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l60584"></a><span class="lineno">60584</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m4(op1);</div>
<div class="line"><a name="l60585"></a><span class="lineno">60585</span>&#160;}</div>
<div class="line"><a name="l60586"></a><span class="lineno">60586</span>&#160; </div>
<div class="line"><a name="l60587"></a><span class="lineno">60587</span>&#160;__rv32 vuint16m4_t vfncvt_xu_f_w_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l60588"></a><span class="lineno">60588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m8(op1);</div>
<div class="line"><a name="l60589"></a><span class="lineno">60589</span>&#160;}</div>
<div class="line"><a name="l60590"></a><span class="lineno">60590</span>&#160; </div>
<div class="line"><a name="l60614"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a48b6a3bc794aa21330239c30aab070af">60614</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a48b6a3bc794aa21330239c30aab070af">vfncvt_x_f_w_f32m2</a>(vfloat32m2_t op1){</div>
<div class="line"><a name="l60615"></a><span class="lineno">60615</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m2(op1);</div>
<div class="line"><a name="l60616"></a><span class="lineno">60616</span>&#160;}</div>
<div class="line"><a name="l60617"></a><span class="lineno">60617</span>&#160; </div>
<div class="line"><a name="l60618"></a><span class="lineno">60618</span>&#160;__rv32 vint16m2_t vfncvt_x_f_w_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l60619"></a><span class="lineno">60619</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m4(op1);</div>
<div class="line"><a name="l60620"></a><span class="lineno">60620</span>&#160;}</div>
<div class="line"><a name="l60621"></a><span class="lineno">60621</span>&#160; </div>
<div class="line"><a name="l60622"></a><span class="lineno">60622</span>&#160;__rv32 vint16m4_t vfncvt_x_f_w_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l60623"></a><span class="lineno">60623</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m8(op1);</div>
<div class="line"><a name="l60624"></a><span class="lineno">60624</span>&#160;}</div>
<div class="line"><a name="l60625"></a><span class="lineno">60625</span>&#160; </div>
<div class="line"><a name="l60626"></a><span class="lineno">60626</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l60653"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a700378aa96a395dd75a8a2f577122353">60653</a></span>&#160;<span class="comment"></span>__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a700378aa96a395dd75a8a2f577122353">vfncvt_xu_f_w_f32m2_m</a>(vmask_t mask, vfloat32m2_t op1){</div>
<div class="line"><a name="l60654"></a><span class="lineno">60654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m2_m(mask,op1);</div>
<div class="line"><a name="l60655"></a><span class="lineno">60655</span>&#160;}</div>
<div class="line"><a name="l60656"></a><span class="lineno">60656</span>&#160; </div>
<div class="line"><a name="l60657"></a><span class="lineno">60657</span>&#160;__rv32 vuint16m2_t vfncvt_xu_f_w_f32m4_m(vmask_t mask, vfloat32m4_t op1){</div>
<div class="line"><a name="l60658"></a><span class="lineno">60658</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m4_m(mask,op1);</div>
<div class="line"><a name="l60659"></a><span class="lineno">60659</span>&#160;}</div>
<div class="line"><a name="l60660"></a><span class="lineno">60660</span>&#160; </div>
<div class="line"><a name="l60661"></a><span class="lineno">60661</span>&#160;__rv32 vuint16m4_t vfncvt_xu_f_w_f32m8_m(vmask_t mask, vfloat32m8_t op1){</div>
<div class="line"><a name="l60662"></a><span class="lineno">60662</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_xu_f_w_f32m8_m(mask,op1);</div>
<div class="line"><a name="l60663"></a><span class="lineno">60663</span>&#160;}</div>
<div class="line"><a name="l60664"></a><span class="lineno">60664</span>&#160; </div>
<div class="line"><a name="l60691"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8030ac06891e2e78c937043d6005a8d7">60691</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8030ac06891e2e78c937043d6005a8d7">vfncvt_x_f_w_f32m2_m</a>(vmask_t mask, vfloat32m2_t op1){</div>
<div class="line"><a name="l60692"></a><span class="lineno">60692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m2_m(mask,op1);</div>
<div class="line"><a name="l60693"></a><span class="lineno">60693</span>&#160;}</div>
<div class="line"><a name="l60694"></a><span class="lineno">60694</span>&#160; </div>
<div class="line"><a name="l60695"></a><span class="lineno">60695</span>&#160;__rv32 vint16m2_t vfncvt_x_f_w_f32m4_m(vmask_t mask, vfloat32m4_t op1){</div>
<div class="line"><a name="l60696"></a><span class="lineno">60696</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m4_m(mask,op1);</div>
<div class="line"><a name="l60697"></a><span class="lineno">60697</span>&#160;}</div>
<div class="line"><a name="l60698"></a><span class="lineno">60698</span>&#160; </div>
<div class="line"><a name="l60699"></a><span class="lineno">60699</span>&#160;__rv32 vint16m4_t vfncvt_x_f_w_f32m8_m(vmask_t mask, vfloat32m8_t op1){</div>
<div class="line"><a name="l60700"></a><span class="lineno">60700</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfncvt_x_f_w_f32m8_m(mask,op1);</div>
<div class="line"><a name="l60701"></a><span class="lineno">60701</span>&#160;}</div>
<div class="line"><a name="l60702"></a><span class="lineno">60702</span>&#160; </div>
<div class="line"><a name="l60703"></a><span class="lineno">60703</span>&#160; </div>
<div class="line"><a name="l60704"></a><span class="lineno">60704</span>&#160;<span class="comment">/*************Vector Single-Width Integer Reduction Functions****************/</span></div>
<div class="line"><a name="l60736"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6e6f6e19baca41fbed1605814f4558ef">60736</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a6e6f6e19baca41fbed1605814f4558ef">vredsum_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l60737"></a><span class="lineno">60737</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l60738"></a><span class="lineno">60738</span>&#160;}</div>
<div class="line"><a name="l60739"></a><span class="lineno">60739</span>&#160; </div>
<div class="line"><a name="l60740"></a><span class="lineno">60740</span>&#160;__rv32 vint8m2_t vredsum_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l60741"></a><span class="lineno">60741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l60742"></a><span class="lineno">60742</span>&#160;}</div>
<div class="line"><a name="l60743"></a><span class="lineno">60743</span>&#160; </div>
<div class="line"><a name="l60744"></a><span class="lineno">60744</span>&#160;__rv32 vint8m4_t vredsum_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l60745"></a><span class="lineno">60745</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l60746"></a><span class="lineno">60746</span>&#160;}</div>
<div class="line"><a name="l60747"></a><span class="lineno">60747</span>&#160; </div>
<div class="line"><a name="l60748"></a><span class="lineno">60748</span>&#160;__rv32 vint8m8_t vredsum_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l60749"></a><span class="lineno">60749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l60750"></a><span class="lineno">60750</span>&#160;}</div>
<div class="line"><a name="l60751"></a><span class="lineno">60751</span>&#160; </div>
<div class="line"><a name="l60783"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae0db765b8ee6fe54fe444651cae993d1">60783</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ae0db765b8ee6fe54fe444651cae993d1">vredsum_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l60784"></a><span class="lineno">60784</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l60785"></a><span class="lineno">60785</span>&#160;}</div>
<div class="line"><a name="l60786"></a><span class="lineno">60786</span>&#160; </div>
<div class="line"><a name="l60787"></a><span class="lineno">60787</span>&#160;__rv32 vuint8m2_t vredsum_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l60788"></a><span class="lineno">60788</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l60789"></a><span class="lineno">60789</span>&#160;}</div>
<div class="line"><a name="l60790"></a><span class="lineno">60790</span>&#160; </div>
<div class="line"><a name="l60791"></a><span class="lineno">60791</span>&#160;__rv32 vuint8m4_t vredsum_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l60792"></a><span class="lineno">60792</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l60793"></a><span class="lineno">60793</span>&#160;}</div>
<div class="line"><a name="l60794"></a><span class="lineno">60794</span>&#160; </div>
<div class="line"><a name="l60795"></a><span class="lineno">60795</span>&#160;__rv32 vuint8m8_t vredsum_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l60796"></a><span class="lineno">60796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l60797"></a><span class="lineno">60797</span>&#160;}</div>
<div class="line"><a name="l60798"></a><span class="lineno">60798</span>&#160; </div>
<div class="line"><a name="l60830"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a03cf1ad20d33b3b36ee6ed956c369a59">60830</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a03cf1ad20d33b3b36ee6ed956c369a59">vredsum_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l60831"></a><span class="lineno">60831</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l60832"></a><span class="lineno">60832</span>&#160;}</div>
<div class="line"><a name="l60833"></a><span class="lineno">60833</span>&#160; </div>
<div class="line"><a name="l60834"></a><span class="lineno">60834</span>&#160;__rv32 vint16m2_t vredsum_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l60835"></a><span class="lineno">60835</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l60836"></a><span class="lineno">60836</span>&#160;}</div>
<div class="line"><a name="l60837"></a><span class="lineno">60837</span>&#160; </div>
<div class="line"><a name="l60838"></a><span class="lineno">60838</span>&#160;__rv32 vint16m4_t vredsum_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l60839"></a><span class="lineno">60839</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l60840"></a><span class="lineno">60840</span>&#160;}</div>
<div class="line"><a name="l60841"></a><span class="lineno">60841</span>&#160; </div>
<div class="line"><a name="l60842"></a><span class="lineno">60842</span>&#160;__rv32 vint16m8_t vredsum_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l60843"></a><span class="lineno">60843</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l60844"></a><span class="lineno">60844</span>&#160;}</div>
<div class="line"><a name="l60845"></a><span class="lineno">60845</span>&#160; </div>
<div class="line"><a name="l60877"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa3deae49e6965fbff756af88bd24a032">60877</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aa3deae49e6965fbff756af88bd24a032">vredsum_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l60878"></a><span class="lineno">60878</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l60879"></a><span class="lineno">60879</span>&#160;}</div>
<div class="line"><a name="l60880"></a><span class="lineno">60880</span>&#160; </div>
<div class="line"><a name="l60881"></a><span class="lineno">60881</span>&#160;__rv32 vuint16m2_t vredsum_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l60882"></a><span class="lineno">60882</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l60883"></a><span class="lineno">60883</span>&#160;}</div>
<div class="line"><a name="l60884"></a><span class="lineno">60884</span>&#160; </div>
<div class="line"><a name="l60885"></a><span class="lineno">60885</span>&#160;__rv32 vuint16m4_t vredsum_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l60886"></a><span class="lineno">60886</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l60887"></a><span class="lineno">60887</span>&#160;}</div>
<div class="line"><a name="l60888"></a><span class="lineno">60888</span>&#160; </div>
<div class="line"><a name="l60889"></a><span class="lineno">60889</span>&#160;__rv32 vuint16m8_t vredsum_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l60890"></a><span class="lineno">60890</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l60891"></a><span class="lineno">60891</span>&#160;}</div>
<div class="line"><a name="l60892"></a><span class="lineno">60892</span>&#160; </div>
<div class="line"><a name="l60924"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae2ca65cf535f2f6b0bd489bd646d1da5">60924</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae2ca65cf535f2f6b0bd489bd646d1da5">vredsum_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l60925"></a><span class="lineno">60925</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l60926"></a><span class="lineno">60926</span>&#160;}</div>
<div class="line"><a name="l60927"></a><span class="lineno">60927</span>&#160; </div>
<div class="line"><a name="l60928"></a><span class="lineno">60928</span>&#160;__rv32 vint32m2_t vredsum_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l60929"></a><span class="lineno">60929</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l60930"></a><span class="lineno">60930</span>&#160;}</div>
<div class="line"><a name="l60931"></a><span class="lineno">60931</span>&#160; </div>
<div class="line"><a name="l60932"></a><span class="lineno">60932</span>&#160;__rv32 vint32m4_t vredsum_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l60933"></a><span class="lineno">60933</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l60934"></a><span class="lineno">60934</span>&#160;}</div>
<div class="line"><a name="l60935"></a><span class="lineno">60935</span>&#160; </div>
<div class="line"><a name="l60936"></a><span class="lineno">60936</span>&#160;__rv32 vint32m8_t vredsum_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l60937"></a><span class="lineno">60937</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l60938"></a><span class="lineno">60938</span>&#160;}</div>
<div class="line"><a name="l60939"></a><span class="lineno">60939</span>&#160; </div>
<div class="line"><a name="l60971"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef3567d4637e8aa99277284346bce7a0">60971</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aef3567d4637e8aa99277284346bce7a0">vredsum_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l60972"></a><span class="lineno">60972</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l60973"></a><span class="lineno">60973</span>&#160;}</div>
<div class="line"><a name="l60974"></a><span class="lineno">60974</span>&#160; </div>
<div class="line"><a name="l60975"></a><span class="lineno">60975</span>&#160;__rv32 vuint32m2_t vredsum_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l60976"></a><span class="lineno">60976</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l60977"></a><span class="lineno">60977</span>&#160;}</div>
<div class="line"><a name="l60978"></a><span class="lineno">60978</span>&#160; </div>
<div class="line"><a name="l60979"></a><span class="lineno">60979</span>&#160;__rv32 vuint32m4_t vredsum_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l60980"></a><span class="lineno">60980</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l60981"></a><span class="lineno">60981</span>&#160;}</div>
<div class="line"><a name="l60982"></a><span class="lineno">60982</span>&#160; </div>
<div class="line"><a name="l60983"></a><span class="lineno">60983</span>&#160;__rv32 vuint32m8_t vredsum_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l60984"></a><span class="lineno">60984</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l60985"></a><span class="lineno">60985</span>&#160;}</div>
<div class="line"><a name="l60986"></a><span class="lineno">60986</span>&#160; </div>
<div class="line"><a name="l61018"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a05c19e3086fc29c8c8e21c0e2674b167">61018</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a05c19e3086fc29c8c8e21c0e2674b167">vredand_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l61019"></a><span class="lineno">61019</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l61020"></a><span class="lineno">61020</span>&#160;}</div>
<div class="line"><a name="l61021"></a><span class="lineno">61021</span>&#160; </div>
<div class="line"><a name="l61022"></a><span class="lineno">61022</span>&#160;__rv32 vint8m2_t vredand_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l61023"></a><span class="lineno">61023</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l61024"></a><span class="lineno">61024</span>&#160;}</div>
<div class="line"><a name="l61025"></a><span class="lineno">61025</span>&#160; </div>
<div class="line"><a name="l61026"></a><span class="lineno">61026</span>&#160;__rv32 vint8m4_t vredand_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l61027"></a><span class="lineno">61027</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l61028"></a><span class="lineno">61028</span>&#160;}</div>
<div class="line"><a name="l61029"></a><span class="lineno">61029</span>&#160; </div>
<div class="line"><a name="l61030"></a><span class="lineno">61030</span>&#160;__rv32 vint8m8_t vredand_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l61031"></a><span class="lineno">61031</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l61032"></a><span class="lineno">61032</span>&#160;}</div>
<div class="line"><a name="l61033"></a><span class="lineno">61033</span>&#160; </div>
<div class="line"><a name="l61065"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1eb273c33d722157a82f12d12c29cb14">61065</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a1eb273c33d722157a82f12d12c29cb14">vredand_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l61066"></a><span class="lineno">61066</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l61067"></a><span class="lineno">61067</span>&#160;}</div>
<div class="line"><a name="l61068"></a><span class="lineno">61068</span>&#160; </div>
<div class="line"><a name="l61069"></a><span class="lineno">61069</span>&#160;__rv32 vuint8m2_t vredand_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l61070"></a><span class="lineno">61070</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l61071"></a><span class="lineno">61071</span>&#160;}</div>
<div class="line"><a name="l61072"></a><span class="lineno">61072</span>&#160; </div>
<div class="line"><a name="l61073"></a><span class="lineno">61073</span>&#160;__rv32 vuint8m4_t vredand_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l61074"></a><span class="lineno">61074</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l61075"></a><span class="lineno">61075</span>&#160;}</div>
<div class="line"><a name="l61076"></a><span class="lineno">61076</span>&#160; </div>
<div class="line"><a name="l61077"></a><span class="lineno">61077</span>&#160;__rv32 vuint8m8_t vredand_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l61078"></a><span class="lineno">61078</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l61079"></a><span class="lineno">61079</span>&#160;}</div>
<div class="line"><a name="l61080"></a><span class="lineno">61080</span>&#160; </div>
<div class="line"><a name="l61112"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef1816199656df67886dc860a637250a">61112</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aef1816199656df67886dc860a637250a">vredand_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l61113"></a><span class="lineno">61113</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l61114"></a><span class="lineno">61114</span>&#160;}</div>
<div class="line"><a name="l61115"></a><span class="lineno">61115</span>&#160; </div>
<div class="line"><a name="l61116"></a><span class="lineno">61116</span>&#160;__rv32 vint16m2_t vredand_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l61117"></a><span class="lineno">61117</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l61118"></a><span class="lineno">61118</span>&#160;}</div>
<div class="line"><a name="l61119"></a><span class="lineno">61119</span>&#160; </div>
<div class="line"><a name="l61120"></a><span class="lineno">61120</span>&#160;__rv32 vint16m4_t vredand_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l61121"></a><span class="lineno">61121</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l61122"></a><span class="lineno">61122</span>&#160;}</div>
<div class="line"><a name="l61123"></a><span class="lineno">61123</span>&#160; </div>
<div class="line"><a name="l61124"></a><span class="lineno">61124</span>&#160;__rv32 vint16m8_t vredand_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l61125"></a><span class="lineno">61125</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l61126"></a><span class="lineno">61126</span>&#160;}</div>
<div class="line"><a name="l61127"></a><span class="lineno">61127</span>&#160; </div>
<div class="line"><a name="l61159"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad0183627e4a71084c41f619c8ed0bec1">61159</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad0183627e4a71084c41f619c8ed0bec1">vredand_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l61160"></a><span class="lineno">61160</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l61161"></a><span class="lineno">61161</span>&#160;}</div>
<div class="line"><a name="l61162"></a><span class="lineno">61162</span>&#160; </div>
<div class="line"><a name="l61163"></a><span class="lineno">61163</span>&#160;__rv32 vuint16m2_t vredand_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l61164"></a><span class="lineno">61164</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l61165"></a><span class="lineno">61165</span>&#160;}</div>
<div class="line"><a name="l61166"></a><span class="lineno">61166</span>&#160; </div>
<div class="line"><a name="l61167"></a><span class="lineno">61167</span>&#160;__rv32 vuint16m4_t vredand_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l61168"></a><span class="lineno">61168</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l61169"></a><span class="lineno">61169</span>&#160;}</div>
<div class="line"><a name="l61170"></a><span class="lineno">61170</span>&#160; </div>
<div class="line"><a name="l61171"></a><span class="lineno">61171</span>&#160;__rv32 vuint16m8_t vredand_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l61172"></a><span class="lineno">61172</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l61173"></a><span class="lineno">61173</span>&#160;}</div>
<div class="line"><a name="l61174"></a><span class="lineno">61174</span>&#160; </div>
<div class="line"><a name="l61206"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a39282c9637509b27f1255f4244407564">61206</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a39282c9637509b27f1255f4244407564">vredand_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l61207"></a><span class="lineno">61207</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l61208"></a><span class="lineno">61208</span>&#160;}</div>
<div class="line"><a name="l61209"></a><span class="lineno">61209</span>&#160; </div>
<div class="line"><a name="l61210"></a><span class="lineno">61210</span>&#160;__rv32 vint32m2_t vredand_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l61211"></a><span class="lineno">61211</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l61212"></a><span class="lineno">61212</span>&#160;}</div>
<div class="line"><a name="l61213"></a><span class="lineno">61213</span>&#160; </div>
<div class="line"><a name="l61214"></a><span class="lineno">61214</span>&#160;__rv32 vint32m4_t vredand_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l61215"></a><span class="lineno">61215</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l61216"></a><span class="lineno">61216</span>&#160;}</div>
<div class="line"><a name="l61217"></a><span class="lineno">61217</span>&#160; </div>
<div class="line"><a name="l61218"></a><span class="lineno">61218</span>&#160;__rv32 vint32m8_t vredand_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l61219"></a><span class="lineno">61219</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l61220"></a><span class="lineno">61220</span>&#160;}</div>
<div class="line"><a name="l61221"></a><span class="lineno">61221</span>&#160; </div>
<div class="line"><a name="l61253"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a385946d811a9762ae85652c6c87da42f">61253</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a385946d811a9762ae85652c6c87da42f">vredand_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l61254"></a><span class="lineno">61254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l61255"></a><span class="lineno">61255</span>&#160;}</div>
<div class="line"><a name="l61256"></a><span class="lineno">61256</span>&#160; </div>
<div class="line"><a name="l61257"></a><span class="lineno">61257</span>&#160;__rv32 vuint32m2_t vredand_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l61258"></a><span class="lineno">61258</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l61259"></a><span class="lineno">61259</span>&#160;}</div>
<div class="line"><a name="l61260"></a><span class="lineno">61260</span>&#160; </div>
<div class="line"><a name="l61261"></a><span class="lineno">61261</span>&#160;__rv32 vuint32m4_t vredand_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l61262"></a><span class="lineno">61262</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l61263"></a><span class="lineno">61263</span>&#160;}</div>
<div class="line"><a name="l61264"></a><span class="lineno">61264</span>&#160; </div>
<div class="line"><a name="l61265"></a><span class="lineno">61265</span>&#160;__rv32 vuint32m8_t vredand_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l61266"></a><span class="lineno">61266</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l61267"></a><span class="lineno">61267</span>&#160;}</div>
<div class="line"><a name="l61268"></a><span class="lineno">61268</span>&#160; </div>
<div class="line"><a name="l61300"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9037cc747b045e95aebbfb6f77ee809c">61300</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9037cc747b045e95aebbfb6f77ee809c">vredor_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l61301"></a><span class="lineno">61301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l61302"></a><span class="lineno">61302</span>&#160;}</div>
<div class="line"><a name="l61303"></a><span class="lineno">61303</span>&#160; </div>
<div class="line"><a name="l61304"></a><span class="lineno">61304</span>&#160;__rv32 vint8m2_t vredor_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l61305"></a><span class="lineno">61305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l61306"></a><span class="lineno">61306</span>&#160;}</div>
<div class="line"><a name="l61307"></a><span class="lineno">61307</span>&#160; </div>
<div class="line"><a name="l61308"></a><span class="lineno">61308</span>&#160;__rv32 vint8m4_t vredor_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l61309"></a><span class="lineno">61309</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l61310"></a><span class="lineno">61310</span>&#160;}</div>
<div class="line"><a name="l61311"></a><span class="lineno">61311</span>&#160; </div>
<div class="line"><a name="l61312"></a><span class="lineno">61312</span>&#160;__rv32 vint8m8_t vredor_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l61313"></a><span class="lineno">61313</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l61314"></a><span class="lineno">61314</span>&#160;}</div>
<div class="line"><a name="l61315"></a><span class="lineno">61315</span>&#160; </div>
<div class="line"><a name="l61347"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5cd5528b58d04eb6a5d5f1427ebc238f">61347</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5cd5528b58d04eb6a5d5f1427ebc238f">vredor_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l61348"></a><span class="lineno">61348</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l61349"></a><span class="lineno">61349</span>&#160;}</div>
<div class="line"><a name="l61350"></a><span class="lineno">61350</span>&#160; </div>
<div class="line"><a name="l61351"></a><span class="lineno">61351</span>&#160;__rv32 vuint8m2_t vredor_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l61352"></a><span class="lineno">61352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l61353"></a><span class="lineno">61353</span>&#160;}</div>
<div class="line"><a name="l61354"></a><span class="lineno">61354</span>&#160; </div>
<div class="line"><a name="l61355"></a><span class="lineno">61355</span>&#160;__rv32 vuint8m4_t vredor_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l61356"></a><span class="lineno">61356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l61357"></a><span class="lineno">61357</span>&#160;}</div>
<div class="line"><a name="l61358"></a><span class="lineno">61358</span>&#160; </div>
<div class="line"><a name="l61359"></a><span class="lineno">61359</span>&#160;__rv32 vuint8m8_t vredor_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l61360"></a><span class="lineno">61360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l61361"></a><span class="lineno">61361</span>&#160;}</div>
<div class="line"><a name="l61362"></a><span class="lineno">61362</span>&#160; </div>
<div class="line"><a name="l61394"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a804d301d3a7123dad466579ee30a0d29">61394</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a804d301d3a7123dad466579ee30a0d29">vredor_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l61395"></a><span class="lineno">61395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l61396"></a><span class="lineno">61396</span>&#160;}</div>
<div class="line"><a name="l61397"></a><span class="lineno">61397</span>&#160; </div>
<div class="line"><a name="l61398"></a><span class="lineno">61398</span>&#160;__rv32 vint16m2_t vredor_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l61399"></a><span class="lineno">61399</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l61400"></a><span class="lineno">61400</span>&#160;}</div>
<div class="line"><a name="l61401"></a><span class="lineno">61401</span>&#160; </div>
<div class="line"><a name="l61402"></a><span class="lineno">61402</span>&#160;__rv32 vint16m4_t vredor_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l61403"></a><span class="lineno">61403</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l61404"></a><span class="lineno">61404</span>&#160;}</div>
<div class="line"><a name="l61405"></a><span class="lineno">61405</span>&#160; </div>
<div class="line"><a name="l61406"></a><span class="lineno">61406</span>&#160;__rv32 vint16m8_t vredor_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l61407"></a><span class="lineno">61407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l61408"></a><span class="lineno">61408</span>&#160;}</div>
<div class="line"><a name="l61409"></a><span class="lineno">61409</span>&#160; </div>
<div class="line"><a name="l61441"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a235ec6ec6b36422bdb9fbf5903f0c12b">61441</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a235ec6ec6b36422bdb9fbf5903f0c12b">vredor_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l61442"></a><span class="lineno">61442</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l61443"></a><span class="lineno">61443</span>&#160;}</div>
<div class="line"><a name="l61444"></a><span class="lineno">61444</span>&#160; </div>
<div class="line"><a name="l61445"></a><span class="lineno">61445</span>&#160;__rv32 vuint16m2_t vredor_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l61446"></a><span class="lineno">61446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l61447"></a><span class="lineno">61447</span>&#160;}</div>
<div class="line"><a name="l61448"></a><span class="lineno">61448</span>&#160; </div>
<div class="line"><a name="l61449"></a><span class="lineno">61449</span>&#160;__rv32 vuint16m4_t vredor_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l61450"></a><span class="lineno">61450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l61451"></a><span class="lineno">61451</span>&#160;}</div>
<div class="line"><a name="l61452"></a><span class="lineno">61452</span>&#160; </div>
<div class="line"><a name="l61453"></a><span class="lineno">61453</span>&#160;__rv32 vuint16m8_t vredor_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l61454"></a><span class="lineno">61454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l61455"></a><span class="lineno">61455</span>&#160;}</div>
<div class="line"><a name="l61456"></a><span class="lineno">61456</span>&#160; </div>
<div class="line"><a name="l61488"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad5203a3761968227533033fd6eb047bf">61488</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ad5203a3761968227533033fd6eb047bf">vredor_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l61489"></a><span class="lineno">61489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l61490"></a><span class="lineno">61490</span>&#160;}</div>
<div class="line"><a name="l61491"></a><span class="lineno">61491</span>&#160; </div>
<div class="line"><a name="l61492"></a><span class="lineno">61492</span>&#160;__rv32 vint32m2_t vredor_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l61493"></a><span class="lineno">61493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l61494"></a><span class="lineno">61494</span>&#160;}</div>
<div class="line"><a name="l61495"></a><span class="lineno">61495</span>&#160; </div>
<div class="line"><a name="l61496"></a><span class="lineno">61496</span>&#160;__rv32 vint32m4_t vredor_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l61497"></a><span class="lineno">61497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l61498"></a><span class="lineno">61498</span>&#160;}</div>
<div class="line"><a name="l61499"></a><span class="lineno">61499</span>&#160; </div>
<div class="line"><a name="l61500"></a><span class="lineno">61500</span>&#160;__rv32 vint32m8_t vredor_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l61501"></a><span class="lineno">61501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l61502"></a><span class="lineno">61502</span>&#160;}</div>
<div class="line"><a name="l61503"></a><span class="lineno">61503</span>&#160; </div>
<div class="line"><a name="l61535"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#affa261ff5187e9828353b6e9b5934a3e">61535</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#affa261ff5187e9828353b6e9b5934a3e">vredor_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l61536"></a><span class="lineno">61536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l61537"></a><span class="lineno">61537</span>&#160;}</div>
<div class="line"><a name="l61538"></a><span class="lineno">61538</span>&#160; </div>
<div class="line"><a name="l61539"></a><span class="lineno">61539</span>&#160;__rv32 vuint32m2_t vredor_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l61540"></a><span class="lineno">61540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l61541"></a><span class="lineno">61541</span>&#160;}</div>
<div class="line"><a name="l61542"></a><span class="lineno">61542</span>&#160; </div>
<div class="line"><a name="l61543"></a><span class="lineno">61543</span>&#160;__rv32 vuint32m4_t vredor_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l61544"></a><span class="lineno">61544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l61545"></a><span class="lineno">61545</span>&#160;}</div>
<div class="line"><a name="l61546"></a><span class="lineno">61546</span>&#160; </div>
<div class="line"><a name="l61547"></a><span class="lineno">61547</span>&#160;__rv32 vuint32m8_t vredor_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l61548"></a><span class="lineno">61548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l61549"></a><span class="lineno">61549</span>&#160;}</div>
<div class="line"><a name="l61550"></a><span class="lineno">61550</span>&#160; </div>
<div class="line"><a name="l61582"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a053cfa1ef3e11dbaa84bea37ecb29fa5">61582</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a053cfa1ef3e11dbaa84bea37ecb29fa5">vredxor_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l61583"></a><span class="lineno">61583</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l61584"></a><span class="lineno">61584</span>&#160;}</div>
<div class="line"><a name="l61585"></a><span class="lineno">61585</span>&#160; </div>
<div class="line"><a name="l61586"></a><span class="lineno">61586</span>&#160;__rv32 vint8m2_t vredxor_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l61587"></a><span class="lineno">61587</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l61588"></a><span class="lineno">61588</span>&#160;}</div>
<div class="line"><a name="l61589"></a><span class="lineno">61589</span>&#160; </div>
<div class="line"><a name="l61590"></a><span class="lineno">61590</span>&#160;__rv32 vint8m4_t vredxor_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l61591"></a><span class="lineno">61591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l61592"></a><span class="lineno">61592</span>&#160;}</div>
<div class="line"><a name="l61593"></a><span class="lineno">61593</span>&#160; </div>
<div class="line"><a name="l61594"></a><span class="lineno">61594</span>&#160;__rv32 vint8m8_t vredxor_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l61595"></a><span class="lineno">61595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l61596"></a><span class="lineno">61596</span>&#160;}</div>
<div class="line"><a name="l61597"></a><span class="lineno">61597</span>&#160; </div>
<div class="line"><a name="l61629"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adef2644e5bc31eef7303d4b8c5b14308">61629</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#adef2644e5bc31eef7303d4b8c5b14308">vredxor_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l61630"></a><span class="lineno">61630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l61631"></a><span class="lineno">61631</span>&#160;}</div>
<div class="line"><a name="l61632"></a><span class="lineno">61632</span>&#160; </div>
<div class="line"><a name="l61633"></a><span class="lineno">61633</span>&#160;__rv32 vuint8m2_t vredxor_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l61634"></a><span class="lineno">61634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l61635"></a><span class="lineno">61635</span>&#160;}</div>
<div class="line"><a name="l61636"></a><span class="lineno">61636</span>&#160; </div>
<div class="line"><a name="l61637"></a><span class="lineno">61637</span>&#160;__rv32 vuint8m4_t vredxor_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l61638"></a><span class="lineno">61638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l61639"></a><span class="lineno">61639</span>&#160;}</div>
<div class="line"><a name="l61640"></a><span class="lineno">61640</span>&#160; </div>
<div class="line"><a name="l61641"></a><span class="lineno">61641</span>&#160;__rv32 vuint8m8_t vredxor_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l61642"></a><span class="lineno">61642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l61643"></a><span class="lineno">61643</span>&#160;}</div>
<div class="line"><a name="l61644"></a><span class="lineno">61644</span>&#160; </div>
<div class="line"><a name="l61676"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab2f304476a8b95e671be34e5324e0a87">61676</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ab2f304476a8b95e671be34e5324e0a87">vredxor_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l61677"></a><span class="lineno">61677</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l61678"></a><span class="lineno">61678</span>&#160;}</div>
<div class="line"><a name="l61679"></a><span class="lineno">61679</span>&#160; </div>
<div class="line"><a name="l61680"></a><span class="lineno">61680</span>&#160;__rv32 vint16m2_t vredxor_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l61681"></a><span class="lineno">61681</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l61682"></a><span class="lineno">61682</span>&#160;}</div>
<div class="line"><a name="l61683"></a><span class="lineno">61683</span>&#160; </div>
<div class="line"><a name="l61684"></a><span class="lineno">61684</span>&#160;__rv32 vint16m4_t vredxor_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l61685"></a><span class="lineno">61685</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l61686"></a><span class="lineno">61686</span>&#160;}</div>
<div class="line"><a name="l61687"></a><span class="lineno">61687</span>&#160; </div>
<div class="line"><a name="l61688"></a><span class="lineno">61688</span>&#160;__rv32 vint16m8_t vredxor_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l61689"></a><span class="lineno">61689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l61690"></a><span class="lineno">61690</span>&#160;}</div>
<div class="line"><a name="l61691"></a><span class="lineno">61691</span>&#160; </div>
<div class="line"><a name="l61723"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a345f27f6c40df3fcf29caa3040d8c8c7">61723</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a345f27f6c40df3fcf29caa3040d8c8c7">vredxor_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l61724"></a><span class="lineno">61724</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l61725"></a><span class="lineno">61725</span>&#160;}</div>
<div class="line"><a name="l61726"></a><span class="lineno">61726</span>&#160; </div>
<div class="line"><a name="l61727"></a><span class="lineno">61727</span>&#160;__rv32 vuint16m2_t vredxor_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l61728"></a><span class="lineno">61728</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l61729"></a><span class="lineno">61729</span>&#160;}</div>
<div class="line"><a name="l61730"></a><span class="lineno">61730</span>&#160; </div>
<div class="line"><a name="l61731"></a><span class="lineno">61731</span>&#160;__rv32 vuint16m4_t vredxor_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l61732"></a><span class="lineno">61732</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l61733"></a><span class="lineno">61733</span>&#160;}</div>
<div class="line"><a name="l61734"></a><span class="lineno">61734</span>&#160; </div>
<div class="line"><a name="l61735"></a><span class="lineno">61735</span>&#160;__rv32 vuint16m8_t vredxor_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l61736"></a><span class="lineno">61736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l61737"></a><span class="lineno">61737</span>&#160;}</div>
<div class="line"><a name="l61738"></a><span class="lineno">61738</span>&#160; </div>
<div class="line"><a name="l61770"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78190c91869b9f55c86209f6113f082e">61770</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a78190c91869b9f55c86209f6113f082e">vredxor_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l61771"></a><span class="lineno">61771</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l61772"></a><span class="lineno">61772</span>&#160;}</div>
<div class="line"><a name="l61773"></a><span class="lineno">61773</span>&#160; </div>
<div class="line"><a name="l61774"></a><span class="lineno">61774</span>&#160;__rv32 vint32m2_t vredxor_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l61775"></a><span class="lineno">61775</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l61776"></a><span class="lineno">61776</span>&#160;}</div>
<div class="line"><a name="l61777"></a><span class="lineno">61777</span>&#160; </div>
<div class="line"><a name="l61778"></a><span class="lineno">61778</span>&#160;__rv32 vint32m4_t vredxor_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l61779"></a><span class="lineno">61779</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l61780"></a><span class="lineno">61780</span>&#160;}</div>
<div class="line"><a name="l61781"></a><span class="lineno">61781</span>&#160; </div>
<div class="line"><a name="l61782"></a><span class="lineno">61782</span>&#160;__rv32 vint32m8_t vredxor_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l61783"></a><span class="lineno">61783</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l61784"></a><span class="lineno">61784</span>&#160;}</div>
<div class="line"><a name="l61785"></a><span class="lineno">61785</span>&#160; </div>
<div class="line"><a name="l61817"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa7c1fdf7b5b76ebd93a5bfbdef314a95">61817</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#aa7c1fdf7b5b76ebd93a5bfbdef314a95">vredxor_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l61818"></a><span class="lineno">61818</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l61819"></a><span class="lineno">61819</span>&#160;}</div>
<div class="line"><a name="l61820"></a><span class="lineno">61820</span>&#160; </div>
<div class="line"><a name="l61821"></a><span class="lineno">61821</span>&#160;__rv32 vuint32m2_t vredxor_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l61822"></a><span class="lineno">61822</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l61823"></a><span class="lineno">61823</span>&#160;}</div>
<div class="line"><a name="l61824"></a><span class="lineno">61824</span>&#160; </div>
<div class="line"><a name="l61825"></a><span class="lineno">61825</span>&#160;__rv32 vuint32m4_t vredxor_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l61826"></a><span class="lineno">61826</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l61827"></a><span class="lineno">61827</span>&#160;}</div>
<div class="line"><a name="l61828"></a><span class="lineno">61828</span>&#160; </div>
<div class="line"><a name="l61829"></a><span class="lineno">61829</span>&#160;__rv32 vuint32m8_t vredxor_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l61830"></a><span class="lineno">61830</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l61831"></a><span class="lineno">61831</span>&#160;}</div>
<div class="line"><a name="l61832"></a><span class="lineno">61832</span>&#160; </div>
<div class="line"><a name="l61864"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a54a8022ca9ea1f354ed11ad8d2c68215">61864</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a54a8022ca9ea1f354ed11ad8d2c68215">vredmax_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l61865"></a><span class="lineno">61865</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l61866"></a><span class="lineno">61866</span>&#160;}</div>
<div class="line"><a name="l61867"></a><span class="lineno">61867</span>&#160; </div>
<div class="line"><a name="l61868"></a><span class="lineno">61868</span>&#160;__rv32 vint8m2_t vredmax_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l61869"></a><span class="lineno">61869</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l61870"></a><span class="lineno">61870</span>&#160;}</div>
<div class="line"><a name="l61871"></a><span class="lineno">61871</span>&#160; </div>
<div class="line"><a name="l61872"></a><span class="lineno">61872</span>&#160;__rv32 vint8m4_t vredmax_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l61873"></a><span class="lineno">61873</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l61874"></a><span class="lineno">61874</span>&#160;}</div>
<div class="line"><a name="l61875"></a><span class="lineno">61875</span>&#160; </div>
<div class="line"><a name="l61876"></a><span class="lineno">61876</span>&#160;__rv32 vint8m8_t vredmax_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l61877"></a><span class="lineno">61877</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l61878"></a><span class="lineno">61878</span>&#160;}</div>
<div class="line"><a name="l61879"></a><span class="lineno">61879</span>&#160; </div>
<div class="line"><a name="l61911"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad1b6e48a83e2efdaaa6881937d09b963">61911</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#ad1b6e48a83e2efdaaa6881937d09b963">vredmaxu_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l61912"></a><span class="lineno">61912</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l61913"></a><span class="lineno">61913</span>&#160;}</div>
<div class="line"><a name="l61914"></a><span class="lineno">61914</span>&#160; </div>
<div class="line"><a name="l61915"></a><span class="lineno">61915</span>&#160;__rv32 vuint8m2_t vredmaxu_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l61916"></a><span class="lineno">61916</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l61917"></a><span class="lineno">61917</span>&#160;}</div>
<div class="line"><a name="l61918"></a><span class="lineno">61918</span>&#160; </div>
<div class="line"><a name="l61919"></a><span class="lineno">61919</span>&#160;__rv32 vuint8m4_t vredmaxu_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l61920"></a><span class="lineno">61920</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l61921"></a><span class="lineno">61921</span>&#160;}</div>
<div class="line"><a name="l61922"></a><span class="lineno">61922</span>&#160; </div>
<div class="line"><a name="l61923"></a><span class="lineno">61923</span>&#160;__rv32 vuint8m8_t vredmaxu_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l61924"></a><span class="lineno">61924</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l61925"></a><span class="lineno">61925</span>&#160;}</div>
<div class="line"><a name="l61926"></a><span class="lineno">61926</span>&#160; </div>
<div class="line"><a name="l61958"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a73fc6f28ed0537ba69e231f0258c5ff8">61958</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a73fc6f28ed0537ba69e231f0258c5ff8">vredmax_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l61959"></a><span class="lineno">61959</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l61960"></a><span class="lineno">61960</span>&#160;}</div>
<div class="line"><a name="l61961"></a><span class="lineno">61961</span>&#160; </div>
<div class="line"><a name="l61962"></a><span class="lineno">61962</span>&#160;__rv32 vint16m2_t vredmax_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l61963"></a><span class="lineno">61963</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l61964"></a><span class="lineno">61964</span>&#160;}</div>
<div class="line"><a name="l61965"></a><span class="lineno">61965</span>&#160; </div>
<div class="line"><a name="l61966"></a><span class="lineno">61966</span>&#160;__rv32 vint16m4_t vredmax_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l61967"></a><span class="lineno">61967</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l61968"></a><span class="lineno">61968</span>&#160;}</div>
<div class="line"><a name="l61969"></a><span class="lineno">61969</span>&#160; </div>
<div class="line"><a name="l61970"></a><span class="lineno">61970</span>&#160;__rv32 vint16m8_t vredmax_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l61971"></a><span class="lineno">61971</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l61972"></a><span class="lineno">61972</span>&#160;}</div>
<div class="line"><a name="l61973"></a><span class="lineno">61973</span>&#160; </div>
<div class="line"><a name="l62005"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a89fe0a2b38bc22579fe476f7fb3dad4d">62005</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a89fe0a2b38bc22579fe476f7fb3dad4d">vredmaxu_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l62006"></a><span class="lineno">62006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l62007"></a><span class="lineno">62007</span>&#160;}</div>
<div class="line"><a name="l62008"></a><span class="lineno">62008</span>&#160; </div>
<div class="line"><a name="l62009"></a><span class="lineno">62009</span>&#160;__rv32 vuint16m2_t vredmaxu_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l62010"></a><span class="lineno">62010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l62011"></a><span class="lineno">62011</span>&#160;}</div>
<div class="line"><a name="l62012"></a><span class="lineno">62012</span>&#160; </div>
<div class="line"><a name="l62013"></a><span class="lineno">62013</span>&#160;__rv32 vuint16m4_t vredmaxu_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l62014"></a><span class="lineno">62014</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l62015"></a><span class="lineno">62015</span>&#160;}</div>
<div class="line"><a name="l62016"></a><span class="lineno">62016</span>&#160; </div>
<div class="line"><a name="l62017"></a><span class="lineno">62017</span>&#160;__rv32 vuint16m8_t vredmaxu_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l62018"></a><span class="lineno">62018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l62019"></a><span class="lineno">62019</span>&#160;}</div>
<div class="line"><a name="l62020"></a><span class="lineno">62020</span>&#160; </div>
<div class="line"><a name="l62052"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afcd246f0a286286061328ef61f1ebbb4">62052</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afcd246f0a286286061328ef61f1ebbb4">vredmax_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l62053"></a><span class="lineno">62053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l62054"></a><span class="lineno">62054</span>&#160;}</div>
<div class="line"><a name="l62055"></a><span class="lineno">62055</span>&#160; </div>
<div class="line"><a name="l62056"></a><span class="lineno">62056</span>&#160;__rv32 vint32m2_t vredmax_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l62057"></a><span class="lineno">62057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l62058"></a><span class="lineno">62058</span>&#160;}</div>
<div class="line"><a name="l62059"></a><span class="lineno">62059</span>&#160; </div>
<div class="line"><a name="l62060"></a><span class="lineno">62060</span>&#160;__rv32 vint32m4_t vredmax_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l62061"></a><span class="lineno">62061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l62062"></a><span class="lineno">62062</span>&#160;}</div>
<div class="line"><a name="l62063"></a><span class="lineno">62063</span>&#160; </div>
<div class="line"><a name="l62064"></a><span class="lineno">62064</span>&#160;__rv32 vint32m8_t vredmax_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l62065"></a><span class="lineno">62065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l62066"></a><span class="lineno">62066</span>&#160;}</div>
<div class="line"><a name="l62067"></a><span class="lineno">62067</span>&#160; </div>
<div class="line"><a name="l62099"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af40a0050d523985f27e2ca29101254fe">62099</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af40a0050d523985f27e2ca29101254fe">vredmaxu_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l62100"></a><span class="lineno">62100</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l62101"></a><span class="lineno">62101</span>&#160;}</div>
<div class="line"><a name="l62102"></a><span class="lineno">62102</span>&#160; </div>
<div class="line"><a name="l62103"></a><span class="lineno">62103</span>&#160;__rv32 vuint32m2_t vredmaxu_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l62104"></a><span class="lineno">62104</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l62105"></a><span class="lineno">62105</span>&#160;}</div>
<div class="line"><a name="l62106"></a><span class="lineno">62106</span>&#160; </div>
<div class="line"><a name="l62107"></a><span class="lineno">62107</span>&#160;__rv32 vuint32m4_t vredmaxu_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l62108"></a><span class="lineno">62108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l62109"></a><span class="lineno">62109</span>&#160;}</div>
<div class="line"><a name="l62110"></a><span class="lineno">62110</span>&#160; </div>
<div class="line"><a name="l62111"></a><span class="lineno">62111</span>&#160;__rv32 vuint32m8_t vredmaxu_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l62112"></a><span class="lineno">62112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l62113"></a><span class="lineno">62113</span>&#160;}</div>
<div class="line"><a name="l62114"></a><span class="lineno">62114</span>&#160; </div>
<div class="line"><a name="l62146"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae12d48ac794e66794a231fb339c26bd1">62146</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ae12d48ac794e66794a231fb339c26bd1">vredmin_vs_i8m1</a>(vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l62147"></a><span class="lineno">62147</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l62148"></a><span class="lineno">62148</span>&#160;}</div>
<div class="line"><a name="l62149"></a><span class="lineno">62149</span>&#160; </div>
<div class="line"><a name="l62150"></a><span class="lineno">62150</span>&#160;__rv32 vint8m2_t vredmin_vs_i8m2(vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l62151"></a><span class="lineno">62151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l62152"></a><span class="lineno">62152</span>&#160;}</div>
<div class="line"><a name="l62153"></a><span class="lineno">62153</span>&#160; </div>
<div class="line"><a name="l62154"></a><span class="lineno">62154</span>&#160;__rv32 vint8m4_t vredmin_vs_i8m4(vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l62155"></a><span class="lineno">62155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l62156"></a><span class="lineno">62156</span>&#160;}</div>
<div class="line"><a name="l62157"></a><span class="lineno">62157</span>&#160; </div>
<div class="line"><a name="l62158"></a><span class="lineno">62158</span>&#160;__rv32 vint8m8_t vredmin_vs_i8m8(vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l62159"></a><span class="lineno">62159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m8(op1,op2);</div>
<div class="line"><a name="l62160"></a><span class="lineno">62160</span>&#160;}</div>
<div class="line"><a name="l62161"></a><span class="lineno">62161</span>&#160; </div>
<div class="line"><a name="l62193"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a48f5a512cfed235c5f6bd836daa4ff35">62193</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a48f5a512cfed235c5f6bd836daa4ff35">vredminu_vs_u8m1</a>(vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l62194"></a><span class="lineno">62194</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l62195"></a><span class="lineno">62195</span>&#160;}</div>
<div class="line"><a name="l62196"></a><span class="lineno">62196</span>&#160; </div>
<div class="line"><a name="l62197"></a><span class="lineno">62197</span>&#160;__rv32 vuint8m2_t vredminu_vs_u8m2(vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l62198"></a><span class="lineno">62198</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l62199"></a><span class="lineno">62199</span>&#160;}</div>
<div class="line"><a name="l62200"></a><span class="lineno">62200</span>&#160; </div>
<div class="line"><a name="l62201"></a><span class="lineno">62201</span>&#160;__rv32 vuint8m4_t vredminu_vs_u8m4(vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l62202"></a><span class="lineno">62202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l62203"></a><span class="lineno">62203</span>&#160;}</div>
<div class="line"><a name="l62204"></a><span class="lineno">62204</span>&#160; </div>
<div class="line"><a name="l62205"></a><span class="lineno">62205</span>&#160;__rv32 vuint8m8_t vredminu_vs_u8m8(vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l62206"></a><span class="lineno">62206</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m8(op1,op2);</div>
<div class="line"><a name="l62207"></a><span class="lineno">62207</span>&#160;}</div>
<div class="line"><a name="l62208"></a><span class="lineno">62208</span>&#160; </div>
<div class="line"><a name="l62240"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad23d05d4f60ca91253105ef923ca800b">62240</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad23d05d4f60ca91253105ef923ca800b">vredmin_vs_i16m1</a>(vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l62241"></a><span class="lineno">62241</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l62242"></a><span class="lineno">62242</span>&#160;}</div>
<div class="line"><a name="l62243"></a><span class="lineno">62243</span>&#160; </div>
<div class="line"><a name="l62244"></a><span class="lineno">62244</span>&#160;__rv32 vint16m2_t vredmin_vs_i16m2(vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l62245"></a><span class="lineno">62245</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l62246"></a><span class="lineno">62246</span>&#160;}</div>
<div class="line"><a name="l62247"></a><span class="lineno">62247</span>&#160; </div>
<div class="line"><a name="l62248"></a><span class="lineno">62248</span>&#160;__rv32 vint16m4_t vredmin_vs_i16m4(vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l62249"></a><span class="lineno">62249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l62250"></a><span class="lineno">62250</span>&#160;}</div>
<div class="line"><a name="l62251"></a><span class="lineno">62251</span>&#160; </div>
<div class="line"><a name="l62252"></a><span class="lineno">62252</span>&#160;__rv32 vint16m8_t vredmin_vs_i16m8(vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l62253"></a><span class="lineno">62253</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m8(op1,op2);</div>
<div class="line"><a name="l62254"></a><span class="lineno">62254</span>&#160;}</div>
<div class="line"><a name="l62255"></a><span class="lineno">62255</span>&#160; </div>
<div class="line"><a name="l62287"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a06d2eea7b8d7c70b3254b9f020d4c063">62287</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a06d2eea7b8d7c70b3254b9f020d4c063">vredminu_vs_u16m1</a>(vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l62288"></a><span class="lineno">62288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l62289"></a><span class="lineno">62289</span>&#160;}</div>
<div class="line"><a name="l62290"></a><span class="lineno">62290</span>&#160; </div>
<div class="line"><a name="l62291"></a><span class="lineno">62291</span>&#160;__rv32 vuint16m2_t vredminu_vs_u16m2(vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l62292"></a><span class="lineno">62292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l62293"></a><span class="lineno">62293</span>&#160;}</div>
<div class="line"><a name="l62294"></a><span class="lineno">62294</span>&#160; </div>
<div class="line"><a name="l62295"></a><span class="lineno">62295</span>&#160;__rv32 vuint16m4_t vredminu_vs_u16m4(vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l62296"></a><span class="lineno">62296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l62297"></a><span class="lineno">62297</span>&#160;}</div>
<div class="line"><a name="l62298"></a><span class="lineno">62298</span>&#160; </div>
<div class="line"><a name="l62299"></a><span class="lineno">62299</span>&#160;__rv32 vuint16m8_t vredminu_vs_u16m8(vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l62300"></a><span class="lineno">62300</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m8(op1,op2);</div>
<div class="line"><a name="l62301"></a><span class="lineno">62301</span>&#160;}</div>
<div class="line"><a name="l62302"></a><span class="lineno">62302</span>&#160; </div>
<div class="line"><a name="l62334"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acac781f8a54dea6f01e91b133e2aa753">62334</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#acac781f8a54dea6f01e91b133e2aa753">vredmin_vs_i32m1</a>(vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l62335"></a><span class="lineno">62335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m1(op1,op2);</div>
<div class="line"><a name="l62336"></a><span class="lineno">62336</span>&#160;}</div>
<div class="line"><a name="l62337"></a><span class="lineno">62337</span>&#160; </div>
<div class="line"><a name="l62338"></a><span class="lineno">62338</span>&#160;__rv32 vint32m2_t vredmin_vs_i32m2(vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l62339"></a><span class="lineno">62339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m2(op1,op2);</div>
<div class="line"><a name="l62340"></a><span class="lineno">62340</span>&#160;}</div>
<div class="line"><a name="l62341"></a><span class="lineno">62341</span>&#160; </div>
<div class="line"><a name="l62342"></a><span class="lineno">62342</span>&#160;__rv32 vint32m4_t vredmin_vs_i32m4(vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l62343"></a><span class="lineno">62343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m4(op1,op2);</div>
<div class="line"><a name="l62344"></a><span class="lineno">62344</span>&#160;}</div>
<div class="line"><a name="l62345"></a><span class="lineno">62345</span>&#160; </div>
<div class="line"><a name="l62346"></a><span class="lineno">62346</span>&#160;__rv32 vint32m8_t vredmin_vs_i32m8(vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l62347"></a><span class="lineno">62347</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m8(op1,op2);</div>
<div class="line"><a name="l62348"></a><span class="lineno">62348</span>&#160;}</div>
<div class="line"><a name="l62349"></a><span class="lineno">62349</span>&#160; </div>
<div class="line"><a name="l62381"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4ec643cc4235c593dd3184f00c5c37f9">62381</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a4ec643cc4235c593dd3184f00c5c37f9">vredminu_vs_u32m1</a>(vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l62382"></a><span class="lineno">62382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m1(op1,op2);</div>
<div class="line"><a name="l62383"></a><span class="lineno">62383</span>&#160;}</div>
<div class="line"><a name="l62384"></a><span class="lineno">62384</span>&#160; </div>
<div class="line"><a name="l62385"></a><span class="lineno">62385</span>&#160;__rv32 vuint32m2_t vredminu_vs_u32m2(vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l62386"></a><span class="lineno">62386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m2(op1,op2);</div>
<div class="line"><a name="l62387"></a><span class="lineno">62387</span>&#160;}</div>
<div class="line"><a name="l62388"></a><span class="lineno">62388</span>&#160; </div>
<div class="line"><a name="l62389"></a><span class="lineno">62389</span>&#160;__rv32 vuint32m4_t vredminu_vs_u32m4(vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l62390"></a><span class="lineno">62390</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m4(op1,op2);</div>
<div class="line"><a name="l62391"></a><span class="lineno">62391</span>&#160;}</div>
<div class="line"><a name="l62392"></a><span class="lineno">62392</span>&#160; </div>
<div class="line"><a name="l62393"></a><span class="lineno">62393</span>&#160;__rv32 vuint32m8_t vredminu_vs_u32m8(vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l62394"></a><span class="lineno">62394</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m8(op1,op2);</div>
<div class="line"><a name="l62395"></a><span class="lineno">62395</span>&#160;}</div>
<div class="line"><a name="l62396"></a><span class="lineno">62396</span>&#160; </div>
<div class="line"><a name="l62397"></a><span class="lineno">62397</span>&#160; </div>
<div class="line"><a name="l62398"></a><span class="lineno">62398</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l62434"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a516d183984a09f4a7916fb7488cbacc7">62434</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a516d183984a09f4a7916fb7488cbacc7">vredsum_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l62435"></a><span class="lineno">62435</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62436"></a><span class="lineno">62436</span>&#160;}</div>
<div class="line"><a name="l62437"></a><span class="lineno">62437</span>&#160; </div>
<div class="line"><a name="l62438"></a><span class="lineno">62438</span>&#160;__rv32 vint8m2_t vredsum_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l62439"></a><span class="lineno">62439</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62440"></a><span class="lineno">62440</span>&#160;}</div>
<div class="line"><a name="l62441"></a><span class="lineno">62441</span>&#160; </div>
<div class="line"><a name="l62442"></a><span class="lineno">62442</span>&#160;__rv32 vint8m4_t vredsum_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l62443"></a><span class="lineno">62443</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62444"></a><span class="lineno">62444</span>&#160;}</div>
<div class="line"><a name="l62445"></a><span class="lineno">62445</span>&#160; </div>
<div class="line"><a name="l62446"></a><span class="lineno">62446</span>&#160;__rv32 vint8m8_t vredsum_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l62447"></a><span class="lineno">62447</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62448"></a><span class="lineno">62448</span>&#160;}</div>
<div class="line"><a name="l62449"></a><span class="lineno">62449</span>&#160; </div>
<div class="line"><a name="l62485"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aac5d7ea3d2772c6b0d7eee1f462bb770">62485</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aac5d7ea3d2772c6b0d7eee1f462bb770">vredsum_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l62486"></a><span class="lineno">62486</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62487"></a><span class="lineno">62487</span>&#160;}</div>
<div class="line"><a name="l62488"></a><span class="lineno">62488</span>&#160; </div>
<div class="line"><a name="l62489"></a><span class="lineno">62489</span>&#160;__rv32 vuint8m2_t vredsum_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l62490"></a><span class="lineno">62490</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62491"></a><span class="lineno">62491</span>&#160;}</div>
<div class="line"><a name="l62492"></a><span class="lineno">62492</span>&#160; </div>
<div class="line"><a name="l62493"></a><span class="lineno">62493</span>&#160;__rv32 vuint8m4_t vredsum_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l62494"></a><span class="lineno">62494</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62495"></a><span class="lineno">62495</span>&#160;}</div>
<div class="line"><a name="l62496"></a><span class="lineno">62496</span>&#160; </div>
<div class="line"><a name="l62497"></a><span class="lineno">62497</span>&#160;__rv32 vuint8m8_t vredsum_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l62498"></a><span class="lineno">62498</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62499"></a><span class="lineno">62499</span>&#160;}</div>
<div class="line"><a name="l62500"></a><span class="lineno">62500</span>&#160; </div>
<div class="line"><a name="l62536"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57d919be47b3644eec2114b3ac4a7d1f">62536</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a57d919be47b3644eec2114b3ac4a7d1f">vredsum_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l62537"></a><span class="lineno">62537</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62538"></a><span class="lineno">62538</span>&#160;}</div>
<div class="line"><a name="l62539"></a><span class="lineno">62539</span>&#160; </div>
<div class="line"><a name="l62540"></a><span class="lineno">62540</span>&#160;__rv32 vint16m2_t vredsum_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l62541"></a><span class="lineno">62541</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62542"></a><span class="lineno">62542</span>&#160;}</div>
<div class="line"><a name="l62543"></a><span class="lineno">62543</span>&#160; </div>
<div class="line"><a name="l62544"></a><span class="lineno">62544</span>&#160;__rv32 vint16m4_t vredsum_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l62545"></a><span class="lineno">62545</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62546"></a><span class="lineno">62546</span>&#160;}</div>
<div class="line"><a name="l62547"></a><span class="lineno">62547</span>&#160; </div>
<div class="line"><a name="l62548"></a><span class="lineno">62548</span>&#160;__rv32 vint16m8_t vredsum_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l62549"></a><span class="lineno">62549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62550"></a><span class="lineno">62550</span>&#160;}</div>
<div class="line"><a name="l62551"></a><span class="lineno">62551</span>&#160; </div>
<div class="line"><a name="l62587"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8e3a1c71d918a645b3c4c94b9453fc3f">62587</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8e3a1c71d918a645b3c4c94b9453fc3f">vredsum_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l62588"></a><span class="lineno">62588</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62589"></a><span class="lineno">62589</span>&#160;}</div>
<div class="line"><a name="l62590"></a><span class="lineno">62590</span>&#160; </div>
<div class="line"><a name="l62591"></a><span class="lineno">62591</span>&#160;__rv32 vuint16m2_t vredsum_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l62592"></a><span class="lineno">62592</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62593"></a><span class="lineno">62593</span>&#160;}</div>
<div class="line"><a name="l62594"></a><span class="lineno">62594</span>&#160; </div>
<div class="line"><a name="l62595"></a><span class="lineno">62595</span>&#160;__rv32 vuint16m4_t vredsum_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l62596"></a><span class="lineno">62596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62597"></a><span class="lineno">62597</span>&#160;}</div>
<div class="line"><a name="l62598"></a><span class="lineno">62598</span>&#160; </div>
<div class="line"><a name="l62599"></a><span class="lineno">62599</span>&#160;__rv32 vuint16m8_t vredsum_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l62600"></a><span class="lineno">62600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62601"></a><span class="lineno">62601</span>&#160;}</div>
<div class="line"><a name="l62602"></a><span class="lineno">62602</span>&#160; </div>
<div class="line"><a name="l62638"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad57a7582a0681de999735f9825a4f1fe">62638</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ad57a7582a0681de999735f9825a4f1fe">vredsum_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l62639"></a><span class="lineno">62639</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62640"></a><span class="lineno">62640</span>&#160;}</div>
<div class="line"><a name="l62641"></a><span class="lineno">62641</span>&#160; </div>
<div class="line"><a name="l62642"></a><span class="lineno">62642</span>&#160;__rv32 vint32m2_t vredsum_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l62643"></a><span class="lineno">62643</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62644"></a><span class="lineno">62644</span>&#160;}</div>
<div class="line"><a name="l62645"></a><span class="lineno">62645</span>&#160; </div>
<div class="line"><a name="l62646"></a><span class="lineno">62646</span>&#160;__rv32 vint32m4_t vredsum_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l62647"></a><span class="lineno">62647</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62648"></a><span class="lineno">62648</span>&#160;}</div>
<div class="line"><a name="l62649"></a><span class="lineno">62649</span>&#160; </div>
<div class="line"><a name="l62650"></a><span class="lineno">62650</span>&#160;__rv32 vint32m8_t vredsum_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l62651"></a><span class="lineno">62651</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62652"></a><span class="lineno">62652</span>&#160;}</div>
<div class="line"><a name="l62653"></a><span class="lineno">62653</span>&#160; </div>
<div class="line"><a name="l62689"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a043f4ab7b41ec550287e74170b12af57">62689</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a043f4ab7b41ec550287e74170b12af57">vredsum_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l62690"></a><span class="lineno">62690</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62691"></a><span class="lineno">62691</span>&#160;}</div>
<div class="line"><a name="l62692"></a><span class="lineno">62692</span>&#160; </div>
<div class="line"><a name="l62693"></a><span class="lineno">62693</span>&#160;__rv32 vuint32m2_t vredsum_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l62694"></a><span class="lineno">62694</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62695"></a><span class="lineno">62695</span>&#160;}</div>
<div class="line"><a name="l62696"></a><span class="lineno">62696</span>&#160; </div>
<div class="line"><a name="l62697"></a><span class="lineno">62697</span>&#160;__rv32 vuint32m4_t vredsum_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l62698"></a><span class="lineno">62698</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62699"></a><span class="lineno">62699</span>&#160;}</div>
<div class="line"><a name="l62700"></a><span class="lineno">62700</span>&#160; </div>
<div class="line"><a name="l62701"></a><span class="lineno">62701</span>&#160;__rv32 vuint32m8_t vredsum_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l62702"></a><span class="lineno">62702</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredsum_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62703"></a><span class="lineno">62703</span>&#160;}</div>
<div class="line"><a name="l62704"></a><span class="lineno">62704</span>&#160; </div>
<div class="line"><a name="l62740"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2fd725667f0a4b718e8d556357161afa">62740</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a2fd725667f0a4b718e8d556357161afa">vredand_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l62741"></a><span class="lineno">62741</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62742"></a><span class="lineno">62742</span>&#160;}</div>
<div class="line"><a name="l62743"></a><span class="lineno">62743</span>&#160; </div>
<div class="line"><a name="l62744"></a><span class="lineno">62744</span>&#160;__rv32 vint8m2_t vredand_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l62745"></a><span class="lineno">62745</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62746"></a><span class="lineno">62746</span>&#160;}</div>
<div class="line"><a name="l62747"></a><span class="lineno">62747</span>&#160; </div>
<div class="line"><a name="l62748"></a><span class="lineno">62748</span>&#160;__rv32 vint8m4_t vredand_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l62749"></a><span class="lineno">62749</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62750"></a><span class="lineno">62750</span>&#160;}</div>
<div class="line"><a name="l62751"></a><span class="lineno">62751</span>&#160; </div>
<div class="line"><a name="l62752"></a><span class="lineno">62752</span>&#160;__rv32 vint8m8_t vredand_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l62753"></a><span class="lineno">62753</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62754"></a><span class="lineno">62754</span>&#160;}</div>
<div class="line"><a name="l62755"></a><span class="lineno">62755</span>&#160; </div>
<div class="line"><a name="l62791"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6856c6a5021f15d86a9d6a92f8cb19bc">62791</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a6856c6a5021f15d86a9d6a92f8cb19bc">vredand_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l62792"></a><span class="lineno">62792</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62793"></a><span class="lineno">62793</span>&#160;}</div>
<div class="line"><a name="l62794"></a><span class="lineno">62794</span>&#160; </div>
<div class="line"><a name="l62795"></a><span class="lineno">62795</span>&#160;__rv32 vuint8m2_t vredand_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l62796"></a><span class="lineno">62796</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62797"></a><span class="lineno">62797</span>&#160;}</div>
<div class="line"><a name="l62798"></a><span class="lineno">62798</span>&#160; </div>
<div class="line"><a name="l62799"></a><span class="lineno">62799</span>&#160;__rv32 vuint8m4_t vredand_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l62800"></a><span class="lineno">62800</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62801"></a><span class="lineno">62801</span>&#160;}</div>
<div class="line"><a name="l62802"></a><span class="lineno">62802</span>&#160; </div>
<div class="line"><a name="l62803"></a><span class="lineno">62803</span>&#160;__rv32 vuint8m8_t vredand_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l62804"></a><span class="lineno">62804</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62805"></a><span class="lineno">62805</span>&#160;}</div>
<div class="line"><a name="l62806"></a><span class="lineno">62806</span>&#160; </div>
<div class="line"><a name="l62842"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeeca932475f2caea46e2ae2d18a671bd">62842</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aeeca932475f2caea46e2ae2d18a671bd">vredand_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l62843"></a><span class="lineno">62843</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62844"></a><span class="lineno">62844</span>&#160;}</div>
<div class="line"><a name="l62845"></a><span class="lineno">62845</span>&#160; </div>
<div class="line"><a name="l62846"></a><span class="lineno">62846</span>&#160;__rv32 vint16m2_t vredand_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l62847"></a><span class="lineno">62847</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62848"></a><span class="lineno">62848</span>&#160;}</div>
<div class="line"><a name="l62849"></a><span class="lineno">62849</span>&#160; </div>
<div class="line"><a name="l62850"></a><span class="lineno">62850</span>&#160;__rv32 vint16m4_t vredand_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l62851"></a><span class="lineno">62851</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62852"></a><span class="lineno">62852</span>&#160;}</div>
<div class="line"><a name="l62853"></a><span class="lineno">62853</span>&#160; </div>
<div class="line"><a name="l62854"></a><span class="lineno">62854</span>&#160;__rv32 vint16m8_t vredand_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l62855"></a><span class="lineno">62855</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62856"></a><span class="lineno">62856</span>&#160;}</div>
<div class="line"><a name="l62857"></a><span class="lineno">62857</span>&#160; </div>
<div class="line"><a name="l62893"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aeefe5046cdc4527849c9bf6d66fc7220">62893</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aeefe5046cdc4527849c9bf6d66fc7220">vredand_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l62894"></a><span class="lineno">62894</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62895"></a><span class="lineno">62895</span>&#160;}</div>
<div class="line"><a name="l62896"></a><span class="lineno">62896</span>&#160; </div>
<div class="line"><a name="l62897"></a><span class="lineno">62897</span>&#160;__rv32 vuint16m2_t vredand_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l62898"></a><span class="lineno">62898</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62899"></a><span class="lineno">62899</span>&#160;}</div>
<div class="line"><a name="l62900"></a><span class="lineno">62900</span>&#160; </div>
<div class="line"><a name="l62901"></a><span class="lineno">62901</span>&#160;__rv32 vuint16m4_t vredand_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l62902"></a><span class="lineno">62902</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62903"></a><span class="lineno">62903</span>&#160;}</div>
<div class="line"><a name="l62904"></a><span class="lineno">62904</span>&#160; </div>
<div class="line"><a name="l62905"></a><span class="lineno">62905</span>&#160;__rv32 vuint16m8_t vredand_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l62906"></a><span class="lineno">62906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62907"></a><span class="lineno">62907</span>&#160;}</div>
<div class="line"><a name="l62908"></a><span class="lineno">62908</span>&#160; </div>
<div class="line"><a name="l62944"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7b35f3c21087fa6792a4e3bd34415eb">62944</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ae7b35f3c21087fa6792a4e3bd34415eb">vredand_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l62945"></a><span class="lineno">62945</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62946"></a><span class="lineno">62946</span>&#160;}</div>
<div class="line"><a name="l62947"></a><span class="lineno">62947</span>&#160; </div>
<div class="line"><a name="l62948"></a><span class="lineno">62948</span>&#160;__rv32 vint32m2_t vredand_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l62949"></a><span class="lineno">62949</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l62950"></a><span class="lineno">62950</span>&#160;}</div>
<div class="line"><a name="l62951"></a><span class="lineno">62951</span>&#160; </div>
<div class="line"><a name="l62952"></a><span class="lineno">62952</span>&#160;__rv32 vint32m4_t vredand_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l62953"></a><span class="lineno">62953</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l62954"></a><span class="lineno">62954</span>&#160;}</div>
<div class="line"><a name="l62955"></a><span class="lineno">62955</span>&#160; </div>
<div class="line"><a name="l62956"></a><span class="lineno">62956</span>&#160;__rv32 vint32m8_t vredand_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l62957"></a><span class="lineno">62957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l62958"></a><span class="lineno">62958</span>&#160;}</div>
<div class="line"><a name="l62959"></a><span class="lineno">62959</span>&#160; </div>
<div class="line"><a name="l62995"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad39385affcc203bb05dce3778f139ffc">62995</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ad39385affcc203bb05dce3778f139ffc">vredand_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l62996"></a><span class="lineno">62996</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l62997"></a><span class="lineno">62997</span>&#160;}</div>
<div class="line"><a name="l62998"></a><span class="lineno">62998</span>&#160; </div>
<div class="line"><a name="l62999"></a><span class="lineno">62999</span>&#160;__rv32 vuint32m2_t vredand_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l63000"></a><span class="lineno">63000</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63001"></a><span class="lineno">63001</span>&#160;}</div>
<div class="line"><a name="l63002"></a><span class="lineno">63002</span>&#160; </div>
<div class="line"><a name="l63003"></a><span class="lineno">63003</span>&#160;__rv32 vuint32m4_t vredand_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l63004"></a><span class="lineno">63004</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63005"></a><span class="lineno">63005</span>&#160;}</div>
<div class="line"><a name="l63006"></a><span class="lineno">63006</span>&#160; </div>
<div class="line"><a name="l63007"></a><span class="lineno">63007</span>&#160;__rv32 vuint32m8_t vredand_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l63008"></a><span class="lineno">63008</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredand_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63009"></a><span class="lineno">63009</span>&#160;}</div>
<div class="line"><a name="l63010"></a><span class="lineno">63010</span>&#160; </div>
<div class="line"><a name="l63046"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3192a9e2c4833af0be262da63d0ed600">63046</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a3192a9e2c4833af0be262da63d0ed600">vredor_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l63047"></a><span class="lineno">63047</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63048"></a><span class="lineno">63048</span>&#160;}</div>
<div class="line"><a name="l63049"></a><span class="lineno">63049</span>&#160; </div>
<div class="line"><a name="l63050"></a><span class="lineno">63050</span>&#160;__rv32 vint8m2_t vredor_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l63051"></a><span class="lineno">63051</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63052"></a><span class="lineno">63052</span>&#160;}</div>
<div class="line"><a name="l63053"></a><span class="lineno">63053</span>&#160; </div>
<div class="line"><a name="l63054"></a><span class="lineno">63054</span>&#160;__rv32 vint8m4_t vredor_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l63055"></a><span class="lineno">63055</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63056"></a><span class="lineno">63056</span>&#160;}</div>
<div class="line"><a name="l63057"></a><span class="lineno">63057</span>&#160; </div>
<div class="line"><a name="l63058"></a><span class="lineno">63058</span>&#160;__rv32 vint8m8_t vredor_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l63059"></a><span class="lineno">63059</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63060"></a><span class="lineno">63060</span>&#160;}</div>
<div class="line"><a name="l63061"></a><span class="lineno">63061</span>&#160; </div>
<div class="line"><a name="l63097"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa429a864398798113464e46d972962a9">63097</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa429a864398798113464e46d972962a9">vredor_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l63098"></a><span class="lineno">63098</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63099"></a><span class="lineno">63099</span>&#160;}</div>
<div class="line"><a name="l63100"></a><span class="lineno">63100</span>&#160; </div>
<div class="line"><a name="l63101"></a><span class="lineno">63101</span>&#160;__rv32 vuint8m2_t vredor_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l63102"></a><span class="lineno">63102</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63103"></a><span class="lineno">63103</span>&#160;}</div>
<div class="line"><a name="l63104"></a><span class="lineno">63104</span>&#160; </div>
<div class="line"><a name="l63105"></a><span class="lineno">63105</span>&#160;__rv32 vuint8m4_t vredor_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l63106"></a><span class="lineno">63106</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63107"></a><span class="lineno">63107</span>&#160;}</div>
<div class="line"><a name="l63108"></a><span class="lineno">63108</span>&#160; </div>
<div class="line"><a name="l63109"></a><span class="lineno">63109</span>&#160;__rv32 vuint8m8_t vredor_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l63110"></a><span class="lineno">63110</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63111"></a><span class="lineno">63111</span>&#160;}</div>
<div class="line"><a name="l63112"></a><span class="lineno">63112</span>&#160; </div>
<div class="line"><a name="l63148"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8842b19de8e87d41277c6e63a6610912">63148</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8842b19de8e87d41277c6e63a6610912">vredor_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l63149"></a><span class="lineno">63149</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63150"></a><span class="lineno">63150</span>&#160;}</div>
<div class="line"><a name="l63151"></a><span class="lineno">63151</span>&#160; </div>
<div class="line"><a name="l63152"></a><span class="lineno">63152</span>&#160;__rv32 vint16m2_t vredor_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l63153"></a><span class="lineno">63153</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63154"></a><span class="lineno">63154</span>&#160;}</div>
<div class="line"><a name="l63155"></a><span class="lineno">63155</span>&#160; </div>
<div class="line"><a name="l63156"></a><span class="lineno">63156</span>&#160;__rv32 vint16m4_t vredor_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l63157"></a><span class="lineno">63157</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63158"></a><span class="lineno">63158</span>&#160;}</div>
<div class="line"><a name="l63159"></a><span class="lineno">63159</span>&#160; </div>
<div class="line"><a name="l63160"></a><span class="lineno">63160</span>&#160;__rv32 vint16m8_t vredor_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l63161"></a><span class="lineno">63161</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63162"></a><span class="lineno">63162</span>&#160;}</div>
<div class="line"><a name="l63163"></a><span class="lineno">63163</span>&#160; </div>
<div class="line"><a name="l63199"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad48e7723e9a5fae1ca14d5883f590e68">63199</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad48e7723e9a5fae1ca14d5883f590e68">vredor_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l63200"></a><span class="lineno">63200</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63201"></a><span class="lineno">63201</span>&#160;}</div>
<div class="line"><a name="l63202"></a><span class="lineno">63202</span>&#160; </div>
<div class="line"><a name="l63203"></a><span class="lineno">63203</span>&#160;__rv32 vuint16m2_t vredor_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l63204"></a><span class="lineno">63204</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63205"></a><span class="lineno">63205</span>&#160;}</div>
<div class="line"><a name="l63206"></a><span class="lineno">63206</span>&#160; </div>
<div class="line"><a name="l63207"></a><span class="lineno">63207</span>&#160;__rv32 vuint16m4_t vredor_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l63208"></a><span class="lineno">63208</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63209"></a><span class="lineno">63209</span>&#160;}</div>
<div class="line"><a name="l63210"></a><span class="lineno">63210</span>&#160; </div>
<div class="line"><a name="l63211"></a><span class="lineno">63211</span>&#160;__rv32 vuint16m8_t vredor_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l63212"></a><span class="lineno">63212</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63213"></a><span class="lineno">63213</span>&#160;}</div>
<div class="line"><a name="l63214"></a><span class="lineno">63214</span>&#160; </div>
<div class="line"><a name="l63250"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a45806c74562b9f0354bf023b90815d55">63250</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a45806c74562b9f0354bf023b90815d55">vredor_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l63251"></a><span class="lineno">63251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63252"></a><span class="lineno">63252</span>&#160;}</div>
<div class="line"><a name="l63253"></a><span class="lineno">63253</span>&#160; </div>
<div class="line"><a name="l63254"></a><span class="lineno">63254</span>&#160;__rv32 vint32m2_t vredor_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l63255"></a><span class="lineno">63255</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63256"></a><span class="lineno">63256</span>&#160;}</div>
<div class="line"><a name="l63257"></a><span class="lineno">63257</span>&#160; </div>
<div class="line"><a name="l63258"></a><span class="lineno">63258</span>&#160;__rv32 vint32m4_t vredor_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l63259"></a><span class="lineno">63259</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63260"></a><span class="lineno">63260</span>&#160;}</div>
<div class="line"><a name="l63261"></a><span class="lineno">63261</span>&#160; </div>
<div class="line"><a name="l63262"></a><span class="lineno">63262</span>&#160;__rv32 vint32m8_t vredor_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l63263"></a><span class="lineno">63263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63264"></a><span class="lineno">63264</span>&#160;}</div>
<div class="line"><a name="l63265"></a><span class="lineno">63265</span>&#160; </div>
<div class="line"><a name="l63301"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ada49759fdb3f59bbd4fd9e8464c6d947">63301</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ada49759fdb3f59bbd4fd9e8464c6d947">vredor_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l63302"></a><span class="lineno">63302</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63303"></a><span class="lineno">63303</span>&#160;}</div>
<div class="line"><a name="l63304"></a><span class="lineno">63304</span>&#160; </div>
<div class="line"><a name="l63305"></a><span class="lineno">63305</span>&#160;__rv32 vuint32m2_t vredor_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l63306"></a><span class="lineno">63306</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63307"></a><span class="lineno">63307</span>&#160;}</div>
<div class="line"><a name="l63308"></a><span class="lineno">63308</span>&#160; </div>
<div class="line"><a name="l63309"></a><span class="lineno">63309</span>&#160;__rv32 vuint32m4_t vredor_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l63310"></a><span class="lineno">63310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63311"></a><span class="lineno">63311</span>&#160;}</div>
<div class="line"><a name="l63312"></a><span class="lineno">63312</span>&#160; </div>
<div class="line"><a name="l63313"></a><span class="lineno">63313</span>&#160;__rv32 vuint32m8_t vredor_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l63314"></a><span class="lineno">63314</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredor_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63315"></a><span class="lineno">63315</span>&#160;}</div>
<div class="line"><a name="l63316"></a><span class="lineno">63316</span>&#160; </div>
<div class="line"><a name="l63352"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0d215b02aad7b79eebc3dffeaaebdb3c">63352</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a0d215b02aad7b79eebc3dffeaaebdb3c">vredxor_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l63353"></a><span class="lineno">63353</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63354"></a><span class="lineno">63354</span>&#160;}</div>
<div class="line"><a name="l63355"></a><span class="lineno">63355</span>&#160; </div>
<div class="line"><a name="l63356"></a><span class="lineno">63356</span>&#160;__rv32 vint8m2_t vredxor_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l63357"></a><span class="lineno">63357</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63358"></a><span class="lineno">63358</span>&#160;}</div>
<div class="line"><a name="l63359"></a><span class="lineno">63359</span>&#160; </div>
<div class="line"><a name="l63360"></a><span class="lineno">63360</span>&#160;__rv32 vint8m4_t vredxor_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l63361"></a><span class="lineno">63361</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63362"></a><span class="lineno">63362</span>&#160;}</div>
<div class="line"><a name="l63363"></a><span class="lineno">63363</span>&#160; </div>
<div class="line"><a name="l63364"></a><span class="lineno">63364</span>&#160;__rv32 vint8m8_t vredxor_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l63365"></a><span class="lineno">63365</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63366"></a><span class="lineno">63366</span>&#160;}</div>
<div class="line"><a name="l63367"></a><span class="lineno">63367</span>&#160; </div>
<div class="line"><a name="l63403"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a80486fa2fdb9d3c93c7083af23532172">63403</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a80486fa2fdb9d3c93c7083af23532172">vredxor_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l63404"></a><span class="lineno">63404</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63405"></a><span class="lineno">63405</span>&#160;}</div>
<div class="line"><a name="l63406"></a><span class="lineno">63406</span>&#160; </div>
<div class="line"><a name="l63407"></a><span class="lineno">63407</span>&#160;__rv32 vuint8m2_t vredxor_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l63408"></a><span class="lineno">63408</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63409"></a><span class="lineno">63409</span>&#160;}</div>
<div class="line"><a name="l63410"></a><span class="lineno">63410</span>&#160; </div>
<div class="line"><a name="l63411"></a><span class="lineno">63411</span>&#160;__rv32 vuint8m4_t vredxor_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l63412"></a><span class="lineno">63412</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63413"></a><span class="lineno">63413</span>&#160;}</div>
<div class="line"><a name="l63414"></a><span class="lineno">63414</span>&#160; </div>
<div class="line"><a name="l63415"></a><span class="lineno">63415</span>&#160;__rv32 vuint8m8_t vredxor_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l63416"></a><span class="lineno">63416</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63417"></a><span class="lineno">63417</span>&#160;}</div>
<div class="line"><a name="l63418"></a><span class="lineno">63418</span>&#160; </div>
<div class="line"><a name="l63454"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acc43c347f3c04d4c841d20175a9e5483">63454</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#acc43c347f3c04d4c841d20175a9e5483">vredxor_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l63455"></a><span class="lineno">63455</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63456"></a><span class="lineno">63456</span>&#160;}</div>
<div class="line"><a name="l63457"></a><span class="lineno">63457</span>&#160; </div>
<div class="line"><a name="l63458"></a><span class="lineno">63458</span>&#160;__rv32 vint16m2_t vredxor_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l63459"></a><span class="lineno">63459</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63460"></a><span class="lineno">63460</span>&#160;}</div>
<div class="line"><a name="l63461"></a><span class="lineno">63461</span>&#160; </div>
<div class="line"><a name="l63462"></a><span class="lineno">63462</span>&#160;__rv32 vint16m4_t vredxor_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l63463"></a><span class="lineno">63463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63464"></a><span class="lineno">63464</span>&#160;}</div>
<div class="line"><a name="l63465"></a><span class="lineno">63465</span>&#160; </div>
<div class="line"><a name="l63466"></a><span class="lineno">63466</span>&#160;__rv32 vint16m8_t vredxor_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l63467"></a><span class="lineno">63467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63468"></a><span class="lineno">63468</span>&#160;}</div>
<div class="line"><a name="l63469"></a><span class="lineno">63469</span>&#160; </div>
<div class="line"><a name="l63505"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c0a5925fb70f20f3d0b32f4892db7b3">63505</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a7c0a5925fb70f20f3d0b32f4892db7b3">vredxor_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l63506"></a><span class="lineno">63506</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63507"></a><span class="lineno">63507</span>&#160;}</div>
<div class="line"><a name="l63508"></a><span class="lineno">63508</span>&#160; </div>
<div class="line"><a name="l63509"></a><span class="lineno">63509</span>&#160;__rv32 vuint16m2_t vredxor_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l63510"></a><span class="lineno">63510</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63511"></a><span class="lineno">63511</span>&#160;}</div>
<div class="line"><a name="l63512"></a><span class="lineno">63512</span>&#160; </div>
<div class="line"><a name="l63513"></a><span class="lineno">63513</span>&#160;__rv32 vuint16m4_t vredxor_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l63514"></a><span class="lineno">63514</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63515"></a><span class="lineno">63515</span>&#160;}</div>
<div class="line"><a name="l63516"></a><span class="lineno">63516</span>&#160; </div>
<div class="line"><a name="l63517"></a><span class="lineno">63517</span>&#160;__rv32 vuint16m8_t vredxor_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l63518"></a><span class="lineno">63518</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63519"></a><span class="lineno">63519</span>&#160;}</div>
<div class="line"><a name="l63520"></a><span class="lineno">63520</span>&#160; </div>
<div class="line"><a name="l63556"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a627e04b3f1de48fa6d4da32dd1af0598">63556</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a627e04b3f1de48fa6d4da32dd1af0598">vredxor_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l63557"></a><span class="lineno">63557</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63558"></a><span class="lineno">63558</span>&#160;}</div>
<div class="line"><a name="l63559"></a><span class="lineno">63559</span>&#160; </div>
<div class="line"><a name="l63560"></a><span class="lineno">63560</span>&#160;__rv32 vint32m2_t vredxor_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l63561"></a><span class="lineno">63561</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63562"></a><span class="lineno">63562</span>&#160;}</div>
<div class="line"><a name="l63563"></a><span class="lineno">63563</span>&#160; </div>
<div class="line"><a name="l63564"></a><span class="lineno">63564</span>&#160;__rv32 vint32m4_t vredxor_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l63565"></a><span class="lineno">63565</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63566"></a><span class="lineno">63566</span>&#160;}</div>
<div class="line"><a name="l63567"></a><span class="lineno">63567</span>&#160; </div>
<div class="line"><a name="l63568"></a><span class="lineno">63568</span>&#160;__rv32 vint32m8_t vredxor_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l63569"></a><span class="lineno">63569</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63570"></a><span class="lineno">63570</span>&#160;}</div>
<div class="line"><a name="l63571"></a><span class="lineno">63571</span>&#160; </div>
<div class="line"><a name="l63607"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a585bc1c823fdc41a463a165217f5ac12">63607</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a585bc1c823fdc41a463a165217f5ac12">vredxor_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l63608"></a><span class="lineno">63608</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63609"></a><span class="lineno">63609</span>&#160;}</div>
<div class="line"><a name="l63610"></a><span class="lineno">63610</span>&#160; </div>
<div class="line"><a name="l63611"></a><span class="lineno">63611</span>&#160;__rv32 vuint32m2_t vredxor_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l63612"></a><span class="lineno">63612</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63613"></a><span class="lineno">63613</span>&#160;}</div>
<div class="line"><a name="l63614"></a><span class="lineno">63614</span>&#160; </div>
<div class="line"><a name="l63615"></a><span class="lineno">63615</span>&#160;__rv32 vuint32m4_t vredxor_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l63616"></a><span class="lineno">63616</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63617"></a><span class="lineno">63617</span>&#160;}</div>
<div class="line"><a name="l63618"></a><span class="lineno">63618</span>&#160; </div>
<div class="line"><a name="l63619"></a><span class="lineno">63619</span>&#160;__rv32 vuint32m8_t vredxor_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l63620"></a><span class="lineno">63620</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredxor_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63621"></a><span class="lineno">63621</span>&#160;}</div>
<div class="line"><a name="l63622"></a><span class="lineno">63622</span>&#160; </div>
<div class="line"><a name="l63658"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a43a0adf615780dff03b42bde0383a0a9">63658</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a43a0adf615780dff03b42bde0383a0a9">vredmax_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l63659"></a><span class="lineno">63659</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63660"></a><span class="lineno">63660</span>&#160;}</div>
<div class="line"><a name="l63661"></a><span class="lineno">63661</span>&#160; </div>
<div class="line"><a name="l63662"></a><span class="lineno">63662</span>&#160;__rv32 vint8m2_t vredmax_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l63663"></a><span class="lineno">63663</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63664"></a><span class="lineno">63664</span>&#160;}</div>
<div class="line"><a name="l63665"></a><span class="lineno">63665</span>&#160; </div>
<div class="line"><a name="l63666"></a><span class="lineno">63666</span>&#160;__rv32 vint8m4_t vredmax_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l63667"></a><span class="lineno">63667</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63668"></a><span class="lineno">63668</span>&#160;}</div>
<div class="line"><a name="l63669"></a><span class="lineno">63669</span>&#160; </div>
<div class="line"><a name="l63670"></a><span class="lineno">63670</span>&#160;__rv32 vint8m8_t vredmax_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l63671"></a><span class="lineno">63671</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63672"></a><span class="lineno">63672</span>&#160;}</div>
<div class="line"><a name="l63673"></a><span class="lineno">63673</span>&#160; </div>
<div class="line"><a name="l63709"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7319ce41c3bd536210ae182b9666adb4">63709</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a7319ce41c3bd536210ae182b9666adb4">vredmaxu_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l63710"></a><span class="lineno">63710</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63711"></a><span class="lineno">63711</span>&#160;}</div>
<div class="line"><a name="l63712"></a><span class="lineno">63712</span>&#160; </div>
<div class="line"><a name="l63713"></a><span class="lineno">63713</span>&#160;__rv32 vuint8m2_t vredmaxu_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l63714"></a><span class="lineno">63714</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63715"></a><span class="lineno">63715</span>&#160;}</div>
<div class="line"><a name="l63716"></a><span class="lineno">63716</span>&#160; </div>
<div class="line"><a name="l63717"></a><span class="lineno">63717</span>&#160;__rv32 vuint8m4_t vredmaxu_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l63718"></a><span class="lineno">63718</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63719"></a><span class="lineno">63719</span>&#160;}</div>
<div class="line"><a name="l63720"></a><span class="lineno">63720</span>&#160; </div>
<div class="line"><a name="l63721"></a><span class="lineno">63721</span>&#160;__rv32 vuint8m8_t vredmaxu_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l63722"></a><span class="lineno">63722</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63723"></a><span class="lineno">63723</span>&#160;}</div>
<div class="line"><a name="l63724"></a><span class="lineno">63724</span>&#160; </div>
<div class="line"><a name="l63760"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a58b0074a84afacc00ac79812b2299dea">63760</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a58b0074a84afacc00ac79812b2299dea">vredmax_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l63761"></a><span class="lineno">63761</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63762"></a><span class="lineno">63762</span>&#160;}</div>
<div class="line"><a name="l63763"></a><span class="lineno">63763</span>&#160; </div>
<div class="line"><a name="l63764"></a><span class="lineno">63764</span>&#160;__rv32 vint16m2_t vredmax_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l63765"></a><span class="lineno">63765</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63766"></a><span class="lineno">63766</span>&#160;}</div>
<div class="line"><a name="l63767"></a><span class="lineno">63767</span>&#160; </div>
<div class="line"><a name="l63768"></a><span class="lineno">63768</span>&#160;__rv32 vint16m4_t vredmax_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l63769"></a><span class="lineno">63769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63770"></a><span class="lineno">63770</span>&#160;}</div>
<div class="line"><a name="l63771"></a><span class="lineno">63771</span>&#160; </div>
<div class="line"><a name="l63772"></a><span class="lineno">63772</span>&#160;__rv32 vint16m8_t vredmax_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l63773"></a><span class="lineno">63773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63774"></a><span class="lineno">63774</span>&#160;}</div>
<div class="line"><a name="l63775"></a><span class="lineno">63775</span>&#160; </div>
<div class="line"><a name="l63811"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a87712483998c929b79d6b6117edc3ace">63811</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a87712483998c929b79d6b6117edc3ace">vredmaxu_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l63812"></a><span class="lineno">63812</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63813"></a><span class="lineno">63813</span>&#160;}</div>
<div class="line"><a name="l63814"></a><span class="lineno">63814</span>&#160; </div>
<div class="line"><a name="l63815"></a><span class="lineno">63815</span>&#160;__rv32 vuint16m2_t vredmaxu_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l63816"></a><span class="lineno">63816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63817"></a><span class="lineno">63817</span>&#160;}</div>
<div class="line"><a name="l63818"></a><span class="lineno">63818</span>&#160; </div>
<div class="line"><a name="l63819"></a><span class="lineno">63819</span>&#160;__rv32 vuint16m4_t vredmaxu_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l63820"></a><span class="lineno">63820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63821"></a><span class="lineno">63821</span>&#160;}</div>
<div class="line"><a name="l63822"></a><span class="lineno">63822</span>&#160; </div>
<div class="line"><a name="l63823"></a><span class="lineno">63823</span>&#160;__rv32 vuint16m8_t vredmaxu_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l63824"></a><span class="lineno">63824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63825"></a><span class="lineno">63825</span>&#160;}</div>
<div class="line"><a name="l63826"></a><span class="lineno">63826</span>&#160; </div>
<div class="line"><a name="l63862"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9d4dd3343c435d63426816ef03556406">63862</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a9d4dd3343c435d63426816ef03556406">vredmax_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l63863"></a><span class="lineno">63863</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63864"></a><span class="lineno">63864</span>&#160;}</div>
<div class="line"><a name="l63865"></a><span class="lineno">63865</span>&#160; </div>
<div class="line"><a name="l63866"></a><span class="lineno">63866</span>&#160;__rv32 vint32m2_t vredmax_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l63867"></a><span class="lineno">63867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63868"></a><span class="lineno">63868</span>&#160;}</div>
<div class="line"><a name="l63869"></a><span class="lineno">63869</span>&#160; </div>
<div class="line"><a name="l63870"></a><span class="lineno">63870</span>&#160;__rv32 vint32m4_t vredmax_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l63871"></a><span class="lineno">63871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63872"></a><span class="lineno">63872</span>&#160;}</div>
<div class="line"><a name="l63873"></a><span class="lineno">63873</span>&#160; </div>
<div class="line"><a name="l63874"></a><span class="lineno">63874</span>&#160;__rv32 vint32m8_t vredmax_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l63875"></a><span class="lineno">63875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmax_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63876"></a><span class="lineno">63876</span>&#160;}</div>
<div class="line"><a name="l63877"></a><span class="lineno">63877</span>&#160; </div>
<div class="line"><a name="l63913"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6bda1819ca3efad7f1b0eeec691cd566">63913</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6bda1819ca3efad7f1b0eeec691cd566">vredmaxu_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l63914"></a><span class="lineno">63914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63915"></a><span class="lineno">63915</span>&#160;}</div>
<div class="line"><a name="l63916"></a><span class="lineno">63916</span>&#160; </div>
<div class="line"><a name="l63917"></a><span class="lineno">63917</span>&#160;__rv32 vuint32m2_t vredmaxu_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l63918"></a><span class="lineno">63918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63919"></a><span class="lineno">63919</span>&#160;}</div>
<div class="line"><a name="l63920"></a><span class="lineno">63920</span>&#160; </div>
<div class="line"><a name="l63921"></a><span class="lineno">63921</span>&#160;__rv32 vuint32m4_t vredmaxu_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l63922"></a><span class="lineno">63922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63923"></a><span class="lineno">63923</span>&#160;}</div>
<div class="line"><a name="l63924"></a><span class="lineno">63924</span>&#160; </div>
<div class="line"><a name="l63925"></a><span class="lineno">63925</span>&#160;__rv32 vuint32m8_t vredmaxu_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l63926"></a><span class="lineno">63926</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmaxu_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63927"></a><span class="lineno">63927</span>&#160;}</div>
<div class="line"><a name="l63928"></a><span class="lineno">63928</span>&#160; </div>
<div class="line"><a name="l63964"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4c513bfa063c809073fb1a7dd52639ba">63964</a></span>&#160;__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a4c513bfa063c809073fb1a7dd52639ba">vredmin_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint8m1_t op2){</div>
<div class="line"><a name="l63965"></a><span class="lineno">63965</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l63966"></a><span class="lineno">63966</span>&#160;}</div>
<div class="line"><a name="l63967"></a><span class="lineno">63967</span>&#160; </div>
<div class="line"><a name="l63968"></a><span class="lineno">63968</span>&#160;__rv32 vint8m2_t vredmin_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint8m2_t op2){</div>
<div class="line"><a name="l63969"></a><span class="lineno">63969</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l63970"></a><span class="lineno">63970</span>&#160;}</div>
<div class="line"><a name="l63971"></a><span class="lineno">63971</span>&#160; </div>
<div class="line"><a name="l63972"></a><span class="lineno">63972</span>&#160;__rv32 vint8m4_t vredmin_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint8m4_t op2){</div>
<div class="line"><a name="l63973"></a><span class="lineno">63973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l63974"></a><span class="lineno">63974</span>&#160;}</div>
<div class="line"><a name="l63975"></a><span class="lineno">63975</span>&#160; </div>
<div class="line"><a name="l63976"></a><span class="lineno">63976</span>&#160;__rv32 vint8m8_t vredmin_vs_i8m8_m(vmask_t mask, vint8m8_t op1, vint8m8_t op2){</div>
<div class="line"><a name="l63977"></a><span class="lineno">63977</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l63978"></a><span class="lineno">63978</span>&#160;}</div>
<div class="line"><a name="l63979"></a><span class="lineno">63979</span>&#160; </div>
<div class="line"><a name="l64015"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3dbff145828ad1c196de2a3e3fabacd5">64015</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a3dbff145828ad1c196de2a3e3fabacd5">vredminu_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2){</div>
<div class="line"><a name="l64016"></a><span class="lineno">64016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64017"></a><span class="lineno">64017</span>&#160;}</div>
<div class="line"><a name="l64018"></a><span class="lineno">64018</span>&#160; </div>
<div class="line"><a name="l64019"></a><span class="lineno">64019</span>&#160;__rv32 vuint8m2_t vredminu_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint8m2_t op2){</div>
<div class="line"><a name="l64020"></a><span class="lineno">64020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64021"></a><span class="lineno">64021</span>&#160;}</div>
<div class="line"><a name="l64022"></a><span class="lineno">64022</span>&#160; </div>
<div class="line"><a name="l64023"></a><span class="lineno">64023</span>&#160;__rv32 vuint8m4_t vredminu_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint8m4_t op2){</div>
<div class="line"><a name="l64024"></a><span class="lineno">64024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64025"></a><span class="lineno">64025</span>&#160;}</div>
<div class="line"><a name="l64026"></a><span class="lineno">64026</span>&#160; </div>
<div class="line"><a name="l64027"></a><span class="lineno">64027</span>&#160;__rv32 vuint8m8_t vredminu_vs_u8m8_m(vmask_t mask, vuint8m8_t op1, vuint8m8_t op2){</div>
<div class="line"><a name="l64028"></a><span class="lineno">64028</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64029"></a><span class="lineno">64029</span>&#160;}</div>
<div class="line"><a name="l64030"></a><span class="lineno">64030</span>&#160; </div>
<div class="line"><a name="l64066"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7c14381f2d6c1e259921894683fe11b0">64066</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a7c14381f2d6c1e259921894683fe11b0">vredmin_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint16m1_t op2){</div>
<div class="line"><a name="l64067"></a><span class="lineno">64067</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64068"></a><span class="lineno">64068</span>&#160;}</div>
<div class="line"><a name="l64069"></a><span class="lineno">64069</span>&#160; </div>
<div class="line"><a name="l64070"></a><span class="lineno">64070</span>&#160;__rv32 vint16m2_t vredmin_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l64071"></a><span class="lineno">64071</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64072"></a><span class="lineno">64072</span>&#160;}</div>
<div class="line"><a name="l64073"></a><span class="lineno">64073</span>&#160; </div>
<div class="line"><a name="l64074"></a><span class="lineno">64074</span>&#160;__rv32 vint16m4_t vredmin_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l64075"></a><span class="lineno">64075</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64076"></a><span class="lineno">64076</span>&#160;}</div>
<div class="line"><a name="l64077"></a><span class="lineno">64077</span>&#160; </div>
<div class="line"><a name="l64078"></a><span class="lineno">64078</span>&#160;__rv32 vint16m8_t vredmin_vs_i16m8_m(vmask_t mask, vint16m8_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l64079"></a><span class="lineno">64079</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64080"></a><span class="lineno">64080</span>&#160;}</div>
<div class="line"><a name="l64081"></a><span class="lineno">64081</span>&#160; </div>
<div class="line"><a name="l64117"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8dea5176958d9c07b66174cb8917f171">64117</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a8dea5176958d9c07b66174cb8917f171">vredminu_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2){</div>
<div class="line"><a name="l64118"></a><span class="lineno">64118</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64119"></a><span class="lineno">64119</span>&#160;}</div>
<div class="line"><a name="l64120"></a><span class="lineno">64120</span>&#160; </div>
<div class="line"><a name="l64121"></a><span class="lineno">64121</span>&#160;__rv32 vuint16m2_t vredminu_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l64122"></a><span class="lineno">64122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64123"></a><span class="lineno">64123</span>&#160;}</div>
<div class="line"><a name="l64124"></a><span class="lineno">64124</span>&#160; </div>
<div class="line"><a name="l64125"></a><span class="lineno">64125</span>&#160;__rv32 vuint16m4_t vredminu_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l64126"></a><span class="lineno">64126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64127"></a><span class="lineno">64127</span>&#160;}</div>
<div class="line"><a name="l64128"></a><span class="lineno">64128</span>&#160; </div>
<div class="line"><a name="l64129"></a><span class="lineno">64129</span>&#160;__rv32 vuint16m8_t vredminu_vs_u16m8_m(vmask_t mask, vuint16m8_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l64130"></a><span class="lineno">64130</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64131"></a><span class="lineno">64131</span>&#160;}</div>
<div class="line"><a name="l64132"></a><span class="lineno">64132</span>&#160; </div>
<div class="line"><a name="l64168"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a892576e98a29db6d115fcd05bc916224">64168</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a892576e98a29db6d115fcd05bc916224">vredmin_vs_i32m1_m</a>(vmask_t mask, vint32m1_t op1, vint32m1_t op2){</div>
<div class="line"><a name="l64169"></a><span class="lineno">64169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64170"></a><span class="lineno">64170</span>&#160;}</div>
<div class="line"><a name="l64171"></a><span class="lineno">64171</span>&#160; </div>
<div class="line"><a name="l64172"></a><span class="lineno">64172</span>&#160;__rv32 vint32m2_t vredmin_vs_i32m2_m(vmask_t mask, vint32m2_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l64173"></a><span class="lineno">64173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64174"></a><span class="lineno">64174</span>&#160;}</div>
<div class="line"><a name="l64175"></a><span class="lineno">64175</span>&#160; </div>
<div class="line"><a name="l64176"></a><span class="lineno">64176</span>&#160;__rv32 vint32m4_t vredmin_vs_i32m4_m(vmask_t mask, vint32m4_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l64177"></a><span class="lineno">64177</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64178"></a><span class="lineno">64178</span>&#160;}</div>
<div class="line"><a name="l64179"></a><span class="lineno">64179</span>&#160; </div>
<div class="line"><a name="l64180"></a><span class="lineno">64180</span>&#160;__rv32 vint32m8_t vredmin_vs_i32m8_m(vmask_t mask, vint32m8_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l64181"></a><span class="lineno">64181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredmin_vs_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64182"></a><span class="lineno">64182</span>&#160;}</div>
<div class="line"><a name="l64183"></a><span class="lineno">64183</span>&#160; </div>
<div class="line"><a name="l64219"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a61225269eee8511271aba52f69538053">64219</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a61225269eee8511271aba52f69538053">vredminu_vs_u32m1_m</a>(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2){</div>
<div class="line"><a name="l64220"></a><span class="lineno">64220</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64221"></a><span class="lineno">64221</span>&#160;}</div>
<div class="line"><a name="l64222"></a><span class="lineno">64222</span>&#160; </div>
<div class="line"><a name="l64223"></a><span class="lineno">64223</span>&#160;__rv32 vuint32m2_t vredminu_vs_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l64224"></a><span class="lineno">64224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64225"></a><span class="lineno">64225</span>&#160;}</div>
<div class="line"><a name="l64226"></a><span class="lineno">64226</span>&#160; </div>
<div class="line"><a name="l64227"></a><span class="lineno">64227</span>&#160;__rv32 vuint32m4_t vredminu_vs_u32m4_m(vmask_t mask, vuint32m4_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l64228"></a><span class="lineno">64228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64229"></a><span class="lineno">64229</span>&#160;}</div>
<div class="line"><a name="l64230"></a><span class="lineno">64230</span>&#160; </div>
<div class="line"><a name="l64231"></a><span class="lineno">64231</span>&#160;__rv32 vuint32m8_t vredminu_vs_u32m8_m(vmask_t mask, vuint32m8_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l64232"></a><span class="lineno">64232</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vredminu_vs_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64233"></a><span class="lineno">64233</span>&#160;}</div>
<div class="line"><a name="l64234"></a><span class="lineno">64234</span>&#160; </div>
<div class="line"><a name="l64235"></a><span class="lineno">64235</span>&#160; </div>
<div class="line"><a name="l64236"></a><span class="lineno">64236</span>&#160;<span class="comment">/*************Vector Widening Integer Reduction Functions****************/</span></div>
<div class="line"><a name="l64237"></a><span class="lineno">64237</span>&#160; </div>
<div class="line"><a name="l64264"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8ad49136f4580e9ee2ea953541ea871c">64264</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a8ad49136f4580e9ee2ea953541ea871c">vwredsum_vs_i8m1</a>(vint8m1_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l64265"></a><span class="lineno">64265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m1(op1,op2);</div>
<div class="line"><a name="l64266"></a><span class="lineno">64266</span>&#160;}</div>
<div class="line"><a name="l64267"></a><span class="lineno">64267</span>&#160; </div>
<div class="line"><a name="l64268"></a><span class="lineno">64268</span>&#160;__rv32 vint16m4_t vwredsum_vs_i8m2(vint8m2_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l64269"></a><span class="lineno">64269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m2(op1,op2);</div>
<div class="line"><a name="l64270"></a><span class="lineno">64270</span>&#160;}</div>
<div class="line"><a name="l64271"></a><span class="lineno">64271</span>&#160; </div>
<div class="line"><a name="l64272"></a><span class="lineno">64272</span>&#160;__rv32 vint16m8_t vwredsum_vs_i8m4(vint8m4_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l64273"></a><span class="lineno">64273</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m4(op1,op2);</div>
<div class="line"><a name="l64274"></a><span class="lineno">64274</span>&#160;}</div>
<div class="line"><a name="l64275"></a><span class="lineno">64275</span>&#160; </div>
<div class="line"><a name="l64302"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad98e8fef07507ff041c33b49f2dc4248">64302</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#ad98e8fef07507ff041c33b49f2dc4248">vwredsumu_vs_u8m1</a>(vuint8m1_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l64303"></a><span class="lineno">64303</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m1(op1,op2);</div>
<div class="line"><a name="l64304"></a><span class="lineno">64304</span>&#160;}</div>
<div class="line"><a name="l64305"></a><span class="lineno">64305</span>&#160; </div>
<div class="line"><a name="l64306"></a><span class="lineno">64306</span>&#160;__rv32 vuint16m4_t vwredsumu_vs_u8m2(vuint8m2_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l64307"></a><span class="lineno">64307</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m2(op1,op2);</div>
<div class="line"><a name="l64308"></a><span class="lineno">64308</span>&#160;}</div>
<div class="line"><a name="l64309"></a><span class="lineno">64309</span>&#160; </div>
<div class="line"><a name="l64310"></a><span class="lineno">64310</span>&#160;__rv32 vuint16m8_t vwredsumu_vs_u8m4(vuint8m4_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l64311"></a><span class="lineno">64311</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m4(op1,op2);</div>
<div class="line"><a name="l64312"></a><span class="lineno">64312</span>&#160;}</div>
<div class="line"><a name="l64313"></a><span class="lineno">64313</span>&#160; </div>
<div class="line"><a name="l64340"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afde8168a8d86d16523a5a091582e991c">64340</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#afde8168a8d86d16523a5a091582e991c">vwredsum_vs_i16m1</a>(vint16m1_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l64341"></a><span class="lineno">64341</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m1(op1,op2);</div>
<div class="line"><a name="l64342"></a><span class="lineno">64342</span>&#160;}</div>
<div class="line"><a name="l64343"></a><span class="lineno">64343</span>&#160; </div>
<div class="line"><a name="l64344"></a><span class="lineno">64344</span>&#160;__rv32 vint32m4_t vwredsum_vs_i16m2(vint16m2_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l64345"></a><span class="lineno">64345</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m2(op1,op2);</div>
<div class="line"><a name="l64346"></a><span class="lineno">64346</span>&#160;}</div>
<div class="line"><a name="l64347"></a><span class="lineno">64347</span>&#160; </div>
<div class="line"><a name="l64348"></a><span class="lineno">64348</span>&#160;__rv32 vint32m8_t vwredsum_vs_i16m4(vint16m4_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l64349"></a><span class="lineno">64349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m4(op1,op2);</div>
<div class="line"><a name="l64350"></a><span class="lineno">64350</span>&#160;}</div>
<div class="line"><a name="l64351"></a><span class="lineno">64351</span>&#160; </div>
<div class="line"><a name="l64378"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af5f167f39ade4a637d3c09219908f415">64378</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#af5f167f39ade4a637d3c09219908f415">vwredsumu_vs_u16m1</a>(vuint16m1_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l64379"></a><span class="lineno">64379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m1(op1,op2);</div>
<div class="line"><a name="l64380"></a><span class="lineno">64380</span>&#160;}</div>
<div class="line"><a name="l64381"></a><span class="lineno">64381</span>&#160; </div>
<div class="line"><a name="l64382"></a><span class="lineno">64382</span>&#160;__rv32 vuint32m4_t vwredsumu_vs_u16m2(vuint16m2_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l64383"></a><span class="lineno">64383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m2(op1,op2);</div>
<div class="line"><a name="l64384"></a><span class="lineno">64384</span>&#160;}</div>
<div class="line"><a name="l64385"></a><span class="lineno">64385</span>&#160; </div>
<div class="line"><a name="l64386"></a><span class="lineno">64386</span>&#160;__rv32 vuint32m8_t vwredsumu_vs_u16m4(vuint16m4_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l64387"></a><span class="lineno">64387</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m4(op1,op2);</div>
<div class="line"><a name="l64388"></a><span class="lineno">64388</span>&#160;}</div>
<div class="line"><a name="l64389"></a><span class="lineno">64389</span>&#160; </div>
<div class="line"><a name="l64390"></a><span class="lineno">64390</span>&#160; </div>
<div class="line"><a name="l64391"></a><span class="lineno">64391</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l64421"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad66867e46fd212a0b60ecb756f009a2b">64421</a></span>&#160;<span class="comment"></span>__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#ad66867e46fd212a0b60ecb756f009a2b">vwredsum_vs_i8m1_m</a>(vmask_t mask, vint8m1_t op1, vint16m2_t op2){</div>
<div class="line"><a name="l64422"></a><span class="lineno">64422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64423"></a><span class="lineno">64423</span>&#160;}</div>
<div class="line"><a name="l64424"></a><span class="lineno">64424</span>&#160; </div>
<div class="line"><a name="l64425"></a><span class="lineno">64425</span>&#160;__rv32 vint16m4_t vwredsum_vs_i8m2_m(vmask_t mask, vint8m2_t op1, vint16m4_t op2){</div>
<div class="line"><a name="l64426"></a><span class="lineno">64426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64427"></a><span class="lineno">64427</span>&#160;}</div>
<div class="line"><a name="l64428"></a><span class="lineno">64428</span>&#160; </div>
<div class="line"><a name="l64429"></a><span class="lineno">64429</span>&#160;__rv32 vint16m8_t vwredsum_vs_i8m4_m(vmask_t mask, vint8m4_t op1, vint16m8_t op2){</div>
<div class="line"><a name="l64430"></a><span class="lineno">64430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64431"></a><span class="lineno">64431</span>&#160;}</div>
<div class="line"><a name="l64432"></a><span class="lineno">64432</span>&#160; </div>
<div class="line"><a name="l64462"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9d250d7e97a6b57a6af4c6cc800b482f">64462</a></span>&#160;__rv32 vuint16m2_t <a class="code" href="riscv__vector_8h.html#a9d250d7e97a6b57a6af4c6cc800b482f">vwredsumu_vs_u8m1_m</a>(vmask_t mask, vuint8m1_t op1, vuint16m2_t op2){</div>
<div class="line"><a name="l64463"></a><span class="lineno">64463</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64464"></a><span class="lineno">64464</span>&#160;}</div>
<div class="line"><a name="l64465"></a><span class="lineno">64465</span>&#160; </div>
<div class="line"><a name="l64466"></a><span class="lineno">64466</span>&#160;__rv32 vuint16m4_t vwredsumu_vs_u8m2_m(vmask_t mask, vuint8m2_t op1, vuint16m4_t op2){</div>
<div class="line"><a name="l64467"></a><span class="lineno">64467</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64468"></a><span class="lineno">64468</span>&#160;}</div>
<div class="line"><a name="l64469"></a><span class="lineno">64469</span>&#160; </div>
<div class="line"><a name="l64470"></a><span class="lineno">64470</span>&#160;__rv32 vuint16m8_t vwredsumu_vs_u8m4_m(vmask_t mask, vuint8m4_t op1, vuint16m8_t op2){</div>
<div class="line"><a name="l64471"></a><span class="lineno">64471</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64472"></a><span class="lineno">64472</span>&#160;}</div>
<div class="line"><a name="l64473"></a><span class="lineno">64473</span>&#160; </div>
<div class="line"><a name="l64503"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4ec2b3c39e4fbdca808ac1827887c3ee">64503</a></span>&#160;__rv32 vint32m2_t <a class="code" href="riscv__vector_8h.html#a4ec2b3c39e4fbdca808ac1827887c3ee">vwredsum_vs_i16m1_m</a>(vmask_t mask, vint16m1_t op1, vint32m2_t op2){</div>
<div class="line"><a name="l64504"></a><span class="lineno">64504</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64505"></a><span class="lineno">64505</span>&#160;}</div>
<div class="line"><a name="l64506"></a><span class="lineno">64506</span>&#160; </div>
<div class="line"><a name="l64507"></a><span class="lineno">64507</span>&#160;__rv32 vint32m4_t vwredsum_vs_i16m2_m(vmask_t mask, vint16m2_t op1, vint32m4_t op2){</div>
<div class="line"><a name="l64508"></a><span class="lineno">64508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64509"></a><span class="lineno">64509</span>&#160;}</div>
<div class="line"><a name="l64510"></a><span class="lineno">64510</span>&#160; </div>
<div class="line"><a name="l64511"></a><span class="lineno">64511</span>&#160;__rv32 vint32m8_t vwredsum_vs_i16m4_m(vmask_t mask, vint16m4_t op1, vint32m8_t op2){</div>
<div class="line"><a name="l64512"></a><span class="lineno">64512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsum_vs_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64513"></a><span class="lineno">64513</span>&#160;}</div>
<div class="line"><a name="l64514"></a><span class="lineno">64514</span>&#160; </div>
<div class="line"><a name="l64544"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5027f4c36d689d2cba41847038860544">64544</a></span>&#160;__rv32 vuint32m2_t <a class="code" href="riscv__vector_8h.html#a5027f4c36d689d2cba41847038860544">vwredsumu_vs_u16m1_m</a>(vmask_t mask, vuint16m1_t op1, vuint32m2_t op2){</div>
<div class="line"><a name="l64545"></a><span class="lineno">64545</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64546"></a><span class="lineno">64546</span>&#160;}</div>
<div class="line"><a name="l64547"></a><span class="lineno">64547</span>&#160; </div>
<div class="line"><a name="l64548"></a><span class="lineno">64548</span>&#160;__rv32 vuint32m4_t vwredsumu_vs_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint32m4_t op2){</div>
<div class="line"><a name="l64549"></a><span class="lineno">64549</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64550"></a><span class="lineno">64550</span>&#160;}</div>
<div class="line"><a name="l64551"></a><span class="lineno">64551</span>&#160; </div>
<div class="line"><a name="l64552"></a><span class="lineno">64552</span>&#160;__rv32 vuint32m8_t vwredsumu_vs_u16m4_m(vmask_t mask, vuint16m4_t op1, vuint32m8_t op2){</div>
<div class="line"><a name="l64553"></a><span class="lineno">64553</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vwredsumu_vs_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64554"></a><span class="lineno">64554</span>&#160;}</div>
<div class="line"><a name="l64555"></a><span class="lineno">64555</span>&#160; </div>
<div class="line"><a name="l64556"></a><span class="lineno">64556</span>&#160; </div>
<div class="line"><a name="l64557"></a><span class="lineno">64557</span>&#160;<span class="comment">/*************Vector Single-Width Floting-Point Reduction Functions****************/</span></div>
<div class="line"><a name="l64558"></a><span class="lineno">64558</span>&#160; </div>
<div class="line"><a name="l64594"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7240628a9b5ac21850ad2bcbdb6f3a1">64594</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#af7240628a9b5ac21850ad2bcbdb6f3a1">vfredosum_vs_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64595"></a><span class="lineno">64595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m1(op1,op2);</div>
<div class="line"><a name="l64596"></a><span class="lineno">64596</span>&#160;}</div>
<div class="line"><a name="l64597"></a><span class="lineno">64597</span>&#160; </div>
<div class="line"><a name="l64598"></a><span class="lineno">64598</span>&#160;__rv32 vfloat32m2_t vfredosum_vs_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64599"></a><span class="lineno">64599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m2(op1,op2);</div>
<div class="line"><a name="l64600"></a><span class="lineno">64600</span>&#160;}</div>
<div class="line"><a name="l64601"></a><span class="lineno">64601</span>&#160; </div>
<div class="line"><a name="l64602"></a><span class="lineno">64602</span>&#160;__rv32 vfloat32m4_t vfredosum_vs_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64603"></a><span class="lineno">64603</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m4(op1,op2);</div>
<div class="line"><a name="l64604"></a><span class="lineno">64604</span>&#160;}</div>
<div class="line"><a name="l64605"></a><span class="lineno">64605</span>&#160; </div>
<div class="line"><a name="l64606"></a><span class="lineno">64606</span>&#160;__rv32 vfloat32m8_t vfredosum_vs_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64607"></a><span class="lineno">64607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m8(op1,op2);</div>
<div class="line"><a name="l64608"></a><span class="lineno">64608</span>&#160;}</div>
<div class="line"><a name="l64609"></a><span class="lineno">64609</span>&#160; </div>
<div class="line"><a name="l64641"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac73a88c463367c915954c070141e0dcc">64641</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ac73a88c463367c915954c070141e0dcc">vfredsum_vs_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64642"></a><span class="lineno">64642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m1(op1,op2);</div>
<div class="line"><a name="l64643"></a><span class="lineno">64643</span>&#160;}</div>
<div class="line"><a name="l64644"></a><span class="lineno">64644</span>&#160; </div>
<div class="line"><a name="l64645"></a><span class="lineno">64645</span>&#160;__rv32 vfloat32m2_t vfredsum_vs_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64646"></a><span class="lineno">64646</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m2(op1,op2);</div>
<div class="line"><a name="l64647"></a><span class="lineno">64647</span>&#160;}</div>
<div class="line"><a name="l64648"></a><span class="lineno">64648</span>&#160; </div>
<div class="line"><a name="l64649"></a><span class="lineno">64649</span>&#160;__rv32 vfloat32m4_t vfredsum_vs_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64650"></a><span class="lineno">64650</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m4(op1,op2);</div>
<div class="line"><a name="l64651"></a><span class="lineno">64651</span>&#160;}</div>
<div class="line"><a name="l64652"></a><span class="lineno">64652</span>&#160; </div>
<div class="line"><a name="l64653"></a><span class="lineno">64653</span>&#160;__rv32 vfloat32m8_t vfredsum_vs_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64654"></a><span class="lineno">64654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m8(op1,op2);</div>
<div class="line"><a name="l64655"></a><span class="lineno">64655</span>&#160;}</div>
<div class="line"><a name="l64656"></a><span class="lineno">64656</span>&#160; </div>
<div class="line"><a name="l64688"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a271163bb77ba23bea29d8ec996759f5d">64688</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a271163bb77ba23bea29d8ec996759f5d">vfredmax_vs_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64689"></a><span class="lineno">64689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m1(op1,op2);</div>
<div class="line"><a name="l64690"></a><span class="lineno">64690</span>&#160;}</div>
<div class="line"><a name="l64691"></a><span class="lineno">64691</span>&#160; </div>
<div class="line"><a name="l64692"></a><span class="lineno">64692</span>&#160;__rv32 vfloat32m2_t vfredmax_vs_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64693"></a><span class="lineno">64693</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m2(op1,op2);</div>
<div class="line"><a name="l64694"></a><span class="lineno">64694</span>&#160;}</div>
<div class="line"><a name="l64695"></a><span class="lineno">64695</span>&#160; </div>
<div class="line"><a name="l64696"></a><span class="lineno">64696</span>&#160;__rv32 vfloat32m4_t vfredmax_vs_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64697"></a><span class="lineno">64697</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m4(op1,op2);</div>
<div class="line"><a name="l64698"></a><span class="lineno">64698</span>&#160;}</div>
<div class="line"><a name="l64699"></a><span class="lineno">64699</span>&#160; </div>
<div class="line"><a name="l64700"></a><span class="lineno">64700</span>&#160;__rv32 vfloat32m8_t vfredmax_vs_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64701"></a><span class="lineno">64701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m8(op1,op2);</div>
<div class="line"><a name="l64702"></a><span class="lineno">64702</span>&#160;}</div>
<div class="line"><a name="l64703"></a><span class="lineno">64703</span>&#160; </div>
<div class="line"><a name="l64735"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab80fa1f10e733a72985584642f31629b">64735</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ab80fa1f10e733a72985584642f31629b">vfredmin_vs_f32m1</a>(vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64736"></a><span class="lineno">64736</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m1(op1,op2);</div>
<div class="line"><a name="l64737"></a><span class="lineno">64737</span>&#160;}</div>
<div class="line"><a name="l64738"></a><span class="lineno">64738</span>&#160; </div>
<div class="line"><a name="l64739"></a><span class="lineno">64739</span>&#160;__rv32 vfloat32m2_t vfredmin_vs_f32m2(vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64740"></a><span class="lineno">64740</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m2(op1,op2);</div>
<div class="line"><a name="l64741"></a><span class="lineno">64741</span>&#160;}</div>
<div class="line"><a name="l64742"></a><span class="lineno">64742</span>&#160; </div>
<div class="line"><a name="l64743"></a><span class="lineno">64743</span>&#160;__rv32 vfloat32m4_t vfredmin_vs_f32m4(vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64744"></a><span class="lineno">64744</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m4(op1,op2);</div>
<div class="line"><a name="l64745"></a><span class="lineno">64745</span>&#160;}</div>
<div class="line"><a name="l64746"></a><span class="lineno">64746</span>&#160; </div>
<div class="line"><a name="l64747"></a><span class="lineno">64747</span>&#160;__rv32 vfloat32m8_t vfredmin_vs_f32m8(vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64748"></a><span class="lineno">64748</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m8(op1,op2);</div>
<div class="line"><a name="l64749"></a><span class="lineno">64749</span>&#160;}</div>
<div class="line"><a name="l64750"></a><span class="lineno">64750</span>&#160; </div>
<div class="line"><a name="l64751"></a><span class="lineno">64751</span>&#160; </div>
<div class="line"><a name="l64752"></a><span class="lineno">64752</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l64788"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6784bc0ac7f47789ea582eee8dbd65b1">64788</a></span>&#160;<span class="comment"></span>__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a6784bc0ac7f47789ea582eee8dbd65b1">vfredosum_vs_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64789"></a><span class="lineno">64789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64790"></a><span class="lineno">64790</span>&#160;}</div>
<div class="line"><a name="l64791"></a><span class="lineno">64791</span>&#160; </div>
<div class="line"><a name="l64792"></a><span class="lineno">64792</span>&#160;__rv32 vfloat32m2_t vfredosum_vs_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64793"></a><span class="lineno">64793</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64794"></a><span class="lineno">64794</span>&#160;}</div>
<div class="line"><a name="l64795"></a><span class="lineno">64795</span>&#160; </div>
<div class="line"><a name="l64796"></a><span class="lineno">64796</span>&#160;__rv32 vfloat32m4_t vfredosum_vs_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64797"></a><span class="lineno">64797</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64798"></a><span class="lineno">64798</span>&#160;}</div>
<div class="line"><a name="l64799"></a><span class="lineno">64799</span>&#160; </div>
<div class="line"><a name="l64800"></a><span class="lineno">64800</span>&#160;__rv32 vfloat32m8_t vfredosum_vs_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64801"></a><span class="lineno">64801</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredosum_vs_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64802"></a><span class="lineno">64802</span>&#160;}</div>
<div class="line"><a name="l64803"></a><span class="lineno">64803</span>&#160; </div>
<div class="line"><a name="l64839"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad944fde9a94377bfb5e4813ca9fb958e">64839</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ad944fde9a94377bfb5e4813ca9fb958e">vfredsum_vs_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64840"></a><span class="lineno">64840</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64841"></a><span class="lineno">64841</span>&#160;}</div>
<div class="line"><a name="l64842"></a><span class="lineno">64842</span>&#160; </div>
<div class="line"><a name="l64843"></a><span class="lineno">64843</span>&#160;__rv32 vfloat32m2_t vfredsum_vs_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64844"></a><span class="lineno">64844</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64845"></a><span class="lineno">64845</span>&#160;}</div>
<div class="line"><a name="l64846"></a><span class="lineno">64846</span>&#160; </div>
<div class="line"><a name="l64847"></a><span class="lineno">64847</span>&#160;__rv32 vfloat32m4_t vfredsum_vs_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64848"></a><span class="lineno">64848</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64849"></a><span class="lineno">64849</span>&#160;}</div>
<div class="line"><a name="l64850"></a><span class="lineno">64850</span>&#160; </div>
<div class="line"><a name="l64851"></a><span class="lineno">64851</span>&#160;__rv32 vfloat32m8_t vfredsum_vs_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64852"></a><span class="lineno">64852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredsum_vs_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64853"></a><span class="lineno">64853</span>&#160;}</div>
<div class="line"><a name="l64854"></a><span class="lineno">64854</span>&#160; </div>
<div class="line"><a name="l64890"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a466eee99863102b9b282286cf081bbc9">64890</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a466eee99863102b9b282286cf081bbc9">vfredmax_vs_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64891"></a><span class="lineno">64891</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64892"></a><span class="lineno">64892</span>&#160;}</div>
<div class="line"><a name="l64893"></a><span class="lineno">64893</span>&#160; </div>
<div class="line"><a name="l64894"></a><span class="lineno">64894</span>&#160;__rv32 vfloat32m2_t vfredmax_vs_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64895"></a><span class="lineno">64895</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64896"></a><span class="lineno">64896</span>&#160;}</div>
<div class="line"><a name="l64897"></a><span class="lineno">64897</span>&#160; </div>
<div class="line"><a name="l64898"></a><span class="lineno">64898</span>&#160;__rv32 vfloat32m4_t vfredmax_vs_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64899"></a><span class="lineno">64899</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64900"></a><span class="lineno">64900</span>&#160;}</div>
<div class="line"><a name="l64901"></a><span class="lineno">64901</span>&#160; </div>
<div class="line"><a name="l64902"></a><span class="lineno">64902</span>&#160;__rv32 vfloat32m8_t vfredmax_vs_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64903"></a><span class="lineno">64903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmax_vs_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64904"></a><span class="lineno">64904</span>&#160;}</div>
<div class="line"><a name="l64905"></a><span class="lineno">64905</span>&#160; </div>
<div class="line"><a name="l64941"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afeeaba8e4bac66079909fbf8859c8410">64941</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#afeeaba8e4bac66079909fbf8859c8410">vfredmin_vs_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1, vfloat32m1_t op2){</div>
<div class="line"><a name="l64942"></a><span class="lineno">64942</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l64943"></a><span class="lineno">64943</span>&#160;}</div>
<div class="line"><a name="l64944"></a><span class="lineno">64944</span>&#160; </div>
<div class="line"><a name="l64945"></a><span class="lineno">64945</span>&#160;__rv32 vfloat32m2_t vfredmin_vs_f32m2_m(vmask_t mask,vfloat32m2_t op1, vfloat32m2_t op2){</div>
<div class="line"><a name="l64946"></a><span class="lineno">64946</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l64947"></a><span class="lineno">64947</span>&#160;}</div>
<div class="line"><a name="l64948"></a><span class="lineno">64948</span>&#160; </div>
<div class="line"><a name="l64949"></a><span class="lineno">64949</span>&#160;__rv32 vfloat32m4_t vfredmin_vs_f32m4_m(vmask_t mask,vfloat32m4_t op1, vfloat32m4_t op2){</div>
<div class="line"><a name="l64950"></a><span class="lineno">64950</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l64951"></a><span class="lineno">64951</span>&#160;}</div>
<div class="line"><a name="l64952"></a><span class="lineno">64952</span>&#160; </div>
<div class="line"><a name="l64953"></a><span class="lineno">64953</span>&#160;__rv32 vfloat32m8_t vfredmin_vs_f32m8_m(vmask_t mask,vfloat32m8_t op1, vfloat32m8_t op2){</div>
<div class="line"><a name="l64954"></a><span class="lineno">64954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfredmin_vs_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l64955"></a><span class="lineno">64955</span>&#160;}</div>
<div class="line"><a name="l64956"></a><span class="lineno">64956</span>&#160; </div>
<div class="line"><a name="l64957"></a><span class="lineno">64957</span>&#160; </div>
<div class="line"><a name="l64958"></a><span class="lineno">64958</span>&#160;<span class="comment">/*************Vector Widening Floating-Point Reduction Functions****************/</span></div>
<div class="line"><a name="l64959"></a><span class="lineno">64959</span>&#160; </div>
<div class="line"><a name="l64960"></a><span class="lineno">64960</span>&#160; </div>
<div class="line"><a name="l64961"></a><span class="lineno">64961</span>&#160;<span class="comment">/*************Vector Mask-Register Logical Functions****************/</span></div>
<div class="line"><a name="l64977"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b91ed01b96fc3a49f9e188e1d4d2512">64977</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a6b91ed01b96fc3a49f9e188e1d4d2512">vmand_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l64978"></a><span class="lineno">64978</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmand_mm(op1,op2);</div>
<div class="line"><a name="l64979"></a><span class="lineno">64979</span>&#160;}</div>
<div class="line"><a name="l64980"></a><span class="lineno">64980</span>&#160; </div>
<div class="line"><a name="l64996"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a57377dd91268e4530bd216f1542123a7">64996</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a57377dd91268e4530bd216f1542123a7">vmnand_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l64997"></a><span class="lineno">64997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmnand_mm(op1,op2);</div>
<div class="line"><a name="l64998"></a><span class="lineno">64998</span>&#160;}</div>
<div class="line"><a name="l64999"></a><span class="lineno">64999</span>&#160; </div>
<div class="line"><a name="l65015"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a794f0677c4db1b78a4d6c58787bf49fb">65015</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a794f0677c4db1b78a4d6c58787bf49fb">vmandnot_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65016"></a><span class="lineno">65016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmandnot_mm(op1,op2);</div>
<div class="line"><a name="l65017"></a><span class="lineno">65017</span>&#160;}</div>
<div class="line"><a name="l65018"></a><span class="lineno">65018</span>&#160; </div>
<div class="line"><a name="l65034"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5396217a03104c4a9f470ccafc40d7f7">65034</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a5396217a03104c4a9f470ccafc40d7f7">vmxor_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65035"></a><span class="lineno">65035</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmxor_mm(op1,op2);</div>
<div class="line"><a name="l65036"></a><span class="lineno">65036</span>&#160;}</div>
<div class="line"><a name="l65037"></a><span class="lineno">65037</span>&#160; </div>
<div class="line"><a name="l65053"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adcfef01c864053401999521476e6aa69">65053</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#adcfef01c864053401999521476e6aa69">vmor_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65054"></a><span class="lineno">65054</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmor_mm(op1,op2);</div>
<div class="line"><a name="l65055"></a><span class="lineno">65055</span>&#160;}</div>
<div class="line"><a name="l65056"></a><span class="lineno">65056</span>&#160; </div>
<div class="line"><a name="l65072"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae667c7796b2a7b4ac0bdb804d85186c6">65072</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#ae667c7796b2a7b4ac0bdb804d85186c6">vmnor_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65073"></a><span class="lineno">65073</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmnor_mm(op1,op2);</div>
<div class="line"><a name="l65074"></a><span class="lineno">65074</span>&#160;}</div>
<div class="line"><a name="l65075"></a><span class="lineno">65075</span>&#160; </div>
<div class="line"><a name="l65091"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1cf96c5fc52cc51f7277833480a4f337">65091</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1cf96c5fc52cc51f7277833480a4f337">vmornot_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65092"></a><span class="lineno">65092</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmornot_mm(op1,op2);</div>
<div class="line"><a name="l65093"></a><span class="lineno">65093</span>&#160;}</div>
<div class="line"><a name="l65094"></a><span class="lineno">65094</span>&#160; </div>
<div class="line"><a name="l65110"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#add4f860430c8ab4f502d4e28fc4f4ef2">65110</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#add4f860430c8ab4f502d4e28fc4f4ef2">vmxnor_mm</a>(vmask_t op1, vmask_t op2){</div>
<div class="line"><a name="l65111"></a><span class="lineno">65111</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmxnor_mm(op1,op2);</div>
<div class="line"><a name="l65112"></a><span class="lineno">65112</span>&#160;}</div>
<div class="line"><a name="l65113"></a><span class="lineno">65113</span>&#160; </div>
<div class="line"><a name="l65114"></a><span class="lineno">65114</span>&#160;<span class="comment">/*************Vector Mask Population Functions****************/</span></div>
<div class="line"><a name="l65115"></a><span class="lineno">65115</span>&#160; </div>
<div class="line"><a name="l65130"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2dca6249abbce525159055d59c207ab5">65130</a></span>&#160;__rv32 uint32_t <a class="code" href="riscv__vector_8h.html#a2dca6249abbce525159055d59c207ab5">vpopc_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65131"></a><span class="lineno">65131</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vpopc_m(op1);</div>
<div class="line"><a name="l65132"></a><span class="lineno">65132</span>&#160;}</div>
<div class="line"><a name="l65133"></a><span class="lineno">65133</span>&#160; </div>
<div class="line"><a name="l65134"></a><span class="lineno">65134</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65150"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acef11f3096272c513260d21a3aa0c7dc">65150</a></span>&#160;<span class="comment"></span>__rv32 uint32_t <a class="code" href="riscv__vector_8h.html#acef11f3096272c513260d21a3aa0c7dc">vpopc_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65151"></a><span class="lineno">65151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vpopc_m_m(mask,op1);</div>
<div class="line"><a name="l65152"></a><span class="lineno">65152</span>&#160;}</div>
<div class="line"><a name="l65153"></a><span class="lineno">65153</span>&#160; </div>
<div class="line"><a name="l65154"></a><span class="lineno">65154</span>&#160;<span class="comment">/*************Vector find-first-set mask bit Functions****************/</span></div>
<div class="line"><a name="l65169"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8ed5c3ea9f273284cce9d5b4d5f4bc93">65169</a></span>&#160;__rv32 uint32_t <a class="code" href="riscv__vector_8h.html#a8ed5c3ea9f273284cce9d5b4d5f4bc93">vfirst_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65170"></a><span class="lineno">65170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfirst_m(op1);</div>
<div class="line"><a name="l65171"></a><span class="lineno">65171</span>&#160;}</div>
<div class="line"><a name="l65172"></a><span class="lineno">65172</span>&#160; </div>
<div class="line"><a name="l65173"></a><span class="lineno">65173</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65174"></a><span class="lineno">65174</span>&#160; </div>
<div class="line"><a name="l65190"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7ba6db28d32f262ebbc4f136222e8bb">65190</a></span>&#160;__rv32 uint32_t <a class="code" href="riscv__vector_8h.html#ae7ba6db28d32f262ebbc4f136222e8bb">vfirst_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65191"></a><span class="lineno">65191</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfirst_m_m(mask,op1);</div>
<div class="line"><a name="l65192"></a><span class="lineno">65192</span>&#160;}</div>
<div class="line"><a name="l65193"></a><span class="lineno">65193</span>&#160; </div>
<div class="line"><a name="l65194"></a><span class="lineno">65194</span>&#160;<span class="comment">/*************Vector set-before-first mask bit Functions****************/</span></div>
<div class="line"><a name="l65195"></a><span class="lineno">65195</span>&#160; </div>
<div class="line"><a name="l65210"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe66ff4052cae10871e085b68ecc3895">65210</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#abe66ff4052cae10871e085b68ecc3895">vmsbf_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65211"></a><span class="lineno">65211</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbf_m(op1);</div>
<div class="line"><a name="l65212"></a><span class="lineno">65212</span>&#160;}</div>
<div class="line"><a name="l65213"></a><span class="lineno">65213</span>&#160; </div>
<div class="line"><a name="l65214"></a><span class="lineno">65214</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65230"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a66c0a2f36af033a280b43f63ed36b8a2">65230</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a66c0a2f36af033a280b43f63ed36b8a2">vmsbf_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65231"></a><span class="lineno">65231</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsbf_m_m(mask,op1);</div>
<div class="line"><a name="l65232"></a><span class="lineno">65232</span>&#160;}</div>
<div class="line"><a name="l65233"></a><span class="lineno">65233</span>&#160; </div>
<div class="line"><a name="l65234"></a><span class="lineno">65234</span>&#160;<span class="comment">/*************Vector set-including-first mask bit Functions****************/</span></div>
<div class="line"><a name="l65235"></a><span class="lineno">65235</span>&#160; </div>
<div class="line"><a name="l65250"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a864908382b54a4d5ebaa8ad7e9bf0f18">65250</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a864908382b54a4d5ebaa8ad7e9bf0f18">vmsif_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65251"></a><span class="lineno">65251</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsif_m(op1);</div>
<div class="line"><a name="l65252"></a><span class="lineno">65252</span>&#160;}</div>
<div class="line"><a name="l65253"></a><span class="lineno">65253</span>&#160; </div>
<div class="line"><a name="l65254"></a><span class="lineno">65254</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65270"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1e109754df07b5ced10e12d1ccaf0101">65270</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a1e109754df07b5ced10e12d1ccaf0101">vmsif_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65271"></a><span class="lineno">65271</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsif_m_m(mask,op1);</div>
<div class="line"><a name="l65272"></a><span class="lineno">65272</span>&#160;}</div>
<div class="line"><a name="l65273"></a><span class="lineno">65273</span>&#160; </div>
<div class="line"><a name="l65274"></a><span class="lineno">65274</span>&#160;<span class="comment">/*************Vector set-only-first mask bit Functions****************/</span></div>
<div class="line"><a name="l65289"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7212b5c310b1822f2bc353eb4c2f3663">65289</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a7212b5c310b1822f2bc353eb4c2f3663">vmsof_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65290"></a><span class="lineno">65290</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsof_m(op1);</div>
<div class="line"><a name="l65291"></a><span class="lineno">65291</span>&#160;}</div>
<div class="line"><a name="l65292"></a><span class="lineno">65292</span>&#160; </div>
<div class="line"><a name="l65293"></a><span class="lineno">65293</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65309"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa7e10bb6a7e4cd6a164d976c4c857c89">65309</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#aa7e10bb6a7e4cd6a164d976c4c857c89">vmsof_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65310"></a><span class="lineno">65310</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vmsof_m_m(mask,op1);</div>
<div class="line"><a name="l65311"></a><span class="lineno">65311</span>&#160;}</div>
<div class="line"><a name="l65312"></a><span class="lineno">65312</span>&#160; </div>
<div class="line"><a name="l65313"></a><span class="lineno">65313</span>&#160;<span class="comment">/*************Vector iota Functions****************/</span></div>
<div class="line"><a name="l65328"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8dd0674358a6225e8cb40d40a92b55a1">65328</a></span>&#160;__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a8dd0674358a6225e8cb40d40a92b55a1">viota_m</a>(vmask_t op1){</div>
<div class="line"><a name="l65329"></a><span class="lineno">65329</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_viota_m(op1);</div>
<div class="line"><a name="l65330"></a><span class="lineno">65330</span>&#160;}</div>
<div class="line"><a name="l65331"></a><span class="lineno">65331</span>&#160; </div>
<div class="line"><a name="l65332"></a><span class="lineno">65332</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65348"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a167fc19d8873caa9e41511a66d2569b9">65348</a></span>&#160;<span class="comment"></span>__rv32 vmask_t <a class="code" href="riscv__vector_8h.html#a167fc19d8873caa9e41511a66d2569b9">viota_m_m</a>(vmask_t mask, vmask_t op1){</div>
<div class="line"><a name="l65349"></a><span class="lineno">65349</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_viota_m_m(mask,op1);</div>
<div class="line"><a name="l65350"></a><span class="lineno">65350</span>&#160;}</div>
<div class="line"><a name="l65351"></a><span class="lineno">65351</span>&#160; </div>
<div class="line"><a name="l65352"></a><span class="lineno">65352</span>&#160;<span class="comment">/*************Vector vid Functions****************/</span></div>
<div class="line"><a name="l65377"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5d8e979e8089b5cdc3114ffd25f658a8">65377</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a5d8e979e8089b5cdc3114ffd25f658a8">vid_v_u8m1</a>(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65378"></a><span class="lineno">65378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m1();</div>
<div class="line"><a name="l65379"></a><span class="lineno">65379</span>&#160;}</div>
<div class="line"><a name="l65380"></a><span class="lineno">65380</span>&#160; </div>
<div class="line"><a name="l65381"></a><span class="lineno">65381</span>&#160;__rv32 vuint8m2_t vid_v_u8m2(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65382"></a><span class="lineno">65382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m2();</div>
<div class="line"><a name="l65383"></a><span class="lineno">65383</span>&#160;}</div>
<div class="line"><a name="l65384"></a><span class="lineno">65384</span>&#160; </div>
<div class="line"><a name="l65385"></a><span class="lineno">65385</span>&#160;__rv32 vuint8m4_t vid_v_u8m4(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65386"></a><span class="lineno">65386</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m4();</div>
<div class="line"><a name="l65387"></a><span class="lineno">65387</span>&#160;}</div>
<div class="line"><a name="l65388"></a><span class="lineno">65388</span>&#160; </div>
<div class="line"><a name="l65389"></a><span class="lineno">65389</span>&#160;__rv32 vuint8m8_t vid_v_u8m8(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65390"></a><span class="lineno">65390</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m8();</div>
<div class="line"><a name="l65391"></a><span class="lineno">65391</span>&#160;}</div>
<div class="line"><a name="l65392"></a><span class="lineno">65392</span>&#160; </div>
<div class="line"><a name="l65417"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a45a0b94a5f32428497dec730c69a6006">65417</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a45a0b94a5f32428497dec730c69a6006">vid_v_u16m1</a>(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65418"></a><span class="lineno">65418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m1();</div>
<div class="line"><a name="l65419"></a><span class="lineno">65419</span>&#160;}</div>
<div class="line"><a name="l65420"></a><span class="lineno">65420</span>&#160; </div>
<div class="line"><a name="l65421"></a><span class="lineno">65421</span>&#160;__rv32 vuint16m2_t vid_v_u16m2(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65422"></a><span class="lineno">65422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m2();</div>
<div class="line"><a name="l65423"></a><span class="lineno">65423</span>&#160;}</div>
<div class="line"><a name="l65424"></a><span class="lineno">65424</span>&#160; </div>
<div class="line"><a name="l65425"></a><span class="lineno">65425</span>&#160;__rv32 vuint16m4_t vid_v_u16m4(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65426"></a><span class="lineno">65426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m4();</div>
<div class="line"><a name="l65427"></a><span class="lineno">65427</span>&#160;}</div>
<div class="line"><a name="l65428"></a><span class="lineno">65428</span>&#160; </div>
<div class="line"><a name="l65429"></a><span class="lineno">65429</span>&#160;__rv32 vuint16m8_t vid_v_u16m8(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65430"></a><span class="lineno">65430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m8();</div>
<div class="line"><a name="l65431"></a><span class="lineno">65431</span>&#160;}</div>
<div class="line"><a name="l65432"></a><span class="lineno">65432</span>&#160; </div>
<div class="line"><a name="l65457"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6395306944b3528ee2d0e17718b6f7b8">65457</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6395306944b3528ee2d0e17718b6f7b8">vid_v_u32m1</a>(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65458"></a><span class="lineno">65458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m1();</div>
<div class="line"><a name="l65459"></a><span class="lineno">65459</span>&#160;}</div>
<div class="line"><a name="l65460"></a><span class="lineno">65460</span>&#160; </div>
<div class="line"><a name="l65461"></a><span class="lineno">65461</span>&#160;__rv32 vuint32m2_t vid_v_u32m2(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65462"></a><span class="lineno">65462</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m2();</div>
<div class="line"><a name="l65463"></a><span class="lineno">65463</span>&#160;}</div>
<div class="line"><a name="l65464"></a><span class="lineno">65464</span>&#160; </div>
<div class="line"><a name="l65465"></a><span class="lineno">65465</span>&#160;__rv32 vuint32m4_t vid_v_u32m4(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65466"></a><span class="lineno">65466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m4();</div>
<div class="line"><a name="l65467"></a><span class="lineno">65467</span>&#160;}</div>
<div class="line"><a name="l65468"></a><span class="lineno">65468</span>&#160; </div>
<div class="line"><a name="l65469"></a><span class="lineno">65469</span>&#160;__rv32 vuint32m8_t vid_v_u32m8(<span class="keywordtype">void</span>){</div>
<div class="line"><a name="l65470"></a><span class="lineno">65470</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m8();</div>
<div class="line"><a name="l65471"></a><span class="lineno">65471</span>&#160;}</div>
<div class="line"><a name="l65472"></a><span class="lineno">65472</span>&#160; </div>
<div class="line"><a name="l65473"></a><span class="lineno">65473</span>&#160; </div>
<div class="line"><a name="l65474"></a><span class="lineno">65474</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l65503"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af963f22b2f0700505ce5763968d9f179">65503</a></span>&#160;<span class="comment"></span>__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af963f22b2f0700505ce5763968d9f179">vid_v_u8m1_m</a>(vmask_t mask){</div>
<div class="line"><a name="l65504"></a><span class="lineno">65504</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m1_m(mask);</div>
<div class="line"><a name="l65505"></a><span class="lineno">65505</span>&#160;}</div>
<div class="line"><a name="l65506"></a><span class="lineno">65506</span>&#160; </div>
<div class="line"><a name="l65507"></a><span class="lineno">65507</span>&#160;__rv32 vuint8m2_t vid_v_u8m2_m(vmask_t mask){</div>
<div class="line"><a name="l65508"></a><span class="lineno">65508</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m2_m(mask);</div>
<div class="line"><a name="l65509"></a><span class="lineno">65509</span>&#160;}</div>
<div class="line"><a name="l65510"></a><span class="lineno">65510</span>&#160; </div>
<div class="line"><a name="l65511"></a><span class="lineno">65511</span>&#160;__rv32 vuint8m4_t vid_v_u8m4_m(vmask_t mask){</div>
<div class="line"><a name="l65512"></a><span class="lineno">65512</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m4_m(mask);</div>
<div class="line"><a name="l65513"></a><span class="lineno">65513</span>&#160;}</div>
<div class="line"><a name="l65514"></a><span class="lineno">65514</span>&#160; </div>
<div class="line"><a name="l65515"></a><span class="lineno">65515</span>&#160;__rv32 vuint8m8_t vid_v_u8m8_m(vmask_t mask){</div>
<div class="line"><a name="l65516"></a><span class="lineno">65516</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u8m8_m(mask);</div>
<div class="line"><a name="l65517"></a><span class="lineno">65517</span>&#160;}</div>
<div class="line"><a name="l65518"></a><span class="lineno">65518</span>&#160; </div>
<div class="line"><a name="l65547"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a403f088a6f47964b9bc7cf8ba235c6ee">65547</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a403f088a6f47964b9bc7cf8ba235c6ee">vid_v_u16m1_m</a>(vmask_t mask){</div>
<div class="line"><a name="l65548"></a><span class="lineno">65548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m1_m(mask);</div>
<div class="line"><a name="l65549"></a><span class="lineno">65549</span>&#160;}</div>
<div class="line"><a name="l65550"></a><span class="lineno">65550</span>&#160; </div>
<div class="line"><a name="l65551"></a><span class="lineno">65551</span>&#160;__rv32 vuint16m2_t vid_v_u16m2_m(vmask_t mask){</div>
<div class="line"><a name="l65552"></a><span class="lineno">65552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m2_m(mask);</div>
<div class="line"><a name="l65553"></a><span class="lineno">65553</span>&#160;}</div>
<div class="line"><a name="l65554"></a><span class="lineno">65554</span>&#160; </div>
<div class="line"><a name="l65555"></a><span class="lineno">65555</span>&#160;__rv32 vuint16m4_t vid_v_u16m4_m(vmask_t mask){</div>
<div class="line"><a name="l65556"></a><span class="lineno">65556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m4_m(mask);</div>
<div class="line"><a name="l65557"></a><span class="lineno">65557</span>&#160;}</div>
<div class="line"><a name="l65558"></a><span class="lineno">65558</span>&#160; </div>
<div class="line"><a name="l65559"></a><span class="lineno">65559</span>&#160;__rv32 vuint16m8_t vid_v_u16m8_m(vmask_t mask){</div>
<div class="line"><a name="l65560"></a><span class="lineno">65560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u16m8_m(mask);</div>
<div class="line"><a name="l65561"></a><span class="lineno">65561</span>&#160;}</div>
<div class="line"><a name="l65562"></a><span class="lineno">65562</span>&#160; </div>
<div class="line"><a name="l65591"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a19b33bf9c85f32d5e0a23e33c6ba50fd">65591</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a19b33bf9c85f32d5e0a23e33c6ba50fd">vid_v_u32m1_m</a>(vmask_t mask){</div>
<div class="line"><a name="l65592"></a><span class="lineno">65592</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m1_m(mask);</div>
<div class="line"><a name="l65593"></a><span class="lineno">65593</span>&#160;}</div>
<div class="line"><a name="l65594"></a><span class="lineno">65594</span>&#160; </div>
<div class="line"><a name="l65595"></a><span class="lineno">65595</span>&#160;__rv32 vuint32m2_t vid_v_u32m2_m(vmask_t mask){</div>
<div class="line"><a name="l65596"></a><span class="lineno">65596</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m2_m(mask);</div>
<div class="line"><a name="l65597"></a><span class="lineno">65597</span>&#160;}</div>
<div class="line"><a name="l65598"></a><span class="lineno">65598</span>&#160; </div>
<div class="line"><a name="l65599"></a><span class="lineno">65599</span>&#160;__rv32 vuint32m4_t vid_v_u32m4_m(vmask_t mask){</div>
<div class="line"><a name="l65600"></a><span class="lineno">65600</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m4_m(mask);</div>
<div class="line"><a name="l65601"></a><span class="lineno">65601</span>&#160;}</div>
<div class="line"><a name="l65602"></a><span class="lineno">65602</span>&#160; </div>
<div class="line"><a name="l65603"></a><span class="lineno">65603</span>&#160;__rv32 vuint32m8_t vid_v_u32m8_m(vmask_t mask){</div>
<div class="line"><a name="l65604"></a><span class="lineno">65604</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vid_v_u32m8_m(mask);</div>
<div class="line"><a name="l65605"></a><span class="lineno">65605</span>&#160;}</div>
<div class="line"><a name="l65606"></a><span class="lineno">65606</span>&#160; </div>
<div class="line"><a name="l65607"></a><span class="lineno">65607</span>&#160; </div>
<div class="line"><a name="l65608"></a><span class="lineno">65608</span>&#160;<span class="comment">/*************Vector Floating-Point Scalar Move Functions****************/</span></div>
<div class="line"><a name="l65636"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5a59df5843e5c71925e6b5dfba4be2d6">65636</a></span>&#160;__rv32 float32_t <a class="code" href="riscv__vector_8h.html#a5a59df5843e5c71925e6b5dfba4be2d6">vfmv_f_s_f32m1</a>(vfloat32m1_t op1){</div>
<div class="line"><a name="l65637"></a><span class="lineno">65637</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_f_s_f32m1(op1);</div>
<div class="line"><a name="l65638"></a><span class="lineno">65638</span>&#160;}</div>
<div class="line"><a name="l65639"></a><span class="lineno">65639</span>&#160; </div>
<div class="line"><a name="l65640"></a><span class="lineno">65640</span>&#160;__rv32 float32_t vfmv_f_s_f32m2(vfloat32m2_t op1){</div>
<div class="line"><a name="l65641"></a><span class="lineno">65641</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_f_s_f32m2(op1);</div>
<div class="line"><a name="l65642"></a><span class="lineno">65642</span>&#160;}</div>
<div class="line"><a name="l65643"></a><span class="lineno">65643</span>&#160; </div>
<div class="line"><a name="l65644"></a><span class="lineno">65644</span>&#160;__rv32 float32_t vfmv_f_s_f32m4(vfloat32m4_t op1){</div>
<div class="line"><a name="l65645"></a><span class="lineno">65645</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_f_s_f32m4(op1);</div>
<div class="line"><a name="l65646"></a><span class="lineno">65646</span>&#160;}</div>
<div class="line"><a name="l65647"></a><span class="lineno">65647</span>&#160; </div>
<div class="line"><a name="l65648"></a><span class="lineno">65648</span>&#160;__rv32 float32_t vfmv_f_s_f32m8(vfloat32m8_t op1){</div>
<div class="line"><a name="l65649"></a><span class="lineno">65649</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_f_s_f32m8(op1);</div>
<div class="line"><a name="l65650"></a><span class="lineno">65650</span>&#160;}</div>
<div class="line"><a name="l65651"></a><span class="lineno">65651</span>&#160; </div>
<div class="line"><a name="l65679"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8d65cdcdd89073a045fec1aac07d00fc">65679</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a8d65cdcdd89073a045fec1aac07d00fc">vfmv_s_f_f32m1</a>(float32_t op1){</div>
<div class="line"><a name="l65680"></a><span class="lineno">65680</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_s_f_f32m1(op1);</div>
<div class="line"><a name="l65681"></a><span class="lineno">65681</span>&#160;}</div>
<div class="line"><a name="l65682"></a><span class="lineno">65682</span>&#160; </div>
<div class="line"><a name="l65683"></a><span class="lineno">65683</span>&#160;__rv32 vfloat32m2_t vfmv_s_f_f32m2(float32_t op1){</div>
<div class="line"><a name="l65684"></a><span class="lineno">65684</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_s_f_f32m2(op1);</div>
<div class="line"><a name="l65685"></a><span class="lineno">65685</span>&#160;}</div>
<div class="line"><a name="l65686"></a><span class="lineno">65686</span>&#160; </div>
<div class="line"><a name="l65687"></a><span class="lineno">65687</span>&#160;__rv32 vfloat32m4_t vfmv_s_f_f32m4(float32_t op1){</div>
<div class="line"><a name="l65688"></a><span class="lineno">65688</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_s_f_f32m4(op1);</div>
<div class="line"><a name="l65689"></a><span class="lineno">65689</span>&#160;}</div>
<div class="line"><a name="l65690"></a><span class="lineno">65690</span>&#160; </div>
<div class="line"><a name="l65691"></a><span class="lineno">65691</span>&#160;__rv32 vfloat32m8_t vfmv_s_f_f32m8(float32_t op1){</div>
<div class="line"><a name="l65692"></a><span class="lineno">65692</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vfmv_s_f_f32m8(op1);</div>
<div class="line"><a name="l65693"></a><span class="lineno">65693</span>&#160;}</div>
<div class="line"><a name="l65694"></a><span class="lineno">65694</span>&#160; </div>
<div class="line"><a name="l65695"></a><span class="lineno">65695</span>&#160; </div>
<div class="line"><a name="l65696"></a><span class="lineno">65696</span>&#160;<span class="comment">/*************Vector Slide Functions****************/</span></div>
<div class="line"><a name="l65697"></a><span class="lineno">65697</span>&#160;<span class="comment">//vslideup.vx</span></div>
<div class="line"><a name="l65729"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af8af6ef672f32a0c5e9b93a7169179c7">65729</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#af8af6ef672f32a0c5e9b93a7169179c7">vslideup_vx_i8m1</a>(vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l65730"></a><span class="lineno">65730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m1(op1,offset);</div>
<div class="line"><a name="l65731"></a><span class="lineno">65731</span>&#160;}</div>
<div class="line"><a name="l65732"></a><span class="lineno">65732</span>&#160; </div>
<div class="line"><a name="l65733"></a><span class="lineno">65733</span>&#160;__rv32 vint8m2_t vslideup_vx_i8m2(vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l65734"></a><span class="lineno">65734</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m2(op1,offset);</div>
<div class="line"><a name="l65735"></a><span class="lineno">65735</span>&#160;}</div>
<div class="line"><a name="l65736"></a><span class="lineno">65736</span>&#160; </div>
<div class="line"><a name="l65737"></a><span class="lineno">65737</span>&#160;__rv32 vint8m4_t vslideup_vx_i8m4(vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l65738"></a><span class="lineno">65738</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m4(op1,offset);</div>
<div class="line"><a name="l65739"></a><span class="lineno">65739</span>&#160;}</div>
<div class="line"><a name="l65740"></a><span class="lineno">65740</span>&#160; </div>
<div class="line"><a name="l65741"></a><span class="lineno">65741</span>&#160;__rv32 vint8m8_t vslideup_vx_i8m8(vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l65742"></a><span class="lineno">65742</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m8(op1,offset);</div>
<div class="line"><a name="l65743"></a><span class="lineno">65743</span>&#160;}</div>
<div class="line"><a name="l65744"></a><span class="lineno">65744</span>&#160; </div>
<div class="line"><a name="l65776"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acb1fdcf6b6e023fa80f0fcb7775ac4e3">65776</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#acb1fdcf6b6e023fa80f0fcb7775ac4e3">vslideup_vx_u8m1</a>(vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l65777"></a><span class="lineno">65777</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m1(op1,offset);</div>
<div class="line"><a name="l65778"></a><span class="lineno">65778</span>&#160;}</div>
<div class="line"><a name="l65779"></a><span class="lineno">65779</span>&#160; </div>
<div class="line"><a name="l65780"></a><span class="lineno">65780</span>&#160;__rv32 vuint8m2_t vslideup_vx_u8m2(vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l65781"></a><span class="lineno">65781</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m2(op1,offset);</div>
<div class="line"><a name="l65782"></a><span class="lineno">65782</span>&#160;}</div>
<div class="line"><a name="l65783"></a><span class="lineno">65783</span>&#160; </div>
<div class="line"><a name="l65784"></a><span class="lineno">65784</span>&#160;__rv32 vuint8m4_t vslideup_vx_u8m4(vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l65785"></a><span class="lineno">65785</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m4(op1,offset);</div>
<div class="line"><a name="l65786"></a><span class="lineno">65786</span>&#160;}</div>
<div class="line"><a name="l65787"></a><span class="lineno">65787</span>&#160; </div>
<div class="line"><a name="l65788"></a><span class="lineno">65788</span>&#160;__rv32 vuint8m8_t vslideup_vx_u8m8(vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l65789"></a><span class="lineno">65789</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m8(op1,offset);</div>
<div class="line"><a name="l65790"></a><span class="lineno">65790</span>&#160;}</div>
<div class="line"><a name="l65791"></a><span class="lineno">65791</span>&#160; </div>
<div class="line"><a name="l65823"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad10b51db7a496481b19e88e790c80d9e">65823</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ad10b51db7a496481b19e88e790c80d9e">vslideup_vx_i16m1</a>(vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l65824"></a><span class="lineno">65824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m1(op1,offset);</div>
<div class="line"><a name="l65825"></a><span class="lineno">65825</span>&#160;}</div>
<div class="line"><a name="l65826"></a><span class="lineno">65826</span>&#160; </div>
<div class="line"><a name="l65827"></a><span class="lineno">65827</span>&#160;__rv32 vint16m2_t vslideup_vx_i16m2(vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l65828"></a><span class="lineno">65828</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m2(op1,offset);</div>
<div class="line"><a name="l65829"></a><span class="lineno">65829</span>&#160;}</div>
<div class="line"><a name="l65830"></a><span class="lineno">65830</span>&#160; </div>
<div class="line"><a name="l65831"></a><span class="lineno">65831</span>&#160;__rv32 vint16m4_t vslideup_vx_i16m4(vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l65832"></a><span class="lineno">65832</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m4(op1,offset);</div>
<div class="line"><a name="l65833"></a><span class="lineno">65833</span>&#160;}</div>
<div class="line"><a name="l65834"></a><span class="lineno">65834</span>&#160; </div>
<div class="line"><a name="l65835"></a><span class="lineno">65835</span>&#160;__rv32 vint16m8_t vslideup_vx_i16m8(vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l65836"></a><span class="lineno">65836</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m8(op1,offset);</div>
<div class="line"><a name="l65837"></a><span class="lineno">65837</span>&#160;}</div>
<div class="line"><a name="l65838"></a><span class="lineno">65838</span>&#160; </div>
<div class="line"><a name="l65870"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac3083e44f7a845d9bed0c2616f2ccfbc">65870</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac3083e44f7a845d9bed0c2616f2ccfbc">vslideup_vx_u16m1</a>(vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l65871"></a><span class="lineno">65871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m1(op1,offset);</div>
<div class="line"><a name="l65872"></a><span class="lineno">65872</span>&#160;}</div>
<div class="line"><a name="l65873"></a><span class="lineno">65873</span>&#160; </div>
<div class="line"><a name="l65874"></a><span class="lineno">65874</span>&#160;__rv32 vuint16m2_t vslideup_vx_u16m2(vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l65875"></a><span class="lineno">65875</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m2(op1,offset);</div>
<div class="line"><a name="l65876"></a><span class="lineno">65876</span>&#160;}</div>
<div class="line"><a name="l65877"></a><span class="lineno">65877</span>&#160; </div>
<div class="line"><a name="l65878"></a><span class="lineno">65878</span>&#160;__rv32 vuint16m4_t vslideup_vx_u16m4(vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l65879"></a><span class="lineno">65879</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m4(op1,offset);</div>
<div class="line"><a name="l65880"></a><span class="lineno">65880</span>&#160;}</div>
<div class="line"><a name="l65881"></a><span class="lineno">65881</span>&#160; </div>
<div class="line"><a name="l65882"></a><span class="lineno">65882</span>&#160;__rv32 vuint16m8_t vslideup_vx_u16m8(vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l65883"></a><span class="lineno">65883</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m8(op1,offset);</div>
<div class="line"><a name="l65884"></a><span class="lineno">65884</span>&#160;}</div>
<div class="line"><a name="l65885"></a><span class="lineno">65885</span>&#160; </div>
<div class="line"><a name="l65917"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a74d2332c873bc44bdf20458e81f87461">65917</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a74d2332c873bc44bdf20458e81f87461">vslideup_vx_i32m1</a>(vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l65918"></a><span class="lineno">65918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m1(op1,offset);</div>
<div class="line"><a name="l65919"></a><span class="lineno">65919</span>&#160;}</div>
<div class="line"><a name="l65920"></a><span class="lineno">65920</span>&#160; </div>
<div class="line"><a name="l65921"></a><span class="lineno">65921</span>&#160;__rv32 vint32m2_t vslideup_vx_i32m2(vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l65922"></a><span class="lineno">65922</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m2(op1,offset);</div>
<div class="line"><a name="l65923"></a><span class="lineno">65923</span>&#160;}</div>
<div class="line"><a name="l65924"></a><span class="lineno">65924</span>&#160; </div>
<div class="line"><a name="l65925"></a><span class="lineno">65925</span>&#160;__rv32 vint32m4_t vslideup_vx_i32m4(vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l65926"></a><span class="lineno">65926</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m4(op1,offset);</div>
<div class="line"><a name="l65927"></a><span class="lineno">65927</span>&#160;}</div>
<div class="line"><a name="l65928"></a><span class="lineno">65928</span>&#160; </div>
<div class="line"><a name="l65929"></a><span class="lineno">65929</span>&#160;__rv32 vint32m8_t vslideup_vx_i32m8(vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l65930"></a><span class="lineno">65930</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m8(op1,offset);</div>
<div class="line"><a name="l65931"></a><span class="lineno">65931</span>&#160;}</div>
<div class="line"><a name="l65932"></a><span class="lineno">65932</span>&#160; </div>
<div class="line"><a name="l65964"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a36959769cb0c82a2dc4fa22d95d75255">65964</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a36959769cb0c82a2dc4fa22d95d75255">vslideup_vx_u32m1</a>(vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l65965"></a><span class="lineno">65965</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m1(op1,offset);</div>
<div class="line"><a name="l65966"></a><span class="lineno">65966</span>&#160;}</div>
<div class="line"><a name="l65967"></a><span class="lineno">65967</span>&#160; </div>
<div class="line"><a name="l65968"></a><span class="lineno">65968</span>&#160;__rv32 vuint32m2_t vslideup_vx_u32m2(vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l65969"></a><span class="lineno">65969</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m2(op1,offset);</div>
<div class="line"><a name="l65970"></a><span class="lineno">65970</span>&#160;}</div>
<div class="line"><a name="l65971"></a><span class="lineno">65971</span>&#160; </div>
<div class="line"><a name="l65972"></a><span class="lineno">65972</span>&#160;__rv32 vuint32m4_t vslideup_vx_u32m4(vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l65973"></a><span class="lineno">65973</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m4(op1,offset);</div>
<div class="line"><a name="l65974"></a><span class="lineno">65974</span>&#160;}</div>
<div class="line"><a name="l65975"></a><span class="lineno">65975</span>&#160; </div>
<div class="line"><a name="l65976"></a><span class="lineno">65976</span>&#160;__rv32 vuint32m8_t vslideup_vx_u32m8(vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l65977"></a><span class="lineno">65977</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m8(op1,offset);</div>
<div class="line"><a name="l65978"></a><span class="lineno">65978</span>&#160;}</div>
<div class="line"><a name="l65979"></a><span class="lineno">65979</span>&#160; </div>
<div class="line"><a name="l66011"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a450cf188c798d752ef03944fc04b0911">66011</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a450cf188c798d752ef03944fc04b0911">vslideup_vx_f32m1</a>(vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66012"></a><span class="lineno">66012</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m1(op1,offset);</div>
<div class="line"><a name="l66013"></a><span class="lineno">66013</span>&#160;}</div>
<div class="line"><a name="l66014"></a><span class="lineno">66014</span>&#160; </div>
<div class="line"><a name="l66015"></a><span class="lineno">66015</span>&#160;__rv32 vfloat32m2_t vslideup_vx_f32m2(vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66016"></a><span class="lineno">66016</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m2(op1,offset);</div>
<div class="line"><a name="l66017"></a><span class="lineno">66017</span>&#160;}</div>
<div class="line"><a name="l66018"></a><span class="lineno">66018</span>&#160; </div>
<div class="line"><a name="l66019"></a><span class="lineno">66019</span>&#160;__rv32 vfloat32m4_t vslideup_vx_f32m4(vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66020"></a><span class="lineno">66020</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m4(op1,offset);</div>
<div class="line"><a name="l66021"></a><span class="lineno">66021</span>&#160;}</div>
<div class="line"><a name="l66022"></a><span class="lineno">66022</span>&#160; </div>
<div class="line"><a name="l66023"></a><span class="lineno">66023</span>&#160;__rv32 vfloat32m8_t vslideup_vx_f32m8(vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66024"></a><span class="lineno">66024</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m8(op1,offset);</div>
<div class="line"><a name="l66025"></a><span class="lineno">66025</span>&#160;}</div>
<div class="line"><a name="l66026"></a><span class="lineno">66026</span>&#160; </div>
<div class="line"><a name="l66027"></a><span class="lineno">66027</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l66063"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aee9e4ebf114f4eb1a5c3faf7a1d5506e">66063</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#aee9e4ebf114f4eb1a5c3faf7a1d5506e">vslideup_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l66064"></a><span class="lineno">66064</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66065"></a><span class="lineno">66065</span>&#160;}</div>
<div class="line"><a name="l66066"></a><span class="lineno">66066</span>&#160; </div>
<div class="line"><a name="l66067"></a><span class="lineno">66067</span>&#160;__rv32 vint8m2_t vslideup_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l66068"></a><span class="lineno">66068</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66069"></a><span class="lineno">66069</span>&#160;}</div>
<div class="line"><a name="l66070"></a><span class="lineno">66070</span>&#160; </div>
<div class="line"><a name="l66071"></a><span class="lineno">66071</span>&#160;__rv32 vint8m4_t vslideup_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l66072"></a><span class="lineno">66072</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66073"></a><span class="lineno">66073</span>&#160;}</div>
<div class="line"><a name="l66074"></a><span class="lineno">66074</span>&#160; </div>
<div class="line"><a name="l66075"></a><span class="lineno">66075</span>&#160;__rv32 vint8m8_t vslideup_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l66076"></a><span class="lineno">66076</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66077"></a><span class="lineno">66077</span>&#160;}</div>
<div class="line"><a name="l66078"></a><span class="lineno">66078</span>&#160; </div>
<div class="line"><a name="l66114"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2bd8313487f0404ba83e2163bcfbc19e">66114</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a2bd8313487f0404ba83e2163bcfbc19e">vslideup_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66115"></a><span class="lineno">66115</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66116"></a><span class="lineno">66116</span>&#160;}</div>
<div class="line"><a name="l66117"></a><span class="lineno">66117</span>&#160; </div>
<div class="line"><a name="l66118"></a><span class="lineno">66118</span>&#160;__rv32 vuint8m2_t vslideup_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66119"></a><span class="lineno">66119</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66120"></a><span class="lineno">66120</span>&#160;}</div>
<div class="line"><a name="l66121"></a><span class="lineno">66121</span>&#160; </div>
<div class="line"><a name="l66122"></a><span class="lineno">66122</span>&#160;__rv32 vuint8m4_t vslideup_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66123"></a><span class="lineno">66123</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66124"></a><span class="lineno">66124</span>&#160;}</div>
<div class="line"><a name="l66125"></a><span class="lineno">66125</span>&#160; </div>
<div class="line"><a name="l66126"></a><span class="lineno">66126</span>&#160;__rv32 vuint8m8_t vslideup_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66127"></a><span class="lineno">66127</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66128"></a><span class="lineno">66128</span>&#160;}</div>
<div class="line"><a name="l66129"></a><span class="lineno">66129</span>&#160; </div>
<div class="line"><a name="l66165"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8fedfe2db9d49fc08e6133a7be0082cd">66165</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8fedfe2db9d49fc08e6133a7be0082cd">vslideup_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l66166"></a><span class="lineno">66166</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66167"></a><span class="lineno">66167</span>&#160;}</div>
<div class="line"><a name="l66168"></a><span class="lineno">66168</span>&#160; </div>
<div class="line"><a name="l66169"></a><span class="lineno">66169</span>&#160;__rv32 vint16m2_t vslideup_vx_i16m2_m(vmask_t mask,vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l66170"></a><span class="lineno">66170</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66171"></a><span class="lineno">66171</span>&#160;}</div>
<div class="line"><a name="l66172"></a><span class="lineno">66172</span>&#160; </div>
<div class="line"><a name="l66173"></a><span class="lineno">66173</span>&#160;__rv32 vint16m4_t vslideup_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l66174"></a><span class="lineno">66174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66175"></a><span class="lineno">66175</span>&#160;}</div>
<div class="line"><a name="l66176"></a><span class="lineno">66176</span>&#160; </div>
<div class="line"><a name="l66177"></a><span class="lineno">66177</span>&#160;__rv32 vint16m8_t vslideup_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l66178"></a><span class="lineno">66178</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66179"></a><span class="lineno">66179</span>&#160;}</div>
<div class="line"><a name="l66180"></a><span class="lineno">66180</span>&#160; </div>
<div class="line"><a name="l66216"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad3df9a6081e030aa27619b9017696d71">66216</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad3df9a6081e030aa27619b9017696d71">vslideup_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66217"></a><span class="lineno">66217</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66218"></a><span class="lineno">66218</span>&#160;}</div>
<div class="line"><a name="l66219"></a><span class="lineno">66219</span>&#160; </div>
<div class="line"><a name="l66220"></a><span class="lineno">66220</span>&#160;__rv32 vuint16m2_t vslideup_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66221"></a><span class="lineno">66221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66222"></a><span class="lineno">66222</span>&#160;}</div>
<div class="line"><a name="l66223"></a><span class="lineno">66223</span>&#160; </div>
<div class="line"><a name="l66224"></a><span class="lineno">66224</span>&#160;__rv32 vuint16m4_t vslideup_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66225"></a><span class="lineno">66225</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66226"></a><span class="lineno">66226</span>&#160;}</div>
<div class="line"><a name="l66227"></a><span class="lineno">66227</span>&#160; </div>
<div class="line"><a name="l66228"></a><span class="lineno">66228</span>&#160;__rv32 vuint16m8_t vslideup_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66229"></a><span class="lineno">66229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66230"></a><span class="lineno">66230</span>&#160;}</div>
<div class="line"><a name="l66231"></a><span class="lineno">66231</span>&#160; </div>
<div class="line"><a name="l66267"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac3246404c93a9413b25b5199a7f62b36">66267</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac3246404c93a9413b25b5199a7f62b36">vslideup_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l66268"></a><span class="lineno">66268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66269"></a><span class="lineno">66269</span>&#160;}</div>
<div class="line"><a name="l66270"></a><span class="lineno">66270</span>&#160; </div>
<div class="line"><a name="l66271"></a><span class="lineno">66271</span>&#160;__rv32 vint32m2_t vslideup_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l66272"></a><span class="lineno">66272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66273"></a><span class="lineno">66273</span>&#160;}</div>
<div class="line"><a name="l66274"></a><span class="lineno">66274</span>&#160; </div>
<div class="line"><a name="l66275"></a><span class="lineno">66275</span>&#160;__rv32 vint32m4_t vslideup_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l66276"></a><span class="lineno">66276</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66277"></a><span class="lineno">66277</span>&#160;}</div>
<div class="line"><a name="l66278"></a><span class="lineno">66278</span>&#160; </div>
<div class="line"><a name="l66279"></a><span class="lineno">66279</span>&#160;__rv32 vint32m8_t vslideup_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l66280"></a><span class="lineno">66280</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_i32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66281"></a><span class="lineno">66281</span>&#160;}</div>
<div class="line"><a name="l66282"></a><span class="lineno">66282</span>&#160; </div>
<div class="line"><a name="l66318"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3b4b0f2b8e2cdd2a6dd297d797d8dbac">66318</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a3b4b0f2b8e2cdd2a6dd297d797d8dbac">vslideup_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66319"></a><span class="lineno">66319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66320"></a><span class="lineno">66320</span>&#160;}</div>
<div class="line"><a name="l66321"></a><span class="lineno">66321</span>&#160; </div>
<div class="line"><a name="l66322"></a><span class="lineno">66322</span>&#160;__rv32 vuint32m2_t vslideup_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66323"></a><span class="lineno">66323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66324"></a><span class="lineno">66324</span>&#160;}</div>
<div class="line"><a name="l66325"></a><span class="lineno">66325</span>&#160; </div>
<div class="line"><a name="l66326"></a><span class="lineno">66326</span>&#160;__rv32 vuint32m4_t vslideup_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66327"></a><span class="lineno">66327</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66328"></a><span class="lineno">66328</span>&#160;}</div>
<div class="line"><a name="l66329"></a><span class="lineno">66329</span>&#160; </div>
<div class="line"><a name="l66330"></a><span class="lineno">66330</span>&#160;__rv32 vuint32m8_t vslideup_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66331"></a><span class="lineno">66331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_u32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66332"></a><span class="lineno">66332</span>&#160;}</div>
<div class="line"><a name="l66333"></a><span class="lineno">66333</span>&#160; </div>
<div class="line"><a name="l66369"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5fb71af9bd066a0715c034581fc7c845">66369</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a5fb71af9bd066a0715c034581fc7c845">vslideup_vx_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66370"></a><span class="lineno">66370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l66371"></a><span class="lineno">66371</span>&#160;}</div>
<div class="line"><a name="l66372"></a><span class="lineno">66372</span>&#160; </div>
<div class="line"><a name="l66373"></a><span class="lineno">66373</span>&#160;__rv32 vfloat32m2_t vslideup_vx_f32m2_m(vmask_t mask,vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66374"></a><span class="lineno">66374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l66375"></a><span class="lineno">66375</span>&#160;}</div>
<div class="line"><a name="l66376"></a><span class="lineno">66376</span>&#160; </div>
<div class="line"><a name="l66377"></a><span class="lineno">66377</span>&#160;__rv32 vfloat32m4_t vslideup_vx_f32m4_m(vmask_t mask,vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66378"></a><span class="lineno">66378</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l66379"></a><span class="lineno">66379</span>&#160;}</div>
<div class="line"><a name="l66380"></a><span class="lineno">66380</span>&#160; </div>
<div class="line"><a name="l66381"></a><span class="lineno">66381</span>&#160;__rv32 vfloat32m8_t vslideup_vx_f32m8_m(vmask_t mask,vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66382"></a><span class="lineno">66382</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslideup_vx_f32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l66383"></a><span class="lineno">66383</span>&#160;}</div>
<div class="line"><a name="l66384"></a><span class="lineno">66384</span>&#160; </div>
<div class="line"><a name="l66385"></a><span class="lineno">66385</span>&#160; </div>
<div class="line"><a name="l66386"></a><span class="lineno">66386</span>&#160;<span class="comment">//vslideup.vi</span></div>
<div class="line"><a name="l66418"></a><span class="lineno">66418</span>&#160;<span class="comment"></span><span class="preprocessor">#define vslideup_vi_i8m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66419"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa5537132730263a66fb477a5f4834752">66419</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l66420"></a><span class="lineno">66420</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m1(op1,offset);\</span></div>
<div class="line"><a name="l66421"></a><span class="lineno">66421</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66422"></a><span class="lineno">66422</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66423"></a><span class="lineno">66423</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66424"></a><span class="lineno">66424</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l66425"></a><span class="lineno">66425</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m2(op1,offset);\</span></div>
<div class="line"><a name="l66426"></a><span class="lineno">66426</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66427"></a><span class="lineno">66427</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66428"></a><span class="lineno">66428</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66429"></a><span class="lineno">66429</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l66430"></a><span class="lineno">66430</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m4(op1,offset);\</span></div>
<div class="line"><a name="l66431"></a><span class="lineno">66431</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66432"></a><span class="lineno">66432</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66433"></a><span class="lineno">66433</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66434"></a><span class="lineno">66434</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l66435"></a><span class="lineno">66435</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m8(op1,offset);\</span></div>
<div class="line"><a name="l66436"></a><span class="lineno">66436</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66437"></a><span class="lineno">66437</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66438"></a><span class="lineno">66438</span>&#160;        </div>
<div class="line"><a name="l66439"></a><span class="lineno">66439</span>&#160; </div>
<div class="line"><a name="l66471"></a><span class="lineno">66471</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66472"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae7d8999e6d8dd1c60975632a600086ef">66472</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l66473"></a><span class="lineno">66473</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m1(op1,offset);\</span></div>
<div class="line"><a name="l66474"></a><span class="lineno">66474</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66475"></a><span class="lineno">66475</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66476"></a><span class="lineno">66476</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66477"></a><span class="lineno">66477</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l66478"></a><span class="lineno">66478</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m2(op1,offset);\</span></div>
<div class="line"><a name="l66479"></a><span class="lineno">66479</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66480"></a><span class="lineno">66480</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66481"></a><span class="lineno">66481</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66482"></a><span class="lineno">66482</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l66483"></a><span class="lineno">66483</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m4(op1,offset);\</span></div>
<div class="line"><a name="l66484"></a><span class="lineno">66484</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66485"></a><span class="lineno">66485</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66486"></a><span class="lineno">66486</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66487"></a><span class="lineno">66487</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l66488"></a><span class="lineno">66488</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m8(op1,offset);\</span></div>
<div class="line"><a name="l66489"></a><span class="lineno">66489</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66490"></a><span class="lineno">66490</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66491"></a><span class="lineno">66491</span>&#160; </div>
<div class="line"><a name="l66523"></a><span class="lineno">66523</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66524"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5fda8362a99f84bf8dffafd0ba8eec94">66524</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l66525"></a><span class="lineno">66525</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m1(op1,offset);\</span></div>
<div class="line"><a name="l66526"></a><span class="lineno">66526</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66527"></a><span class="lineno">66527</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66528"></a><span class="lineno">66528</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66529"></a><span class="lineno">66529</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l66530"></a><span class="lineno">66530</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m2(op1,offset);\</span></div>
<div class="line"><a name="l66531"></a><span class="lineno">66531</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66532"></a><span class="lineno">66532</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66533"></a><span class="lineno">66533</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66534"></a><span class="lineno">66534</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l66535"></a><span class="lineno">66535</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m4(op1,offset);\</span></div>
<div class="line"><a name="l66536"></a><span class="lineno">66536</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66537"></a><span class="lineno">66537</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66538"></a><span class="lineno">66538</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66539"></a><span class="lineno">66539</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l66540"></a><span class="lineno">66540</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m8(op1,offset);\</span></div>
<div class="line"><a name="l66541"></a><span class="lineno">66541</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66542"></a><span class="lineno">66542</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66543"></a><span class="lineno">66543</span>&#160; </div>
<div class="line"><a name="l66575"></a><span class="lineno">66575</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66576"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aabdadd712ff1228d7246c2ce589a2434">66576</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l66577"></a><span class="lineno">66577</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m1(op1,offset);\</span></div>
<div class="line"><a name="l66578"></a><span class="lineno">66578</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66579"></a><span class="lineno">66579</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66580"></a><span class="lineno">66580</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66581"></a><span class="lineno">66581</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l66582"></a><span class="lineno">66582</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m2(op1,offset);\</span></div>
<div class="line"><a name="l66583"></a><span class="lineno">66583</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66584"></a><span class="lineno">66584</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66585"></a><span class="lineno">66585</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66586"></a><span class="lineno">66586</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l66587"></a><span class="lineno">66587</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m4(op1,offset);\</span></div>
<div class="line"><a name="l66588"></a><span class="lineno">66588</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66589"></a><span class="lineno">66589</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66590"></a><span class="lineno">66590</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66591"></a><span class="lineno">66591</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l66592"></a><span class="lineno">66592</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m8(op1,offset);\</span></div>
<div class="line"><a name="l66593"></a><span class="lineno">66593</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66594"></a><span class="lineno">66594</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66595"></a><span class="lineno">66595</span>&#160; </div>
<div class="line"><a name="l66596"></a><span class="lineno">66596</span>&#160; </div>
<div class="line"><a name="l66597"></a><span class="lineno">66597</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l66633"></a><span class="lineno">66633</span>&#160;<span class="comment"></span><span class="preprocessor">#define vslideup_vi_i8m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66634"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3f76032a09680ae8f05ee39df2e3974f">66634</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l66635"></a><span class="lineno">66635</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66636"></a><span class="lineno">66636</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66637"></a><span class="lineno">66637</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66638"></a><span class="lineno">66638</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66639"></a><span class="lineno">66639</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l66640"></a><span class="lineno">66640</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66641"></a><span class="lineno">66641</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66642"></a><span class="lineno">66642</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66643"></a><span class="lineno">66643</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66644"></a><span class="lineno">66644</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l66645"></a><span class="lineno">66645</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66646"></a><span class="lineno">66646</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66647"></a><span class="lineno">66647</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66648"></a><span class="lineno">66648</span>&#160;<span class="preprocessor">#define vslideup_vi_i8m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66649"></a><span class="lineno">66649</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l66650"></a><span class="lineno">66650</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i8m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66651"></a><span class="lineno">66651</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66652"></a><span class="lineno">66652</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66653"></a><span class="lineno">66653</span>&#160; </div>
<div class="line"><a name="l66689"></a><span class="lineno">66689</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66690"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1e6b4e6f8e133a56a4e4c4d597d61f59">66690</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l66691"></a><span class="lineno">66691</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66692"></a><span class="lineno">66692</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66693"></a><span class="lineno">66693</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66694"></a><span class="lineno">66694</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66695"></a><span class="lineno">66695</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l66696"></a><span class="lineno">66696</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66697"></a><span class="lineno">66697</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66698"></a><span class="lineno">66698</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66699"></a><span class="lineno">66699</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66700"></a><span class="lineno">66700</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l66701"></a><span class="lineno">66701</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66702"></a><span class="lineno">66702</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66703"></a><span class="lineno">66703</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66704"></a><span class="lineno">66704</span>&#160;<span class="preprocessor">#define vslideup_vi_i16m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66705"></a><span class="lineno">66705</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l66706"></a><span class="lineno">66706</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i16m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66707"></a><span class="lineno">66707</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66708"></a><span class="lineno">66708</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66709"></a><span class="lineno">66709</span>&#160; </div>
<div class="line"><a name="l66745"></a><span class="lineno">66745</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66746"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af6f9175d975446ddf75704523f20765f">66746</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l66747"></a><span class="lineno">66747</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66748"></a><span class="lineno">66748</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66749"></a><span class="lineno">66749</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66750"></a><span class="lineno">66750</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66751"></a><span class="lineno">66751</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l66752"></a><span class="lineno">66752</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66753"></a><span class="lineno">66753</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66754"></a><span class="lineno">66754</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66755"></a><span class="lineno">66755</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66756"></a><span class="lineno">66756</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l66757"></a><span class="lineno">66757</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66758"></a><span class="lineno">66758</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66759"></a><span class="lineno">66759</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66760"></a><span class="lineno">66760</span>&#160;<span class="preprocessor">#define vslideup_vi_i32m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66761"></a><span class="lineno">66761</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l66762"></a><span class="lineno">66762</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_i32m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66763"></a><span class="lineno">66763</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66764"></a><span class="lineno">66764</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66765"></a><span class="lineno">66765</span>&#160; </div>
<div class="line"><a name="l66801"></a><span class="lineno">66801</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66802"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7a64313cfe5a6f50e9c683a24a3dcc25">66802</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l66803"></a><span class="lineno">66803</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66804"></a><span class="lineno">66804</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66805"></a><span class="lineno">66805</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66806"></a><span class="lineno">66806</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66807"></a><span class="lineno">66807</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l66808"></a><span class="lineno">66808</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66809"></a><span class="lineno">66809</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66810"></a><span class="lineno">66810</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66811"></a><span class="lineno">66811</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66812"></a><span class="lineno">66812</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l66813"></a><span class="lineno">66813</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66814"></a><span class="lineno">66814</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66815"></a><span class="lineno">66815</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66816"></a><span class="lineno">66816</span>&#160;<span class="preprocessor">#define vslideup_vi_f32m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l66817"></a><span class="lineno">66817</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l66818"></a><span class="lineno">66818</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslideup_vi_f32m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l66819"></a><span class="lineno">66819</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l66820"></a><span class="lineno">66820</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l66821"></a><span class="lineno">66821</span>&#160; </div>
<div class="line"><a name="l66822"></a><span class="lineno">66822</span>&#160; </div>
<div class="line"><a name="l66823"></a><span class="lineno">66823</span>&#160;<span class="comment">//vslidedown.vx</span></div>
<div class="line"><a name="l66855"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a641a1248ce6a9a9e490477b81be5f936">66855</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a641a1248ce6a9a9e490477b81be5f936">vslidedown_vx_i8m1</a>(vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l66856"></a><span class="lineno">66856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m1(op1,offset);</div>
<div class="line"><a name="l66857"></a><span class="lineno">66857</span>&#160;}</div>
<div class="line"><a name="l66858"></a><span class="lineno">66858</span>&#160; </div>
<div class="line"><a name="l66859"></a><span class="lineno">66859</span>&#160;__rv32 vint8m2_t vslidedown_vx_i8m2(vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l66860"></a><span class="lineno">66860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m2(op1,offset);</div>
<div class="line"><a name="l66861"></a><span class="lineno">66861</span>&#160;}</div>
<div class="line"><a name="l66862"></a><span class="lineno">66862</span>&#160; </div>
<div class="line"><a name="l66863"></a><span class="lineno">66863</span>&#160;__rv32 vint8m4_t vslidedown_vx_i8m4(vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l66864"></a><span class="lineno">66864</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m4(op1,offset);</div>
<div class="line"><a name="l66865"></a><span class="lineno">66865</span>&#160;}</div>
<div class="line"><a name="l66866"></a><span class="lineno">66866</span>&#160; </div>
<div class="line"><a name="l66867"></a><span class="lineno">66867</span>&#160;__rv32 vint8m8_t vslidedown_vx_i8m8(vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l66868"></a><span class="lineno">66868</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m8(op1,offset);</div>
<div class="line"><a name="l66869"></a><span class="lineno">66869</span>&#160;}</div>
<div class="line"><a name="l66870"></a><span class="lineno">66870</span>&#160; </div>
<div class="line"><a name="l66902"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adffc51162bdd8c85cf8f8903cd13e006">66902</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#adffc51162bdd8c85cf8f8903cd13e006">vslidedown_vx_u8m1</a>(vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66903"></a><span class="lineno">66903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m1(op1,offset);</div>
<div class="line"><a name="l66904"></a><span class="lineno">66904</span>&#160;}</div>
<div class="line"><a name="l66905"></a><span class="lineno">66905</span>&#160; </div>
<div class="line"><a name="l66906"></a><span class="lineno">66906</span>&#160;__rv32 vuint8m2_t vslidedown_vx_u8m2(vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l66907"></a><span class="lineno">66907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m2(op1,offset);</div>
<div class="line"><a name="l66908"></a><span class="lineno">66908</span>&#160;}</div>
<div class="line"><a name="l66909"></a><span class="lineno">66909</span>&#160; </div>
<div class="line"><a name="l66910"></a><span class="lineno">66910</span>&#160;__rv32 vuint8m4_t vslidedown_vx_u8m4(vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l66911"></a><span class="lineno">66911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m4(op1,offset);</div>
<div class="line"><a name="l66912"></a><span class="lineno">66912</span>&#160;}</div>
<div class="line"><a name="l66913"></a><span class="lineno">66913</span>&#160; </div>
<div class="line"><a name="l66914"></a><span class="lineno">66914</span>&#160;__rv32 vuint8m8_t vslidedown_vx_u8m8(vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l66915"></a><span class="lineno">66915</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m8(op1,offset);</div>
<div class="line"><a name="l66916"></a><span class="lineno">66916</span>&#160;}</div>
<div class="line"><a name="l66917"></a><span class="lineno">66917</span>&#160; </div>
<div class="line"><a name="l66949"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a33fe59ae56729a8b5da864032950c895">66949</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a33fe59ae56729a8b5da864032950c895">vslidedown_vx_i16m1</a>(vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l66950"></a><span class="lineno">66950</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m1(op1,offset);</div>
<div class="line"><a name="l66951"></a><span class="lineno">66951</span>&#160;}</div>
<div class="line"><a name="l66952"></a><span class="lineno">66952</span>&#160; </div>
<div class="line"><a name="l66953"></a><span class="lineno">66953</span>&#160;__rv32 vint16m2_t vslidedown_vx_i16m2(vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l66954"></a><span class="lineno">66954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m2(op1,offset);</div>
<div class="line"><a name="l66955"></a><span class="lineno">66955</span>&#160;}</div>
<div class="line"><a name="l66956"></a><span class="lineno">66956</span>&#160; </div>
<div class="line"><a name="l66957"></a><span class="lineno">66957</span>&#160;__rv32 vint16m4_t vslidedown_vx_i16m4(vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l66958"></a><span class="lineno">66958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m4(op1,offset);</div>
<div class="line"><a name="l66959"></a><span class="lineno">66959</span>&#160;}</div>
<div class="line"><a name="l66960"></a><span class="lineno">66960</span>&#160; </div>
<div class="line"><a name="l66961"></a><span class="lineno">66961</span>&#160;__rv32 vint16m8_t vslidedown_vx_i16m8(vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l66962"></a><span class="lineno">66962</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m8(op1,offset);</div>
<div class="line"><a name="l66963"></a><span class="lineno">66963</span>&#160;}</div>
<div class="line"><a name="l66964"></a><span class="lineno">66964</span>&#160; </div>
<div class="line"><a name="l66996"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac44d29f693ffbc3db53728db1399136b">66996</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ac44d29f693ffbc3db53728db1399136b">vslidedown_vx_u16m1</a>(vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l66997"></a><span class="lineno">66997</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m1(op1,offset);</div>
<div class="line"><a name="l66998"></a><span class="lineno">66998</span>&#160;}</div>
<div class="line"><a name="l66999"></a><span class="lineno">66999</span>&#160; </div>
<div class="line"><a name="l67000"></a><span class="lineno">67000</span>&#160;__rv32 vuint16m2_t vslidedown_vx_u16m2(vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67001"></a><span class="lineno">67001</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m2(op1,offset);</div>
<div class="line"><a name="l67002"></a><span class="lineno">67002</span>&#160;}</div>
<div class="line"><a name="l67003"></a><span class="lineno">67003</span>&#160; </div>
<div class="line"><a name="l67004"></a><span class="lineno">67004</span>&#160;__rv32 vuint16m4_t vslidedown_vx_u16m4(vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67005"></a><span class="lineno">67005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m4(op1,offset);</div>
<div class="line"><a name="l67006"></a><span class="lineno">67006</span>&#160;}</div>
<div class="line"><a name="l67007"></a><span class="lineno">67007</span>&#160; </div>
<div class="line"><a name="l67008"></a><span class="lineno">67008</span>&#160;__rv32 vuint16m8_t vslidedown_vx_u16m8(vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67009"></a><span class="lineno">67009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m8(op1,offset);</div>
<div class="line"><a name="l67010"></a><span class="lineno">67010</span>&#160;}</div>
<div class="line"><a name="l67011"></a><span class="lineno">67011</span>&#160; </div>
<div class="line"><a name="l67043"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a746a174233927def593d97d3c7091f8c">67043</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a746a174233927def593d97d3c7091f8c">vslidedown_vx_i32m1</a>(vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l67044"></a><span class="lineno">67044</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m1(op1,offset);</div>
<div class="line"><a name="l67045"></a><span class="lineno">67045</span>&#160;}</div>
<div class="line"><a name="l67046"></a><span class="lineno">67046</span>&#160; </div>
<div class="line"><a name="l67047"></a><span class="lineno">67047</span>&#160;__rv32 vint32m2_t vslidedown_vx_i32m2(vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l67048"></a><span class="lineno">67048</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m2(op1,offset);</div>
<div class="line"><a name="l67049"></a><span class="lineno">67049</span>&#160;}</div>
<div class="line"><a name="l67050"></a><span class="lineno">67050</span>&#160; </div>
<div class="line"><a name="l67051"></a><span class="lineno">67051</span>&#160;__rv32 vint32m4_t vslidedown_vx_i32m4(vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l67052"></a><span class="lineno">67052</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m4(op1,offset);</div>
<div class="line"><a name="l67053"></a><span class="lineno">67053</span>&#160;}</div>
<div class="line"><a name="l67054"></a><span class="lineno">67054</span>&#160; </div>
<div class="line"><a name="l67055"></a><span class="lineno">67055</span>&#160;__rv32 vint32m8_t vslidedown_vx_i32m8(vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l67056"></a><span class="lineno">67056</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m8(op1,offset);</div>
<div class="line"><a name="l67057"></a><span class="lineno">67057</span>&#160;}</div>
<div class="line"><a name="l67058"></a><span class="lineno">67058</span>&#160; </div>
<div class="line"><a name="l67090"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a06dd51fa752dbbe41a0f377d1cfc14b6">67090</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a06dd51fa752dbbe41a0f377d1cfc14b6">vslidedown_vx_u32m1</a>(vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67091"></a><span class="lineno">67091</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m1(op1,offset);</div>
<div class="line"><a name="l67092"></a><span class="lineno">67092</span>&#160;}</div>
<div class="line"><a name="l67093"></a><span class="lineno">67093</span>&#160; </div>
<div class="line"><a name="l67094"></a><span class="lineno">67094</span>&#160;__rv32 vuint32m2_t vslidedown_vx_u32m2(vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67095"></a><span class="lineno">67095</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m2(op1,offset);</div>
<div class="line"><a name="l67096"></a><span class="lineno">67096</span>&#160;}</div>
<div class="line"><a name="l67097"></a><span class="lineno">67097</span>&#160; </div>
<div class="line"><a name="l67098"></a><span class="lineno">67098</span>&#160;__rv32 vuint32m4_t vslidedown_vx_u32m4(vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67099"></a><span class="lineno">67099</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m4(op1,offset);</div>
<div class="line"><a name="l67100"></a><span class="lineno">67100</span>&#160;}</div>
<div class="line"><a name="l67101"></a><span class="lineno">67101</span>&#160; </div>
<div class="line"><a name="l67102"></a><span class="lineno">67102</span>&#160;__rv32 vuint32m8_t vslidedown_vx_u32m8(vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67103"></a><span class="lineno">67103</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m8(op1,offset);</div>
<div class="line"><a name="l67104"></a><span class="lineno">67104</span>&#160;}</div>
<div class="line"><a name="l67105"></a><span class="lineno">67105</span>&#160; </div>
<div class="line"><a name="l67137"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aae8c7d1767fac8d2c68c1a18c5052ff5">67137</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aae8c7d1767fac8d2c68c1a18c5052ff5">vslidedown_vx_f32m1</a>(vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67138"></a><span class="lineno">67138</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m1(op1,offset);</div>
<div class="line"><a name="l67139"></a><span class="lineno">67139</span>&#160;}</div>
<div class="line"><a name="l67140"></a><span class="lineno">67140</span>&#160; </div>
<div class="line"><a name="l67141"></a><span class="lineno">67141</span>&#160;__rv32 vfloat32m2_t vslidedown_vx_f32m2(vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67142"></a><span class="lineno">67142</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m2(op1,offset);</div>
<div class="line"><a name="l67143"></a><span class="lineno">67143</span>&#160;}</div>
<div class="line"><a name="l67144"></a><span class="lineno">67144</span>&#160; </div>
<div class="line"><a name="l67145"></a><span class="lineno">67145</span>&#160;__rv32 vfloat32m4_t vslidedown_vx_f32m4(vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67146"></a><span class="lineno">67146</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m4(op1,offset);</div>
<div class="line"><a name="l67147"></a><span class="lineno">67147</span>&#160;}</div>
<div class="line"><a name="l67148"></a><span class="lineno">67148</span>&#160; </div>
<div class="line"><a name="l67149"></a><span class="lineno">67149</span>&#160;__rv32 vfloat32m8_t vslidedown_vx_f32m8(vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67150"></a><span class="lineno">67150</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m8(op1,offset);</div>
<div class="line"><a name="l67151"></a><span class="lineno">67151</span>&#160;}</div>
<div class="line"><a name="l67152"></a><span class="lineno">67152</span>&#160; </div>
<div class="line"><a name="l67153"></a><span class="lineno">67153</span>&#160; </div>
<div class="line"><a name="l67154"></a><span class="lineno">67154</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l67190"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a440f52890a0329924e79a4d046b46938">67190</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a440f52890a0329924e79a4d046b46938">vslidedown_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l67191"></a><span class="lineno">67191</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67192"></a><span class="lineno">67192</span>&#160;}</div>
<div class="line"><a name="l67193"></a><span class="lineno">67193</span>&#160; </div>
<div class="line"><a name="l67194"></a><span class="lineno">67194</span>&#160;__rv32 vint8m2_t vslidedown_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l67195"></a><span class="lineno">67195</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67196"></a><span class="lineno">67196</span>&#160;}</div>
<div class="line"><a name="l67197"></a><span class="lineno">67197</span>&#160; </div>
<div class="line"><a name="l67198"></a><span class="lineno">67198</span>&#160;__rv32 vint8m4_t vslidedown_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l67199"></a><span class="lineno">67199</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67200"></a><span class="lineno">67200</span>&#160;}</div>
<div class="line"><a name="l67201"></a><span class="lineno">67201</span>&#160; </div>
<div class="line"><a name="l67202"></a><span class="lineno">67202</span>&#160;__rv32 vint8m8_t vslidedown_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l67203"></a><span class="lineno">67203</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67204"></a><span class="lineno">67204</span>&#160;}</div>
<div class="line"><a name="l67205"></a><span class="lineno">67205</span>&#160; </div>
<div class="line"><a name="l67241"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a63c06cd174c25ea1606ed58079abf4e3">67241</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a63c06cd174c25ea1606ed58079abf4e3">vslidedown_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67242"></a><span class="lineno">67242</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67243"></a><span class="lineno">67243</span>&#160;}</div>
<div class="line"><a name="l67244"></a><span class="lineno">67244</span>&#160; </div>
<div class="line"><a name="l67245"></a><span class="lineno">67245</span>&#160;__rv32 vuint8m2_t vslidedown_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67246"></a><span class="lineno">67246</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67247"></a><span class="lineno">67247</span>&#160;}</div>
<div class="line"><a name="l67248"></a><span class="lineno">67248</span>&#160; </div>
<div class="line"><a name="l67249"></a><span class="lineno">67249</span>&#160;__rv32 vuint8m4_t vslidedown_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67250"></a><span class="lineno">67250</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67251"></a><span class="lineno">67251</span>&#160;}</div>
<div class="line"><a name="l67252"></a><span class="lineno">67252</span>&#160; </div>
<div class="line"><a name="l67253"></a><span class="lineno">67253</span>&#160;__rv32 vuint8m8_t vslidedown_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67254"></a><span class="lineno">67254</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67255"></a><span class="lineno">67255</span>&#160;}</div>
<div class="line"><a name="l67256"></a><span class="lineno">67256</span>&#160; </div>
<div class="line"><a name="l67292"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a42c9597bf281f3f36f940a13fc48e531">67292</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a42c9597bf281f3f36f940a13fc48e531">vslidedown_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l67293"></a><span class="lineno">67293</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67294"></a><span class="lineno">67294</span>&#160;}</div>
<div class="line"><a name="l67295"></a><span class="lineno">67295</span>&#160; </div>
<div class="line"><a name="l67296"></a><span class="lineno">67296</span>&#160;__rv32 vint16m2_t vslidedown_vx_i16m2_m(vmask_t mask,vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l67297"></a><span class="lineno">67297</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67298"></a><span class="lineno">67298</span>&#160;}</div>
<div class="line"><a name="l67299"></a><span class="lineno">67299</span>&#160; </div>
<div class="line"><a name="l67300"></a><span class="lineno">67300</span>&#160;__rv32 vint16m4_t vslidedown_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l67301"></a><span class="lineno">67301</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67302"></a><span class="lineno">67302</span>&#160;}</div>
<div class="line"><a name="l67303"></a><span class="lineno">67303</span>&#160; </div>
<div class="line"><a name="l67304"></a><span class="lineno">67304</span>&#160;__rv32 vint16m8_t vslidedown_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l67305"></a><span class="lineno">67305</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67306"></a><span class="lineno">67306</span>&#160;}</div>
<div class="line"><a name="l67307"></a><span class="lineno">67307</span>&#160; </div>
<div class="line"><a name="l67343"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad041d8238269c52470c671514ee9f4e4">67343</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ad041d8238269c52470c671514ee9f4e4">vslidedown_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67344"></a><span class="lineno">67344</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67345"></a><span class="lineno">67345</span>&#160;}</div>
<div class="line"><a name="l67346"></a><span class="lineno">67346</span>&#160; </div>
<div class="line"><a name="l67347"></a><span class="lineno">67347</span>&#160;__rv32 vuint16m2_t vslidedown_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67348"></a><span class="lineno">67348</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67349"></a><span class="lineno">67349</span>&#160;}</div>
<div class="line"><a name="l67350"></a><span class="lineno">67350</span>&#160; </div>
<div class="line"><a name="l67351"></a><span class="lineno">67351</span>&#160;__rv32 vuint16m4_t vslidedown_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67352"></a><span class="lineno">67352</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67353"></a><span class="lineno">67353</span>&#160;}</div>
<div class="line"><a name="l67354"></a><span class="lineno">67354</span>&#160; </div>
<div class="line"><a name="l67355"></a><span class="lineno">67355</span>&#160;__rv32 vuint16m8_t vslidedown_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67356"></a><span class="lineno">67356</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67357"></a><span class="lineno">67357</span>&#160;}</div>
<div class="line"><a name="l67358"></a><span class="lineno">67358</span>&#160; </div>
<div class="line"><a name="l67394"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4a9e84d096ba6b77b12cfaaa794dea45">67394</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a4a9e84d096ba6b77b12cfaaa794dea45">vslidedown_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l67395"></a><span class="lineno">67395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67396"></a><span class="lineno">67396</span>&#160;}</div>
<div class="line"><a name="l67397"></a><span class="lineno">67397</span>&#160; </div>
<div class="line"><a name="l67398"></a><span class="lineno">67398</span>&#160;__rv32 vint32m2_t vslidedown_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l67399"></a><span class="lineno">67399</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67400"></a><span class="lineno">67400</span>&#160;}</div>
<div class="line"><a name="l67401"></a><span class="lineno">67401</span>&#160; </div>
<div class="line"><a name="l67402"></a><span class="lineno">67402</span>&#160;__rv32 vint32m4_t vslidedown_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l67403"></a><span class="lineno">67403</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67404"></a><span class="lineno">67404</span>&#160;}</div>
<div class="line"><a name="l67405"></a><span class="lineno">67405</span>&#160; </div>
<div class="line"><a name="l67406"></a><span class="lineno">67406</span>&#160;__rv32 vint32m8_t vslidedown_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l67407"></a><span class="lineno">67407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_i32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67408"></a><span class="lineno">67408</span>&#160;}</div>
<div class="line"><a name="l67409"></a><span class="lineno">67409</span>&#160; </div>
<div class="line"><a name="l67445"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a34088dbc846d9737a819d37efa601522">67445</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a34088dbc846d9737a819d37efa601522">vslidedown_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67446"></a><span class="lineno">67446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67447"></a><span class="lineno">67447</span>&#160;}</div>
<div class="line"><a name="l67448"></a><span class="lineno">67448</span>&#160; </div>
<div class="line"><a name="l67449"></a><span class="lineno">67449</span>&#160;__rv32 vuint32m2_t vslidedown_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67450"></a><span class="lineno">67450</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67451"></a><span class="lineno">67451</span>&#160;}</div>
<div class="line"><a name="l67452"></a><span class="lineno">67452</span>&#160; </div>
<div class="line"><a name="l67453"></a><span class="lineno">67453</span>&#160;__rv32 vuint32m4_t vslidedown_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67454"></a><span class="lineno">67454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67455"></a><span class="lineno">67455</span>&#160;}</div>
<div class="line"><a name="l67456"></a><span class="lineno">67456</span>&#160; </div>
<div class="line"><a name="l67457"></a><span class="lineno">67457</span>&#160;__rv32 vuint32m8_t vslidedown_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67458"></a><span class="lineno">67458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_u32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67459"></a><span class="lineno">67459</span>&#160;}</div>
<div class="line"><a name="l67460"></a><span class="lineno">67460</span>&#160; </div>
<div class="line"><a name="l67496"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2afcfeffa62fa23a71a2c5fb41a4919c">67496</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a2afcfeffa62fa23a71a2c5fb41a4919c">vslidedown_vx_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l67497"></a><span class="lineno">67497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l67498"></a><span class="lineno">67498</span>&#160;}</div>
<div class="line"><a name="l67499"></a><span class="lineno">67499</span>&#160; </div>
<div class="line"><a name="l67500"></a><span class="lineno">67500</span>&#160;__rv32 vfloat32m2_t vslidedown_vx_f32m2_m(vmask_t mask,vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l67501"></a><span class="lineno">67501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l67502"></a><span class="lineno">67502</span>&#160;}</div>
<div class="line"><a name="l67503"></a><span class="lineno">67503</span>&#160; </div>
<div class="line"><a name="l67504"></a><span class="lineno">67504</span>&#160;__rv32 vfloat32m4_t vslidedown_vx_f32m4_m(vmask_t mask,vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l67505"></a><span class="lineno">67505</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l67506"></a><span class="lineno">67506</span>&#160;}</div>
<div class="line"><a name="l67507"></a><span class="lineno">67507</span>&#160; </div>
<div class="line"><a name="l67508"></a><span class="lineno">67508</span>&#160;__rv32 vfloat32m8_t vslidedown_vx_f32m8_m(vmask_t mask,vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l67509"></a><span class="lineno">67509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslidedown_vx_f32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l67510"></a><span class="lineno">67510</span>&#160;}</div>
<div class="line"><a name="l67511"></a><span class="lineno">67511</span>&#160; </div>
<div class="line"><a name="l67512"></a><span class="lineno">67512</span>&#160;<span class="comment">//vslidedown.vi</span></div>
<div class="line"><a name="l67544"></a><span class="lineno">67544</span>&#160;<span class="comment"></span><span class="preprocessor">#define vslidedown_vi_i8m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67545"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a4fdb659756edaa0f2455e9c07ee12c27">67545</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l67546"></a><span class="lineno">67546</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m1(op1,offset);\</span></div>
<div class="line"><a name="l67547"></a><span class="lineno">67547</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67548"></a><span class="lineno">67548</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67549"></a><span class="lineno">67549</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67550"></a><span class="lineno">67550</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l67551"></a><span class="lineno">67551</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m2(op1,offset);\</span></div>
<div class="line"><a name="l67552"></a><span class="lineno">67552</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67553"></a><span class="lineno">67553</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67554"></a><span class="lineno">67554</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67555"></a><span class="lineno">67555</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l67556"></a><span class="lineno">67556</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m4(op1,offset);\</span></div>
<div class="line"><a name="l67557"></a><span class="lineno">67557</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67558"></a><span class="lineno">67558</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67559"></a><span class="lineno">67559</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67560"></a><span class="lineno">67560</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l67561"></a><span class="lineno">67561</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m8(op1,offset);\</span></div>
<div class="line"><a name="l67562"></a><span class="lineno">67562</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67563"></a><span class="lineno">67563</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67564"></a><span class="lineno">67564</span>&#160; </div>
<div class="line"><a name="l67596"></a><span class="lineno">67596</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67597"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a12590d89a6fbddd93941b66cc1673517">67597</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l67598"></a><span class="lineno">67598</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m1(op1,offset);\</span></div>
<div class="line"><a name="l67599"></a><span class="lineno">67599</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67600"></a><span class="lineno">67600</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67601"></a><span class="lineno">67601</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67602"></a><span class="lineno">67602</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l67603"></a><span class="lineno">67603</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m2(op1,offset);\</span></div>
<div class="line"><a name="l67604"></a><span class="lineno">67604</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67605"></a><span class="lineno">67605</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67606"></a><span class="lineno">67606</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67607"></a><span class="lineno">67607</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l67608"></a><span class="lineno">67608</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m4(op1,offset);\</span></div>
<div class="line"><a name="l67609"></a><span class="lineno">67609</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67610"></a><span class="lineno">67610</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67611"></a><span class="lineno">67611</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67612"></a><span class="lineno">67612</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l67613"></a><span class="lineno">67613</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m8(op1,offset);\</span></div>
<div class="line"><a name="l67614"></a><span class="lineno">67614</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67615"></a><span class="lineno">67615</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67616"></a><span class="lineno">67616</span>&#160; </div>
<div class="line"><a name="l67648"></a><span class="lineno">67648</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67649"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6cb600527e9152786970ed12d9c6e148">67649</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l67650"></a><span class="lineno">67650</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m1(op1,offset);\</span></div>
<div class="line"><a name="l67651"></a><span class="lineno">67651</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67652"></a><span class="lineno">67652</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67653"></a><span class="lineno">67653</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67654"></a><span class="lineno">67654</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l67655"></a><span class="lineno">67655</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m2(op1,offset);\</span></div>
<div class="line"><a name="l67656"></a><span class="lineno">67656</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67657"></a><span class="lineno">67657</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67658"></a><span class="lineno">67658</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67659"></a><span class="lineno">67659</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l67660"></a><span class="lineno">67660</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m4(op1,offset);\</span></div>
<div class="line"><a name="l67661"></a><span class="lineno">67661</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67662"></a><span class="lineno">67662</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67663"></a><span class="lineno">67663</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67664"></a><span class="lineno">67664</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l67665"></a><span class="lineno">67665</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m8(op1,offset);\</span></div>
<div class="line"><a name="l67666"></a><span class="lineno">67666</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67667"></a><span class="lineno">67667</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67668"></a><span class="lineno">67668</span>&#160; </div>
<div class="line"><a name="l67700"></a><span class="lineno">67700</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m1(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67701"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abb17c8a25a977519b758237081245ab2">67701</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l67702"></a><span class="lineno">67702</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m1(op1,offset);\</span></div>
<div class="line"><a name="l67703"></a><span class="lineno">67703</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67704"></a><span class="lineno">67704</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67705"></a><span class="lineno">67705</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m2(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67706"></a><span class="lineno">67706</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l67707"></a><span class="lineno">67707</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m2(op1,offset);\</span></div>
<div class="line"><a name="l67708"></a><span class="lineno">67708</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67709"></a><span class="lineno">67709</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67710"></a><span class="lineno">67710</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m4(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67711"></a><span class="lineno">67711</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l67712"></a><span class="lineno">67712</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m4(op1,offset);\</span></div>
<div class="line"><a name="l67713"></a><span class="lineno">67713</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67714"></a><span class="lineno">67714</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67715"></a><span class="lineno">67715</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m8(op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67716"></a><span class="lineno">67716</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l67717"></a><span class="lineno">67717</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m8(op1,offset);\</span></div>
<div class="line"><a name="l67718"></a><span class="lineno">67718</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67719"></a><span class="lineno">67719</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67720"></a><span class="lineno">67720</span>&#160; </div>
<div class="line"><a name="l67721"></a><span class="lineno">67721</span>&#160; </div>
<div class="line"><a name="l67722"></a><span class="lineno">67722</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l67758"></a><span class="lineno">67758</span>&#160;<span class="comment"></span><span class="preprocessor">#define vslidedown_vi_i8m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67759"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aef24a1040b045362f832ef1cba18322e">67759</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l67760"></a><span class="lineno">67760</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67761"></a><span class="lineno">67761</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67762"></a><span class="lineno">67762</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67763"></a><span class="lineno">67763</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67764"></a><span class="lineno">67764</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l67765"></a><span class="lineno">67765</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67766"></a><span class="lineno">67766</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67767"></a><span class="lineno">67767</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67768"></a><span class="lineno">67768</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67769"></a><span class="lineno">67769</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l67770"></a><span class="lineno">67770</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67771"></a><span class="lineno">67771</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67772"></a><span class="lineno">67772</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67773"></a><span class="lineno">67773</span>&#160;<span class="preprocessor">#define vslidedown_vi_i8m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67774"></a><span class="lineno">67774</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l67775"></a><span class="lineno">67775</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i8m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67776"></a><span class="lineno">67776</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67777"></a><span class="lineno">67777</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67778"></a><span class="lineno">67778</span>&#160; </div>
<div class="line"><a name="l67814"></a><span class="lineno">67814</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67815"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a7e9e382538241fa4a69179d9b7c29ddb">67815</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l67816"></a><span class="lineno">67816</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67817"></a><span class="lineno">67817</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67818"></a><span class="lineno">67818</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67819"></a><span class="lineno">67819</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67820"></a><span class="lineno">67820</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l67821"></a><span class="lineno">67821</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67822"></a><span class="lineno">67822</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67823"></a><span class="lineno">67823</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67824"></a><span class="lineno">67824</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67825"></a><span class="lineno">67825</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l67826"></a><span class="lineno">67826</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67827"></a><span class="lineno">67827</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67828"></a><span class="lineno">67828</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67829"></a><span class="lineno">67829</span>&#160;<span class="preprocessor">#define vslidedown_vi_i16m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67830"></a><span class="lineno">67830</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l67831"></a><span class="lineno">67831</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i16m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67832"></a><span class="lineno">67832</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67833"></a><span class="lineno">67833</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67834"></a><span class="lineno">67834</span>&#160; </div>
<div class="line"><a name="l67870"></a><span class="lineno">67870</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67871"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aea21526f8f2d280f0b62da7c6bed570f">67871</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l67872"></a><span class="lineno">67872</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67873"></a><span class="lineno">67873</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67874"></a><span class="lineno">67874</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67875"></a><span class="lineno">67875</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67876"></a><span class="lineno">67876</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l67877"></a><span class="lineno">67877</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67878"></a><span class="lineno">67878</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67879"></a><span class="lineno">67879</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67880"></a><span class="lineno">67880</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67881"></a><span class="lineno">67881</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l67882"></a><span class="lineno">67882</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67883"></a><span class="lineno">67883</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67884"></a><span class="lineno">67884</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67885"></a><span class="lineno">67885</span>&#160;<span class="preprocessor">#define vslidedown_vi_i32m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67886"></a><span class="lineno">67886</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l67887"></a><span class="lineno">67887</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_i32m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67888"></a><span class="lineno">67888</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67889"></a><span class="lineno">67889</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67890"></a><span class="lineno">67890</span>&#160; </div>
<div class="line"><a name="l67926"></a><span class="lineno">67926</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m1_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67927"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3700053046d5185a64e54fe4e3db2e4b">67927</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l67928"></a><span class="lineno">67928</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m1_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67929"></a><span class="lineno">67929</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67930"></a><span class="lineno">67930</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67931"></a><span class="lineno">67931</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m2_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67932"></a><span class="lineno">67932</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l67933"></a><span class="lineno">67933</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m2_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67934"></a><span class="lineno">67934</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67935"></a><span class="lineno">67935</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67936"></a><span class="lineno">67936</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m4_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67937"></a><span class="lineno">67937</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l67938"></a><span class="lineno">67938</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m4_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67939"></a><span class="lineno">67939</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67940"></a><span class="lineno">67940</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67941"></a><span class="lineno">67941</span>&#160;<span class="preprocessor">#define vslidedown_vi_f32m8_m(mask,op1,offset) __extension__({\</span></div>
<div class="line"><a name="l67942"></a><span class="lineno">67942</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l67943"></a><span class="lineno">67943</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vslidedown_vi_f32m8_m(mask,op1,offset);\</span></div>
<div class="line"><a name="l67944"></a><span class="lineno">67944</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l67945"></a><span class="lineno">67945</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l67946"></a><span class="lineno">67946</span>&#160; </div>
<div class="line"><a name="l67947"></a><span class="lineno">67947</span>&#160; </div>
<div class="line"><a name="l67948"></a><span class="lineno">67948</span>&#160;<span class="comment">//vslide1up.vx </span></div>
<div class="line"><a name="l67980"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a9da3f9d779d391f8337f16c955401895">67980</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a9da3f9d779d391f8337f16c955401895">vslide1up_vx_i8m1</a>(vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l67981"></a><span class="lineno">67981</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m1(op1,offset);</div>
<div class="line"><a name="l67982"></a><span class="lineno">67982</span>&#160;}</div>
<div class="line"><a name="l67983"></a><span class="lineno">67983</span>&#160; </div>
<div class="line"><a name="l67984"></a><span class="lineno">67984</span>&#160;__rv32 vint8m2_t vslide1up_vx_i8m2(vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l67985"></a><span class="lineno">67985</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m2(op1,offset);</div>
<div class="line"><a name="l67986"></a><span class="lineno">67986</span>&#160;}</div>
<div class="line"><a name="l67987"></a><span class="lineno">67987</span>&#160; </div>
<div class="line"><a name="l67988"></a><span class="lineno">67988</span>&#160;__rv32 vint8m4_t vslide1up_vx_i8m4(vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l67989"></a><span class="lineno">67989</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m4(op1,offset);</div>
<div class="line"><a name="l67990"></a><span class="lineno">67990</span>&#160;}</div>
<div class="line"><a name="l67991"></a><span class="lineno">67991</span>&#160; </div>
<div class="line"><a name="l67992"></a><span class="lineno">67992</span>&#160;__rv32 vint8m8_t vslide1up_vx_i8m8(vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l67993"></a><span class="lineno">67993</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m8(op1,offset);</div>
<div class="line"><a name="l67994"></a><span class="lineno">67994</span>&#160;}</div>
<div class="line"><a name="l67995"></a><span class="lineno">67995</span>&#160; </div>
<div class="line"><a name="l68027"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0e3e6f5f63a64920648b2df36efabae1">68027</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a0e3e6f5f63a64920648b2df36efabae1">vslide1up_vx_u8m1</a>(vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68028"></a><span class="lineno">68028</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m1(op1,offset);</div>
<div class="line"><a name="l68029"></a><span class="lineno">68029</span>&#160;}</div>
<div class="line"><a name="l68030"></a><span class="lineno">68030</span>&#160; </div>
<div class="line"><a name="l68031"></a><span class="lineno">68031</span>&#160;__rv32 vuint8m2_t vslide1up_vx_u8m2(vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68032"></a><span class="lineno">68032</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m2(op1,offset);</div>
<div class="line"><a name="l68033"></a><span class="lineno">68033</span>&#160;}</div>
<div class="line"><a name="l68034"></a><span class="lineno">68034</span>&#160; </div>
<div class="line"><a name="l68035"></a><span class="lineno">68035</span>&#160;__rv32 vuint8m4_t vslide1up_vx_u8m4(vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68036"></a><span class="lineno">68036</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m4(op1,offset);</div>
<div class="line"><a name="l68037"></a><span class="lineno">68037</span>&#160;}</div>
<div class="line"><a name="l68038"></a><span class="lineno">68038</span>&#160; </div>
<div class="line"><a name="l68039"></a><span class="lineno">68039</span>&#160;__rv32 vuint8m8_t vslide1up_vx_u8m8(vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68040"></a><span class="lineno">68040</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m8(op1,offset);</div>
<div class="line"><a name="l68041"></a><span class="lineno">68041</span>&#160;}</div>
<div class="line"><a name="l68042"></a><span class="lineno">68042</span>&#160; </div>
<div class="line"><a name="l68074"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa4573340c304251bb37d15056112d1fa">68074</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#aa4573340c304251bb37d15056112d1fa">vslide1up_vx_i16m1</a>(vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68075"></a><span class="lineno">68075</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m1(op1,offset);</div>
<div class="line"><a name="l68076"></a><span class="lineno">68076</span>&#160;}</div>
<div class="line"><a name="l68077"></a><span class="lineno">68077</span>&#160; </div>
<div class="line"><a name="l68078"></a><span class="lineno">68078</span>&#160;__rv32 vint16m2_t vslide1up_vx_i16m2(vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68079"></a><span class="lineno">68079</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m2(op1,offset);</div>
<div class="line"><a name="l68080"></a><span class="lineno">68080</span>&#160;}</div>
<div class="line"><a name="l68081"></a><span class="lineno">68081</span>&#160; </div>
<div class="line"><a name="l68082"></a><span class="lineno">68082</span>&#160;__rv32 vint16m4_t vslide1up_vx_i16m4(vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68083"></a><span class="lineno">68083</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m4(op1,offset);</div>
<div class="line"><a name="l68084"></a><span class="lineno">68084</span>&#160;}</div>
<div class="line"><a name="l68085"></a><span class="lineno">68085</span>&#160; </div>
<div class="line"><a name="l68086"></a><span class="lineno">68086</span>&#160;__rv32 vint16m8_t vslide1up_vx_i16m8(vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68087"></a><span class="lineno">68087</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m8(op1,offset);</div>
<div class="line"><a name="l68088"></a><span class="lineno">68088</span>&#160;}</div>
<div class="line"><a name="l68089"></a><span class="lineno">68089</span>&#160; </div>
<div class="line"><a name="l68121"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3faf075cc1c91456305b48ab2383d4d4">68121</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a3faf075cc1c91456305b48ab2383d4d4">vslide1up_vx_u16m1</a>(vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68122"></a><span class="lineno">68122</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m1(op1,offset);</div>
<div class="line"><a name="l68123"></a><span class="lineno">68123</span>&#160;}</div>
<div class="line"><a name="l68124"></a><span class="lineno">68124</span>&#160; </div>
<div class="line"><a name="l68125"></a><span class="lineno">68125</span>&#160;__rv32 vuint16m2_t vslide1up_vx_u16m2(vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68126"></a><span class="lineno">68126</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m2(op1,offset);</div>
<div class="line"><a name="l68127"></a><span class="lineno">68127</span>&#160;}</div>
<div class="line"><a name="l68128"></a><span class="lineno">68128</span>&#160; </div>
<div class="line"><a name="l68129"></a><span class="lineno">68129</span>&#160;__rv32 vuint16m4_t vslide1up_vx_u16m4(vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68130"></a><span class="lineno">68130</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m4(op1,offset);</div>
<div class="line"><a name="l68131"></a><span class="lineno">68131</span>&#160;}</div>
<div class="line"><a name="l68132"></a><span class="lineno">68132</span>&#160; </div>
<div class="line"><a name="l68133"></a><span class="lineno">68133</span>&#160;__rv32 vuint16m8_t vslide1up_vx_u16m8(vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68134"></a><span class="lineno">68134</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m8(op1,offset);</div>
<div class="line"><a name="l68135"></a><span class="lineno">68135</span>&#160;}</div>
<div class="line"><a name="l68136"></a><span class="lineno">68136</span>&#160; </div>
<div class="line"><a name="l68168"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a039d9159abeb83e7766198f113ccafa2">68168</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a039d9159abeb83e7766198f113ccafa2">vslide1up_vx_i32m1</a>(vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68169"></a><span class="lineno">68169</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m1(op1,offset);</div>
<div class="line"><a name="l68170"></a><span class="lineno">68170</span>&#160;}</div>
<div class="line"><a name="l68171"></a><span class="lineno">68171</span>&#160; </div>
<div class="line"><a name="l68172"></a><span class="lineno">68172</span>&#160;__rv32 vint32m2_t vslide1up_vx_i32m2(vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68173"></a><span class="lineno">68173</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m2(op1,offset);</div>
<div class="line"><a name="l68174"></a><span class="lineno">68174</span>&#160;}</div>
<div class="line"><a name="l68175"></a><span class="lineno">68175</span>&#160; </div>
<div class="line"><a name="l68176"></a><span class="lineno">68176</span>&#160;__rv32 vint32m4_t vslide1up_vx_i32m4(vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68177"></a><span class="lineno">68177</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m4(op1,offset);</div>
<div class="line"><a name="l68178"></a><span class="lineno">68178</span>&#160;}</div>
<div class="line"><a name="l68179"></a><span class="lineno">68179</span>&#160; </div>
<div class="line"><a name="l68180"></a><span class="lineno">68180</span>&#160;__rv32 vint32m8_t vslide1up_vx_i32m8(vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68181"></a><span class="lineno">68181</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m8(op1,offset);</div>
<div class="line"><a name="l68182"></a><span class="lineno">68182</span>&#160;}</div>
<div class="line"><a name="l68183"></a><span class="lineno">68183</span>&#160; </div>
<div class="line"><a name="l68215"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab1f15e895e24a4f2c14a142b5984ba38">68215</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#ab1f15e895e24a4f2c14a142b5984ba38">vslide1up_vx_u32m1</a>(vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68216"></a><span class="lineno">68216</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m1(op1,offset);</div>
<div class="line"><a name="l68217"></a><span class="lineno">68217</span>&#160;}</div>
<div class="line"><a name="l68218"></a><span class="lineno">68218</span>&#160; </div>
<div class="line"><a name="l68219"></a><span class="lineno">68219</span>&#160;__rv32 vuint32m2_t vslide1up_vx_u32m2(vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68220"></a><span class="lineno">68220</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m2(op1,offset);</div>
<div class="line"><a name="l68221"></a><span class="lineno">68221</span>&#160;}</div>
<div class="line"><a name="l68222"></a><span class="lineno">68222</span>&#160; </div>
<div class="line"><a name="l68223"></a><span class="lineno">68223</span>&#160;__rv32 vuint32m4_t vslide1up_vx_u32m4(vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68224"></a><span class="lineno">68224</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m4(op1,offset);</div>
<div class="line"><a name="l68225"></a><span class="lineno">68225</span>&#160;}</div>
<div class="line"><a name="l68226"></a><span class="lineno">68226</span>&#160; </div>
<div class="line"><a name="l68227"></a><span class="lineno">68227</span>&#160;__rv32 vuint32m8_t vslide1up_vx_u32m8(vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68228"></a><span class="lineno">68228</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m8(op1,offset);</div>
<div class="line"><a name="l68229"></a><span class="lineno">68229</span>&#160;}</div>
<div class="line"><a name="l68230"></a><span class="lineno">68230</span>&#160; </div>
<div class="line"><a name="l68262"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad8cbc2de30b7f3c2448a484ec9bdb4af">68262</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ad8cbc2de30b7f3c2448a484ec9bdb4af">vslide1up_vx_f32m1</a>(vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68263"></a><span class="lineno">68263</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m1(op1,offset);</div>
<div class="line"><a name="l68264"></a><span class="lineno">68264</span>&#160;}</div>
<div class="line"><a name="l68265"></a><span class="lineno">68265</span>&#160; </div>
<div class="line"><a name="l68266"></a><span class="lineno">68266</span>&#160;__rv32 vfloat32m2_t vslide1up_vx_f32m2(vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68267"></a><span class="lineno">68267</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m2(op1,offset);</div>
<div class="line"><a name="l68268"></a><span class="lineno">68268</span>&#160;}</div>
<div class="line"><a name="l68269"></a><span class="lineno">68269</span>&#160; </div>
<div class="line"><a name="l68270"></a><span class="lineno">68270</span>&#160;__rv32 vfloat32m4_t vslide1up_vx_f32m4(vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68271"></a><span class="lineno">68271</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m4(op1,offset);</div>
<div class="line"><a name="l68272"></a><span class="lineno">68272</span>&#160;}</div>
<div class="line"><a name="l68273"></a><span class="lineno">68273</span>&#160; </div>
<div class="line"><a name="l68274"></a><span class="lineno">68274</span>&#160;__rv32 vfloat32m8_t vslide1up_vx_f32m8(vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68275"></a><span class="lineno">68275</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m8(op1,offset);</div>
<div class="line"><a name="l68276"></a><span class="lineno">68276</span>&#160;}</div>
<div class="line"><a name="l68277"></a><span class="lineno">68277</span>&#160; </div>
<div class="line"><a name="l68278"></a><span class="lineno">68278</span>&#160; </div>
<div class="line"><a name="l68279"></a><span class="lineno">68279</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l68315"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a11f79631dbd65798c013c59ed7c47cec">68315</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a11f79631dbd65798c013c59ed7c47cec">vslide1up_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68316"></a><span class="lineno">68316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68317"></a><span class="lineno">68317</span>&#160;}</div>
<div class="line"><a name="l68318"></a><span class="lineno">68318</span>&#160; </div>
<div class="line"><a name="l68319"></a><span class="lineno">68319</span>&#160;__rv32 vint8m2_t vslide1up_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68320"></a><span class="lineno">68320</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68321"></a><span class="lineno">68321</span>&#160;}</div>
<div class="line"><a name="l68322"></a><span class="lineno">68322</span>&#160; </div>
<div class="line"><a name="l68323"></a><span class="lineno">68323</span>&#160;__rv32 vint8m4_t vslide1up_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68324"></a><span class="lineno">68324</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68325"></a><span class="lineno">68325</span>&#160;}</div>
<div class="line"><a name="l68326"></a><span class="lineno">68326</span>&#160; </div>
<div class="line"><a name="l68327"></a><span class="lineno">68327</span>&#160;__rv32 vint8m8_t vslide1up_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68328"></a><span class="lineno">68328</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68329"></a><span class="lineno">68329</span>&#160;}</div>
<div class="line"><a name="l68330"></a><span class="lineno">68330</span>&#160; </div>
<div class="line"><a name="l68366"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abe7715d86324857dc1ff3b4246162b9f">68366</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#abe7715d86324857dc1ff3b4246162b9f">vslide1up_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68367"></a><span class="lineno">68367</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68368"></a><span class="lineno">68368</span>&#160;}</div>
<div class="line"><a name="l68369"></a><span class="lineno">68369</span>&#160; </div>
<div class="line"><a name="l68370"></a><span class="lineno">68370</span>&#160;__rv32 vuint8m2_t vslide1up_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68371"></a><span class="lineno">68371</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68372"></a><span class="lineno">68372</span>&#160;}</div>
<div class="line"><a name="l68373"></a><span class="lineno">68373</span>&#160; </div>
<div class="line"><a name="l68374"></a><span class="lineno">68374</span>&#160;__rv32 vuint8m4_t vslide1up_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68375"></a><span class="lineno">68375</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68376"></a><span class="lineno">68376</span>&#160;}</div>
<div class="line"><a name="l68377"></a><span class="lineno">68377</span>&#160; </div>
<div class="line"><a name="l68378"></a><span class="lineno">68378</span>&#160;__rv32 vuint8m8_t vslide1up_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68379"></a><span class="lineno">68379</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68380"></a><span class="lineno">68380</span>&#160;}</div>
<div class="line"><a name="l68381"></a><span class="lineno">68381</span>&#160; </div>
<div class="line"><a name="l68417"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6922289f83440f5fd30e59f3cfcf0a95">68417</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a6922289f83440f5fd30e59f3cfcf0a95">vslide1up_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68418"></a><span class="lineno">68418</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68419"></a><span class="lineno">68419</span>&#160;}</div>
<div class="line"><a name="l68420"></a><span class="lineno">68420</span>&#160; </div>
<div class="line"><a name="l68421"></a><span class="lineno">68421</span>&#160;__rv32 vint16m2_t vslide1up_vx_i16m2_m(vmask_t mask,vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68422"></a><span class="lineno">68422</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68423"></a><span class="lineno">68423</span>&#160;}</div>
<div class="line"><a name="l68424"></a><span class="lineno">68424</span>&#160; </div>
<div class="line"><a name="l68425"></a><span class="lineno">68425</span>&#160;__rv32 vint16m4_t vslide1up_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68426"></a><span class="lineno">68426</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68427"></a><span class="lineno">68427</span>&#160;}</div>
<div class="line"><a name="l68428"></a><span class="lineno">68428</span>&#160; </div>
<div class="line"><a name="l68429"></a><span class="lineno">68429</span>&#160;__rv32 vint16m8_t vslide1up_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68430"></a><span class="lineno">68430</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68431"></a><span class="lineno">68431</span>&#160;}</div>
<div class="line"><a name="l68432"></a><span class="lineno">68432</span>&#160; </div>
<div class="line"><a name="l68468"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6bca3c542f80fd98eb5613ec156ae0e0">68468</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a6bca3c542f80fd98eb5613ec156ae0e0">vslide1up_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68469"></a><span class="lineno">68469</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68470"></a><span class="lineno">68470</span>&#160;}</div>
<div class="line"><a name="l68471"></a><span class="lineno">68471</span>&#160; </div>
<div class="line"><a name="l68472"></a><span class="lineno">68472</span>&#160;__rv32 vuint16m2_t vslide1up_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68473"></a><span class="lineno">68473</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68474"></a><span class="lineno">68474</span>&#160;}</div>
<div class="line"><a name="l68475"></a><span class="lineno">68475</span>&#160; </div>
<div class="line"><a name="l68476"></a><span class="lineno">68476</span>&#160;__rv32 vuint16m4_t vslide1up_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68477"></a><span class="lineno">68477</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68478"></a><span class="lineno">68478</span>&#160;}</div>
<div class="line"><a name="l68479"></a><span class="lineno">68479</span>&#160; </div>
<div class="line"><a name="l68480"></a><span class="lineno">68480</span>&#160;__rv32 vuint16m8_t vslide1up_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68481"></a><span class="lineno">68481</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68482"></a><span class="lineno">68482</span>&#160;}</div>
<div class="line"><a name="l68483"></a><span class="lineno">68483</span>&#160; </div>
<div class="line"><a name="l68519"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ac5ed0ce023e036ab036c3df89f0626b5">68519</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#ac5ed0ce023e036ab036c3df89f0626b5">vslide1up_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68520"></a><span class="lineno">68520</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68521"></a><span class="lineno">68521</span>&#160;}</div>
<div class="line"><a name="l68522"></a><span class="lineno">68522</span>&#160; </div>
<div class="line"><a name="l68523"></a><span class="lineno">68523</span>&#160;__rv32 vint32m2_t vslide1up_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68524"></a><span class="lineno">68524</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68525"></a><span class="lineno">68525</span>&#160;}</div>
<div class="line"><a name="l68526"></a><span class="lineno">68526</span>&#160; </div>
<div class="line"><a name="l68527"></a><span class="lineno">68527</span>&#160;__rv32 vint32m4_t vslide1up_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68528"></a><span class="lineno">68528</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68529"></a><span class="lineno">68529</span>&#160;}</div>
<div class="line"><a name="l68530"></a><span class="lineno">68530</span>&#160; </div>
<div class="line"><a name="l68531"></a><span class="lineno">68531</span>&#160;__rv32 vint32m8_t vslide1up_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68532"></a><span class="lineno">68532</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_i32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68533"></a><span class="lineno">68533</span>&#160;}</div>
<div class="line"><a name="l68534"></a><span class="lineno">68534</span>&#160; </div>
<div class="line"><a name="l68570"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a648f86817f0b65ed4470edbcf54a48fc">68570</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a648f86817f0b65ed4470edbcf54a48fc">vslide1up_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68571"></a><span class="lineno">68571</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68572"></a><span class="lineno">68572</span>&#160;}</div>
<div class="line"><a name="l68573"></a><span class="lineno">68573</span>&#160; </div>
<div class="line"><a name="l68574"></a><span class="lineno">68574</span>&#160;__rv32 vuint32m2_t vslide1up_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68575"></a><span class="lineno">68575</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68576"></a><span class="lineno">68576</span>&#160;}</div>
<div class="line"><a name="l68577"></a><span class="lineno">68577</span>&#160; </div>
<div class="line"><a name="l68578"></a><span class="lineno">68578</span>&#160;__rv32 vuint32m4_t vslide1up_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68579"></a><span class="lineno">68579</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68580"></a><span class="lineno">68580</span>&#160;}</div>
<div class="line"><a name="l68581"></a><span class="lineno">68581</span>&#160; </div>
<div class="line"><a name="l68582"></a><span class="lineno">68582</span>&#160;__rv32 vuint32m8_t vslide1up_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68583"></a><span class="lineno">68583</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_u32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68584"></a><span class="lineno">68584</span>&#160;}</div>
<div class="line"><a name="l68585"></a><span class="lineno">68585</span>&#160; </div>
<div class="line"><a name="l68621"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab883c811f57d7e0eeb77099b6d9c0260">68621</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ab883c811f57d7e0eeb77099b6d9c0260">vslide1up_vx_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68622"></a><span class="lineno">68622</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l68623"></a><span class="lineno">68623</span>&#160;}</div>
<div class="line"><a name="l68624"></a><span class="lineno">68624</span>&#160; </div>
<div class="line"><a name="l68625"></a><span class="lineno">68625</span>&#160;__rv32 vfloat32m2_t vslide1up_vx_f32m2_m(vmask_t mask,vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68626"></a><span class="lineno">68626</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l68627"></a><span class="lineno">68627</span>&#160;}</div>
<div class="line"><a name="l68628"></a><span class="lineno">68628</span>&#160; </div>
<div class="line"><a name="l68629"></a><span class="lineno">68629</span>&#160;__rv32 vfloat32m4_t vslide1up_vx_f32m4_m(vmask_t mask,vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68630"></a><span class="lineno">68630</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l68631"></a><span class="lineno">68631</span>&#160;}</div>
<div class="line"><a name="l68632"></a><span class="lineno">68632</span>&#160; </div>
<div class="line"><a name="l68633"></a><span class="lineno">68633</span>&#160;__rv32 vfloat32m8_t vslide1up_vx_f32m8_m(vmask_t mask,vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68634"></a><span class="lineno">68634</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1up_vx_f32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l68635"></a><span class="lineno">68635</span>&#160;}</div>
<div class="line"><a name="l68636"></a><span class="lineno">68636</span>&#160; </div>
<div class="line"><a name="l68637"></a><span class="lineno">68637</span>&#160; </div>
<div class="line"><a name="l68638"></a><span class="lineno">68638</span>&#160;<span class="comment">//vslide1down.vx</span></div>
<div class="line"><a name="l68670"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad8d6bc57e6d15face6b69886714123ab">68670</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad8d6bc57e6d15face6b69886714123ab">vslide1down_vx_i8m1</a>(vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68671"></a><span class="lineno">68671</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m1(op1,offset);</div>
<div class="line"><a name="l68672"></a><span class="lineno">68672</span>&#160;}</div>
<div class="line"><a name="l68673"></a><span class="lineno">68673</span>&#160; </div>
<div class="line"><a name="l68674"></a><span class="lineno">68674</span>&#160;__rv32 vint8m2_t vslide1down_vx_i8m2(vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68675"></a><span class="lineno">68675</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m2(op1,offset);</div>
<div class="line"><a name="l68676"></a><span class="lineno">68676</span>&#160;}</div>
<div class="line"><a name="l68677"></a><span class="lineno">68677</span>&#160; </div>
<div class="line"><a name="l68678"></a><span class="lineno">68678</span>&#160;__rv32 vint8m4_t vslide1down_vx_i8m4(vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68679"></a><span class="lineno">68679</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m4(op1,offset);</div>
<div class="line"><a name="l68680"></a><span class="lineno">68680</span>&#160;}</div>
<div class="line"><a name="l68681"></a><span class="lineno">68681</span>&#160; </div>
<div class="line"><a name="l68682"></a><span class="lineno">68682</span>&#160;__rv32 vint8m8_t vslide1down_vx_i8m8(vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68683"></a><span class="lineno">68683</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m8(op1,offset);</div>
<div class="line"><a name="l68684"></a><span class="lineno">68684</span>&#160;}</div>
<div class="line"><a name="l68685"></a><span class="lineno">68685</span>&#160; </div>
<div class="line"><a name="l68717"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af7f6105418d23f2d0c4fde693fa1a792">68717</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#af7f6105418d23f2d0c4fde693fa1a792">vslide1down_vx_u8m1</a>(vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68718"></a><span class="lineno">68718</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m1(op1,offset);</div>
<div class="line"><a name="l68719"></a><span class="lineno">68719</span>&#160;}</div>
<div class="line"><a name="l68720"></a><span class="lineno">68720</span>&#160; </div>
<div class="line"><a name="l68721"></a><span class="lineno">68721</span>&#160;__rv32 vuint8m2_t vslide1down_vx_u8m2(vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68722"></a><span class="lineno">68722</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m2(op1,offset);</div>
<div class="line"><a name="l68723"></a><span class="lineno">68723</span>&#160;}</div>
<div class="line"><a name="l68724"></a><span class="lineno">68724</span>&#160; </div>
<div class="line"><a name="l68725"></a><span class="lineno">68725</span>&#160;__rv32 vuint8m4_t vslide1down_vx_u8m4(vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68726"></a><span class="lineno">68726</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m4(op1,offset);</div>
<div class="line"><a name="l68727"></a><span class="lineno">68727</span>&#160;}</div>
<div class="line"><a name="l68728"></a><span class="lineno">68728</span>&#160; </div>
<div class="line"><a name="l68729"></a><span class="lineno">68729</span>&#160;__rv32 vuint8m8_t vslide1down_vx_u8m8(vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68730"></a><span class="lineno">68730</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m8(op1,offset);</div>
<div class="line"><a name="l68731"></a><span class="lineno">68731</span>&#160;}</div>
<div class="line"><a name="l68732"></a><span class="lineno">68732</span>&#160; </div>
<div class="line"><a name="l68764"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a850462e77218970e0e791cf2f2b6c5cf">68764</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a850462e77218970e0e791cf2f2b6c5cf">vslide1down_vx_i16m1</a>(vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68765"></a><span class="lineno">68765</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m1(op1,offset);</div>
<div class="line"><a name="l68766"></a><span class="lineno">68766</span>&#160;}</div>
<div class="line"><a name="l68767"></a><span class="lineno">68767</span>&#160; </div>
<div class="line"><a name="l68768"></a><span class="lineno">68768</span>&#160;__rv32 vint16m2_t vslide1down_vx_i16m2(vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68769"></a><span class="lineno">68769</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m2(op1,offset);</div>
<div class="line"><a name="l68770"></a><span class="lineno">68770</span>&#160;}</div>
<div class="line"><a name="l68771"></a><span class="lineno">68771</span>&#160; </div>
<div class="line"><a name="l68772"></a><span class="lineno">68772</span>&#160;__rv32 vint16m4_t vslide1down_vx_i16m4(vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68773"></a><span class="lineno">68773</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m4(op1,offset);</div>
<div class="line"><a name="l68774"></a><span class="lineno">68774</span>&#160;}</div>
<div class="line"><a name="l68775"></a><span class="lineno">68775</span>&#160; </div>
<div class="line"><a name="l68776"></a><span class="lineno">68776</span>&#160;__rv32 vint16m8_t vslide1down_vx_i16m8(vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68777"></a><span class="lineno">68777</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m8(op1,offset);</div>
<div class="line"><a name="l68778"></a><span class="lineno">68778</span>&#160;}</div>
<div class="line"><a name="l68779"></a><span class="lineno">68779</span>&#160; </div>
<div class="line"><a name="l68811"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2718853be48eb0c136e4639adecb96ff">68811</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2718853be48eb0c136e4639adecb96ff">vslide1down_vx_u16m1</a>(vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68812"></a><span class="lineno">68812</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m1(op1,offset);</div>
<div class="line"><a name="l68813"></a><span class="lineno">68813</span>&#160;}</div>
<div class="line"><a name="l68814"></a><span class="lineno">68814</span>&#160; </div>
<div class="line"><a name="l68815"></a><span class="lineno">68815</span>&#160;__rv32 vuint16m2_t vslide1down_vx_u16m2(vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68816"></a><span class="lineno">68816</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m2(op1,offset);</div>
<div class="line"><a name="l68817"></a><span class="lineno">68817</span>&#160;}</div>
<div class="line"><a name="l68818"></a><span class="lineno">68818</span>&#160; </div>
<div class="line"><a name="l68819"></a><span class="lineno">68819</span>&#160;__rv32 vuint16m4_t vslide1down_vx_u16m4(vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68820"></a><span class="lineno">68820</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m4(op1,offset);</div>
<div class="line"><a name="l68821"></a><span class="lineno">68821</span>&#160;}</div>
<div class="line"><a name="l68822"></a><span class="lineno">68822</span>&#160; </div>
<div class="line"><a name="l68823"></a><span class="lineno">68823</span>&#160;__rv32 vuint16m8_t vslide1down_vx_u16m8(vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68824"></a><span class="lineno">68824</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m8(op1,offset);</div>
<div class="line"><a name="l68825"></a><span class="lineno">68825</span>&#160;}</div>
<div class="line"><a name="l68826"></a><span class="lineno">68826</span>&#160; </div>
<div class="line"><a name="l68858"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afe3c995475c6714fdb671856c586d29c">68858</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#afe3c995475c6714fdb671856c586d29c">vslide1down_vx_i32m1</a>(vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l68859"></a><span class="lineno">68859</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m1(op1,offset);</div>
<div class="line"><a name="l68860"></a><span class="lineno">68860</span>&#160;}</div>
<div class="line"><a name="l68861"></a><span class="lineno">68861</span>&#160; </div>
<div class="line"><a name="l68862"></a><span class="lineno">68862</span>&#160;__rv32 vint32m2_t vslide1down_vx_i32m2(vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l68863"></a><span class="lineno">68863</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m2(op1,offset);</div>
<div class="line"><a name="l68864"></a><span class="lineno">68864</span>&#160;}</div>
<div class="line"><a name="l68865"></a><span class="lineno">68865</span>&#160; </div>
<div class="line"><a name="l68866"></a><span class="lineno">68866</span>&#160;__rv32 vint32m4_t vslide1down_vx_i32m4(vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l68867"></a><span class="lineno">68867</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m4(op1,offset);</div>
<div class="line"><a name="l68868"></a><span class="lineno">68868</span>&#160;}</div>
<div class="line"><a name="l68869"></a><span class="lineno">68869</span>&#160; </div>
<div class="line"><a name="l68870"></a><span class="lineno">68870</span>&#160;__rv32 vint32m8_t vslide1down_vx_i32m8(vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l68871"></a><span class="lineno">68871</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m8(op1,offset);</div>
<div class="line"><a name="l68872"></a><span class="lineno">68872</span>&#160;}</div>
<div class="line"><a name="l68873"></a><span class="lineno">68873</span>&#160; </div>
<div class="line"><a name="l68905"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#af1bd6e2beab114c2a4e8c8c2856bd3f8">68905</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#af1bd6e2beab114c2a4e8c8c2856bd3f8">vslide1down_vx_u32m1</a>(vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68906"></a><span class="lineno">68906</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m1(op1,offset);</div>
<div class="line"><a name="l68907"></a><span class="lineno">68907</span>&#160;}</div>
<div class="line"><a name="l68908"></a><span class="lineno">68908</span>&#160; </div>
<div class="line"><a name="l68909"></a><span class="lineno">68909</span>&#160;__rv32 vuint32m2_t vslide1down_vx_u32m2(vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68910"></a><span class="lineno">68910</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m2(op1,offset);</div>
<div class="line"><a name="l68911"></a><span class="lineno">68911</span>&#160;}</div>
<div class="line"><a name="l68912"></a><span class="lineno">68912</span>&#160; </div>
<div class="line"><a name="l68913"></a><span class="lineno">68913</span>&#160;__rv32 vuint32m4_t vslide1down_vx_u32m4(vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68914"></a><span class="lineno">68914</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m4(op1,offset);</div>
<div class="line"><a name="l68915"></a><span class="lineno">68915</span>&#160;}</div>
<div class="line"><a name="l68916"></a><span class="lineno">68916</span>&#160; </div>
<div class="line"><a name="l68917"></a><span class="lineno">68917</span>&#160;__rv32 vuint32m8_t vslide1down_vx_u32m8(vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68918"></a><span class="lineno">68918</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m8(op1,offset);</div>
<div class="line"><a name="l68919"></a><span class="lineno">68919</span>&#160;}</div>
<div class="line"><a name="l68920"></a><span class="lineno">68920</span>&#160; </div>
<div class="line"><a name="l68952"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf345b30f97c27babdd2071ccf579223">68952</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aaf345b30f97c27babdd2071ccf579223">vslide1down_vx_f32m1</a>(vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l68953"></a><span class="lineno">68953</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m1(op1,offset);</div>
<div class="line"><a name="l68954"></a><span class="lineno">68954</span>&#160;}</div>
<div class="line"><a name="l68955"></a><span class="lineno">68955</span>&#160; </div>
<div class="line"><a name="l68956"></a><span class="lineno">68956</span>&#160;__rv32 vfloat32m2_t vslide1down_vx_f32m2(vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l68957"></a><span class="lineno">68957</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m2(op1,offset);</div>
<div class="line"><a name="l68958"></a><span class="lineno">68958</span>&#160;}</div>
<div class="line"><a name="l68959"></a><span class="lineno">68959</span>&#160; </div>
<div class="line"><a name="l68960"></a><span class="lineno">68960</span>&#160;__rv32 vfloat32m4_t vslide1down_vx_f32m4(vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l68961"></a><span class="lineno">68961</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m4(op1,offset);</div>
<div class="line"><a name="l68962"></a><span class="lineno">68962</span>&#160;}</div>
<div class="line"><a name="l68963"></a><span class="lineno">68963</span>&#160; </div>
<div class="line"><a name="l68964"></a><span class="lineno">68964</span>&#160;__rv32 vfloat32m8_t vslide1down_vx_f32m8(vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l68965"></a><span class="lineno">68965</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m8(op1,offset);</div>
<div class="line"><a name="l68966"></a><span class="lineno">68966</span>&#160;}</div>
<div class="line"><a name="l68967"></a><span class="lineno">68967</span>&#160; </div>
<div class="line"><a name="l68968"></a><span class="lineno">68968</span>&#160; </div>
<div class="line"><a name="l68969"></a><span class="lineno">68969</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l69005"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a11e903afc8c3369c26fa1c09a60efffb">69005</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a11e903afc8c3369c26fa1c09a60efffb">vslide1down_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,int32_t offset){</div>
<div class="line"><a name="l69006"></a><span class="lineno">69006</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69007"></a><span class="lineno">69007</span>&#160;}</div>
<div class="line"><a name="l69008"></a><span class="lineno">69008</span>&#160; </div>
<div class="line"><a name="l69009"></a><span class="lineno">69009</span>&#160;__rv32 vint8m2_t vslide1down_vx_i8m2_m(vmask_t mask,vint8m2_t op1,int32_t offset){</div>
<div class="line"><a name="l69010"></a><span class="lineno">69010</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69011"></a><span class="lineno">69011</span>&#160;}</div>
<div class="line"><a name="l69012"></a><span class="lineno">69012</span>&#160; </div>
<div class="line"><a name="l69013"></a><span class="lineno">69013</span>&#160;__rv32 vint8m4_t vslide1down_vx_i8m4_m(vmask_t mask,vint8m4_t op1,int32_t offset){</div>
<div class="line"><a name="l69014"></a><span class="lineno">69014</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69015"></a><span class="lineno">69015</span>&#160;}</div>
<div class="line"><a name="l69016"></a><span class="lineno">69016</span>&#160; </div>
<div class="line"><a name="l69017"></a><span class="lineno">69017</span>&#160;__rv32 vint8m8_t vslide1down_vx_i8m8_m(vmask_t mask,vint8m8_t op1,int32_t offset){</div>
<div class="line"><a name="l69018"></a><span class="lineno">69018</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69019"></a><span class="lineno">69019</span>&#160;}</div>
<div class="line"><a name="l69020"></a><span class="lineno">69020</span>&#160; </div>
<div class="line"><a name="l69056"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a25b825f2fea409be53f5834d279e227a">69056</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a25b825f2fea409be53f5834d279e227a">vslide1down_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l69057"></a><span class="lineno">69057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69058"></a><span class="lineno">69058</span>&#160;}</div>
<div class="line"><a name="l69059"></a><span class="lineno">69059</span>&#160; </div>
<div class="line"><a name="l69060"></a><span class="lineno">69060</span>&#160;__rv32 vuint8m2_t vslide1down_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l69061"></a><span class="lineno">69061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69062"></a><span class="lineno">69062</span>&#160;}</div>
<div class="line"><a name="l69063"></a><span class="lineno">69063</span>&#160; </div>
<div class="line"><a name="l69064"></a><span class="lineno">69064</span>&#160;__rv32 vuint8m4_t vslide1down_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l69065"></a><span class="lineno">69065</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69066"></a><span class="lineno">69066</span>&#160;}</div>
<div class="line"><a name="l69067"></a><span class="lineno">69067</span>&#160; </div>
<div class="line"><a name="l69068"></a><span class="lineno">69068</span>&#160;__rv32 vuint8m8_t vslide1down_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l69069"></a><span class="lineno">69069</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u8m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69070"></a><span class="lineno">69070</span>&#160;}</div>
<div class="line"><a name="l69071"></a><span class="lineno">69071</span>&#160; </div>
<div class="line"><a name="l69072"></a><span class="lineno">69072</span>&#160;__rv32 vint16m1_t vslide1down_vx_i16m1_m(vmask_t mask,vint16m1_t op1,int32_t offset){</div>
<div class="line"><a name="l69073"></a><span class="lineno">69073</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69074"></a><span class="lineno">69074</span>&#160;}</div>
<div class="line"><a name="l69075"></a><span class="lineno">69075</span>&#160; </div>
<div class="line"><a name="l69111"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a88452e88140077f24b7c71e20fc0d4cb">69111</a></span>&#160;__rv32 vint16m2_t <a class="code" href="riscv__vector_8h.html#a88452e88140077f24b7c71e20fc0d4cb">vslide1down_vx_i16m2_m</a>(vmask_t mask,vint16m2_t op1,int32_t offset){</div>
<div class="line"><a name="l69112"></a><span class="lineno">69112</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69113"></a><span class="lineno">69113</span>&#160;}</div>
<div class="line"><a name="l69114"></a><span class="lineno">69114</span>&#160; </div>
<div class="line"><a name="l69115"></a><span class="lineno">69115</span>&#160;__rv32 vint16m4_t vslide1down_vx_i16m4_m(vmask_t mask,vint16m4_t op1,int32_t offset){</div>
<div class="line"><a name="l69116"></a><span class="lineno">69116</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69117"></a><span class="lineno">69117</span>&#160;}</div>
<div class="line"><a name="l69118"></a><span class="lineno">69118</span>&#160; </div>
<div class="line"><a name="l69119"></a><span class="lineno">69119</span>&#160;__rv32 vint16m8_t vslide1down_vx_i16m8_m(vmask_t mask,vint16m8_t op1,int32_t offset){</div>
<div class="line"><a name="l69120"></a><span class="lineno">69120</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69121"></a><span class="lineno">69121</span>&#160;}</div>
<div class="line"><a name="l69122"></a><span class="lineno">69122</span>&#160; </div>
<div class="line"><a name="l69158"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae0aa156779857ec8e89c4e1def933483">69158</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#ae0aa156779857ec8e89c4e1def933483">vslide1down_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l69159"></a><span class="lineno">69159</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69160"></a><span class="lineno">69160</span>&#160;}</div>
<div class="line"><a name="l69161"></a><span class="lineno">69161</span>&#160; </div>
<div class="line"><a name="l69162"></a><span class="lineno">69162</span>&#160;__rv32 vuint16m2_t vslide1down_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l69163"></a><span class="lineno">69163</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69164"></a><span class="lineno">69164</span>&#160;}</div>
<div class="line"><a name="l69165"></a><span class="lineno">69165</span>&#160; </div>
<div class="line"><a name="l69166"></a><span class="lineno">69166</span>&#160;__rv32 vuint16m4_t vslide1down_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l69167"></a><span class="lineno">69167</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69168"></a><span class="lineno">69168</span>&#160;}</div>
<div class="line"><a name="l69169"></a><span class="lineno">69169</span>&#160; </div>
<div class="line"><a name="l69170"></a><span class="lineno">69170</span>&#160;__rv32 vuint16m8_t vslide1down_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l69171"></a><span class="lineno">69171</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u16m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69172"></a><span class="lineno">69172</span>&#160;}</div>
<div class="line"><a name="l69173"></a><span class="lineno">69173</span>&#160; </div>
<div class="line"><a name="l69209"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a10be0189f6f660f3f257fe16524d8f2c">69209</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a10be0189f6f660f3f257fe16524d8f2c">vslide1down_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,int32_t offset){</div>
<div class="line"><a name="l69210"></a><span class="lineno">69210</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69211"></a><span class="lineno">69211</span>&#160;}</div>
<div class="line"><a name="l69212"></a><span class="lineno">69212</span>&#160; </div>
<div class="line"><a name="l69213"></a><span class="lineno">69213</span>&#160;__rv32 vint32m2_t vslide1down_vx_i32m2_m(vmask_t mask,vint32m2_t op1,int32_t offset){</div>
<div class="line"><a name="l69214"></a><span class="lineno">69214</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69215"></a><span class="lineno">69215</span>&#160;}</div>
<div class="line"><a name="l69216"></a><span class="lineno">69216</span>&#160; </div>
<div class="line"><a name="l69217"></a><span class="lineno">69217</span>&#160;__rv32 vint32m4_t vslide1down_vx_i32m4_m(vmask_t mask,vint32m4_t op1,int32_t offset){</div>
<div class="line"><a name="l69218"></a><span class="lineno">69218</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69219"></a><span class="lineno">69219</span>&#160;}</div>
<div class="line"><a name="l69220"></a><span class="lineno">69220</span>&#160; </div>
<div class="line"><a name="l69221"></a><span class="lineno">69221</span>&#160;__rv32 vint32m8_t vslide1down_vx_i32m8_m(vmask_t mask,vint32m8_t op1,int32_t offset){</div>
<div class="line"><a name="l69222"></a><span class="lineno">69222</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_i32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69223"></a><span class="lineno">69223</span>&#160;}</div>
<div class="line"><a name="l69224"></a><span class="lineno">69224</span>&#160; </div>
<div class="line"><a name="l69260"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6521d67c6f6f5fbc1c9f1e26b09bda91">69260</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6521d67c6f6f5fbc1c9f1e26b09bda91">vslide1down_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l69261"></a><span class="lineno">69261</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69262"></a><span class="lineno">69262</span>&#160;}</div>
<div class="line"><a name="l69263"></a><span class="lineno">69263</span>&#160; </div>
<div class="line"><a name="l69264"></a><span class="lineno">69264</span>&#160;__rv32 vuint32m2_t vslide1down_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l69265"></a><span class="lineno">69265</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69266"></a><span class="lineno">69266</span>&#160;}</div>
<div class="line"><a name="l69267"></a><span class="lineno">69267</span>&#160; </div>
<div class="line"><a name="l69268"></a><span class="lineno">69268</span>&#160;__rv32 vuint32m4_t vslide1down_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l69269"></a><span class="lineno">69269</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69270"></a><span class="lineno">69270</span>&#160;}</div>
<div class="line"><a name="l69271"></a><span class="lineno">69271</span>&#160; </div>
<div class="line"><a name="l69272"></a><span class="lineno">69272</span>&#160;__rv32 vuint32m8_t vslide1down_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l69273"></a><span class="lineno">69273</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_u32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69274"></a><span class="lineno">69274</span>&#160;}</div>
<div class="line"><a name="l69275"></a><span class="lineno">69275</span>&#160; </div>
<div class="line"><a name="l69311"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa99177b0873885f78cf92e7664378438">69311</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa99177b0873885f78cf92e7664378438">vslide1down_vx_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,uint32_t offset){</div>
<div class="line"><a name="l69312"></a><span class="lineno">69312</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m1_m(mask,op1,offset);</div>
<div class="line"><a name="l69313"></a><span class="lineno">69313</span>&#160;}</div>
<div class="line"><a name="l69314"></a><span class="lineno">69314</span>&#160; </div>
<div class="line"><a name="l69315"></a><span class="lineno">69315</span>&#160;__rv32 vfloat32m2_t vslide1down_vx_f32m2_m(vmask_t mask,vfloat32m2_t op1,uint32_t offset){</div>
<div class="line"><a name="l69316"></a><span class="lineno">69316</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m2_m(mask,op1,offset);</div>
<div class="line"><a name="l69317"></a><span class="lineno">69317</span>&#160;}</div>
<div class="line"><a name="l69318"></a><span class="lineno">69318</span>&#160; </div>
<div class="line"><a name="l69319"></a><span class="lineno">69319</span>&#160;__rv32 vfloat32m4_t vslide1down_vx_f32m4_m(vmask_t mask,vfloat32m4_t op1,uint32_t offset){</div>
<div class="line"><a name="l69320"></a><span class="lineno">69320</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m4_m(mask,op1,offset);</div>
<div class="line"><a name="l69321"></a><span class="lineno">69321</span>&#160;}</div>
<div class="line"><a name="l69322"></a><span class="lineno">69322</span>&#160; </div>
<div class="line"><a name="l69323"></a><span class="lineno">69323</span>&#160;__rv32 vfloat32m8_t vslide1down_vx_f32m8_m(vmask_t mask,vfloat32m8_t op1,uint32_t offset){</div>
<div class="line"><a name="l69324"></a><span class="lineno">69324</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vslide1down_vx_f32m8_m(mask,op1,offset);</div>
<div class="line"><a name="l69325"></a><span class="lineno">69325</span>&#160;}</div>
<div class="line"><a name="l69326"></a><span class="lineno">69326</span>&#160; </div>
<div class="line"><a name="l69327"></a><span class="lineno">69327</span>&#160;<span class="comment">//vrgather.vv</span></div>
<div class="line"><a name="l69359"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a33b69d36c9ac9b54543f95fc564f4c75">69359</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a33b69d36c9ac9b54543f95fc564f4c75">vrgather_vv_i8m1</a>(vint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l69360"></a><span class="lineno">69360</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m1(op1,op2);</div>
<div class="line"><a name="l69361"></a><span class="lineno">69361</span>&#160;}</div>
<div class="line"><a name="l69362"></a><span class="lineno">69362</span>&#160; </div>
<div class="line"><a name="l69363"></a><span class="lineno">69363</span>&#160;__rv32 vint8m2_t vrgather_vv_i8m2(vint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l69364"></a><span class="lineno">69364</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m2(op1,op2);</div>
<div class="line"><a name="l69365"></a><span class="lineno">69365</span>&#160;}</div>
<div class="line"><a name="l69366"></a><span class="lineno">69366</span>&#160; </div>
<div class="line"><a name="l69367"></a><span class="lineno">69367</span>&#160;__rv32 vint8m4_t vrgather_vv_i8m4(vint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l69368"></a><span class="lineno">69368</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m4(op1,op2);</div>
<div class="line"><a name="l69369"></a><span class="lineno">69369</span>&#160;}</div>
<div class="line"><a name="l69370"></a><span class="lineno">69370</span>&#160; </div>
<div class="line"><a name="l69371"></a><span class="lineno">69371</span>&#160;__rv32 vint8m8_t vrgather_vv_i8m8(vint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l69372"></a><span class="lineno">69372</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m8(op1,op2);</div>
<div class="line"><a name="l69373"></a><span class="lineno">69373</span>&#160;}</div>
<div class="line"><a name="l69374"></a><span class="lineno">69374</span>&#160; </div>
<div class="line"><a name="l69406"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#afe8339aacd0a04b642697bf23dfe4d2a">69406</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#afe8339aacd0a04b642697bf23dfe4d2a">vrgather_vv_u8m1</a>(vuint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l69407"></a><span class="lineno">69407</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m1(op1,op2);</div>
<div class="line"><a name="l69408"></a><span class="lineno">69408</span>&#160;}</div>
<div class="line"><a name="l69409"></a><span class="lineno">69409</span>&#160; </div>
<div class="line"><a name="l69410"></a><span class="lineno">69410</span>&#160;__rv32 vuint8m2_t vrgather_vv_u8m2(vuint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l69411"></a><span class="lineno">69411</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m2(op1,op2);</div>
<div class="line"><a name="l69412"></a><span class="lineno">69412</span>&#160;}</div>
<div class="line"><a name="l69413"></a><span class="lineno">69413</span>&#160; </div>
<div class="line"><a name="l69414"></a><span class="lineno">69414</span>&#160;__rv32 vuint8m4_t vrgather_vv_u8m4(vuint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l69415"></a><span class="lineno">69415</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m4(op1,op2);</div>
<div class="line"><a name="l69416"></a><span class="lineno">69416</span>&#160;}</div>
<div class="line"><a name="l69417"></a><span class="lineno">69417</span>&#160; </div>
<div class="line"><a name="l69418"></a><span class="lineno">69418</span>&#160;__rv32 vuint8m8_t vrgather_vv_u8m8(vuint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l69419"></a><span class="lineno">69419</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m8(op1,op2);</div>
<div class="line"><a name="l69420"></a><span class="lineno">69420</span>&#160;}</div>
<div class="line"><a name="l69421"></a><span class="lineno">69421</span>&#160; </div>
<div class="line"><a name="l69453"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a28bd901ac0c4f2b30adad821d022ed5b">69453</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a28bd901ac0c4f2b30adad821d022ed5b">vrgather_vv_i16m1</a>(vint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l69454"></a><span class="lineno">69454</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m1(op1,op2);</div>
<div class="line"><a name="l69455"></a><span class="lineno">69455</span>&#160;}</div>
<div class="line"><a name="l69456"></a><span class="lineno">69456</span>&#160; </div>
<div class="line"><a name="l69457"></a><span class="lineno">69457</span>&#160;__rv32 vint16m2_t vrgather_vv_i16m2(vint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l69458"></a><span class="lineno">69458</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m2(op1,op2);</div>
<div class="line"><a name="l69459"></a><span class="lineno">69459</span>&#160;}</div>
<div class="line"><a name="l69460"></a><span class="lineno">69460</span>&#160; </div>
<div class="line"><a name="l69461"></a><span class="lineno">69461</span>&#160;__rv32 vint16m4_t vrgather_vv_i16m4(vint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l69462"></a><span class="lineno">69462</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m4(op1,op2);</div>
<div class="line"><a name="l69463"></a><span class="lineno">69463</span>&#160;}</div>
<div class="line"><a name="l69464"></a><span class="lineno">69464</span>&#160; </div>
<div class="line"><a name="l69465"></a><span class="lineno">69465</span>&#160;__rv32 vint16m8_t vrgather_vv_i16m8(vint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l69466"></a><span class="lineno">69466</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m8(op1,op2);</div>
<div class="line"><a name="l69467"></a><span class="lineno">69467</span>&#160;}</div>
<div class="line"><a name="l69468"></a><span class="lineno">69468</span>&#160; </div>
<div class="line"><a name="l69500"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf157dcbcbaef97f2ad6de31244d2df0">69500</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#aaf157dcbcbaef97f2ad6de31244d2df0">vrgather_vv_u16m1</a>(vuint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l69501"></a><span class="lineno">69501</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m1(op1,op2);</div>
<div class="line"><a name="l69502"></a><span class="lineno">69502</span>&#160;}</div>
<div class="line"><a name="l69503"></a><span class="lineno">69503</span>&#160; </div>
<div class="line"><a name="l69504"></a><span class="lineno">69504</span>&#160;__rv32 vuint16m2_t vrgather_vv_u16m2(vuint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l69505"></a><span class="lineno">69505</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m2(op1,op2);</div>
<div class="line"><a name="l69506"></a><span class="lineno">69506</span>&#160;}</div>
<div class="line"><a name="l69507"></a><span class="lineno">69507</span>&#160; </div>
<div class="line"><a name="l69508"></a><span class="lineno">69508</span>&#160;__rv32 vuint16m4_t vrgather_vv_u16m4(vuint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l69509"></a><span class="lineno">69509</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m4(op1,op2);</div>
<div class="line"><a name="l69510"></a><span class="lineno">69510</span>&#160;}</div>
<div class="line"><a name="l69511"></a><span class="lineno">69511</span>&#160; </div>
<div class="line"><a name="l69512"></a><span class="lineno">69512</span>&#160;__rv32 vuint16m8_t vrgather_vv_u16m8(vuint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l69513"></a><span class="lineno">69513</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m8(op1,op2);</div>
<div class="line"><a name="l69514"></a><span class="lineno">69514</span>&#160;}</div>
<div class="line"><a name="l69515"></a><span class="lineno">69515</span>&#160; </div>
<div class="line"><a name="l69547"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aca6efe056f9471974fcfcd89f64dab2c">69547</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aca6efe056f9471974fcfcd89f64dab2c">vrgather_vv_i32m1</a>(vint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l69548"></a><span class="lineno">69548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m1(op1,op2);</div>
<div class="line"><a name="l69549"></a><span class="lineno">69549</span>&#160;}</div>
<div class="line"><a name="l69550"></a><span class="lineno">69550</span>&#160; </div>
<div class="line"><a name="l69551"></a><span class="lineno">69551</span>&#160;__rv32 vint32m2_t vrgather_vv_i32m2(vint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l69552"></a><span class="lineno">69552</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m2(op1,op2);</div>
<div class="line"><a name="l69553"></a><span class="lineno">69553</span>&#160;}</div>
<div class="line"><a name="l69554"></a><span class="lineno">69554</span>&#160; </div>
<div class="line"><a name="l69555"></a><span class="lineno">69555</span>&#160;__rv32 vint32m4_t vrgather_vv_i32m4(vint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l69556"></a><span class="lineno">69556</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m4(op1,op2);</div>
<div class="line"><a name="l69557"></a><span class="lineno">69557</span>&#160;}</div>
<div class="line"><a name="l69558"></a><span class="lineno">69558</span>&#160; </div>
<div class="line"><a name="l69559"></a><span class="lineno">69559</span>&#160;__rv32 vint32m8_t vrgather_vv_i32m8(vint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l69560"></a><span class="lineno">69560</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m8(op1,op2);</div>
<div class="line"><a name="l69561"></a><span class="lineno">69561</span>&#160;}</div>
<div class="line"><a name="l69562"></a><span class="lineno">69562</span>&#160; </div>
<div class="line"><a name="l69594"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a04261f5c9270a4cf00066ad2921ca2bb">69594</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a04261f5c9270a4cf00066ad2921ca2bb">vrgather_vv_u32m1</a>(vuint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l69595"></a><span class="lineno">69595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m1(op1,op2);</div>
<div class="line"><a name="l69596"></a><span class="lineno">69596</span>&#160;}</div>
<div class="line"><a name="l69597"></a><span class="lineno">69597</span>&#160; </div>
<div class="line"><a name="l69598"></a><span class="lineno">69598</span>&#160;__rv32 vuint32m2_t vrgather_vv_u32m2(vuint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l69599"></a><span class="lineno">69599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m2(op1,op2);</div>
<div class="line"><a name="l69600"></a><span class="lineno">69600</span>&#160;}</div>
<div class="line"><a name="l69601"></a><span class="lineno">69601</span>&#160; </div>
<div class="line"><a name="l69602"></a><span class="lineno">69602</span>&#160;__rv32 vuint32m4_t vrgather_vv_u32m4(vuint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l69603"></a><span class="lineno">69603</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m4(op1,op2);</div>
<div class="line"><a name="l69604"></a><span class="lineno">69604</span>&#160;}</div>
<div class="line"><a name="l69605"></a><span class="lineno">69605</span>&#160; </div>
<div class="line"><a name="l69606"></a><span class="lineno">69606</span>&#160;__rv32 vuint32m8_t vrgather_vv_u32m8(vuint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l69607"></a><span class="lineno">69607</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m8(op1,op2);</div>
<div class="line"><a name="l69608"></a><span class="lineno">69608</span>&#160;}</div>
<div class="line"><a name="l69609"></a><span class="lineno">69609</span>&#160; </div>
<div class="line"><a name="l69641"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae11125b93eeabcbbfc5499326a238ca9">69641</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#ae11125b93eeabcbbfc5499326a238ca9">vrgather_vv_f32m1</a>(vfloat32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l69642"></a><span class="lineno">69642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m1(op1,op2);</div>
<div class="line"><a name="l69643"></a><span class="lineno">69643</span>&#160;}</div>
<div class="line"><a name="l69644"></a><span class="lineno">69644</span>&#160; </div>
<div class="line"><a name="l69645"></a><span class="lineno">69645</span>&#160;__rv32 vfloat32m2_t vrgather_vv_f32m2(vfloat32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l69646"></a><span class="lineno">69646</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m2(op1,op2);</div>
<div class="line"><a name="l69647"></a><span class="lineno">69647</span>&#160;}</div>
<div class="line"><a name="l69648"></a><span class="lineno">69648</span>&#160; </div>
<div class="line"><a name="l69649"></a><span class="lineno">69649</span>&#160;__rv32 vfloat32m4_t vrgather_vv_f32m4(vfloat32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l69650"></a><span class="lineno">69650</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m4(op1,op2);</div>
<div class="line"><a name="l69651"></a><span class="lineno">69651</span>&#160;}</div>
<div class="line"><a name="l69652"></a><span class="lineno">69652</span>&#160; </div>
<div class="line"><a name="l69653"></a><span class="lineno">69653</span>&#160;__rv32 vfloat32m8_t vrgather_vv_f32m8(vfloat32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l69654"></a><span class="lineno">69654</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m8(op1,op2);</div>
<div class="line"><a name="l69655"></a><span class="lineno">69655</span>&#160;}</div>
<div class="line"><a name="l69656"></a><span class="lineno">69656</span>&#160; </div>
<div class="line"><a name="l69657"></a><span class="lineno">69657</span>&#160; </div>
<div class="line"><a name="l69658"></a><span class="lineno">69658</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l69694"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a858dfc1ee58b97d32cde2d0f65a414f6">69694</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a858dfc1ee58b97d32cde2d0f65a414f6">vrgather_vv_i8m1_m</a>(vmask_t mask,vint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l69695"></a><span class="lineno">69695</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69696"></a><span class="lineno">69696</span>&#160;}</div>
<div class="line"><a name="l69697"></a><span class="lineno">69697</span>&#160; </div>
<div class="line"><a name="l69698"></a><span class="lineno">69698</span>&#160;__rv32 vint8m2_t vrgather_vv_i8m2_m(vmask_t mask,vint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l69699"></a><span class="lineno">69699</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69700"></a><span class="lineno">69700</span>&#160;}</div>
<div class="line"><a name="l69701"></a><span class="lineno">69701</span>&#160; </div>
<div class="line"><a name="l69702"></a><span class="lineno">69702</span>&#160;__rv32 vint8m4_t vrgather_vv_i8m4_m(vmask_t mask,vint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l69703"></a><span class="lineno">69703</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69704"></a><span class="lineno">69704</span>&#160;}</div>
<div class="line"><a name="l69705"></a><span class="lineno">69705</span>&#160; </div>
<div class="line"><a name="l69706"></a><span class="lineno">69706</span>&#160;__rv32 vint8m8_t vrgather_vv_i8m8_m(vmask_t mask,vint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l69707"></a><span class="lineno">69707</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69708"></a><span class="lineno">69708</span>&#160;}</div>
<div class="line"><a name="l69709"></a><span class="lineno">69709</span>&#160; </div>
<div class="line"><a name="l69745"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa318d1fc39c1ea51aeabd94f4cb4abf2">69745</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#aa318d1fc39c1ea51aeabd94f4cb4abf2">vrgather_vv_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,vuint8m1_t op2){</div>
<div class="line"><a name="l69746"></a><span class="lineno">69746</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69747"></a><span class="lineno">69747</span>&#160;}</div>
<div class="line"><a name="l69748"></a><span class="lineno">69748</span>&#160; </div>
<div class="line"><a name="l69749"></a><span class="lineno">69749</span>&#160;__rv32 vuint8m2_t vrgather_vv_u8m2_m(vmask_t mask,vuint8m2_t op1,vuint8m2_t op2){</div>
<div class="line"><a name="l69750"></a><span class="lineno">69750</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69751"></a><span class="lineno">69751</span>&#160;}</div>
<div class="line"><a name="l69752"></a><span class="lineno">69752</span>&#160; </div>
<div class="line"><a name="l69753"></a><span class="lineno">69753</span>&#160;__rv32 vuint8m4_t vrgather_vv_u8m4_m(vmask_t mask,vuint8m4_t op1,vuint8m4_t op2){</div>
<div class="line"><a name="l69754"></a><span class="lineno">69754</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69755"></a><span class="lineno">69755</span>&#160;}</div>
<div class="line"><a name="l69756"></a><span class="lineno">69756</span>&#160; </div>
<div class="line"><a name="l69757"></a><span class="lineno">69757</span>&#160;__rv32 vuint8m8_t vrgather_vv_u8m8_m(vmask_t mask,vuint8m8_t op1,vuint8m8_t op2){</div>
<div class="line"><a name="l69758"></a><span class="lineno">69758</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69759"></a><span class="lineno">69759</span>&#160;}</div>
<div class="line"><a name="l69760"></a><span class="lineno">69760</span>&#160; </div>
<div class="line"><a name="l69796"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8480e8f6ce288105902f9469116fbac1">69796</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a8480e8f6ce288105902f9469116fbac1">vrgather_vv_i16m1_m</a>(vmask_t mask,vint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l69797"></a><span class="lineno">69797</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69798"></a><span class="lineno">69798</span>&#160;}</div>
<div class="line"><a name="l69799"></a><span class="lineno">69799</span>&#160; </div>
<div class="line"><a name="l69800"></a><span class="lineno">69800</span>&#160;__rv32 vint16m2_t vrgather_vv_i16m2_m(vmask_t mask,vint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l69801"></a><span class="lineno">69801</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69802"></a><span class="lineno">69802</span>&#160;}</div>
<div class="line"><a name="l69803"></a><span class="lineno">69803</span>&#160; </div>
<div class="line"><a name="l69804"></a><span class="lineno">69804</span>&#160;__rv32 vint16m4_t vrgather_vv_i16m4_m(vmask_t mask,vint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l69805"></a><span class="lineno">69805</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69806"></a><span class="lineno">69806</span>&#160;}</div>
<div class="line"><a name="l69807"></a><span class="lineno">69807</span>&#160; </div>
<div class="line"><a name="l69808"></a><span class="lineno">69808</span>&#160;__rv32 vint16m8_t vrgather_vv_i16m8_m(vmask_t mask,vint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l69809"></a><span class="lineno">69809</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69810"></a><span class="lineno">69810</span>&#160;}</div>
<div class="line"><a name="l69811"></a><span class="lineno">69811</span>&#160; </div>
<div class="line"><a name="l69847"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#affe01617684725847310f2ef9834b102">69847</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#affe01617684725847310f2ef9834b102">vrgather_vv_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,vuint16m1_t op2){</div>
<div class="line"><a name="l69848"></a><span class="lineno">69848</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69849"></a><span class="lineno">69849</span>&#160;}</div>
<div class="line"><a name="l69850"></a><span class="lineno">69850</span>&#160; </div>
<div class="line"><a name="l69851"></a><span class="lineno">69851</span>&#160;__rv32 vuint16m2_t vrgather_vv_u16m2_m(vmask_t mask,vuint16m2_t op1,vuint16m2_t op2){</div>
<div class="line"><a name="l69852"></a><span class="lineno">69852</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69853"></a><span class="lineno">69853</span>&#160;}</div>
<div class="line"><a name="l69854"></a><span class="lineno">69854</span>&#160; </div>
<div class="line"><a name="l69855"></a><span class="lineno">69855</span>&#160;__rv32 vuint16m4_t vrgather_vv_u16m4_m(vmask_t mask,vuint16m4_t op1,vuint16m4_t op2){</div>
<div class="line"><a name="l69856"></a><span class="lineno">69856</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69857"></a><span class="lineno">69857</span>&#160;}</div>
<div class="line"><a name="l69858"></a><span class="lineno">69858</span>&#160; </div>
<div class="line"><a name="l69859"></a><span class="lineno">69859</span>&#160;__rv32 vuint16m8_t vrgather_vv_u16m8_m(vmask_t mask,vuint16m8_t op1,vuint16m8_t op2){</div>
<div class="line"><a name="l69860"></a><span class="lineno">69860</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69861"></a><span class="lineno">69861</span>&#160;}</div>
<div class="line"><a name="l69862"></a><span class="lineno">69862</span>&#160; </div>
<div class="line"><a name="l69898"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a189d100726f7acc3e16d055865c6688d">69898</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a189d100726f7acc3e16d055865c6688d">vrgather_vv_i32m1_m</a>(vmask_t mask,vint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l69899"></a><span class="lineno">69899</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69900"></a><span class="lineno">69900</span>&#160;}</div>
<div class="line"><a name="l69901"></a><span class="lineno">69901</span>&#160; </div>
<div class="line"><a name="l69902"></a><span class="lineno">69902</span>&#160;__rv32 vint32m2_t vrgather_vv_i32m2_m(vmask_t mask,vint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l69903"></a><span class="lineno">69903</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69904"></a><span class="lineno">69904</span>&#160;}</div>
<div class="line"><a name="l69905"></a><span class="lineno">69905</span>&#160; </div>
<div class="line"><a name="l69906"></a><span class="lineno">69906</span>&#160;__rv32 vint32m4_t vrgather_vv_i32m4_m(vmask_t mask,vint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l69907"></a><span class="lineno">69907</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69908"></a><span class="lineno">69908</span>&#160;}</div>
<div class="line"><a name="l69909"></a><span class="lineno">69909</span>&#160; </div>
<div class="line"><a name="l69910"></a><span class="lineno">69910</span>&#160;__rv32 vint32m8_t vrgather_vv_i32m8_m(vmask_t mask,vint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l69911"></a><span class="lineno">69911</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69912"></a><span class="lineno">69912</span>&#160;}</div>
<div class="line"><a name="l69913"></a><span class="lineno">69913</span>&#160; </div>
<div class="line"><a name="l69949"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a75f2632a69e60f7df104716635456838">69949</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a75f2632a69e60f7df104716635456838">vrgather_vv_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l69950"></a><span class="lineno">69950</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l69951"></a><span class="lineno">69951</span>&#160;}</div>
<div class="line"><a name="l69952"></a><span class="lineno">69952</span>&#160; </div>
<div class="line"><a name="l69953"></a><span class="lineno">69953</span>&#160;__rv32 vuint32m2_t vrgather_vv_u32m2_m(vmask_t mask,vuint32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l69954"></a><span class="lineno">69954</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l69955"></a><span class="lineno">69955</span>&#160;}</div>
<div class="line"><a name="l69956"></a><span class="lineno">69956</span>&#160; </div>
<div class="line"><a name="l69957"></a><span class="lineno">69957</span>&#160;__rv32 vuint32m4_t vrgather_vv_u32m4_m(vmask_t mask,vuint32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l69958"></a><span class="lineno">69958</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l69959"></a><span class="lineno">69959</span>&#160;}</div>
<div class="line"><a name="l69960"></a><span class="lineno">69960</span>&#160; </div>
<div class="line"><a name="l69961"></a><span class="lineno">69961</span>&#160;__rv32 vuint32m8_t vrgather_vv_u32m8_m(vmask_t mask,vuint32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l69962"></a><span class="lineno">69962</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l69963"></a><span class="lineno">69963</span>&#160;}</div>
<div class="line"><a name="l69964"></a><span class="lineno">69964</span>&#160; </div>
<div class="line"><a name="l70000"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a81fc0efad8975206d0f982007fba6fd0">70000</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a81fc0efad8975206d0f982007fba6fd0">vrgather_vv_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,vuint32m1_t op2){</div>
<div class="line"><a name="l70001"></a><span class="lineno">70001</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70002"></a><span class="lineno">70002</span>&#160;}</div>
<div class="line"><a name="l70003"></a><span class="lineno">70003</span>&#160; </div>
<div class="line"><a name="l70004"></a><span class="lineno">70004</span>&#160;__rv32 vfloat32m2_t vrgather_vv_f32m2_m(vmask_t mask,vfloat32m2_t op1,vuint32m2_t op2){</div>
<div class="line"><a name="l70005"></a><span class="lineno">70005</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70006"></a><span class="lineno">70006</span>&#160;}</div>
<div class="line"><a name="l70007"></a><span class="lineno">70007</span>&#160; </div>
<div class="line"><a name="l70008"></a><span class="lineno">70008</span>&#160;__rv32 vfloat32m4_t vrgather_vv_f32m4_m(vmask_t mask,vfloat32m4_t op1,vuint32m4_t op2){</div>
<div class="line"><a name="l70009"></a><span class="lineno">70009</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70010"></a><span class="lineno">70010</span>&#160;}</div>
<div class="line"><a name="l70011"></a><span class="lineno">70011</span>&#160; </div>
<div class="line"><a name="l70012"></a><span class="lineno">70012</span>&#160;__rv32 vfloat32m8_t vrgather_vv_f32m8_m(vmask_t mask,vfloat32m8_t op1,vuint32m8_t op2){</div>
<div class="line"><a name="l70013"></a><span class="lineno">70013</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vv_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70014"></a><span class="lineno">70014</span>&#160;}</div>
<div class="line"><a name="l70015"></a><span class="lineno">70015</span>&#160; </div>
<div class="line"><a name="l70016"></a><span class="lineno">70016</span>&#160;<span class="comment">//vrgather.vx</span></div>
<div class="line"><a name="l70048"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ad5fa954f7ac51a271b31bd766dbd6e6c">70048</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ad5fa954f7ac51a271b31bd766dbd6e6c">vrgather_vx_i8m1</a>(vint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l70049"></a><span class="lineno">70049</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m1(op1,op2);</div>
<div class="line"><a name="l70050"></a><span class="lineno">70050</span>&#160;}</div>
<div class="line"><a name="l70051"></a><span class="lineno">70051</span>&#160; </div>
<div class="line"><a name="l70052"></a><span class="lineno">70052</span>&#160;__rv32 vint8m2_t vrgather_vx_i8m2(vint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l70053"></a><span class="lineno">70053</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m2(op1,op2);</div>
<div class="line"><a name="l70054"></a><span class="lineno">70054</span>&#160;}</div>
<div class="line"><a name="l70055"></a><span class="lineno">70055</span>&#160; </div>
<div class="line"><a name="l70056"></a><span class="lineno">70056</span>&#160;__rv32 vint8m4_t vrgather_vx_i8m4(vint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l70057"></a><span class="lineno">70057</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m4(op1,op2);</div>
<div class="line"><a name="l70058"></a><span class="lineno">70058</span>&#160;}</div>
<div class="line"><a name="l70059"></a><span class="lineno">70059</span>&#160; </div>
<div class="line"><a name="l70060"></a><span class="lineno">70060</span>&#160;__rv32 vint8m8_t vrgather_vx_i8m8(vint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l70061"></a><span class="lineno">70061</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m8(op1,op2);</div>
<div class="line"><a name="l70062"></a><span class="lineno">70062</span>&#160;}</div>
<div class="line"><a name="l70063"></a><span class="lineno">70063</span>&#160; </div>
<div class="line"><a name="l70095"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a540af70cda40b566332a0ca8f96470e0">70095</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a540af70cda40b566332a0ca8f96470e0">vrgather_vx_u8m1</a>(vuint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l70096"></a><span class="lineno">70096</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m1(op1,op2);</div>
<div class="line"><a name="l70097"></a><span class="lineno">70097</span>&#160;}</div>
<div class="line"><a name="l70098"></a><span class="lineno">70098</span>&#160; </div>
<div class="line"><a name="l70099"></a><span class="lineno">70099</span>&#160;__rv32 vuint8m2_t vrgather_vx_u8m2(vuint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l70100"></a><span class="lineno">70100</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m2(op1,op2);</div>
<div class="line"><a name="l70101"></a><span class="lineno">70101</span>&#160;}</div>
<div class="line"><a name="l70102"></a><span class="lineno">70102</span>&#160; </div>
<div class="line"><a name="l70103"></a><span class="lineno">70103</span>&#160;__rv32 vuint8m4_t vrgather_vx_u8m4(vuint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l70104"></a><span class="lineno">70104</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m4(op1,op2);</div>
<div class="line"><a name="l70105"></a><span class="lineno">70105</span>&#160;}</div>
<div class="line"><a name="l70106"></a><span class="lineno">70106</span>&#160; </div>
<div class="line"><a name="l70107"></a><span class="lineno">70107</span>&#160;__rv32 vuint8m8_t vrgather_vx_u8m8(vuint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l70108"></a><span class="lineno">70108</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m8(op1,op2);</div>
<div class="line"><a name="l70109"></a><span class="lineno">70109</span>&#160;}</div>
<div class="line"><a name="l70110"></a><span class="lineno">70110</span>&#160; </div>
<div class="line"><a name="l70142"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a0bb335e4288a922be22506add5380392">70142</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#a0bb335e4288a922be22506add5380392">vrgather_vx_i16m1</a>(vint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l70143"></a><span class="lineno">70143</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m1(op1,op2);</div>
<div class="line"><a name="l70144"></a><span class="lineno">70144</span>&#160;}</div>
<div class="line"><a name="l70145"></a><span class="lineno">70145</span>&#160; </div>
<div class="line"><a name="l70146"></a><span class="lineno">70146</span>&#160;__rv32 vint16m2_t vrgather_vx_i16m2(vint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l70147"></a><span class="lineno">70147</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m2(op1,op2);</div>
<div class="line"><a name="l70148"></a><span class="lineno">70148</span>&#160;}</div>
<div class="line"><a name="l70149"></a><span class="lineno">70149</span>&#160; </div>
<div class="line"><a name="l70150"></a><span class="lineno">70150</span>&#160;__rv32 vint16m4_t vrgather_vx_i16m4(vint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l70151"></a><span class="lineno">70151</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m4(op1,op2);</div>
<div class="line"><a name="l70152"></a><span class="lineno">70152</span>&#160;}</div>
<div class="line"><a name="l70153"></a><span class="lineno">70153</span>&#160; </div>
<div class="line"><a name="l70154"></a><span class="lineno">70154</span>&#160;__rv32 vint16m8_t vrgather_vx_i16m8(vint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l70155"></a><span class="lineno">70155</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m8(op1,op2);</div>
<div class="line"><a name="l70156"></a><span class="lineno">70156</span>&#160;}</div>
<div class="line"><a name="l70157"></a><span class="lineno">70157</span>&#160; </div>
<div class="line"><a name="l70189"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a2fd3916bd65d00227dbda3d09c339d3f">70189</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a2fd3916bd65d00227dbda3d09c339d3f">vrgather_vx_u16m1</a>(vuint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l70190"></a><span class="lineno">70190</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m1(op1,op2);</div>
<div class="line"><a name="l70191"></a><span class="lineno">70191</span>&#160;}</div>
<div class="line"><a name="l70192"></a><span class="lineno">70192</span>&#160; </div>
<div class="line"><a name="l70193"></a><span class="lineno">70193</span>&#160;__rv32 vuint16m2_t vrgather_vx_u16m2(vuint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l70194"></a><span class="lineno">70194</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m2(op1,op2);</div>
<div class="line"><a name="l70195"></a><span class="lineno">70195</span>&#160;}</div>
<div class="line"><a name="l70196"></a><span class="lineno">70196</span>&#160; </div>
<div class="line"><a name="l70197"></a><span class="lineno">70197</span>&#160;__rv32 vuint16m4_t vrgather_vx_u16m4(vuint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l70198"></a><span class="lineno">70198</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m4(op1,op2);</div>
<div class="line"><a name="l70199"></a><span class="lineno">70199</span>&#160;}</div>
<div class="line"><a name="l70200"></a><span class="lineno">70200</span>&#160; </div>
<div class="line"><a name="l70201"></a><span class="lineno">70201</span>&#160;__rv32 vuint16m8_t vrgather_vx_u16m8(vuint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l70202"></a><span class="lineno">70202</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m8(op1,op2);</div>
<div class="line"><a name="l70203"></a><span class="lineno">70203</span>&#160;}</div>
<div class="line"><a name="l70204"></a><span class="lineno">70204</span>&#160; </div>
<div class="line"><a name="l70236"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acd173a434c77c53fe973e3c471ab70b7">70236</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#acd173a434c77c53fe973e3c471ab70b7">vrgather_vx_i32m1</a>(vint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70237"></a><span class="lineno">70237</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m1(op1,op2);</div>
<div class="line"><a name="l70238"></a><span class="lineno">70238</span>&#160;}</div>
<div class="line"><a name="l70239"></a><span class="lineno">70239</span>&#160; </div>
<div class="line"><a name="l70240"></a><span class="lineno">70240</span>&#160;__rv32 vint32m2_t vrgather_vx_i32m2(vint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70241"></a><span class="lineno">70241</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m2(op1,op2);</div>
<div class="line"><a name="l70242"></a><span class="lineno">70242</span>&#160;}</div>
<div class="line"><a name="l70243"></a><span class="lineno">70243</span>&#160; </div>
<div class="line"><a name="l70244"></a><span class="lineno">70244</span>&#160;__rv32 vint32m4_t vrgather_vx_i32m4(vint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70245"></a><span class="lineno">70245</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m4(op1,op2);</div>
<div class="line"><a name="l70246"></a><span class="lineno">70246</span>&#160;}</div>
<div class="line"><a name="l70247"></a><span class="lineno">70247</span>&#160; </div>
<div class="line"><a name="l70248"></a><span class="lineno">70248</span>&#160;__rv32 vint32m8_t vrgather_vx_i32m8(vint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70249"></a><span class="lineno">70249</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m8(op1,op2);</div>
<div class="line"><a name="l70250"></a><span class="lineno">70250</span>&#160;}</div>
<div class="line"><a name="l70251"></a><span class="lineno">70251</span>&#160; </div>
<div class="line"><a name="l70283"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a5d63f5ecd72ab9b872e5505c2f9503b9">70283</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a5d63f5ecd72ab9b872e5505c2f9503b9">vrgather_vx_u32m1</a>(vuint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70284"></a><span class="lineno">70284</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m1(op1,op2);</div>
<div class="line"><a name="l70285"></a><span class="lineno">70285</span>&#160;}</div>
<div class="line"><a name="l70286"></a><span class="lineno">70286</span>&#160; </div>
<div class="line"><a name="l70287"></a><span class="lineno">70287</span>&#160;__rv32 vuint32m2_t vrgather_vx_u32m2(vuint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70288"></a><span class="lineno">70288</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m2(op1,op2);</div>
<div class="line"><a name="l70289"></a><span class="lineno">70289</span>&#160;}</div>
<div class="line"><a name="l70290"></a><span class="lineno">70290</span>&#160; </div>
<div class="line"><a name="l70291"></a><span class="lineno">70291</span>&#160;__rv32 vuint32m4_t vrgather_vx_u32m4(vuint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70292"></a><span class="lineno">70292</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m4(op1,op2);</div>
<div class="line"><a name="l70293"></a><span class="lineno">70293</span>&#160;}</div>
<div class="line"><a name="l70294"></a><span class="lineno">70294</span>&#160; </div>
<div class="line"><a name="l70295"></a><span class="lineno">70295</span>&#160;__rv32 vuint32m8_t vrgather_vx_u32m8(vuint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70296"></a><span class="lineno">70296</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m8(op1,op2);</div>
<div class="line"><a name="l70297"></a><span class="lineno">70297</span>&#160;}</div>
<div class="line"><a name="l70298"></a><span class="lineno">70298</span>&#160; </div>
<div class="line"><a name="l70330"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aa8dc2201367ed2808674a049972b6097">70330</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#aa8dc2201367ed2808674a049972b6097">vrgather_vx_f32m1</a>(vfloat32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70331"></a><span class="lineno">70331</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m1(op1,op2);</div>
<div class="line"><a name="l70332"></a><span class="lineno">70332</span>&#160;}</div>
<div class="line"><a name="l70333"></a><span class="lineno">70333</span>&#160; </div>
<div class="line"><a name="l70334"></a><span class="lineno">70334</span>&#160;__rv32 vfloat32m2_t vrgather_vx_f32m2(vfloat32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70335"></a><span class="lineno">70335</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m2(op1,op2);</div>
<div class="line"><a name="l70336"></a><span class="lineno">70336</span>&#160;}</div>
<div class="line"><a name="l70337"></a><span class="lineno">70337</span>&#160; </div>
<div class="line"><a name="l70338"></a><span class="lineno">70338</span>&#160;__rv32 vfloat32m4_t vrgather_vx_f32m4(vfloat32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70339"></a><span class="lineno">70339</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m4(op1,op2);</div>
<div class="line"><a name="l70340"></a><span class="lineno">70340</span>&#160;}</div>
<div class="line"><a name="l70341"></a><span class="lineno">70341</span>&#160; </div>
<div class="line"><a name="l70342"></a><span class="lineno">70342</span>&#160;__rv32 vfloat32m8_t vrgather_vx_f32m8(vfloat32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70343"></a><span class="lineno">70343</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m8(op1,op2);</div>
<div class="line"><a name="l70344"></a><span class="lineno">70344</span>&#160;}</div>
<div class="line"><a name="l70345"></a><span class="lineno">70345</span>&#160; </div>
<div class="line"><a name="l70346"></a><span class="lineno">70346</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l70382"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ab12ff530cfeebfbc30c6e6e0128a5335">70382</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#ab12ff530cfeebfbc30c6e6e0128a5335">vrgather_vx_i8m1_m</a>(vmask_t mask,vint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l70383"></a><span class="lineno">70383</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70384"></a><span class="lineno">70384</span>&#160;}</div>
<div class="line"><a name="l70385"></a><span class="lineno">70385</span>&#160; </div>
<div class="line"><a name="l70386"></a><span class="lineno">70386</span>&#160;__rv32 vint8m2_t vrgather_vx_i8m2_m(vmask_t mask,vint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l70387"></a><span class="lineno">70387</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70388"></a><span class="lineno">70388</span>&#160;}</div>
<div class="line"><a name="l70389"></a><span class="lineno">70389</span>&#160; </div>
<div class="line"><a name="l70390"></a><span class="lineno">70390</span>&#160;__rv32 vint8m4_t vrgather_vx_i8m4_m(vmask_t mask,vint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l70391"></a><span class="lineno">70391</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70392"></a><span class="lineno">70392</span>&#160;}</div>
<div class="line"><a name="l70393"></a><span class="lineno">70393</span>&#160; </div>
<div class="line"><a name="l70394"></a><span class="lineno">70394</span>&#160;__rv32 vint8m8_t vrgather_vx_i8m8_m(vmask_t mask,vint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l70395"></a><span class="lineno">70395</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70396"></a><span class="lineno">70396</span>&#160;}</div>
<div class="line"><a name="l70397"></a><span class="lineno">70397</span>&#160; </div>
<div class="line"><a name="l70433"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a85682ecde70f75a22401bfc3569ef8d2">70433</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a85682ecde70f75a22401bfc3569ef8d2">vrgather_vx_u8m1_m</a>(vmask_t mask,vuint8m1_t op1,uint8_t op2){</div>
<div class="line"><a name="l70434"></a><span class="lineno">70434</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70435"></a><span class="lineno">70435</span>&#160;}</div>
<div class="line"><a name="l70436"></a><span class="lineno">70436</span>&#160; </div>
<div class="line"><a name="l70437"></a><span class="lineno">70437</span>&#160;__rv32 vuint8m2_t vrgather_vx_u8m2_m(vmask_t mask,vuint8m2_t op1,uint8_t op2){</div>
<div class="line"><a name="l70438"></a><span class="lineno">70438</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70439"></a><span class="lineno">70439</span>&#160;}</div>
<div class="line"><a name="l70440"></a><span class="lineno">70440</span>&#160; </div>
<div class="line"><a name="l70441"></a><span class="lineno">70441</span>&#160;__rv32 vuint8m4_t vrgather_vx_u8m4_m(vmask_t mask,vuint8m4_t op1,uint8_t op2){</div>
<div class="line"><a name="l70442"></a><span class="lineno">70442</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70443"></a><span class="lineno">70443</span>&#160;}</div>
<div class="line"><a name="l70444"></a><span class="lineno">70444</span>&#160; </div>
<div class="line"><a name="l70445"></a><span class="lineno">70445</span>&#160;__rv32 vuint8m8_t vrgather_vx_u8m8_m(vmask_t mask,vuint8m8_t op1,uint8_t op2){</div>
<div class="line"><a name="l70446"></a><span class="lineno">70446</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u8m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70447"></a><span class="lineno">70447</span>&#160;}</div>
<div class="line"><a name="l70448"></a><span class="lineno">70448</span>&#160; </div>
<div class="line"><a name="l70484"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#ae0672ef7441625bac991533e51d62288">70484</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#ae0672ef7441625bac991533e51d62288">vrgather_vx_i16m1_m</a>(vmask_t mask,vint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l70485"></a><span class="lineno">70485</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70486"></a><span class="lineno">70486</span>&#160;}</div>
<div class="line"><a name="l70487"></a><span class="lineno">70487</span>&#160; </div>
<div class="line"><a name="l70488"></a><span class="lineno">70488</span>&#160;__rv32 vint16m2_t vrgather_vx_i16m2_m(vmask_t mask,vint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l70489"></a><span class="lineno">70489</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70490"></a><span class="lineno">70490</span>&#160;}</div>
<div class="line"><a name="l70491"></a><span class="lineno">70491</span>&#160; </div>
<div class="line"><a name="l70492"></a><span class="lineno">70492</span>&#160;__rv32 vint16m4_t vrgather_vx_i16m4_m(vmask_t mask,vint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l70493"></a><span class="lineno">70493</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70494"></a><span class="lineno">70494</span>&#160;}</div>
<div class="line"><a name="l70495"></a><span class="lineno">70495</span>&#160; </div>
<div class="line"><a name="l70496"></a><span class="lineno">70496</span>&#160;__rv32 vint16m8_t vrgather_vx_i16m8_m(vmask_t mask,vint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l70497"></a><span class="lineno">70497</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70498"></a><span class="lineno">70498</span>&#160;}</div>
<div class="line"><a name="l70499"></a><span class="lineno">70499</span>&#160; </div>
<div class="line"><a name="l70535"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a53fe51a127901ab966d8547d365c2c4f">70535</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#a53fe51a127901ab966d8547d365c2c4f">vrgather_vx_u16m1_m</a>(vmask_t mask,vuint16m1_t op1,uint16_t op2){</div>
<div class="line"><a name="l70536"></a><span class="lineno">70536</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70537"></a><span class="lineno">70537</span>&#160;}</div>
<div class="line"><a name="l70538"></a><span class="lineno">70538</span>&#160; </div>
<div class="line"><a name="l70539"></a><span class="lineno">70539</span>&#160;__rv32 vuint16m2_t vrgather_vx_u16m2_m(vmask_t mask,vuint16m2_t op1,uint16_t op2){</div>
<div class="line"><a name="l70540"></a><span class="lineno">70540</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70541"></a><span class="lineno">70541</span>&#160;}</div>
<div class="line"><a name="l70542"></a><span class="lineno">70542</span>&#160; </div>
<div class="line"><a name="l70543"></a><span class="lineno">70543</span>&#160;__rv32 vuint16m4_t vrgather_vx_u16m4_m(vmask_t mask,vuint16m4_t op1,uint16_t op2){</div>
<div class="line"><a name="l70544"></a><span class="lineno">70544</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70545"></a><span class="lineno">70545</span>&#160;}</div>
<div class="line"><a name="l70546"></a><span class="lineno">70546</span>&#160; </div>
<div class="line"><a name="l70547"></a><span class="lineno">70547</span>&#160;__rv32 vuint16m8_t vrgather_vx_u16m8_m(vmask_t mask,vuint16m8_t op1,uint16_t op2){</div>
<div class="line"><a name="l70548"></a><span class="lineno">70548</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u16m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70549"></a><span class="lineno">70549</span>&#160;}</div>
<div class="line"><a name="l70550"></a><span class="lineno">70550</span>&#160; </div>
<div class="line"><a name="l70586"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#aaf04227e558c616c68d14c25c5c3c196">70586</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#aaf04227e558c616c68d14c25c5c3c196">vrgather_vx_i32m1_m</a>(vmask_t mask,vint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70587"></a><span class="lineno">70587</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70588"></a><span class="lineno">70588</span>&#160;}</div>
<div class="line"><a name="l70589"></a><span class="lineno">70589</span>&#160; </div>
<div class="line"><a name="l70590"></a><span class="lineno">70590</span>&#160;__rv32 vint32m2_t vrgather_vx_i32m2_m(vmask_t mask,vint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70591"></a><span class="lineno">70591</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70592"></a><span class="lineno">70592</span>&#160;}</div>
<div class="line"><a name="l70593"></a><span class="lineno">70593</span>&#160; </div>
<div class="line"><a name="l70594"></a><span class="lineno">70594</span>&#160;__rv32 vint32m4_t vrgather_vx_i32m4_m(vmask_t mask,vint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70595"></a><span class="lineno">70595</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70596"></a><span class="lineno">70596</span>&#160;}</div>
<div class="line"><a name="l70597"></a><span class="lineno">70597</span>&#160; </div>
<div class="line"><a name="l70598"></a><span class="lineno">70598</span>&#160;__rv32 vint32m8_t vrgather_vx_i32m8_m(vmask_t mask,vint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70599"></a><span class="lineno">70599</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_i32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70600"></a><span class="lineno">70600</span>&#160;}</div>
<div class="line"><a name="l70601"></a><span class="lineno">70601</span>&#160; </div>
<div class="line"><a name="l70637"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6110cc32156b1165afd4651a4a0c4758">70637</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#a6110cc32156b1165afd4651a4a0c4758">vrgather_vx_u32m1_m</a>(vmask_t mask,vuint32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70638"></a><span class="lineno">70638</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70639"></a><span class="lineno">70639</span>&#160;}</div>
<div class="line"><a name="l70640"></a><span class="lineno">70640</span>&#160; </div>
<div class="line"><a name="l70641"></a><span class="lineno">70641</span>&#160;__rv32 vuint32m2_t vrgather_vx_u32m2_m(vmask_t mask,vuint32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70642"></a><span class="lineno">70642</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70643"></a><span class="lineno">70643</span>&#160;}</div>
<div class="line"><a name="l70644"></a><span class="lineno">70644</span>&#160; </div>
<div class="line"><a name="l70645"></a><span class="lineno">70645</span>&#160;__rv32 vuint32m4_t vrgather_vx_u32m4_m(vmask_t mask,vuint32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70646"></a><span class="lineno">70646</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70647"></a><span class="lineno">70647</span>&#160;}</div>
<div class="line"><a name="l70648"></a><span class="lineno">70648</span>&#160; </div>
<div class="line"><a name="l70649"></a><span class="lineno">70649</span>&#160;__rv32 vuint32m8_t vrgather_vx_u32m8_m(vmask_t mask,vuint32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70650"></a><span class="lineno">70650</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_u32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70651"></a><span class="lineno">70651</span>&#160;}</div>
<div class="line"><a name="l70652"></a><span class="lineno">70652</span>&#160; </div>
<div class="line"><a name="l70688"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acecbd453e3d14a3462fc6ea4ca923ab2">70688</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#acecbd453e3d14a3462fc6ea4ca923ab2">vrgather_vx_f32m1_m</a>(vmask_t mask,vfloat32m1_t op1,uint32_t op2){</div>
<div class="line"><a name="l70689"></a><span class="lineno">70689</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m1_m(mask,op1,op2);</div>
<div class="line"><a name="l70690"></a><span class="lineno">70690</span>&#160;}</div>
<div class="line"><a name="l70691"></a><span class="lineno">70691</span>&#160; </div>
<div class="line"><a name="l70692"></a><span class="lineno">70692</span>&#160;__rv32 vfloat32m2_t vrgather_vx_f32m2_m(vmask_t mask,vfloat32m2_t op1,uint32_t op2){</div>
<div class="line"><a name="l70693"></a><span class="lineno">70693</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m2_m(mask,op1,op2);</div>
<div class="line"><a name="l70694"></a><span class="lineno">70694</span>&#160;}</div>
<div class="line"><a name="l70695"></a><span class="lineno">70695</span>&#160; </div>
<div class="line"><a name="l70696"></a><span class="lineno">70696</span>&#160;__rv32 vfloat32m4_t vrgather_vx_f32m4_m(vmask_t mask,vfloat32m4_t op1,uint32_t op2){</div>
<div class="line"><a name="l70697"></a><span class="lineno">70697</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m4_m(mask,op1,op2);</div>
<div class="line"><a name="l70698"></a><span class="lineno">70698</span>&#160;}</div>
<div class="line"><a name="l70699"></a><span class="lineno">70699</span>&#160; </div>
<div class="line"><a name="l70700"></a><span class="lineno">70700</span>&#160;__rv32 vfloat32m8_t vrgather_vx_f32m8_m(vmask_t mask,vfloat32m8_t op1,uint32_t op2){</div>
<div class="line"><a name="l70701"></a><span class="lineno">70701</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vrgather_vx_f32m8_m(mask,op1,op2);</div>
<div class="line"><a name="l70702"></a><span class="lineno">70702</span>&#160;}</div>
<div class="line"><a name="l70703"></a><span class="lineno">70703</span>&#160; </div>
<div class="line"><a name="l70704"></a><span class="lineno">70704</span>&#160;<span class="comment">//vrgather.vi</span></div>
<div class="line"><a name="l70736"></a><span class="lineno">70736</span>&#160;<span class="comment"></span><span class="preprocessor">#define vrgather_vi_i8m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70737"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8511cf09eb0671ffa6e8d2d742103e54">70737</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l70738"></a><span class="lineno">70738</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m1(op1,op2);\</span></div>
<div class="line"><a name="l70739"></a><span class="lineno">70739</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70740"></a><span class="lineno">70740</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70741"></a><span class="lineno">70741</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70742"></a><span class="lineno">70742</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l70743"></a><span class="lineno">70743</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m2(op1,op2);\</span></div>
<div class="line"><a name="l70744"></a><span class="lineno">70744</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70745"></a><span class="lineno">70745</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70746"></a><span class="lineno">70746</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70747"></a><span class="lineno">70747</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l70748"></a><span class="lineno">70748</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m4(op1,op2);\</span></div>
<div class="line"><a name="l70749"></a><span class="lineno">70749</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70750"></a><span class="lineno">70750</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70751"></a><span class="lineno">70751</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70752"></a><span class="lineno">70752</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l70753"></a><span class="lineno">70753</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m8(op1,op2);\</span></div>
<div class="line"><a name="l70754"></a><span class="lineno">70754</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70755"></a><span class="lineno">70755</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70756"></a><span class="lineno">70756</span>&#160; </div>
<div class="line"><a name="l70788"></a><span class="lineno">70788</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70789"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a923835d0f395d8d14276352865506d2c">70789</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l70790"></a><span class="lineno">70790</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m1(op1,op2);\</span></div>
<div class="line"><a name="l70791"></a><span class="lineno">70791</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70792"></a><span class="lineno">70792</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70793"></a><span class="lineno">70793</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70794"></a><span class="lineno">70794</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l70795"></a><span class="lineno">70795</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m2(op1,op2);\</span></div>
<div class="line"><a name="l70796"></a><span class="lineno">70796</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70797"></a><span class="lineno">70797</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70798"></a><span class="lineno">70798</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70799"></a><span class="lineno">70799</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l70800"></a><span class="lineno">70800</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m4(op1,op2);\</span></div>
<div class="line"><a name="l70801"></a><span class="lineno">70801</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70802"></a><span class="lineno">70802</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70803"></a><span class="lineno">70803</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70804"></a><span class="lineno">70804</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l70805"></a><span class="lineno">70805</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m8(op1,op2);\</span></div>
<div class="line"><a name="l70806"></a><span class="lineno">70806</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70807"></a><span class="lineno">70807</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70808"></a><span class="lineno">70808</span>&#160; </div>
<div class="line"><a name="l70841"></a><span class="lineno">70841</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70842"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a78b90df47f6089559485e54a14d10ddf">70842</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l70843"></a><span class="lineno">70843</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m1(op1,op2);\</span></div>
<div class="line"><a name="l70844"></a><span class="lineno">70844</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70845"></a><span class="lineno">70845</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70846"></a><span class="lineno">70846</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70847"></a><span class="lineno">70847</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l70848"></a><span class="lineno">70848</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m2(op1,op2);\</span></div>
<div class="line"><a name="l70849"></a><span class="lineno">70849</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70850"></a><span class="lineno">70850</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70851"></a><span class="lineno">70851</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70852"></a><span class="lineno">70852</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l70853"></a><span class="lineno">70853</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m4(op1,op2);\</span></div>
<div class="line"><a name="l70854"></a><span class="lineno">70854</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70855"></a><span class="lineno">70855</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70856"></a><span class="lineno">70856</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70857"></a><span class="lineno">70857</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l70858"></a><span class="lineno">70858</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m8(op1,op2);\</span></div>
<div class="line"><a name="l70859"></a><span class="lineno">70859</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70860"></a><span class="lineno">70860</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70861"></a><span class="lineno">70861</span>&#160; </div>
<div class="line"><a name="l70893"></a><span class="lineno">70893</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m1(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70894"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a72a0e58bd015d2e1459825e7b7abb594">70894</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l70895"></a><span class="lineno">70895</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m1(op1,op2);\</span></div>
<div class="line"><a name="l70896"></a><span class="lineno">70896</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70897"></a><span class="lineno">70897</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70898"></a><span class="lineno">70898</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m2(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70899"></a><span class="lineno">70899</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l70900"></a><span class="lineno">70900</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m2(op1,op2);\</span></div>
<div class="line"><a name="l70901"></a><span class="lineno">70901</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70902"></a><span class="lineno">70902</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70903"></a><span class="lineno">70903</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m4(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70904"></a><span class="lineno">70904</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l70905"></a><span class="lineno">70905</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m4(op1,op2);\</span></div>
<div class="line"><a name="l70906"></a><span class="lineno">70906</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70907"></a><span class="lineno">70907</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70908"></a><span class="lineno">70908</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m8(op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70909"></a><span class="lineno">70909</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l70910"></a><span class="lineno">70910</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m8(op1,op2);\</span></div>
<div class="line"><a name="l70911"></a><span class="lineno">70911</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70912"></a><span class="lineno">70912</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70913"></a><span class="lineno">70913</span>&#160; </div>
<div class="line"><a name="l70914"></a><span class="lineno">70914</span>&#160; </div>
<div class="line"><a name="l70915"></a><span class="lineno">70915</span>&#160;<span class="comment">//masked functions</span></div>
<div class="line"><a name="l70951"></a><span class="lineno">70951</span>&#160;<span class="comment"></span><span class="preprocessor">#define vrgather_vi_i8m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70952"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a570425eb7677dbaf09180caeca63be38">70952</a></span>&#160;<span class="preprocessor">        vint8m1_t __ret;\</span></div>
<div class="line"><a name="l70953"></a><span class="lineno">70953</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l70954"></a><span class="lineno">70954</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70955"></a><span class="lineno">70955</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70956"></a><span class="lineno">70956</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70957"></a><span class="lineno">70957</span>&#160;<span class="preprocessor">        vint8m2_t __ret;\</span></div>
<div class="line"><a name="l70958"></a><span class="lineno">70958</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l70959"></a><span class="lineno">70959</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70960"></a><span class="lineno">70960</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70961"></a><span class="lineno">70961</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70962"></a><span class="lineno">70962</span>&#160;<span class="preprocessor">        vint8m4_t __ret;\</span></div>
<div class="line"><a name="l70963"></a><span class="lineno">70963</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l70964"></a><span class="lineno">70964</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70965"></a><span class="lineno">70965</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70966"></a><span class="lineno">70966</span>&#160;<span class="preprocessor">#define vrgather_vi_i8m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l70967"></a><span class="lineno">70967</span>&#160;<span class="preprocessor">        vint8m8_t __ret;\</span></div>
<div class="line"><a name="l70968"></a><span class="lineno">70968</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i8m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l70969"></a><span class="lineno">70969</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l70970"></a><span class="lineno">70970</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l70971"></a><span class="lineno">70971</span>&#160; </div>
<div class="line"><a name="l71007"></a><span class="lineno">71007</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71008"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a65042db256491e60c4a794fdeac5b0a0">71008</a></span>&#160;<span class="preprocessor">        vint16m1_t __ret;\</span></div>
<div class="line"><a name="l71009"></a><span class="lineno">71009</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71010"></a><span class="lineno">71010</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71011"></a><span class="lineno">71011</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71012"></a><span class="lineno">71012</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71013"></a><span class="lineno">71013</span>&#160;<span class="preprocessor">        vint16m2_t __ret;\</span></div>
<div class="line"><a name="l71014"></a><span class="lineno">71014</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71015"></a><span class="lineno">71015</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71016"></a><span class="lineno">71016</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71017"></a><span class="lineno">71017</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71018"></a><span class="lineno">71018</span>&#160;<span class="preprocessor">        vint16m4_t __ret;\</span></div>
<div class="line"><a name="l71019"></a><span class="lineno">71019</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71020"></a><span class="lineno">71020</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71021"></a><span class="lineno">71021</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71022"></a><span class="lineno">71022</span>&#160;<span class="preprocessor">#define vrgather_vi_i16m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71023"></a><span class="lineno">71023</span>&#160;<span class="preprocessor">        vint16m8_t __ret;\</span></div>
<div class="line"><a name="l71024"></a><span class="lineno">71024</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i16m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71025"></a><span class="lineno">71025</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71026"></a><span class="lineno">71026</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71027"></a><span class="lineno">71027</span>&#160; </div>
<div class="line"><a name="l71063"></a><span class="lineno">71063</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71064"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a8858ddefb2c1c104e9e8ca92b1ea0448">71064</a></span>&#160;<span class="preprocessor">        vint32m1_t __ret;\</span></div>
<div class="line"><a name="l71065"></a><span class="lineno">71065</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71066"></a><span class="lineno">71066</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71067"></a><span class="lineno">71067</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71068"></a><span class="lineno">71068</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71069"></a><span class="lineno">71069</span>&#160;<span class="preprocessor">        vint32m2_t __ret;\</span></div>
<div class="line"><a name="l71070"></a><span class="lineno">71070</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71071"></a><span class="lineno">71071</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71072"></a><span class="lineno">71072</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71073"></a><span class="lineno">71073</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71074"></a><span class="lineno">71074</span>&#160;<span class="preprocessor">        vint32m4_t __ret;\</span></div>
<div class="line"><a name="l71075"></a><span class="lineno">71075</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71076"></a><span class="lineno">71076</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71077"></a><span class="lineno">71077</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71078"></a><span class="lineno">71078</span>&#160;<span class="preprocessor">#define vrgather_vi_i32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71079"></a><span class="lineno">71079</span>&#160;<span class="preprocessor">        vint32m8_t __ret;\</span></div>
<div class="line"><a name="l71080"></a><span class="lineno">71080</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_i32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71081"></a><span class="lineno">71081</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71082"></a><span class="lineno">71082</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71083"></a><span class="lineno">71083</span>&#160; </div>
<div class="line"><a name="l71119"></a><span class="lineno">71119</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m1_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71120"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a88782f4c9e48b386f04291806d44eca1">71120</a></span>&#160;<span class="preprocessor">        vfloat32m1_t __ret;\</span></div>
<div class="line"><a name="l71121"></a><span class="lineno">71121</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m1_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71122"></a><span class="lineno">71122</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71123"></a><span class="lineno">71123</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71124"></a><span class="lineno">71124</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m2_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71125"></a><span class="lineno">71125</span>&#160;<span class="preprocessor">        vfloat32m2_t __ret;\</span></div>
<div class="line"><a name="l71126"></a><span class="lineno">71126</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m2_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71127"></a><span class="lineno">71127</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71128"></a><span class="lineno">71128</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71129"></a><span class="lineno">71129</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m4_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71130"></a><span class="lineno">71130</span>&#160;<span class="preprocessor">        vfloat32m4_t __ret;\</span></div>
<div class="line"><a name="l71131"></a><span class="lineno">71131</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m4_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71132"></a><span class="lineno">71132</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71133"></a><span class="lineno">71133</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71134"></a><span class="lineno">71134</span>&#160;<span class="preprocessor">#define vrgather_vi_f32m8_m(mask,op1,op2) __extension__({\</span></div>
<div class="line"><a name="l71135"></a><span class="lineno">71135</span>&#160;<span class="preprocessor">        vfloat32m8_t __ret;\</span></div>
<div class="line"><a name="l71136"></a><span class="lineno">71136</span>&#160;<span class="preprocessor">        __ret = __builtin_riscv_vrgather_vi_f32m8_m(mask,op1,op2);\</span></div>
<div class="line"><a name="l71137"></a><span class="lineno">71137</span>&#160;<span class="preprocessor">        __ret;\</span></div>
<div class="line"><a name="l71138"></a><span class="lineno">71138</span>&#160;<span class="preprocessor">        })</span></div>
<div class="line"><a name="l71139"></a><span class="lineno">71139</span>&#160; </div>
<div class="line"><a name="l71140"></a><span class="lineno">71140</span>&#160; </div>
<div class="line"><a name="l71141"></a><span class="lineno">71141</span>&#160;<span class="comment">//vcompress</span></div>
<div class="line"><a name="l71173"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a52627ef32f26e0b07aad8aa524b0b0fb">71173</a></span>&#160;<span class="comment"></span>__rv32 vint8m1_t <a class="code" href="riscv__vector_8h.html#a52627ef32f26e0b07aad8aa524b0b0fb">vcompress_vm_i8m1</a>(vmask_t mask,vint8m1_t op1){</div>
<div class="line"><a name="l71174"></a><span class="lineno">71174</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i8m1(mask,op1);</div>
<div class="line"><a name="l71175"></a><span class="lineno">71175</span>&#160;}</div>
<div class="line"><a name="l71176"></a><span class="lineno">71176</span>&#160; </div>
<div class="line"><a name="l71177"></a><span class="lineno">71177</span>&#160;__rv32 vint8m2_t vcompress_vm_i8m2(vmask_t mask,vint8m2_t op1){</div>
<div class="line"><a name="l71178"></a><span class="lineno">71178</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i8m2(mask,op1);</div>
<div class="line"><a name="l71179"></a><span class="lineno">71179</span>&#160;}</div>
<div class="line"><a name="l71180"></a><span class="lineno">71180</span>&#160; </div>
<div class="line"><a name="l71181"></a><span class="lineno">71181</span>&#160;__rv32 vint8m4_t vcompress_vm_i8m4(vmask_t mask,vint8m4_t op1){</div>
<div class="line"><a name="l71182"></a><span class="lineno">71182</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i8m4(mask,op1);</div>
<div class="line"><a name="l71183"></a><span class="lineno">71183</span>&#160;}</div>
<div class="line"><a name="l71184"></a><span class="lineno">71184</span>&#160; </div>
<div class="line"><a name="l71185"></a><span class="lineno">71185</span>&#160;__rv32 vint8m8_t vcompress_vm_i8m8(vmask_t mask,vint8m8_t op1){</div>
<div class="line"><a name="l71186"></a><span class="lineno">71186</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i8m8(mask,op1);</div>
<div class="line"><a name="l71187"></a><span class="lineno">71187</span>&#160;}</div>
<div class="line"><a name="l71188"></a><span class="lineno">71188</span>&#160; </div>
<div class="line"><a name="l71220"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a3243f13e8fb54e075cb36fc27101806e">71220</a></span>&#160;__rv32 vuint8m1_t <a class="code" href="riscv__vector_8h.html#a3243f13e8fb54e075cb36fc27101806e">vcompress_vm_u8m1</a>(vmask_t mask,vuint8m1_t op1){</div>
<div class="line"><a name="l71221"></a><span class="lineno">71221</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u8m1(mask,op1);</div>
<div class="line"><a name="l71222"></a><span class="lineno">71222</span>&#160;}</div>
<div class="line"><a name="l71223"></a><span class="lineno">71223</span>&#160; </div>
<div class="line"><a name="l71224"></a><span class="lineno">71224</span>&#160;__rv32 vuint8m2_t vcompress_vm_u8m2(vmask_t mask,vuint8m2_t op1){</div>
<div class="line"><a name="l71225"></a><span class="lineno">71225</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u8m2(mask,op1);</div>
<div class="line"><a name="l71226"></a><span class="lineno">71226</span>&#160;}</div>
<div class="line"><a name="l71227"></a><span class="lineno">71227</span>&#160; </div>
<div class="line"><a name="l71228"></a><span class="lineno">71228</span>&#160;__rv32 vuint8m4_t vcompress_vm_u8m4(vmask_t mask,vuint8m4_t op1){</div>
<div class="line"><a name="l71229"></a><span class="lineno">71229</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u8m4(mask,op1);</div>
<div class="line"><a name="l71230"></a><span class="lineno">71230</span>&#160;}</div>
<div class="line"><a name="l71231"></a><span class="lineno">71231</span>&#160; </div>
<div class="line"><a name="l71232"></a><span class="lineno">71232</span>&#160;__rv32 vuint8m8_t vcompress_vm_u8m8(vmask_t mask,vuint8m8_t op1){</div>
<div class="line"><a name="l71233"></a><span class="lineno">71233</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u8m8(mask,op1);</div>
<div class="line"><a name="l71234"></a><span class="lineno">71234</span>&#160;}</div>
<div class="line"><a name="l71235"></a><span class="lineno">71235</span>&#160; </div>
<div class="line"><a name="l71267"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#acb16ecd230e555cfe4818cadde541208">71267</a></span>&#160;__rv32 vint16m1_t <a class="code" href="riscv__vector_8h.html#acb16ecd230e555cfe4818cadde541208">vcompress_vm_i16m1</a>(vmask_t mask,vint16m1_t op1){</div>
<div class="line"><a name="l71268"></a><span class="lineno">71268</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i16m1(mask,op1);</div>
<div class="line"><a name="l71269"></a><span class="lineno">71269</span>&#160;}</div>
<div class="line"><a name="l71270"></a><span class="lineno">71270</span>&#160; </div>
<div class="line"><a name="l71271"></a><span class="lineno">71271</span>&#160;__rv32 vint16m2_t vcompress_vm_i16m2(vmask_t mask,vint16m2_t op1){</div>
<div class="line"><a name="l71272"></a><span class="lineno">71272</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i16m2(mask,op1);</div>
<div class="line"><a name="l71273"></a><span class="lineno">71273</span>&#160;}</div>
<div class="line"><a name="l71274"></a><span class="lineno">71274</span>&#160; </div>
<div class="line"><a name="l71275"></a><span class="lineno">71275</span>&#160;__rv32 vint16m4_t vcompress_vm_i16m4(vmask_t mask,vint16m4_t op1){</div>
<div class="line"><a name="l71276"></a><span class="lineno">71276</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i16m4(mask,op1);</div>
<div class="line"><a name="l71277"></a><span class="lineno">71277</span>&#160;}</div>
<div class="line"><a name="l71278"></a><span class="lineno">71278</span>&#160; </div>
<div class="line"><a name="l71279"></a><span class="lineno">71279</span>&#160;__rv32 vint16m8_t vcompress_vm_i16m8(vmask_t mask,vint16m8_t op1){</div>
<div class="line"><a name="l71280"></a><span class="lineno">71280</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i16m8(mask,op1);</div>
<div class="line"><a name="l71281"></a><span class="lineno">71281</span>&#160;}</div>
<div class="line"><a name="l71282"></a><span class="lineno">71282</span>&#160; </div>
<div class="line"><a name="l71314"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#abb2e86f8b91c35761cdd32a9adf6db51">71314</a></span>&#160;__rv32 vuint16m1_t <a class="code" href="riscv__vector_8h.html#abb2e86f8b91c35761cdd32a9adf6db51">vcompress_vm_u16m1</a>(vmask_t mask,vuint16m1_t op1){</div>
<div class="line"><a name="l71315"></a><span class="lineno">71315</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u16m1(mask,op1);</div>
<div class="line"><a name="l71316"></a><span class="lineno">71316</span>&#160;}</div>
<div class="line"><a name="l71317"></a><span class="lineno">71317</span>&#160; </div>
<div class="line"><a name="l71318"></a><span class="lineno">71318</span>&#160;__rv32 vuint16m2_t vcompress_vm_u16m2(vmask_t mask,vuint16m2_t op1){</div>
<div class="line"><a name="l71319"></a><span class="lineno">71319</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u16m2(mask,op1);</div>
<div class="line"><a name="l71320"></a><span class="lineno">71320</span>&#160;}</div>
<div class="line"><a name="l71321"></a><span class="lineno">71321</span>&#160; </div>
<div class="line"><a name="l71322"></a><span class="lineno">71322</span>&#160;__rv32 vuint16m4_t vcompress_vm_u16m4(vmask_t mask,vuint16m4_t op1){</div>
<div class="line"><a name="l71323"></a><span class="lineno">71323</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u16m4(mask,op1);</div>
<div class="line"><a name="l71324"></a><span class="lineno">71324</span>&#160;}</div>
<div class="line"><a name="l71325"></a><span class="lineno">71325</span>&#160; </div>
<div class="line"><a name="l71326"></a><span class="lineno">71326</span>&#160;__rv32 vuint16m8_t vcompress_vm_u16m8(vmask_t mask,vuint16m8_t op1){</div>
<div class="line"><a name="l71327"></a><span class="lineno">71327</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u16m8(mask,op1);</div>
<div class="line"><a name="l71328"></a><span class="lineno">71328</span>&#160;}</div>
<div class="line"><a name="l71329"></a><span class="lineno">71329</span>&#160; </div>
<div class="line"><a name="l71361"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a1f238e0a2702b40b56dd114d3acf9c0b">71361</a></span>&#160;__rv32 vint32m1_t <a class="code" href="riscv__vector_8h.html#a1f238e0a2702b40b56dd114d3acf9c0b">vcompress_vm_i32m1</a>(vmask_t mask,vint32m1_t op1){</div>
<div class="line"><a name="l71362"></a><span class="lineno">71362</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i32m1(mask,op1);</div>
<div class="line"><a name="l71363"></a><span class="lineno">71363</span>&#160;}</div>
<div class="line"><a name="l71364"></a><span class="lineno">71364</span>&#160; </div>
<div class="line"><a name="l71365"></a><span class="lineno">71365</span>&#160;__rv32 vint32m2_t vcompress_vm_i32m2(vmask_t mask,vint32m2_t op1){</div>
<div class="line"><a name="l71366"></a><span class="lineno">71366</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i32m2(mask,op1);</div>
<div class="line"><a name="l71367"></a><span class="lineno">71367</span>&#160;}</div>
<div class="line"><a name="l71368"></a><span class="lineno">71368</span>&#160; </div>
<div class="line"><a name="l71369"></a><span class="lineno">71369</span>&#160;__rv32 vint32m4_t vcompress_vm_i32m4(vmask_t mask,vint32m4_t op1){</div>
<div class="line"><a name="l71370"></a><span class="lineno">71370</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i32m4(mask,op1);</div>
<div class="line"><a name="l71371"></a><span class="lineno">71371</span>&#160;}</div>
<div class="line"><a name="l71372"></a><span class="lineno">71372</span>&#160; </div>
<div class="line"><a name="l71373"></a><span class="lineno">71373</span>&#160;__rv32 vint32m8_t vcompress_vm_i32m8(vmask_t mask,vint32m8_t op1){</div>
<div class="line"><a name="l71374"></a><span class="lineno">71374</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_i32m8(mask,op1);</div>
<div class="line"><a name="l71375"></a><span class="lineno">71375</span>&#160;}</div>
<div class="line"><a name="l71376"></a><span class="lineno">71376</span>&#160; </div>
<div class="line"><a name="l71408"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#adda66458de78e001c1a96e492c6c0667">71408</a></span>&#160;__rv32 vuint32m1_t <a class="code" href="riscv__vector_8h.html#adda66458de78e001c1a96e492c6c0667">vcompress_vm_u32m1</a>(vmask_t mask,vuint32m1_t op1){</div>
<div class="line"><a name="l71409"></a><span class="lineno">71409</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u32m1(mask,op1);</div>
<div class="line"><a name="l71410"></a><span class="lineno">71410</span>&#160;}</div>
<div class="line"><a name="l71411"></a><span class="lineno">71411</span>&#160; </div>
<div class="line"><a name="l71412"></a><span class="lineno">71412</span>&#160;__rv32 vuint32m2_t vcompress_vm_u32m2(vmask_t mask,vuint32m2_t op1){</div>
<div class="line"><a name="l71413"></a><span class="lineno">71413</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u32m2(mask,op1);</div>
<div class="line"><a name="l71414"></a><span class="lineno">71414</span>&#160;}</div>
<div class="line"><a name="l71415"></a><span class="lineno">71415</span>&#160; </div>
<div class="line"><a name="l71416"></a><span class="lineno">71416</span>&#160;__rv32 vuint32m4_t vcompress_vm_u32m4(vmask_t mask,vuint32m4_t op1){</div>
<div class="line"><a name="l71417"></a><span class="lineno">71417</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u32m4(mask,op1);</div>
<div class="line"><a name="l71418"></a><span class="lineno">71418</span>&#160;}</div>
<div class="line"><a name="l71419"></a><span class="lineno">71419</span>&#160; </div>
<div class="line"><a name="l71420"></a><span class="lineno">71420</span>&#160;__rv32 vuint32m8_t vcompress_vm_u32m8(vmask_t mask,vuint32m8_t op1){</div>
<div class="line"><a name="l71421"></a><span class="lineno">71421</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_u32m8(mask,op1);</div>
<div class="line"><a name="l71422"></a><span class="lineno">71422</span>&#160;}</div>
<div class="line"><a name="l71423"></a><span class="lineno">71423</span>&#160; </div>
<div class="line"><a name="l71455"></a><span class="lineno"><a class="line" href="riscv__vector_8h.html#a6b3f39ece5064d1e4342f6425ed0505e">71455</a></span>&#160;__rv32 vfloat32m1_t <a class="code" href="riscv__vector_8h.html#a6b3f39ece5064d1e4342f6425ed0505e">vcompress_vm_f32m1</a>(vmask_t mask,vfloat32m1_t op1){</div>
<div class="line"><a name="l71456"></a><span class="lineno">71456</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_f32m1(mask,op1);</div>
<div class="line"><a name="l71457"></a><span class="lineno">71457</span>&#160;}</div>
<div class="line"><a name="l71458"></a><span class="lineno">71458</span>&#160; </div>
<div class="line"><a name="l71459"></a><span class="lineno">71459</span>&#160;__rv32 vfloat32m2_t vcompress_vm_f32m2(vmask_t mask,vfloat32m2_t op1){</div>
<div class="line"><a name="l71460"></a><span class="lineno">71460</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_f32m2(mask,op1);</div>
<div class="line"><a name="l71461"></a><span class="lineno">71461</span>&#160;}</div>
<div class="line"><a name="l71462"></a><span class="lineno">71462</span>&#160; </div>
<div class="line"><a name="l71463"></a><span class="lineno">71463</span>&#160;__rv32 vfloat32m4_t vcompress_vm_f32m4(vmask_t mask,vfloat32m4_t op1){</div>
<div class="line"><a name="l71464"></a><span class="lineno">71464</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_f32m4(mask,op1);</div>
<div class="line"><a name="l71465"></a><span class="lineno">71465</span>&#160;}</div>
<div class="line"><a name="l71466"></a><span class="lineno">71466</span>&#160; </div>
<div class="line"><a name="l71467"></a><span class="lineno">71467</span>&#160;__rv32 vfloat32m8_t vcompress_vm_f32m8(vmask_t mask,vfloat32m8_t op1){</div>
<div class="line"><a name="l71468"></a><span class="lineno">71468</span>&#160;    <span class="keywordflow">return</span> __builtin_riscv_vcompress_vm_f32m8(mask,op1);</div>
<div class="line"><a name="l71469"></a><span class="lineno">71469</span>&#160;}</div>
<div class="line"><a name="l71470"></a><span class="lineno">71470</span>&#160; </div>
<div class="line"><a name="l71471"></a><span class="lineno">71471</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="ariscv__vector_8h_html_a692907c899670d6e1b74bc8c7ce7396a"><div class="ttname"><a href="riscv__vector_8h.html#a692907c899670d6e1b74bc8c7ce7396a">vmadd_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmadd_vv_i8m1(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40332</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abdf126d66ce95622edc6d37e363a3e4f"><div class="ttname"><a href="riscv__vector_8h.html#abdf126d66ce95622edc6d37e363a3e4f">vmsbc_vxm_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_i16m1(vint16m1_t op1, int16_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14664</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad39385affcc203bb05dce3778f139ffc"><div class="ttname"><a href="riscv__vector_8h.html#ad39385affcc203bb05dce3778f139ffc">vredand_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredand_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62995</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af639e566ce07ff06b5bb69d64f566972"><div class="ttname"><a href="riscv__vector_8h.html#af639e566ce07ff06b5bb69d64f566972">vssrl_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vssrl_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52445</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1ac3ccb39b6c066668799e228a9b7df7"><div class="ttname"><a href="riscv__vector_8h.html#a1ac3ccb39b6c066668799e228a9b7df7">vnclipu_wx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnclipu_wx_u16m1_m(vmask_t mask, vuint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54728</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a741df8dd3be535029f36b8bd81f63151"><div class="ttname"><a href="riscv__vector_8h.html#a741df8dd3be535029f36b8bd81f63151">vxor_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vxor_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17195</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a05e36779d16d3179dbb6f0487157062b"><div class="ttname"><a href="riscv__vector_8h.html#a05e36779d16d3179dbb6f0487157062b">vfnmsub_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsub_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57758</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aab32b309eadf928be42ef3c557406b1e"><div class="ttname"><a href="riscv__vector_8h.html#aab32b309eadf928be42ef3c557406b1e">vmsne_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24990</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2bfec1803a02c64c5a36b9a881bc76ff"><div class="ttname"><a href="riscv__vector_8h.html#a2bfec1803a02c64c5a36b9a881bc76ff">vremu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vremu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36633</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a50be959686cfd190abc75a87a731ac9d"><div class="ttname"><a href="riscv__vector_8h.html#a50be959686cfd190abc75a87a731ac9d">vssubu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vssubu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47663</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a97911c3e6c819430f38e6122f04030f5"><div class="ttname"><a href="riscv__vector_8h.html#a97911c3e6c819430f38e6122f04030f5">vmsne_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25254</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aedb713605cc885ced29061aef1f14714"><div class="ttname"><a href="riscv__vector_8h.html#aedb713605cc885ced29061aef1f14714">vqmacc_vx_i32m4</a></div><div class="ttdeci">__rv32 vint32m4_t vqmacc_vx_i32m4(vint32m4_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45197</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa8dc2201367ed2808674a049972b6097"><div class="ttname"><a href="riscv__vector_8h.html#aa8dc2201367ed2808674a049972b6097">vrgather_vx_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vrgather_vx_f32m1(vfloat32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70330</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f38f5332a0945445c7c3299b1a944dd"><div class="ttname"><a href="riscv__vector_8h.html#a8f38f5332a0945445c7c3299b1a944dd">vwmaccsu_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmaccsu_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44863</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a61cb79b5f042d31a01a6e5d42d127ac8"><div class="ttname"><a href="riscv__vector_8h.html#a61cb79b5f042d31a01a6e5d42d127ac8">vmulh_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmulh_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33871</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6af6d1bb951247260f11db2cbbc420c2"><div class="ttname"><a href="riscv__vector_8h.html#a6af6d1bb951247260f11db2cbbc420c2">vmseq_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27539</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8c0fe75607db5ef8af54b9c501ebd5e1"><div class="ttname"><a href="riscv__vector_8h.html#a8c0fe75607db5ef8af54b9c501ebd5e1">vsra_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsra_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22963</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab2bda7fc229486ec14b938a82138f637"><div class="ttname"><a href="riscv__vector_8h.html#ab2bda7fc229486ec14b938a82138f637">vsll_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsll_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21595</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a19b33bf9c85f32d5e0a23e33c6ba50fd"><div class="ttname"><a href="riscv__vector_8h.html#a19b33bf9c85f32d5e0a23e33c6ba50fd">vid_v_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vid_v_u32m1_m(vmask_t mask)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65591</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee1dca68faa1c5f23cf2e356765af9b2"><div class="ttname"><a href="riscv__vector_8h.html#aee1dca68faa1c5f23cf2e356765af9b2">vsbc_vvm_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsbc_vvm_i32m1(vint32m1_t op1, vint32m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13848</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac891c8fd2d79fbeba0777eb9cc5fb95c"><div class="ttname"><a href="riscv__vector_8h.html#ac891c8fd2d79fbeba0777eb9cc5fb95c">vmul_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmul_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33343</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aab10724311cc791c7bc67968bcfc53b4"><div class="ttname"><a href="riscv__vector_8h.html#aab10724311cc791c7bc67968bcfc53b4">vfmul_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmul_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55657</div></div>
<div class="ttc" id="ariscv__vector_8h_html_accd9546c73295fc4a45290eec5338bff"><div class="ttname"><a href="riscv__vector_8h.html#accd9546c73295fc4a45290eec5338bff">vwaddu_wx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_wx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10729</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8cc3c9d4ce967d9f5e61ceeb760a7810"><div class="ttname"><a href="riscv__vector_8h.html#a8cc3c9d4ce967d9f5e61ceeb760a7810">vmulhu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmulhu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35536</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad0183627e4a71084c41f619c8ed0bec1"><div class="ttname"><a href="riscv__vector_8h.html#ad0183627e4a71084c41f619c8ed0bec1">vredand_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredand_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61159</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9b25368fa09800cb7c10eebf9665cd73"><div class="ttname"><a href="riscv__vector_8h.html#a9b25368fa09800cb7c10eebf9665cd73">vsmul_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsmul_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51847</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afa1d975848576386122671d1c6671df5"><div class="ttname"><a href="riscv__vector_8h.html#afa1d975848576386122671d1c6671df5">vsll_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsll_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21691</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1b3af122deefa8138790eeea923a7a4b"><div class="ttname"><a href="riscv__vector_8h.html#a1b3af122deefa8138790eeea923a7a4b">vmsle_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26666</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ade4d1fa1de251aa492e9fd34067ba548"><div class="ttname"><a href="riscv__vector_8h.html#ade4d1fa1de251aa492e9fd34067ba548">vssra_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vssra_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53894</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ace155f2971b4b0c7013a82b755e50f8c"><div class="ttname"><a href="riscv__vector_8h.html#ace155f2971b4b0c7013a82b755e50f8c">vmsne_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28620</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a640ab16490a7dc221d135ccbc2d75a20"><div class="ttname"><a href="riscv__vector_8h.html#a640ab16490a7dc221d135ccbc2d75a20">vfmadd_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmadd_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56519</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aab21fc892230cee4e1a2dd706b131dfa"><div class="ttname"><a href="riscv__vector_8h.html#aab21fc892230cee4e1a2dd706b131dfa">vmax_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmax_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33158</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac42eba18e9c9a6e0b820cd683713c67"><div class="ttname"><a href="riscv__vector_8h.html#aac42eba18e9c9a6e0b820cd683713c67">vmaxu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmaxu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31793</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afd7a68d666c0ab75d89a7868d9b267d3"><div class="ttname"><a href="riscv__vector_8h.html#afd7a68d666c0ab75d89a7868d9b267d3">vmul_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmul_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34768</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac90f06d1e6a7065c07ecf01ce81d93ed"><div class="ttname"><a href="riscv__vector_8h.html#ac90f06d1e6a7065c07ecf01ce81d93ed">vwmaccu_vv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccu_vv_u16m2_m(vmask_t mask, vuint16m2_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44527</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af097ba933b7d40ece838880e8db3e4bb"><div class="ttname"><a href="riscv__vector_8h.html#af097ba933b7d40ece838880e8db3e4bb">vasub_vx_i32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vasub_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50649</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a91c29934b6b41e3074c50d6702e887ae"><div class="ttname"><a href="riscv__vector_8h.html#a91c29934b6b41e3074c50d6702e887ae">vsll_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsll_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21739</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf04386c8c7ba7ea36f00d39d84429d1"><div class="ttname"><a href="riscv__vector_8h.html#aaf04386c8c7ba7ea36f00d39d84429d1">vmax_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmax_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32057</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa38cac55754eb30e7983631109349dcd"><div class="ttname"><a href="riscv__vector_8h.html#aa38cac55754eb30e7983631109349dcd">vwmul_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmul_vv_i16m2_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38705</div></div>
<div class="ttc" id="ariscv__vector_8h_html_affa35116a18e043afe30c260585f27e0"><div class="ttname"><a href="riscv__vector_8h.html#affa35116a18e043afe30c260585f27e0">vnmsub_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsub_vv_i32m1(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41004</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aad5181afb475e87cca6a5c579b6993b9"><div class="ttname"><a href="riscv__vector_8h.html#aad5181afb475e87cca6a5c579b6993b9">vlxe_v_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vlxe_v_i8m1_m(vmask_t mask, const int8_t *base, vuint8m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3090</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a828e8e8ea0cad0a5fcf238b6ea064adf"><div class="ttname"><a href="riscv__vector_8h.html#a828e8e8ea0cad0a5fcf238b6ea064adf">vremu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vremu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36721</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6f650c0635248b7413bf82696b66cac"><div class="ttname"><a href="riscv__vector_8h.html#ac6f650c0635248b7413bf82696b66cac">vmadd_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmadd_vx_u16m1_m(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43257</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa77bb3a7b2e0c3446b9cd29808b03869"><div class="ttname"><a href="riscv__vector_8h.html#aa77bb3a7b2e0c3446b9cd29808b03869">vse_v_u16m1_m</a></div><div class="ttdeci">__rv32 void vse_v_u16m1_m(vmask_t mask, vuint16m1_t value, uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1276</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af48fee4e085726c96c0289cd8869c785"><div class="ttname"><a href="riscv__vector_8h.html#af48fee4e085726c96c0289cd8869c785">vsmul_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsmul_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51935</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3046e3ef8f65d0e86e753d0b3dd3b72b"><div class="ttname"><a href="riscv__vector_8h.html#a3046e3ef8f65d0e86e753d0b3dd3b72b">vmaxu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmaxu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31837</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a585bc1c823fdc41a463a165217f5ac12"><div class="ttname"><a href="riscv__vector_8h.html#a585bc1c823fdc41a463a165217f5ac12">vredxor_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredxor_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63607</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a025fb833d1b123d1cc9a455d8d6ef275"><div class="ttname"><a href="riscv__vector_8h.html#a025fb833d1b123d1cc9a455d8d6ef275">vmsltu_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25542</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ca91729ff7159c5439b4316ab25d61e"><div class="ttname"><a href="riscv__vector_8h.html#a6ca91729ff7159c5439b4316ab25d61e">vsaddu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsaddu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48296</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa11cf06322c04d077affef72d218e755"><div class="ttname"><a href="riscv__vector_8h.html#aa11cf06322c04d077affef72d218e755">vsuxe_v_i32m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_i32m1_m(vmask_t mask, int32_t *base, vuint32m1_t index, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4582</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af0a00b1c5dd4ae761b381bf0e4814060"><div class="ttname"><a href="riscv__vector_8h.html#af0a00b1c5dd4ae761b381bf0e4814060">vle_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vle_v_u32m1(const uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:371</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa31b3e7b55abdfb71dae4ab3c73ab2c0"><div class="ttname"><a href="riscv__vector_8h.html#aa31b3e7b55abdfb71dae4ab3c73ab2c0">vmul_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmul_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34720</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d924b65d8f59a7dae36b2cfd536910b"><div class="ttname"><a href="riscv__vector_8h.html#a8d924b65d8f59a7dae36b2cfd536910b">vle_v_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vle_v_i8m1_m(vmask_t mask, const int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:458</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a440f52890a0329924e79a4d046b46938"><div class="ttname"><a href="riscv__vector_8h.html#a440f52890a0329924e79a4d046b46938">vslidedown_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vslidedown_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67190</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab20329318156f8a4e7d8c095a696bd6e"><div class="ttname"><a href="riscv__vector_8h.html#ab20329318156f8a4e7d8c095a696bd6e">vmulhsu_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmulhsu_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35920</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4fd3cbe83cf4d87c30f984eb19c35368"><div class="ttname"><a href="riscv__vector_8h.html#a4fd3cbe83cf4d87c30f984eb19c35368">vsmul_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsmul_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52356</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac3246404c93a9413b25b5199a7f62b36"><div class="ttname"><a href="riscv__vector_8h.html#ac3246404c93a9413b25b5199a7f62b36">vslideup_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vslideup_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66267</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a28bc62bfd73919f247837894bcb7519c"><div class="ttname"><a href="riscv__vector_8h.html#a28bc62bfd73919f247837894bcb7519c">vmsne_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28764</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adb8bdee754579271fc9744ee69973691"><div class="ttname"><a href="riscv__vector_8h.html#adb8bdee754579271fc9744ee69973691">vmaxu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmaxu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32726</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a61c26e3678fbb094f1e9cc520debb2b8"><div class="ttname"><a href="riscv__vector_8h.html#a61c26e3678fbb094f1e9cc520debb2b8">vxor_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vxor_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16799</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa2700baaa9294118ee8695bf8617e942"><div class="ttname"><a href="riscv__vector_8h.html#aa2700baaa9294118ee8695bf8617e942">vse_v_u32m1_m</a></div><div class="ttdeci">__rv32 void vse_v_u32m1_m(vmask_t mask, vuint32m1_t value, uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1324</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e2c53a2d75eae68d49dd4653b01b9a7"><div class="ttname"><a href="riscv__vector_8h.html#a2e2c53a2d75eae68d49dd4653b01b9a7">vfsqrt_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsqrt_v_f32m1(vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57806</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa28e9fd0a3889419f754744be82d1a94"><div class="ttname"><a href="riscv__vector_8h.html#aa28e9fd0a3889419f754744be82d1a94">vremu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vremu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37891</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee03421677504ce7032e8846216edb62"><div class="ttname"><a href="riscv__vector_8h.html#aee03421677504ce7032e8846216edb62">vdiv_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vdiv_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37411</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a29ebff6f5f00595fcfbf27f5c2c957fa"><div class="ttname"><a href="riscv__vector_8h.html#a29ebff6f5f00595fcfbf27f5c2c957fa">vmslt_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25894</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7d28e47f60e99da84dff0a91bc62d48a"><div class="ttname"><a href="riscv__vector_8h.html#a7d28e47f60e99da84dff0a91bc62d48a">vmadd_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmadd_vx_i16m1(vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40668</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6182a666c11ac793866ec8a5af24e166"><div class="ttname"><a href="riscv__vector_8h.html#a6182a666c11ac793866ec8a5af24e166">vfnmacc_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmacc_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56213</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a686e150ba699fa86537cb00c4a542016"><div class="ttname"><a href="riscv__vector_8h.html#a686e150ba699fa86537cb00c4a542016">vor_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vor_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18329</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a408a6d1a4af1d3c995e0485ba4fae633"><div class="ttname"><a href="riscv__vector_8h.html#a408a6d1a4af1d3c995e0485ba4fae633">vsub_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsub_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8286</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a345f27f6c40df3fcf29caa3040d8c8c7"><div class="ttname"><a href="riscv__vector_8h.html#a345f27f6c40df3fcf29caa3040d8c8c7">vredxor_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredxor_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61723</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0280b7583f980e42ff89cfe43acc4a69"><div class="ttname"><a href="riscv__vector_8h.html#a0280b7583f980e42ff89cfe43acc4a69">vmsbc_vxm_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_u32m1(vuint32m1_t op1, uint32_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14856</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a623d88b1335aeb21d8d63ca251804dfe"><div class="ttname"><a href="riscv__vector_8h.html#a623d88b1335aeb21d8d63ca251804dfe">vlxe_v_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vlxe_v_i16m1(const int16_t *base, vuint16m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2819</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a814b60754f6d0e9c9f8ca581125b82b6"><div class="ttname"><a href="riscv__vector_8h.html#a814b60754f6d0e9c9f8ca581125b82b6">vsse_v_i16m1</a></div><div class="ttdeci">__rv32 void vsse_v_i16m1(int16_t *base, const int32_t stride, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2121</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a395688c0790e75969df35475a71d7da1"><div class="ttname"><a href="riscv__vector_8h.html#a395688c0790e75969df35475a71d7da1">vadc_vxm_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vadc_vxm_i8m1(vint8m1_t op1, int8_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11532</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab1f15e895e24a4f2c14a142b5984ba38"><div class="ttname"><a href="riscv__vector_8h.html#ab1f15e895e24a4f2c14a142b5984ba38">vslide1up_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vslide1up_vx_u32m1(vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68215</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a33b69d36c9ac9b54543f95fc564f4c75"><div class="ttname"><a href="riscv__vector_8h.html#a33b69d36c9ac9b54543f95fc564f4c75">vrgather_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vrgather_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69359</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aabd619be1f74baa1a983bebbba54c323"><div class="ttname"><a href="riscv__vector_8h.html#aabd619be1f74baa1a983bebbba54c323">vfadd_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfadd_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55107</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af06fecfd541d8aeeeda3cdaed9486eac"><div class="ttname"><a href="riscv__vector_8h.html#af06fecfd541d8aeeeda3cdaed9486eac">vmadd_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmadd_vx_u32m1_m(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43309</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a226f7f2890404d9b30ea2d25b6a8f87d"><div class="ttname"><a href="riscv__vector_8h.html#a226f7f2890404d9b30ea2d25b6a8f87d">vmin_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmin_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32678</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abc21bf34f7905eb052ce9c20a268b8de"><div class="ttname"><a href="riscv__vector_8h.html#abc21bf34f7905eb052ce9c20a268b8de">vwmulsu_vx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwmulsu_vx_i16m2(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38628</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7443ac3f41b5fccaf342c2bd2f26d603"><div class="ttname"><a href="riscv__vector_8h.html#a7443ac3f41b5fccaf342c2bd2f26d603">vfncvt_xu_f_w_f32m2</a></div><div class="ttdeci">__rv32 vuint16m1_t vfncvt_xu_f_w_f32m2(vfloat32m2_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60579</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6bd12bbec366f58430c61d0b61149fd0"><div class="ttname"><a href="riscv__vector_8h.html#a6bd12bbec366f58430c61d0b61149fd0">vleff_v_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vleff_v_i8m1(const int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4833</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a189bafaa02a15e0ab9ff459761431464"><div class="ttname"><a href="riscv__vector_8h.html#a189bafaa02a15e0ab9ff459761431464">vmsne_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25078</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9320fac61ae234b55145744cc41d1d74"><div class="ttname"><a href="riscv__vector_8h.html#a9320fac61ae234b55145744cc41d1d74">vmseq_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27731</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0b9c09577550adc1ad09a2c867f9cd9c"><div class="ttname"><a href="riscv__vector_8h.html#a0b9c09577550adc1ad09a2c867f9cd9c">vdiv_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vdiv_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37651</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a61b677eed41807725a4fed2262c00f4a"><div class="ttname"><a href="riscv__vector_8h.html#a61b677eed41807725a4fed2262c00f4a">vadd_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vadd_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7159</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a48f1f837642655382c631af8c9b8de54"><div class="ttname"><a href="riscv__vector_8h.html#a48f1f837642655382c631af8c9b8de54">vsmul_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsmul_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52212</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a943849b4364401bde7056520f8dd8ad5"><div class="ttname"><a href="riscv__vector_8h.html#a943849b4364401bde7056520f8dd8ad5">vfmax_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmax_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58001</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad80ff67329564fda7d66e6b1c98277be"><div class="ttname"><a href="riscv__vector_8h.html#ad80ff67329564fda7d66e6b1c98277be">vwmulsu_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmulsu_vv_i32m2_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39056</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae3a63811e77cbcbbf3c54d5fab3a2376"><div class="ttname"><a href="riscv__vector_8h.html#ae3a63811e77cbcbbf3c54d5fab3a2376">vsadd_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsadd_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48848</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ade294b2f75ef9a312f5adbc67744d957"><div class="ttname"><a href="riscv__vector_8h.html#ade294b2f75ef9a312f5adbc67744d957">vmadc_vxm_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_u16m1(vuint16m1_t op1, uint16_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12637</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac73a88c463367c915954c070141e0dcc"><div class="ttname"><a href="riscv__vector_8h.html#ac73a88c463367c915954c070141e0dcc">vfredsum_vs_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredsum_vs_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64641</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3a66c179fd906959a1efbd9b203336a8"><div class="ttname"><a href="riscv__vector_8h.html#a3a66c179fd906959a1efbd9b203336a8">vmerge_vxm_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmerge_vxm_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45699</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac2b98981253480318fa4f6890f6e27c"><div class="ttname"><a href="riscv__vector_8h.html#aac2b98981253480318fa4f6890f6e27c">vfnmacc_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmacc_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56264</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adcbf82e5922655501d7aa51d77c9cc12"><div class="ttname"><a href="riscv__vector_8h.html#adcbf82e5922655501d7aa51d77c9cc12">vand_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vand_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15827</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4761b1f097a1a2e412745280be96e6fd"><div class="ttname"><a href="riscv__vector_8h.html#a4761b1f097a1a2e412745280be96e6fd">vmadc_vvm_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_i16m1(vint16m1_t op1, vint16m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12205</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a263f855f2241a537c157d3e7c5a9524b"><div class="ttname"><a href="riscv__vector_8h.html#a263f855f2241a537c157d3e7c5a9524b">vadd_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vadd_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7255</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeefe5046cdc4527849c9bf6d66fc7220"><div class="ttname"><a href="riscv__vector_8h.html#aeefe5046cdc4527849c9bf6d66fc7220">vredand_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredand_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62893</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adadf5457eb97d986ee599fdced470949"><div class="ttname"><a href="riscv__vector_8h.html#adadf5457eb97d986ee599fdced470949">vfcvt_f_x_v_i32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfcvt_f_x_v_i32m1_m(vmask_t mask, vint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60383</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a69a69be5604fc3fb0ec28e6a6dc6c204"><div class="ttname"><a href="riscv__vector_8h.html#a69a69be5604fc3fb0ec28e6a6dc6c204">vsmul_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsmul_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52023</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2f0765c0918c703c01f3e9b3d0ca8679"><div class="ttname"><a href="riscv__vector_8h.html#a2f0765c0918c703c01f3e9b3d0ca8679">vmseq_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24438</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6e1fff5351ed6969ab1503fc68af7ef0"><div class="ttname"><a href="riscv__vector_8h.html#a6e1fff5351ed6969ab1503fc68af7ef0">vand_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vand_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15695</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a40fcca71b33ae1f6cc1f2b97aff81ca5"><div class="ttname"><a href="riscv__vector_8h.html#a40fcca71b33ae1f6cc1f2b97aff81ca5">vadd_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vadd_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7207</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acbdae0e27e7fab64eac23cdbff11b07e"><div class="ttname"><a href="riscv__vector_8h.html#acbdae0e27e7fab64eac23cdbff11b07e">vxor_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vxor_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19121</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a55d1bb5f703dfdb20b5e9e2a697bbb01"><div class="ttname"><a href="riscv__vector_8h.html#a55d1bb5f703dfdb20b5e9e2a697bbb01">vmul_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmul_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34864</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae5b239267c283dbdded98fd27c33fb7a"><div class="ttname"><a href="riscv__vector_8h.html#ae5b239267c283dbdded98fd27c33fb7a">vdivu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vdivu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36061</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a13355e979fbb41c2af2b15fa519639ff"><div class="ttname"><a href="riscv__vector_8h.html#a13355e979fbb41c2af2b15fa519639ff">vmv_v_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmv_v_v_u16m1(vuint16m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46166</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad8d68b72083e099524a7d1895d7ccd49"><div class="ttname"><a href="riscv__vector_8h.html#ad8d68b72083e099524a7d1895d7ccd49">vmseq_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27635</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab95d0b72fb4cda78184a0d7352ee6723"><div class="ttname"><a href="riscv__vector_8h.html#ab95d0b72fb4cda78184a0d7352ee6723">vsub_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsub_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6110</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a54513528669963f30ba0523dfbaae85e"><div class="ttname"><a href="riscv__vector_8h.html#a54513528669963f30ba0523dfbaae85e">vleff_v_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vleff_v_i32m1_m(vmask_t mask, const int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5208</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4b9f41f6f8a2c93c0574d2b85c2977f"><div class="ttname"><a href="riscv__vector_8h.html#aa4b9f41f6f8a2c93c0574d2b85c2977f">vsadd_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsadd_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47199</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaea529dacc10fcb7de7b3bc077c5b02e"><div class="ttname"><a href="riscv__vector_8h.html#aaea529dacc10fcb7de7b3bc077c5b02e">vnclip_wv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnclip_wv_i8m1(vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54378</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4f64d0001a5b5bca28edec01350e0d9a"><div class="ttname"><a href="riscv__vector_8h.html#a4f64d0001a5b5bca28edec01350e0d9a">vfnmadd_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmadd_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1e109754df07b5ced10e12d1ccaf0101"><div class="ttname"><a href="riscv__vector_8h.html#a1e109754df07b5ced10e12d1ccaf0101">vmsif_m_m</a></div><div class="ttdeci">__rv32 vmask_t vmsif_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65270</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a975d20d0ffffdc24bdfb6fa7688b4776"><div class="ttname"><a href="riscv__vector_8h.html#a975d20d0ffffdc24bdfb6fa7688b4776">vand_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vand_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15651</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0a67a0215a7bbf2db85aad24392a4a6c"><div class="ttname"><a href="riscv__vector_8h.html#a0a67a0215a7bbf2db85aad24392a4a6c">vwmul_vv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwmul_vv_i32m2(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38304</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78e7f6b45e9b138ca01fe58945bac927"><div class="ttname"><a href="riscv__vector_8h.html#a78e7f6b45e9b138ca01fe58945bac927">vwadd_vv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_vv_i32m2(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9156</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1d7f361fefcf26a975c77322739e6812"><div class="ttname"><a href="riscv__vector_8h.html#a1d7f361fefcf26a975c77322739e6812">vwadd_vv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_vv_i16m2(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9120</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a282bc946f7a11c610d1aaf3f1fa16f61"><div class="ttname"><a href="riscv__vector_8h.html#a282bc946f7a11c610d1aaf3f1fa16f61">vfsgnj_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnj_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58304</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7dd9166e9a3c5e5985b0dc6c9de3ae92"><div class="ttname"><a href="riscv__vector_8h.html#a7dd9166e9a3c5e5985b0dc6c9de3ae92">vlse_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vlse_v_u8m1(const uint8_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1551</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a450cf188c798d752ef03944fc04b0911"><div class="ttname"><a href="riscv__vector_8h.html#a450cf188c798d752ef03944fc04b0911">vslideup_vx_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslideup_vx_f32m1(vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66011</div></div>
<div class="ttc" id="ariscv__vector_8h_html_add52cc5aa0b292e77a739150ab0f8827"><div class="ttname"><a href="riscv__vector_8h.html#add52cc5aa0b292e77a739150ab0f8827">vsuxe_v_u16m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_u16m1(uint16_t *base, vuint16m1_t index, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4327</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aad95b853556c7dcc8e606cc028746939"><div class="ttname"><a href="riscv__vector_8h.html#aad95b853556c7dcc8e606cc028746939">vmulh_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmulh_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35200</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad769b9a4fac70eaf36706a8e0d2e6ec8"><div class="ttname"><a href="riscv__vector_8h.html#ad769b9a4fac70eaf36706a8e0d2e6ec8">vfnmsub_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsub_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56876</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abbc2c372d8029825c76aae26b6defee7"><div class="ttname"><a href="riscv__vector_8h.html#abbc2c372d8029825c76aae26b6defee7">vssub_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vssub_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48015</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9d4dd3343c435d63426816ef03556406"><div class="ttname"><a href="riscv__vector_8h.html#a9d4dd3343c435d63426816ef03556406">vredmax_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredmax_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63862</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7b43e58206e0ce879b5b186212e1215d"><div class="ttname"><a href="riscv__vector_8h.html#a7b43e58206e0ce879b5b186212e1215d">vmslt_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29268</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeac698741c8b360f26bc8b68f21e50e4"><div class="ttname"><a href="riscv__vector_8h.html#aeac698741c8b360f26bc8b68f21e50e4">vmsne_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24902</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abfdb83acc7fc308f8f34d09f060b2b40"><div class="ttname"><a href="riscv__vector_8h.html#abfdb83acc7fc308f8f34d09f060b2b40">vsra_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsra_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22819</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1f45999fcf89a4fb54c6c2af0643f1db"><div class="ttname"><a href="riscv__vector_8h.html#a1f45999fcf89a4fb54c6c2af0643f1db">vmfeq_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfeq_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59371</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adead5d90f177ed24686f54728dff5b6d"><div class="ttname"><a href="riscv__vector_8h.html#adead5d90f177ed24686f54728dff5b6d">vadd_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vadd_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5647</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5fecb67ecb4266588a15006fcffcfdef"><div class="ttname"><a href="riscv__vector_8h.html#a5fecb67ecb4266588a15006fcffcfdef">vse_v_i16m1_m</a></div><div class="ttdeci">__rv32 void vse_v_i16m1_m(vmask_t mask, vint16m1_t value, int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1132</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a913d7e7c130a0a191a0afba611e700eb"><div class="ttname"><a href="riscv__vector_8h.html#a913d7e7c130a0a191a0afba611e700eb">vmslt_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25982</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a001a5d19459c6b85ac8654cb2eb256f2"><div class="ttname"><a href="riscv__vector_8h.html#a001a5d19459c6b85ac8654cb2eb256f2">vfmsub_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsub_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57593</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6f54a0dfc3294989241c4321dda84223"><div class="ttname"><a href="riscv__vector_8h.html#a6f54a0dfc3294989241c4321dda84223">vmsgtu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30468</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a07a2aeb107d19bf561b47f90f7b397e1"><div class="ttname"><a href="riscv__vector_8h.html#a07a2aeb107d19bf561b47f90f7b397e1">vrsub_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrsub_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8478</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af3e484b4e582d81cc4a6a518cd547819"><div class="ttname"><a href="riscv__vector_8h.html#af3e484b4e582d81cc4a6a518cd547819">vfmsac_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsac_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57208</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aba9a4f5087a6198adb43b9165ad076d1"><div class="ttname"><a href="riscv__vector_8h.html#aba9a4f5087a6198adb43b9165ad076d1">vmaxu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmaxu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32966</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a209d3aa65f1dfa45b2587447a8891f24"><div class="ttname"><a href="riscv__vector_8h.html#a209d3aa65f1dfa45b2587447a8891f24">vrem_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vrem_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36941</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aebd849328a41f0dc69965cf6a567b1f2"><div class="ttname"><a href="riscv__vector_8h.html#aebd849328a41f0dc69965cf6a567b1f2">vwmulu_vx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmulu_vx_u16m2_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38939</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad0d9a48a2b8db8e6748452412bc102ac"><div class="ttname"><a href="riscv__vector_8h.html#ad0d9a48a2b8db8e6748452412bc102ac">vwaddu_vx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_vx_u16m2(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8904</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a086f4b4fbe9a2676df80e1faaee1132c"><div class="ttname"><a href="riscv__vector_8h.html#a086f4b4fbe9a2676df80e1faaee1132c">vadd_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vadd_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7303</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0973cb5f944c4756a39d2fd891e72ab4"><div class="ttname"><a href="riscv__vector_8h.html#a0973cb5f944c4756a39d2fd891e72ab4">vnclipu_wv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnclipu_wv_u8m1(vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54150</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeeda3ff443d39b48d964b35f3ab477b0"><div class="ttname"><a href="riscv__vector_8h.html#aeeda3ff443d39b48d964b35f3ab477b0">vmaxu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmaxu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31749</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4be4cb8a5255f26be3a36a6d69019535"><div class="ttname"><a href="riscv__vector_8h.html#a4be4cb8a5255f26be3a36a6d69019535">vrsub_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vrsub_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6682</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5a96aac8cfb7b4d6c1257c038ec656c4"><div class="ttname"><a href="riscv__vector_8h.html#a5a96aac8cfb7b4d6c1257c038ec656c4">vmadd_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmadd_vv_u16m1(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40524</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa1cf477f27dba0ff17ec00f1854be633"><div class="ttname"><a href="riscv__vector_8h.html#aa1cf477f27dba0ff17ec00f1854be633">vmsleu_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26246</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a63b2914a6025a2c9a649c825273a2b20"><div class="ttname"><a href="riscv__vector_8h.html#a63b2914a6025a2c9a649c825273a2b20">vwaddu_wv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_wv_u16m2(vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9408</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a239a4db082ab7364e6bb1e44facd378b"><div class="ttname"><a href="riscv__vector_8h.html#a239a4db082ab7364e6bb1e44facd378b">vmseq_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27779</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4933dcfb42d6f7aa5bbaacdc66ab8b83"><div class="ttname"><a href="riscv__vector_8h.html#a4933dcfb42d6f7aa5bbaacdc66ab8b83">vdiv_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vdiv_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37459</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac5ede3abe77bca3346d706bf7387d0b3"><div class="ttname"><a href="riscv__vector_8h.html#ac5ede3abe77bca3346d706bf7387d0b3">vwadd_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_vv_i32m2_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10339</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3085bf006fd38a333656fdd5ef0611db"><div class="ttname"><a href="riscv__vector_8h.html#a3085bf006fd38a333656fdd5ef0611db">vdiv_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vdiv_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36545</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a118d1e217c688aa4fe0200389962abd6"><div class="ttname"><a href="riscv__vector_8h.html#a118d1e217c688aa4fe0200389962abd6">vqmacc_vv_i32m4_m</a></div><div class="ttdeci">__rv32 vint32m4_t vqmacc_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45384</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af520a0429b37ae299f23880a08f9825a"><div class="ttname"><a href="riscv__vector_8h.html#af520a0429b37ae299f23880a08f9825a">vlxe_v_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vlxe_v_i16m1_m(vmask_t mask, const int16_t *base, vuint16m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3138</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad96b8c59bb31e6bbeaa073d0f987b634"><div class="ttname"><a href="riscv__vector_8h.html#ad96b8c59bb31e6bbeaa073d0f987b634">vsetvl</a></div><div class="ttdeci">__rv32 uint32_t vsetvl(uint32_t avl, uint32_t vtypei)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:136</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a30b02eab65ce3a015ed43d799d937e2d"><div class="ttname"><a href="riscv__vector_8h.html#a30b02eab65ce3a015ed43d799d937e2d">vxor_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vxor_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18977</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac2945f9c8d9f066f5ec778018e485250"><div class="ttname"><a href="riscv__vector_8h.html#ac2945f9c8d9f066f5ec778018e485250">vmacc_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmacc_vv_u32m1(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39420</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3fd54fc808d2bb417a2b61057f059c71"><div class="ttname"><a href="riscv__vector_8h.html#a3fd54fc808d2bb417a2b61057f059c71">vsxe_v_u16m1</a></div><div class="ttdeci">__rv32 void vsxe_v_u16m1(uint16_t *base, vuint16m1_t index, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a55199ee3f9a2a7ce8860987a20c1484c"><div class="ttname"><a href="riscv__vector_8h.html#a55199ee3f9a2a7ce8860987a20c1484c">vwmulsu_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmulsu_vx_i32m2_m(vmask_t mask, vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39134</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee2859d094615e742e329a6f0d9cde55"><div class="ttname"><a href="riscv__vector_8h.html#aee2859d094615e742e329a6f0d9cde55">vmsbc_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14988</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abf93dbb19f8f1aa88cc1c4fb0f30be41"><div class="ttname"><a href="riscv__vector_8h.html#abf93dbb19f8f1aa88cc1c4fb0f30be41">vlxe_v_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vlxe_v_u32m1_m(vmask_t mask, const uint32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3330</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab067e87354f7d1efa18b9dc3058a9f05"><div class="ttname"><a href="riscv__vector_8h.html#ab067e87354f7d1efa18b9dc3058a9f05">vmadd_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmadd_vv_i32m1_m(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42841</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3dbff145828ad1c196de2a3e3fabacd5"><div class="ttname"><a href="riscv__vector_8h.html#a3dbff145828ad1c196de2a3e3fabacd5">vredminu_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredminu_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64015</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aabdf3f58c72ee956ed41d8d32dd3c692"><div class="ttname"><a href="riscv__vector_8h.html#aabdf3f58c72ee956ed41d8d32dd3c692">vmacc_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmacc_vx_u8m1(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39612</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9511493cf226f012fff1a25e298e8720"><div class="ttname"><a href="riscv__vector_8h.html#a9511493cf226f012fff1a25e298e8720">vnclipu_wv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnclipu_wv_u16m1(vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54186</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1ed8a42faea522e77e839398137b965d"><div class="ttname"><a href="riscv__vector_8h.html#a1ed8a42faea522e77e839398137b965d">vleff_v_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vleff_v_i8m1_m(vmask_t mask, const int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5120</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78ac7acb581324974b7988a34008cbbc"><div class="ttname"><a href="riscv__vector_8h.html#a78ac7acb581324974b7988a34008cbbc">vwmulu_vx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmulu_vx_u16m2(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38484</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9b8aa8bf079657a48040bf8484c270f5"><div class="ttname"><a href="riscv__vector_8h.html#a9b8aa8bf079657a48040bf8484c270f5">vdiv_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vdiv_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36457</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae12d48ac794e66794a231fb339c26bd1"><div class="ttname"><a href="riscv__vector_8h.html#ae12d48ac794e66794a231fb339c26bd1">vredmin_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredmin_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62146</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7053d86392758aa38b7dfe74fdb87b0a"><div class="ttname"><a href="riscv__vector_8h.html#a7053d86392758aa38b7dfe74fdb87b0a">vrem_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vrem_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38035</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3b3f362c75f0553ba19d0f603703b6a7"><div class="ttname"><a href="riscv__vector_8h.html#a3b3f362c75f0553ba19d0f603703b6a7">vnsra_wv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnsra_wv_i8m1(vint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23446</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4a5be44a965fd238de0704e4aa4ad0d6"><div class="ttname"><a href="riscv__vector_8h.html#a4a5be44a965fd238de0704e4aa4ad0d6">vwadd_wv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_wv_i32m2_m(vmask_t mask, vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10963</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aba627b910a98dbe0a259957874079590"><div class="ttname"><a href="riscv__vector_8h.html#aba627b910a98dbe0a259957874079590">vqmacc_vx_i32m4_m</a></div><div class="ttdeci">__rv32 vint32m4_t vqmacc_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45416</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8fedfe2db9d49fc08e6133a7be0082cd"><div class="ttname"><a href="riscv__vector_8h.html#a8fedfe2db9d49fc08e6133a7be0082cd">vslideup_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vslideup_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66165</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aff63f0f82c10d63edc4e78e1f0b4342d"><div class="ttname"><a href="riscv__vector_8h.html#aff63f0f82c10d63edc4e78e1f0b4342d">vor_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vor_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16203</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad9e3f135d3e447dbb09c270452ffd9e4"><div class="ttname"><a href="riscv__vector_8h.html#ad9e3f135d3e447dbb09c270452ffd9e4">vwadd_wx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_wx_i16m2(vint16m2_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9768</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2a102a1d9a153b4addfef3fcc59c0bc4"><div class="ttname"><a href="riscv__vector_8h.html#a2a102a1d9a153b4addfef3fcc59c0bc4">vrem_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vrem_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37987</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a68b6ac64fe77378c850cb3b686c27cd3"><div class="ttname"><a href="riscv__vector_8h.html#a68b6ac64fe77378c850cb3b686c27cd3">vnmsac_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsac_vx_i8m1_m(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42425</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af895e5a888e33f380e12719b78ef0a6f"><div class="ttname"><a href="riscv__vector_8h.html#af895e5a888e33f380e12719b78ef0a6f">vmaxu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmaxu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32918</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af8fa101d20a6671b793a3c18d6c0090c"><div class="ttname"><a href="riscv__vector_8h.html#af8fa101d20a6671b793a3c18d6c0090c">vnmsac_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsac_vx_i32m1_m(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42529</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f75f13507d98a7015f2a912cb1ed642"><div class="ttname"><a href="riscv__vector_8h.html#a8f75f13507d98a7015f2a912cb1ed642">vsll_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsll_vx_i32m1(vint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20071</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6d7e5f5ffa0a34c7a6e6424ed480b195"><div class="ttname"><a href="riscv__vector_8h.html#a6d7e5f5ffa0a34c7a6e6424ed480b195">vmsne_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28380</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af6336304a26a4f73d40db99f35f452e7"><div class="ttname"><a href="riscv__vector_8h.html#af6336304a26a4f73d40db99f35f452e7">vssub_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vssub_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49448</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a895c8a465add1a911080cec735071d10"><div class="ttname"><a href="riscv__vector_8h.html#a895c8a465add1a911080cec735071d10">vadd_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vadd_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5691</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac5ed0ce023e036ab036c3df89f0626b5"><div class="ttname"><a href="riscv__vector_8h.html#ac5ed0ce023e036ab036c3df89f0626b5">vslide1up_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vslide1up_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68519</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abb2e86f8b91c35761cdd32a9adf6db51"><div class="ttname"><a href="riscv__vector_8h.html#abb2e86f8b91c35761cdd32a9adf6db51">vcompress_vm_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vcompress_vm_u16m1(vmask_t mask, vuint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71314</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a03344ed3c8839b905f6f84d03a5bfb1c"><div class="ttname"><a href="riscv__vector_8h.html#a03344ed3c8839b905f6f84d03a5bfb1c">vmul_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmul_vx_i32m1(vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33651</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7bd1ed8ba34fd69786e6bf6d2620c62c"><div class="ttname"><a href="riscv__vector_8h.html#a7bd1ed8ba34fd69786e6bf6d2620c62c">vxor_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vxor_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17239</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a42c9597bf281f3f36f940a13fc48e531"><div class="ttname"><a href="riscv__vector_8h.html#a42c9597bf281f3f36f940a13fc48e531">vslidedown_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vslidedown_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67292</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ada88a8672897f607c01c7e9b1c7738bf"><div class="ttname"><a href="riscv__vector_8h.html#ada88a8672897f607c01c7e9b1c7738bf">vmacc_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmacc_vx_u8m1_m(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41957</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad825e125d4438315057513bec60d4f84"><div class="ttname"><a href="riscv__vector_8h.html#ad825e125d4438315057513bec60d4f84">vxor_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vxor_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19361</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a06b6b277c64e6cd9a86f22a6d73129b5"><div class="ttname"><a href="riscv__vector_8h.html#a06b6b277c64e6cd9a86f22a6d73129b5">vminu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vminu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32246</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7945346956cc8ce2d81ede909c656a9"><div class="ttname"><a href="riscv__vector_8h.html#af7945346956cc8ce2d81ede909c656a9">vmv_v_x_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmv_v_x_i8m1(int8_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46246</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aec0bfcfdbc891a224d07608b42b8a06c"><div class="ttname"><a href="riscv__vector_8h.html#aec0bfcfdbc891a224d07608b42b8a06c">vmsltu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29172</div></div>
<div class="ttc" id="ariscv__vector_8h_html_accd1e1278cb54278ab34001f2c789cf8"><div class="ttname"><a href="riscv__vector_8h.html#accd1e1278cb54278ab34001f2c789cf8">vmacc_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmacc_vx_u16m1(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39660</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8dea5176958d9c07b66174cb8917f171"><div class="ttname"><a href="riscv__vector_8h.html#a8dea5176958d9c07b66174cb8917f171">vredminu_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredminu_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64117</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5ad38370985328094b622ff0454f99b7"><div class="ttname"><a href="riscv__vector_8h.html#a5ad38370985328094b622ff0454f99b7">vfnmsac_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsac_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57263</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abb7e5893017b7b18c42abf8957f19fbb"><div class="ttname"><a href="riscv__vector_8h.html#abb7e5893017b7b18c42abf8957f19fbb">vsmul_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsmul_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52308</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80ba84ff4f640b78b214b818dc8b76af"><div class="ttname"><a href="riscv__vector_8h.html#a80ba84ff4f640b78b214b818dc8b76af">vnmsub_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsub_vv_i8m1_m(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43361</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4f54a69aabe4174a050532c96ba495e"><div class="ttname"><a href="riscv__vector_8h.html#aa4f54a69aabe4174a050532c96ba495e">vmsltu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29028</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4a49fd8cbc93dc25e65338369e02a6cf"><div class="ttname"><a href="riscv__vector_8h.html#a4a49fd8cbc93dc25e65338369e02a6cf">vsrl_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsrl_vx_u16m1(vuint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20735</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad1982c72b410688d45804a05518c4de9"><div class="ttname"><a href="riscv__vector_8h.html#ad1982c72b410688d45804a05518c4de9">vadd_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vadd_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7399</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af779afaefd5eeb63c0e47d0270e33cc3"><div class="ttname"><a href="riscv__vector_8h.html#af779afaefd5eeb63c0e47d0270e33cc3">vssrl_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vssrl_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa5e05628649c7a9b8091d18af66cd6b3"><div class="ttname"><a href="riscv__vector_8h.html#aa5e05628649c7a9b8091d18af66cd6b3">vmin_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmin_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31485</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abbd96845d6364ec448a3cecc4e766a16"><div class="ttname"><a href="riscv__vector_8h.html#abbd96845d6364ec448a3cecc4e766a16">vfnmadd_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmadd_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56672</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2d593c0520f95f7cf4b22ed419bca0c6"><div class="ttname"><a href="riscv__vector_8h.html#a2d593c0520f95f7cf4b22ed419bca0c6">vnsra_wv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnsra_wv_i16m1(vint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23482</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a323f6cdad9ce454e9512fbc9f617187f"><div class="ttname"><a href="riscv__vector_8h.html#a323f6cdad9ce454e9512fbc9f617187f">vor_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vor_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18377</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5b85e494528b840c464b55a41a0cdd43"><div class="ttname"><a href="riscv__vector_8h.html#a5b85e494528b840c464b55a41a0cdd43">vlxe_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vlxe_v_u16m1(const uint16_t *base, vuint16m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2951</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a79fbf3acb45f58ee51dcfc786c2e8365"><div class="ttname"><a href="riscv__vector_8h.html#a79fbf3acb45f58ee51dcfc786c2e8365">vfsub_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsub_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55450</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6784bc0ac7f47789ea582eee8dbd65b1"><div class="ttname"><a href="riscv__vector_8h.html#a6784bc0ac7f47789ea582eee8dbd65b1">vfredosum_vs_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredosum_vs_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64788</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae8f12735419e556219639c5e8afb29f2"><div class="ttname"><a href="riscv__vector_8h.html#ae8f12735419e556219639c5e8afb29f2">vwmacc_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmacc_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44821</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef00ce72237b24ade439aab6510c583c"><div class="ttname"><a href="riscv__vector_8h.html#aef00ce72237b24ade439aab6510c583c">vmacc_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmacc_vv_u32m1_m(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41749</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a13ea716c1d65877b9ee13ab80b17a2d9"><div class="ttname"><a href="riscv__vector_8h.html#a13ea716c1d65877b9ee13ab80b17a2d9">vmv_v_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmv_v_v_u8m1(vuint8m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46126</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af0cd8811a67dbe1c47634e60c316046e"><div class="ttname"><a href="riscv__vector_8h.html#af0cd8811a67dbe1c47634e60c316046e">vwaddu_wv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_wv_u32m2_m(vmask_t mask, vuint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10651</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae44470102199f279d54e714c32e6c3d7"><div class="ttname"><a href="riscv__vector_8h.html#ae44470102199f279d54e714c32e6c3d7">vmacc_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmacc_vv_u16m1_m(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41697</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af739aed226cc8e0cf821ce3cb12c11cc"><div class="ttname"><a href="riscv__vector_8h.html#af739aed226cc8e0cf821ce3cb12c11cc">vmsne_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25122</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a47db0d446d892024e021529576f1fc28"><div class="ttname"><a href="riscv__vector_8h.html#a47db0d446d892024e021529576f1fc28">vmsbc_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15032</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7a36e3254f917fe197e7ea4039a5c6a1"><div class="ttname"><a href="riscv__vector_8h.html#a7a36e3254f917fe197e7ea4039a5c6a1">vmsgtu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30564</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a189d100726f7acc3e16d055865c6688d"><div class="ttname"><a href="riscv__vector_8h.html#a189d100726f7acc3e16d055865c6688d">vrgather_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrgather_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69898</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aad09a661eeb0225e9ec9a91cf15f4417"><div class="ttname"><a href="riscv__vector_8h.html#aad09a661eeb0225e9ec9a91cf15f4417">vmulh_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmulh_vx_i16m1(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34003</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2777238128378e67c9f6022d241042e1"><div class="ttname"><a href="riscv__vector_8h.html#a2777238128378e67c9f6022d241042e1">vlse_v_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vlse_v_i32m1_m(vmask_t mask, const int32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1830</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae64c5def12f5f2106c660121fb84053c"><div class="ttname"><a href="riscv__vector_8h.html#ae64c5def12f5f2106c660121fb84053c">vmacc_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmacc_vx_u32m1(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39708</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae5f699448942bc1826a013a1d830b7fc"><div class="ttname"><a href="riscv__vector_8h.html#ae5f699448942bc1826a013a1d830b7fc">vor_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vor_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16291</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1480b84f120a4ff892c6fe7deb65d09f"><div class="ttname"><a href="riscv__vector_8h.html#a1480b84f120a4ff892c6fe7deb65d09f">vmulhu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmulhu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35632</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0c9d5b9af9c41f72d016e16ed5fd545e"><div class="ttname"><a href="riscv__vector_8h.html#a0c9d5b9af9c41f72d016e16ed5fd545e">vwadd_wv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_wv_i32m2(vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9732</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a06dd51fa752dbbe41a0f377d1cfc14b6"><div class="ttname"><a href="riscv__vector_8h.html#a06dd51fa752dbbe41a0f377d1cfc14b6">vslidedown_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vslidedown_vx_u32m1(vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67090</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab264445a39809386bb289940213debff"><div class="ttname"><a href="riscv__vector_8h.html#ab264445a39809386bb289940213debff">vsuxe_v_i8m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_i8m1_m(vmask_t mask, int8_t *base, vuint8m1_t index, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4478</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ace70f4a765689ce82b8988e962ecdaa9"><div class="ttname"><a href="riscv__vector_8h.html#ace70f4a765689ce82b8988e962ecdaa9">vaadd_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vaadd_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50077</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeb56ec0caae27498b049f1d04c83b6f1"><div class="ttname"><a href="riscv__vector_8h.html#aeb56ec0caae27498b049f1d04c83b6f1">vsll_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsll_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19895</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa9e6141ff4c26ac7352383c9196a6ae0"><div class="ttname"><a href="riscv__vector_8h.html#aa9e6141ff4c26ac7352383c9196a6ae0">vwsub_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_vx_i16m2_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10534</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe7715d86324857dc1ff3b4246162b9f"><div class="ttname"><a href="riscv__vector_8h.html#abe7715d86324857dc1ff3b4246162b9f">vslide1up_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vslide1up_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68366</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57c9eab779a40e1a48eae9e59c5ff73c"><div class="ttname"><a href="riscv__vector_8h.html#a57c9eab779a40e1a48eae9e59c5ff73c">vmulhu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmulhu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35728</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6856c6a5021f15d86a9d6a92f8cb19bc"><div class="ttname"><a href="riscv__vector_8h.html#a6856c6a5021f15d86a9d6a92f8cb19bc">vredand_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredand_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62791</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a85a457f85346ed368afc36a2970b398f"><div class="ttname"><a href="riscv__vector_8h.html#a85a457f85346ed368afc36a2970b398f">vmsbc_vvm_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_u32m1(vuint32m1_t op1, vuint32m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14568</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee3326dcedb26a840627652787b6be15"><div class="ttname"><a href="riscv__vector_8h.html#aee3326dcedb26a840627652787b6be15">vsll_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsll_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20115</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa16e539cd0777259b40d8f7f4b38840c"><div class="ttname"><a href="riscv__vector_8h.html#aa16e539cd0777259b40d8f7f4b38840c">vaaddu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vaaddu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50938</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4cb4dc4e4d500a9d5f288d20ab627101"><div class="ttname"><a href="riscv__vector_8h.html#a4cb4dc4e4d500a9d5f288d20ab627101">vfdiv_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfdiv_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55704</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab246837d60788083d6a14f0e15c9d1b3"><div class="ttname"><a href="riscv__vector_8h.html#ab246837d60788083d6a14f0e15c9d1b3">vsrl_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsrl_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22315</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5761d397a000b3ee98fc96e77c98e352"><div class="ttname"><a href="riscv__vector_8h.html#a5761d397a000b3ee98fc96e77c98e352">vand_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vand_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15563</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a70a8467ac31f013080ff82933071c585"><div class="ttname"><a href="riscv__vector_8h.html#a70a8467ac31f013080ff82933071c585">vadc_vvm_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vadc_vvm_i8m1(vint8m1_t op1, vint8m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11244</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a38d1fb8b9d59d8a046f3c6dddad2c577"><div class="ttname"><a href="riscv__vector_8h.html#a38d1fb8b9d59d8a046f3c6dddad2c577">vfmv_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmv_v_f32m1(float32_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60020</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4e676fa9de3b72841eb65e866e488cb1"><div class="ttname"><a href="riscv__vector_8h.html#a4e676fa9de3b72841eb65e866e488cb1">vwmulsu_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmulsu_vv_i16m2_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39017</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3396009651affdf8249c571d71385b9b"><div class="ttname"><a href="riscv__vector_8h.html#a3396009651affdf8249c571d71385b9b">vmseq_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28019</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a71c90644f501ace7f29ee5f1c1d21e61"><div class="ttname"><a href="riscv__vector_8h.html#a71c90644f501ace7f29ee5f1c1d21e61">vrsub_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vrsub_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8382</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a55912a525c015c871953b4556234ad5c"><div class="ttname"><a href="riscv__vector_8h.html#a55912a525c015c871953b4556234ad5c">vsse_v_u8m1</a></div><div class="ttdeci">__rv32 void vsse_v_u8m1(uint8_t *base, const int32_t stride, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2217</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afbe2e3fecf95580f40b6364f8d9c1ef3"><div class="ttname"><a href="riscv__vector_8h.html#afbe2e3fecf95580f40b6364f8d9c1ef3">vsxe_v_i32m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_i32m1_m(vmask_t mask, int32_t *base, vuint32m1_t index, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3876</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a616bbad715a9cde0475b78bf057cdd91"><div class="ttname"><a href="riscv__vector_8h.html#a616bbad715a9cde0475b78bf057cdd91">vfcvt_x_f_v_f32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vfcvt_x_f_v_f32m1_m(vmask_t mask, vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60289</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a81fc0efad8975206d0f982007fba6fd0"><div class="ttname"><a href="riscv__vector_8h.html#a81fc0efad8975206d0f982007fba6fd0">vrgather_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vrgather_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70000</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac45c833ae33953a9391cfb8205fdb19c"><div class="ttname"><a href="riscv__vector_8h.html#ac45c833ae33953a9391cfb8205fdb19c">vmin_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmin_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31397</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5c83f4dfa343c7b4610db1a092584e8d"><div class="ttname"><a href="riscv__vector_8h.html#a5c83f4dfa343c7b4610db1a092584e8d">vmul_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmul_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35056</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af5eeff62cd817f96435cefdfeb9a8b8f"><div class="ttname"><a href="riscv__vector_8h.html#af5eeff62cd817f96435cefdfeb9a8b8f">vwsub_wv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_wv_i16m2_m(vmask_t mask, vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11080</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a65aaa9ec20af2eaf95384a4df6ac0f3e"><div class="ttname"><a href="riscv__vector_8h.html#a65aaa9ec20af2eaf95384a4df6ac0f3e">vlxe_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vlxe_v_u32m1(const uint32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2995</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a03806c1979f5cc63ef207065b5170f77"><div class="ttname"><a href="riscv__vector_8h.html#a03806c1979f5cc63ef207065b5170f77">vaadd_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vaadd_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49945</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2a807973efabeb0461e1ba5633ca50f3"><div class="ttname"><a href="riscv__vector_8h.html#a2a807973efabeb0461e1ba5633ca50f3">vmsle_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26622</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a711bba1401b314d79ea891ad57009a5c"><div class="ttname"><a href="riscv__vector_8h.html#a711bba1401b314d79ea891ad57009a5c">vnclip_wx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnclip_wx_i16m1_m(vmask_t mask, vint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54974</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab0ae91dd5a8428799e1f5e3f4f9691a6"><div class="ttname"><a href="riscv__vector_8h.html#ab0ae91dd5a8428799e1f5e3f4f9691a6">vmsne_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28332</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7ec1523e8387137fb7d2e82847331a6f"><div class="ttname"><a href="riscv__vector_8h.html#a7ec1523e8387137fb7d2e82847331a6f">vmsbc_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae0db765b8ee6fe54fe444651cae993d1"><div class="ttname"><a href="riscv__vector_8h.html#ae0db765b8ee6fe54fe444651cae993d1">vredsum_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredsum_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60783</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5330c16ee9d5ee2ab6457aae34954a18"><div class="ttname"><a href="riscv__vector_8h.html#a5330c16ee9d5ee2ab6457aae34954a18">vmsbc_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14900</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6f738b79d61616098fc6e403cefdeba"><div class="ttname"><a href="riscv__vector_8h.html#ac6f738b79d61616098fc6e403cefdeba">vaadd_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vaadd_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51082</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6d68addcb81ec1be9c6ca17450aa8db2"><div class="ttname"><a href="riscv__vector_8h.html#a6d68addcb81ec1be9c6ca17450aa8db2">vmfne_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfne_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59521</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57fa8a818092bc9baaa7daa2335421b4"><div class="ttname"><a href="riscv__vector_8h.html#a57fa8a818092bc9baaa7daa2335421b4">vor_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vor_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16379</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0f5c25f0c0d6537e8ff99fa89c5def94"><div class="ttname"><a href="riscv__vector_8h.html#a0f5c25f0c0d6537e8ff99fa89c5def94">vaadd_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vaadd_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49989</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3f53337b30cfebb5afdbac6643c0ec38"><div class="ttname"><a href="riscv__vector_8h.html#a3f53337b30cfebb5afdbac6643c0ec38">vwaddu_vx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_vx_u32m2(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8940</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae79bdee21cbe2fb275593d5c1e10d183"><div class="ttname"><a href="riscv__vector_8h.html#ae79bdee21cbe2fb275593d5c1e10d183">vwmul_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmul_vx_i16m2_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38783</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acef11f3096272c513260d21a3aa0c7dc"><div class="ttname"><a href="riscv__vector_8h.html#acef11f3096272c513260d21a3aa0c7dc">vpopc_m_m</a></div><div class="ttdeci">__rv32 uint32_t vpopc_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65150</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a87e748bd2e83ed8e0fdd8cb80a4689ff"><div class="ttname"><a href="riscv__vector_8h.html#a87e748bd2e83ed8e0fdd8cb80a4689ff">vse_v_u8m1_m</a></div><div class="ttdeci">__rv32 void vse_v_u8m1_m(vmask_t mask, vuint8m1_t value, uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1228</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a11f79631dbd65798c013c59ed7c47cec"><div class="ttname"><a href="riscv__vector_8h.html#a11f79631dbd65798c013c59ed7c47cec">vslide1up_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vslide1up_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68315</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a892576e98a29db6d115fcd05bc916224"><div class="ttname"><a href="riscv__vector_8h.html#a892576e98a29db6d115fcd05bc916224">vredmin_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredmin_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64168</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a789dc1944e4685205a41f1c7792a9997"><div class="ttname"><a href="riscv__vector_8h.html#a789dc1944e4685205a41f1c7792a9997">vaadd_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vaadd_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49901</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80fe8c0b1eee4195f4fe5080db78df50"><div class="ttname"><a href="riscv__vector_8h.html#a80fe8c0b1eee4195f4fe5080db78df50">vnclip_wv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnclip_wv_i16m1_m(vmask_t mask, vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54896</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b5892a7485a8cc779491309905e3c27"><div class="ttname"><a href="riscv__vector_8h.html#a6b5892a7485a8cc779491309905e3c27">vadd_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vadd_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7063</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aedcbfb7c6977c3c89fcadbc1e7e0df07"><div class="ttname"><a href="riscv__vector_8h.html#aedcbfb7c6977c3c89fcadbc1e7e0df07">vfwcvt_f_x_v_i16m1</a></div><div class="ttdeci">__rv32 vfloat32m2_t vfwcvt_f_x_v_i16m1(vint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60461</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5164a1944ac490fee63349ebaa859a3f"><div class="ttname"><a href="riscv__vector_8h.html#a5164a1944ac490fee63349ebaa859a3f">vwsubu_vx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_vx_u16m2_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10222</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa9af25387e5d29f19426ea9e263b6992"><div class="ttname"><a href="riscv__vector_8h.html#aa9af25387e5d29f19426ea9e263b6992">vssrl_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vssrl_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53295</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef8a8830d14a6d8868f6b1109a8fe7f3"><div class="ttname"><a href="riscv__vector_8h.html#aef8a8830d14a6d8868f6b1109a8fe7f3">vmsbc_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15384</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57377dd91268e4530bd216f1542123a7"><div class="ttname"><a href="riscv__vector_8h.html#a57377dd91268e4530bd216f1542123a7">vmnand_mm</a></div><div class="ttdeci">__rv32 vmask_t vmnand_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64996</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d641ea81582f938f96c8a662b663585"><div class="ttname"><a href="riscv__vector_8h.html#a8d641ea81582f938f96c8a662b663585">vmacc_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmacc_vx_i16m1(vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39516</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a50cae5d62642db93fec70e44fd181bf3"><div class="ttname"><a href="riscv__vector_8h.html#a50cae5d62642db93fec70e44fd181bf3">vmsle_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30108</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0c8e1263b3baa6309b531035f6c98c5a"><div class="ttname"><a href="riscv__vector_8h.html#a0c8e1263b3baa6309b531035f6c98c5a">vmsne_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28524</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a43dabed9c43bcb81490448e96c5e2b28"><div class="ttname"><a href="riscv__vector_8h.html#a43dabed9c43bcb81490448e96c5e2b28">vwsub_wv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_wv_i32m2_m(vmask_t mask, vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11119</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab0059054d5dcad4cef95e9cba3b12374"><div class="ttname"><a href="riscv__vector_8h.html#ab0059054d5dcad4cef95e9cba3b12374">vmadd_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmadd_vv_u32m1_m(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42997</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a45806c74562b9f0354bf023b90815d55"><div class="ttname"><a href="riscv__vector_8h.html#a45806c74562b9f0354bf023b90815d55">vredor_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredor_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63250</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af3e250b68d5637a33cc172164382c936"><div class="ttname"><a href="riscv__vector_8h.html#af3e250b68d5637a33cc172164382c936">vwadd_wx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_wx_i32m2(vint32m2_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9804</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1e2605cb0382a2776f6173bd2ec0d1ea"><div class="ttname"><a href="riscv__vector_8h.html#a1e2605cb0382a2776f6173bd2ec0d1ea">vrem_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vrem_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37073</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9fdba662e80925edddd965a67ae728b6"><div class="ttname"><a href="riscv__vector_8h.html#a9fdba662e80925edddd965a67ae728b6">vxor_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vxor_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19265</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab29156e8171d818c1fc5b2825d27df7c"><div class="ttname"><a href="riscv__vector_8h.html#ab29156e8171d818c1fc5b2825d27df7c">vfnmadd_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmadd_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57538</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad66867e46fd212a0b60ecb756f009a2b"><div class="ttname"><a href="riscv__vector_8h.html#ad66867e46fd212a0b60ecb756f009a2b">vwredsum_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwredsum_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint16m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64421</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6395306944b3528ee2d0e17718b6f7b8"><div class="ttname"><a href="riscv__vector_8h.html#a6395306944b3528ee2d0e17718b6f7b8">vid_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vid_v_u32m1(void)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65457</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a67a0567f3cdef72c3828158e85feae84"><div class="ttname"><a href="riscv__vector_8h.html#a67a0567f3cdef72c3828158e85feae84">vsub_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsub_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6154</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4573340c304251bb37d15056112d1fa"><div class="ttname"><a href="riscv__vector_8h.html#aa4573340c304251bb37d15056112d1fa">vslide1up_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vslide1up_vx_i16m1(vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68074</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa2720128b809837179b67d54c18b01f5"><div class="ttname"><a href="riscv__vector_8h.html#aa2720128b809837179b67d54c18b01f5">vand_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vand_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17873</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a797d3e66d64bb80a5aba0329a74bae16"><div class="ttname"><a href="riscv__vector_8h.html#a797d3e66d64bb80a5aba0329a74bae16">vfmsub_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsub_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56774</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8fae4be48ea2dd1e5e6cb76200f6a5db"><div class="ttname"><a href="riscv__vector_8h.html#a8fae4be48ea2dd1e5e6cb76200f6a5db">vaaddu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vaaddu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50842</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a11b8996835c85603add4790270f347af"><div class="ttname"><a href="riscv__vector_8h.html#a11b8996835c85603add4790270f347af">vmfle_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfle_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59226</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae79397f96b5a6d07e6a785ef1f07ecf9"><div class="ttname"><a href="riscv__vector_8h.html#ae79397f96b5a6d07e6a785ef1f07ecf9">vsse_v_i8m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_i8m1_m(vmask_t mask, int8_t *base, const int32_t stride, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2416</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a565814d9d19d6fdc9ac8413611789a68"><div class="ttname"><a href="riscv__vector_8h.html#a565814d9d19d6fdc9ac8413611789a68">vwmaccu_vv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccu_vv_u32m2(vuint32m2_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44016</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad339d774d55075a3d4d14a91b2a6a240"><div class="ttname"><a href="riscv__vector_8h.html#ad339d774d55075a3d4d14a91b2a6a240">vfmadd_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmadd_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56570</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a350d0ba604652e9dd1a3803bb9fc9cdd"><div class="ttname"><a href="riscv__vector_8h.html#a350d0ba604652e9dd1a3803bb9fc9cdd">vmin_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmin_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31529</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7b8ef8f2dca607bfc92db582ccfcf628"><div class="ttname"><a href="riscv__vector_8h.html#a7b8ef8f2dca607bfc92db582ccfcf628">vfmin_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmin_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58152</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac688a62b94c2e8994f1cc62ab1ce8b1e"><div class="ttname"><a href="riscv__vector_8h.html#ac688a62b94c2e8994f1cc62ab1ce8b1e">vmacc_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmacc_vv_i16m1_m(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41541</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af669dbc82a0771964a50fc8b61d53008"><div class="ttname"><a href="riscv__vector_8h.html#af669dbc82a0771964a50fc8b61d53008">vadd_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vadd_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7590</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2fd725667f0a4b718e8d556357161afa"><div class="ttname"><a href="riscv__vector_8h.html#a2fd725667f0a4b718e8d556357161afa">vredand_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredand_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62740</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a62be63e1443ee02f6dc6bea845e2bc95"><div class="ttname"><a href="riscv__vector_8h.html#a62be63e1443ee02f6dc6bea845e2bc95">vmsltu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29220</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afe00394c669c26d3a6d1379986faabb7"><div class="ttname"><a href="riscv__vector_8h.html#afe00394c669c26d3a6d1379986faabb7">vnmsac_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsac_vx_u8m1(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40188</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af81219fbe6210d2a4e2ccb2f4254da8f"><div class="ttname"><a href="riscv__vector_8h.html#af81219fbe6210d2a4e2ccb2f4254da8f">vnmsub_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsub_vx_i16m1(vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41244</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f2978252f771dd0a4fd36f4933210b5"><div class="ttname"><a href="riscv__vector_8h.html#a8f2978252f771dd0a4fd36f4933210b5">vmsne_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28476</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a202372d3b2e9816adfacdbd3a0318c1e"><div class="ttname"><a href="riscv__vector_8h.html#a202372d3b2e9816adfacdbd3a0318c1e">vmulh_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmulh_vx_i32m1(vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34047</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a42a2dbd8a00ce950b3cc649a9c2f3439"><div class="ttname"><a href="riscv__vector_8h.html#a42a2dbd8a00ce950b3cc649a9c2f3439">vnmsub_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsub_vv_i32m1_m(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43465</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a67d754bdf03e2f203ec2af96fcfff38a"><div class="ttname"><a href="riscv__vector_8h.html#a67d754bdf03e2f203ec2af96fcfff38a">vmax_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmax_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31881</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef27dc4bb1bd7b88b4373b3246cd8007"><div class="ttname"><a href="riscv__vector_8h.html#aef27dc4bb1bd7b88b4373b3246cd8007">vfsgnjn_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjn_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58746</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a975198772bc986deeb1da16ab1389e2d"><div class="ttname"><a href="riscv__vector_8h.html#a975198772bc986deeb1da16ab1389e2d">vaaddu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vaaddu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49725</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa3e64de4f895096d770a088eaeb51712"><div class="ttname"><a href="riscv__vector_8h.html#aa3e64de4f895096d770a088eaeb51712">vmadc_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13196</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a711b762cc2000bc5fc8f0617274fe3ff"><div class="ttname"><a href="riscv__vector_8h.html#a711b762cc2000bc5fc8f0617274fe3ff">vand_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vand_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17825</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aae734b059db8893ecb4750beae84d639"><div class="ttname"><a href="riscv__vector_8h.html#aae734b059db8893ecb4750beae84d639">vmfeq_vv_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfeq_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58897</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a05eaf6f65a9b886f8c86f4677a520121"><div class="ttname"><a href="riscv__vector_8h.html#a05eaf6f65a9b886f8c86f4677a520121">vdiv_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vdiv_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36325</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a267934dc448da630f29dfacf30574f35"><div class="ttname"><a href="riscv__vector_8h.html#a267934dc448da630f29dfacf30574f35">vfdiv_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfdiv_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55953</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7b2fdeb4359229e779ac4a6f498247a3"><div class="ttname"><a href="riscv__vector_8h.html#a7b2fdeb4359229e779ac4a6f498247a3">vfsub_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsub_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55501</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a466eee99863102b9b282286cf081bbc9"><div class="ttname"><a href="riscv__vector_8h.html#a466eee99863102b9b282286cf081bbc9">vfredmax_vs_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredmax_vs_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64890</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a32c599d3b1df450e89f6b93b2fb86125"><div class="ttname"><a href="riscv__vector_8h.html#a32c599d3b1df450e89f6b93b2fb86125">vfadd_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfadd_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55154</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aea529f7a42ef5016f0be64bc44a4ca50"><div class="ttname"><a href="riscv__vector_8h.html#aea529f7a42ef5016f0be64bc44a4ca50">vand_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vand_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15607</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a26d8a5f0e51604f50b589759c0270092"><div class="ttname"><a href="riscv__vector_8h.html#a26d8a5f0e51604f50b589759c0270092">vmax_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmax_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33014</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acbc76d771b2a5dc52a9474ab5e9b5eba"><div class="ttname"><a href="riscv__vector_8h.html#acbc76d771b2a5dc52a9474ab5e9b5eba">vmax_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmax_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31925</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abc369784f44aaa8ee4c50784118174b0"><div class="ttname"><a href="riscv__vector_8h.html#abc369784f44aaa8ee4c50784118174b0">vmfge_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfge_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59822</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a012abb95ba42519799484a902e1ffb62"><div class="ttname"><a href="riscv__vector_8h.html#a012abb95ba42519799484a902e1ffb62">vnsrl_wv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnsrl_wv_u16m1_m(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23717</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a05c19e3086fc29c8c8e21c0e2674b167"><div class="ttname"><a href="riscv__vector_8h.html#a05c19e3086fc29c8c8e21c0e2674b167">vredand_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredand_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61018</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9a24735262979fb6de144421b038ae47"><div class="ttname"><a href="riscv__vector_8h.html#a9a24735262979fb6de144421b038ae47">vfmin_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmin_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57954</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afa2f6f4cdd789a82deb0c8c5c280b1d4"><div class="ttname"><a href="riscv__vector_8h.html#afa2f6f4cdd789a82deb0c8c5c280b1d4">vsra_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsra_vx_i32m1(vint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21199</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9a63ca0b94f977624432779304c8e03a"><div class="ttname"><a href="riscv__vector_8h.html#a9a63ca0b94f977624432779304c8e03a">vmax_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmax_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32013</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a18ce87f44533c0214ad5296d37285998"><div class="ttname"><a href="riscv__vector_8h.html#a18ce87f44533c0214ad5296d37285998">vfsgnj_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnj_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58644</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80aa52fba1544f85bf720b45c2df7dd8"><div class="ttname"><a href="riscv__vector_8h.html#a80aa52fba1544f85bf720b45c2df7dd8">vand_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vand_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17777</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4aff871fb6acd6167c5eb712eeb274f"><div class="ttname"><a href="riscv__vector_8h.html#aa4aff871fb6acd6167c5eb712eeb274f">vmsne_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24858</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab3d6b75780b1883c600c357182294256"><div class="ttname"><a href="riscv__vector_8h.html#ab3d6b75780b1883c600c357182294256">vlse_v_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vlse_v_u16m1_m(vmask_t mask, const uint16_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1926</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a06d2eea7b8d7c70b3254b9f020d4c063"><div class="ttname"><a href="riscv__vector_8h.html#a06d2eea7b8d7c70b3254b9f020d4c063">vredminu_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredminu_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62287</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a48eb2bf0ba8be4413ec2202e02eb2af0"><div class="ttname"><a href="riscv__vector_8h.html#a48eb2bf0ba8be4413ec2202e02eb2af0">vfsgnjx_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjx_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58539</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0d2c00f8572e239fa13a67a0169973b6"><div class="ttname"><a href="riscv__vector_8h.html#a0d2c00f8572e239fa13a67a0169973b6">vsub_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsub_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8142</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf04227e558c616c68d14c25c5c3c196"><div class="ttname"><a href="riscv__vector_8h.html#aaf04227e558c616c68d14c25c5c3c196">vrgather_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrgather_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70586</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a86d411bcb5e5c783068dd89d5fba7def"><div class="ttname"><a href="riscv__vector_8h.html#a86d411bcb5e5c783068dd89d5fba7def">vadd_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vadd_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7111</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afbdda2ae21a362b03aa840d4c327ca67"><div class="ttname"><a href="riscv__vector_8h.html#afbdda2ae21a362b03aa840d4c327ca67">vnmsub_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsub_vx_u16m1(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41388</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adc4652aa92623dfdbb53447a0b808e65"><div class="ttname"><a href="riscv__vector_8h.html#adc4652aa92623dfdbb53447a0b808e65">vmfle_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfle_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59722</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afcd246f0a286286061328ef61f1ebbb4"><div class="ttname"><a href="riscv__vector_8h.html#afcd246f0a286286061328ef61f1ebbb4">vredmax_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredmax_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62052</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8c8fae5a0b8959ea1df45b9c1c344b5e"><div class="ttname"><a href="riscv__vector_8h.html#a8c8fae5a0b8959ea1df45b9c1c344b5e">vasub_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vasub_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51706</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a49d95c396ea907cb4e33a9136265c2ba"><div class="ttname"><a href="riscv__vector_8h.html#a49d95c396ea907cb4e33a9136265c2ba">vand_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vand_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17681</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afeaddd905b37660a48f950eff86c0daf"><div class="ttname"><a href="riscv__vector_8h.html#afeaddd905b37660a48f950eff86c0daf">vwadd_wx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_wx_i32m2_m(vmask_t mask, vint32m2_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11041</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acda7a81cff090850b7621d23fce1e5c4"><div class="ttname"><a href="riscv__vector_8h.html#acda7a81cff090850b7621d23fce1e5c4">vwsubu_vx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_vx_u16m2(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9048</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef3567d4637e8aa99277284346bce7a0"><div class="ttname"><a href="riscv__vector_8h.html#aef3567d4637e8aa99277284346bce7a0">vredsum_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredsum_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60971</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3afe7b54e2f8916491e599cb017963f6"><div class="ttname"><a href="riscv__vector_8h.html#a3afe7b54e2f8916491e599cb017963f6">vaadd_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vaadd_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50986</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3b4b0f2b8e2cdd2a6dd297d797d8dbac"><div class="ttname"><a href="riscv__vector_8h.html#a3b4b0f2b8e2cdd2a6dd297d797d8dbac">vslideup_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vslideup_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66318</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2ada840a9ec2bad2767a1397a1c5ef00"><div class="ttname"><a href="riscv__vector_8h.html#a2ada840a9ec2bad2767a1397a1c5ef00">vmax_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmax_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33254</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80486fa2fdb9d3c93c7083af23532172"><div class="ttname"><a href="riscv__vector_8h.html#a80486fa2fdb9d3c93c7083af23532172">vredxor_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredxor_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63403</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a35ab79bbac8ce1849da7c3fd8ac9e66e"><div class="ttname"><a href="riscv__vector_8h.html#a35ab79bbac8ce1849da7c3fd8ac9e66e">vmulhsu_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmulhsu_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35872</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac65a85a5d3702e35bde96894206d26c1"><div class="ttname"><a href="riscv__vector_8h.html#ac65a85a5d3702e35bde96894206d26c1">vssubu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vssubu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47751</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aecdd4b5b13a814d99eb3d15ff29718a2"><div class="ttname"><a href="riscv__vector_8h.html#aecdd4b5b13a814d99eb3d15ff29718a2">vmaxu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmaxu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32870</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9508db348d3cfd1574ea469ffe7f3bcd"><div class="ttname"><a href="riscv__vector_8h.html#a9508db348d3cfd1574ea469ffe7f3bcd">vsuxe_v_u8m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_u8m1_m(vmask_t mask, uint8_t *base, vuint8m1_t index, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4634</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5862cfa3f6f8733b2677d21bf4fd1c8c"><div class="ttname"><a href="riscv__vector_8h.html#a5862cfa3f6f8733b2677d21bf4fd1c8c">vmsleu_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26158</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae2ce6e5b7301f526411a9a06109e41c4"><div class="ttname"><a href="riscv__vector_8h.html#ae2ce6e5b7301f526411a9a06109e41c4">vmulhsu_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmulhsu_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35824</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad9657733e17423f20282743bff60431b"><div class="ttname"><a href="riscv__vector_8h.html#ad9657733e17423f20282743bff60431b">vmsgt_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27242</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ace019f462ba141ed07047c8aaebf4652"><div class="ttname"><a href="riscv__vector_8h.html#ace019f462ba141ed07047c8aaebf4652">vadd_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vadd_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5910</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1e5cb29000a66e1939ccc267f6d40d06"><div class="ttname"><a href="riscv__vector_8h.html#a1e5cb29000a66e1939ccc267f6d40d06">vmax_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmax_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32101</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aadf1574cd319e7d6dce0a0894e639671"><div class="ttname"><a href="riscv__vector_8h.html#aadf1574cd319e7d6dce0a0894e639671">vnsra_wx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnsra_wx_i8m1_m(vmask_t mask, vint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24002</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a58b1296a72c832048da4be530fb1abd8"><div class="ttname"><a href="riscv__vector_8h.html#a58b1296a72c832048da4be530fb1abd8">vnmsac_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsac_vx_u16m1(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40236</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a687c09ed54eddb9e85ac485214e43036"><div class="ttname"><a href="riscv__vector_8h.html#a687c09ed54eddb9e85ac485214e43036">vminu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vminu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31221</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8b7312288ae2a6cb5606064dd7c39723"><div class="ttname"><a href="riscv__vector_8h.html#a8b7312288ae2a6cb5606064dd7c39723">vsub_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsub_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6550</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a22292d6d0f4ea9893cce807041b4940f"><div class="ttname"><a href="riscv__vector_8h.html#a22292d6d0f4ea9893cce807041b4940f">vremu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vremu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36809</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a88bb2cd2d860fc83c3f4a0798ba73777"><div class="ttname"><a href="riscv__vector_8h.html#a88bb2cd2d860fc83c3f4a0798ba73777">vmulhsu_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmulhsu_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34355</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e7b4b059c0691fd1ee9ce1f85bb5f9e"><div class="ttname"><a href="riscv__vector_8h.html#a2e7b4b059c0691fd1ee9ce1f85bb5f9e">vwaddu_vx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_vx_u16m2_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10066</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9473a244e75312097ff29e7d4199bc4f"><div class="ttname"><a href="riscv__vector_8h.html#a9473a244e75312097ff29e7d4199bc4f">vor_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vor_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18473</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a22299dc5033774b51487400d3d115c95"><div class="ttname"><a href="riscv__vector_8h.html#a22299dc5033774b51487400d3d115c95">vmadc_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13416</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a316abd031b15547b7232561547418147"><div class="ttname"><a href="riscv__vector_8h.html#a316abd031b15547b7232561547418147">vsub_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsub_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7950</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad0113e3e1b2c128a801befc6b1f57cc5"><div class="ttname"><a href="riscv__vector_8h.html#ad0113e3e1b2c128a801befc6b1f57cc5">vsxe_v_i32m1</a></div><div class="ttdeci">__rv32 void vsxe_v_i32m1(int32_t *base, vuint32m1_t index, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3525</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2fd3916bd65d00227dbda3d09c339d3f"><div class="ttname"><a href="riscv__vector_8h.html#a2fd3916bd65d00227dbda3d09c339d3f">vrgather_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vrgather_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70189</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a15b06ddbe2f0016603f95bf290e74938"><div class="ttname"><a href="riscv__vector_8h.html#a15b06ddbe2f0016603f95bf290e74938">vse_v_u32m1</a></div><div class="ttdeci">__rv32 void vse_v_u32m1(vuint32m1_t value, uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:989</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae7ba6db28d32f262ebbc4f136222e8bb"><div class="ttname"><a href="riscv__vector_8h.html#ae7ba6db28d32f262ebbc4f136222e8bb">vfirst_m_m</a></div><div class="ttdeci">__rv32 uint32_t vfirst_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65190</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0d215b02aad7b79eebc3dffeaaebdb3c"><div class="ttname"><a href="riscv__vector_8h.html#a0d215b02aad7b79eebc3dffeaaebdb3c">vredxor_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredxor_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63352</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9307da07d0d7ad673bc6dc4bc17fb026"><div class="ttname"><a href="riscv__vector_8h.html#a9307da07d0d7ad673bc6dc4bc17fb026">vdivu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vdivu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36237</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab9ccfed8834b57ef41343c0137e2bce9"><div class="ttname"><a href="riscv__vector_8h.html#ab9ccfed8834b57ef41343c0137e2bce9">vor_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vor_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16599</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae65c0a530cb7329dc705fb4dc7a82dd9"><div class="ttname"><a href="riscv__vector_8h.html#ae65c0a530cb7329dc705fb4dc7a82dd9">vssra_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vssra_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52865</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa3cbaeb6ecf92bc5037a61736e9dca36"><div class="ttname"><a href="riscv__vector_8h.html#aa3cbaeb6ecf92bc5037a61736e9dca36">vqmaccus_vx_i32m4</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccus_vx_i32m4(vint32m4_t acc, uint8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45287</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9da3f9d779d391f8337f16c955401895"><div class="ttname"><a href="riscv__vector_8h.html#a9da3f9d779d391f8337f16c955401895">vslide1up_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vslide1up_vx_i8m1(vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67980</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a00ab2c04e693418f07fad10f35b027e7"><div class="ttname"><a href="riscv__vector_8h.html#a00ab2c04e693418f07fad10f35b027e7">vssubu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vssubu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49064</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac982630834178b1bd1a25ea53392c1c9"><div class="ttname"><a href="riscv__vector_8h.html#ac982630834178b1bd1a25ea53392c1c9">vmsne_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28236</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2df2ec73914e3bd387fbd5705bc246fe"><div class="ttname"><a href="riscv__vector_8h.html#a2df2ec73914e3bd387fbd5705bc246fe">vadd_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vadd_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7494</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a739582ec9732af4d9534295259ee0557"><div class="ttname"><a href="riscv__vector_8h.html#a739582ec9732af4d9534295259ee0557">vsbc_vxm_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsbc_vxm_u32m1(vuint32m1_t op1, uint32_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14280</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a680ce25cf1837a77d7e341d11ea80505"><div class="ttname"><a href="riscv__vector_8h.html#a680ce25cf1837a77d7e341d11ea80505">vmaxu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmaxu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31617</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0247691c89b59ed79f446f0ff7f91c85"><div class="ttname"><a href="riscv__vector_8h.html#a0247691c89b59ed79f446f0ff7f91c85">vmadc_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13460</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab6db0ea40e90f6b6111cbe75eba93dbf"><div class="ttname"><a href="riscv__vector_8h.html#ab6db0ea40e90f6b6111cbe75eba93dbf">vwmaccu_vx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccu_vx_u32m2_m(vmask_t mask, vuint32m2_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44653</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a60a14e41229d2577125f841ed18a7cf9"><div class="ttname"><a href="riscv__vector_8h.html#a60a14e41229d2577125f841ed18a7cf9">vdivu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vdivu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36193</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9d250d7e97a6b57a6af4c6cc800b482f"><div class="ttname"><a href="riscv__vector_8h.html#a9d250d7e97a6b57a6af4c6cc800b482f">vwredsumu_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwredsumu_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint16m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64462</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad722f78ab473a56008fe06609ce7f5bb"><div class="ttname"><a href="riscv__vector_8h.html#ad722f78ab473a56008fe06609ce7f5bb">vasub_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vasub_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50473</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a091920c5c07a2c026eb7d6bc109eae25"><div class="ttname"><a href="riscv__vector_8h.html#a091920c5c07a2c026eb7d6bc109eae25">vssra_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vssra_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52953</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a19bc6882f153d8150945bad937ffe052"><div class="ttname"><a href="riscv__vector_8h.html#a19bc6882f153d8150945bad937ffe052">vnmsub_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsub_vx_u32m1(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41436</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8842b19de8e87d41277c6e63a6610912"><div class="ttname"><a href="riscv__vector_8h.html#a8842b19de8e87d41277c6e63a6610912">vredor_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredor_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63148</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad2f6c8228ffbd40a18b6b7f19b933da0"><div class="ttname"><a href="riscv__vector_8h.html#ad2f6c8228ffbd40a18b6b7f19b933da0">vnmsac_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsac_vv_i32m1_m(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42217</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a863fc8653a31377d892e67fe2014bf68"><div class="ttname"><a href="riscv__vector_8h.html#a863fc8653a31377d892e67fe2014bf68">vsaddu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsaddu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46911</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a95956e5ea023df125a4055be217e0b29"><div class="ttname"><a href="riscv__vector_8h.html#a95956e5ea023df125a4055be217e0b29">vwaddu_vv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_vv_u32m2(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8868</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aedcfefd2ffc958ebe2c55f78f35e116f"><div class="ttname"><a href="riscv__vector_8h.html#aedcfefd2ffc958ebe2c55f78f35e116f">vssra_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vssra_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53942</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1be0f1a9fd68eea333e914a2f2c33081"><div class="ttname"><a href="riscv__vector_8h.html#a1be0f1a9fd68eea333e914a2f2c33081">vnsrl_wx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnsrl_wx_u8m1(vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23291</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a03ad4a2ee8ac1dd0364a30a0869b55b6"><div class="ttname"><a href="riscv__vector_8h.html#a03ad4a2ee8ac1dd0364a30a0869b55b6">vsuxe_v_f32m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_f32m1(float32_t *base, vuint32m1_t index, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4423</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae78fa13d076d016240d9fd3bc1a4068b"><div class="ttname"><a href="riscv__vector_8h.html#ae78fa13d076d016240d9fd3bc1a4068b">vsub_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsub_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8334</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a864908382b54a4d5ebaa8ad7e9bf0f18"><div class="ttname"><a href="riscv__vector_8h.html#a864908382b54a4d5ebaa8ad7e9bf0f18">vmsif_m</a></div><div class="ttdeci">__rv32 vmask_t vmsif_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65250</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae7e14d04d5439109be68776aa24b0e51"><div class="ttname"><a href="riscv__vector_8h.html#ae7e14d04d5439109be68776aa24b0e51">vqmaccu_vv_u32m4_m</a></div><div class="ttdeci">__rv32 vuint32m4_t vqmaccu_vv_u32m4_m(vmask_t mask, vuint32m4_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45320</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4978dc5978b854778088a0b91f04d346"><div class="ttname"><a href="riscv__vector_8h.html#a4978dc5978b854778088a0b91f04d346">vwmaccsu_vv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwmaccsu_vv_i32m2(vint32m2_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44328</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae2ca65cf535f2f6b0bd489bd646d1da5"><div class="ttname"><a href="riscv__vector_8h.html#ae2ca65cf535f2f6b0bd489bd646d1da5">vredsum_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredsum_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60924</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53ef7338d5160d44a64bc068c8bb6c40"><div class="ttname"><a href="riscv__vector_8h.html#a53ef7338d5160d44a64bc068c8bb6c40">vfmadd_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmadd_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57428</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a167fc19d8873caa9e41511a66d2569b9"><div class="ttname"><a href="riscv__vector_8h.html#a167fc19d8873caa9e41511a66d2569b9">viota_m_m</a></div><div class="ttdeci">__rv32 vmask_t viota_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65348</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f5b9509d0f99b715f6132c4ffb6ca53"><div class="ttname"><a href="riscv__vector_8h.html#a8f5b9509d0f99b715f6132c4ffb6ca53">vwaddu_wv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_wv_u16m2_m(vmask_t mask, vuint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10612</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abd013553396927690987662a13965ed2"><div class="ttname"><a href="riscv__vector_8h.html#abd013553396927690987662a13965ed2">vor_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vor_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18665</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeccc2f7615bca36a0fee95d6292f4647"><div class="ttname"><a href="riscv__vector_8h.html#aeccc2f7615bca36a0fee95d6292f4647">vfsgnjx_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjx_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58848</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa318d1fc39c1ea51aeabd94f4cb4abf2"><div class="ttname"><a href="riscv__vector_8h.html#aa318d1fc39c1ea51aeabd94f4cb4abf2">vrgather_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vrgather_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69745</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0fc54843838e118f9018569fa6cd33d0"><div class="ttname"><a href="riscv__vector_8h.html#a0fc54843838e118f9018569fa6cd33d0">vmsbc_vxm_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_i8m1(vint8m1_t op1, int8_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14616</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8271b0594e9ff3ef50f9886c30a09506"><div class="ttname"><a href="riscv__vector_8h.html#a8271b0594e9ff3ef50f9886c30a09506">vmadd_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmadd_vx_u16m1(vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40812</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0833792cac3ca37e8071ac268995419a"><div class="ttname"><a href="riscv__vector_8h.html#a0833792cac3ca37e8071ac268995419a">vssubu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vssubu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49256</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac22c050de0fbcc82aad36b3d87b44cc"><div class="ttname"><a href="riscv__vector_8h.html#aac22c050de0fbcc82aad36b3d87b44cc">vmv_v_v_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmv_v_v_i8m1(vint8m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46006</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adffc51162bdd8c85cf8f8903cd13e006"><div class="ttname"><a href="riscv__vector_8h.html#adffc51162bdd8c85cf8f8903cd13e006">vslidedown_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vslidedown_vx_u8m1(vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66902</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa880e0ce271e83ea08aa66115d7dd033"><div class="ttname"><a href="riscv__vector_8h.html#aa880e0ce271e83ea08aa66115d7dd033">vaadd_vx_i32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vaadd_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50121</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afb4d9164824313a78c99da141a4ad844"><div class="ttname"><a href="riscv__vector_8h.html#afb4d9164824313a78c99da141a4ad844">vadc_vvm_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vadc_vvm_u16m1(vuint16m1_t op1, vuint16m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11436</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1144120f745a15aa9c4abdb52b0474ca"><div class="ttname"><a href="riscv__vector_8h.html#a1144120f745a15aa9c4abdb52b0474ca">vnmsub_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsub_vv_u8m1(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41052</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a006ce5e5507b4d2945fe20a7ee2000da"><div class="ttname"><a href="riscv__vector_8h.html#a006ce5e5507b4d2945fe20a7ee2000da">vadd_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vadd_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5735</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1733f9759bc0ec083e976b7808b6f996"><div class="ttname"><a href="riscv__vector_8h.html#a1733f9759bc0ec083e976b7808b6f996">vmsleu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29556</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3f5341a76627aad9a4fad6dfdeaa2e53"><div class="ttname"><a href="riscv__vector_8h.html#a3f5341a76627aad9a4fad6dfdeaa2e53">vwsubu_vx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_vx_u32m2_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10261</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a530262e7bf932aae0510324105d17adf"><div class="ttname"><a href="riscv__vector_8h.html#a530262e7bf932aae0510324105d17adf">vwsub_vx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_vx_i32m2(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9372</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1f2863c083b073ad18568bbb96d11525"><div class="ttname"><a href="riscv__vector_8h.html#a1f2863c083b073ad18568bbb96d11525">vwmul_vx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwmul_vx_i16m2(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a807f6951ef318cf2076640a49538caf3"><div class="ttname"><a href="riscv__vector_8h.html#a807f6951ef318cf2076640a49538caf3">vssrl_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vssrl_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52489</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe45244f41b8de29fc6160be1acf1c16"><div class="ttname"><a href="riscv__vector_8h.html#abe45244f41b8de29fc6160be1acf1c16">vwaddu_wx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_wx_u32m2(vuint32m2_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9516</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0407a34c4acf6b69a33dfef23c97418a"><div class="ttname"><a href="riscv__vector_8h.html#a0407a34c4acf6b69a33dfef23c97418a">vmsltu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28980</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a43dae8696b5a48fadfc5e0da754bbf22"><div class="ttname"><a href="riscv__vector_8h.html#a43dae8696b5a48fadfc5e0da754bbf22">vor_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vor_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18521</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66b57e8fdd18b9244bb660d2e08fe7cc"><div class="ttname"><a href="riscv__vector_8h.html#a66b57e8fdd18b9244bb660d2e08fe7cc">vsse_v_u32m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_u32m1_m(vmask_t mask, uint32_t *base, const int32_t stride, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2676</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2afb1869bce03c18b72a038c3dd2ca2b"><div class="ttname"><a href="riscv__vector_8h.html#a2afb1869bce03c18b72a038c3dd2ca2b">vsbc_vvm_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsbc_vvm_u16m1(vuint16m1_t op1, vuint16m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13944</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a72bec25f71a3c5a0ef792b4f30ccfbce"><div class="ttname"><a href="riscv__vector_8h.html#a72bec25f71a3c5a0ef792b4f30ccfbce">vmsne_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28668</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a96b485aa6e141457362f4ee399fa5120"><div class="ttname"><a href="riscv__vector_8h.html#a96b485aa6e141457362f4ee399fa5120">vdivu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vdivu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36105</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78e8caceeec9022ef41d2b75f35290dd"><div class="ttname"><a href="riscv__vector_8h.html#a78e8caceeec9022ef41d2b75f35290dd">vmseq_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27491</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad41f88377beaf9cf417088942270eb1f"><div class="ttname"><a href="riscv__vector_8h.html#ad41f88377beaf9cf417088942270eb1f">vwmacc_vv_i32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmacc_vv_i32m2(vint32m2_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44172</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a717002ed498a730efa917a190fa74a93"><div class="ttname"><a href="riscv__vector_8h.html#a717002ed498a730efa917a190fa74a93">vmul_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmul_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33563</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4eca7e27c37654432d08cdcc222e89af"><div class="ttname"><a href="riscv__vector_8h.html#a4eca7e27c37654432d08cdcc222e89af">vnsrl_wv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnsrl_wv_u16m1(vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23255</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aadb688f4693692cba21ded4ff223f9f5"><div class="ttname"><a href="riscv__vector_8h.html#aadb688f4693692cba21ded4ff223f9f5">vdiv_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vdiv_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37555</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7328f96a0b2db89f0dbfa2ec519af4fd"><div class="ttname"><a href="riscv__vector_8h.html#a7328f96a0b2db89f0dbfa2ec519af4fd">vnsrl_wx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnsrl_wx_u16m1_m(vmask_t mask, vuint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23795</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a14b467bb11fc740e0f8c642a2b9e048d"><div class="ttname"><a href="riscv__vector_8h.html#a14b467bb11fc740e0f8c642a2b9e048d">vnmsac_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsac_vv_i8m1(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39756</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abbe5b93c19e35c2b6750ad7bcf7b69b0"><div class="ttname"><a href="riscv__vector_8h.html#abbe5b93c19e35c2b6750ad7bcf7b69b0">vor_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vor_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16555</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a293b4e2de63d65244ccde57656cb93da"><div class="ttname"><a href="riscv__vector_8h.html#a293b4e2de63d65244ccde57656cb93da">vsra_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsra_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20979</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7584d03997105276c694d81aa185e766"><div class="ttname"><a href="riscv__vector_8h.html#a7584d03997105276c694d81aa185e766">vrem_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrem_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38227</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af26e28d0105b3989c643acf270dc306a"><div class="ttname"><a href="riscv__vector_8h.html#af26e28d0105b3989c643acf270dc306a">vmax_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmax_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33206</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a26a8c4bbbb2a45d213740bc314c93fbd"><div class="ttname"><a href="riscv__vector_8h.html#a26a8c4bbbb2a45d213740bc314c93fbd">vmsleu_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26290</div></div>
<div class="ttc" id="ariscv__vector_8h_html_addefe8dcaa3ab156e74cd7d6544b0530"><div class="ttname"><a href="riscv__vector_8h.html#addefe8dcaa3ab156e74cd7d6544b0530">vand_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vand_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17585</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2481af51d8ac25c00b751c975fa4a3a4"><div class="ttname"><a href="riscv__vector_8h.html#a2481af51d8ac25c00b751c975fa4a3a4">vse_v_i8m1</a></div><div class="ttdeci">__rv32 void vse_v_i8m1(vint8m1_t value, int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:769</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad3d0ad4f22946c5bb2150aedef719a17"><div class="ttname"><a href="riscv__vector_8h.html#ad3d0ad4f22946c5bb2150aedef719a17">vrem_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vrem_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36985</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8bffe37921fb3b41bdb143bbb95de531"><div class="ttname"><a href="riscv__vector_8h.html#a8bffe37921fb3b41bdb143bbb95de531">vsub_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsub_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8046</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a944d6fa6a040fe356daaf6bb4046a4ae"><div class="ttname"><a href="riscv__vector_8h.html#a944d6fa6a040fe356daaf6bb4046a4ae">vnmsub_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsub_vx_u32m1_m(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43933</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae6340ddac10eb7d124c83dda0c40121e"><div class="ttname"><a href="riscv__vector_8h.html#ae6340ddac10eb7d124c83dda0c40121e">vsrl_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsrl_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22459</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad1967d56c792892ba7caf7ff3061dc18"><div class="ttname"><a href="riscv__vector_8h.html#ad1967d56c792892ba7caf7ff3061dc18">vasub_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vasub_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50429</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6c24f273af83eb9d3cb2dc8b4d699e9"><div class="ttname"><a href="riscv__vector_8h.html#ac6c24f273af83eb9d3cb2dc8b4d699e9">vmadc_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13240</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b91ed01b96fc3a49f9e188e1d4d2512"><div class="ttname"><a href="riscv__vector_8h.html#a6b91ed01b96fc3a49f9e188e1d4d2512">vmand_mm</a></div><div class="ttdeci">__rv32 vmask_t vmand_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64977</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4692008f1943f4505d37bdb60a0ef9e"><div class="ttname"><a href="riscv__vector_8h.html#aa4692008f1943f4505d37bdb60a0ef9e">vfclass_v_f32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vfclass_v_f32m1(vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59868</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab4567e619e93ef3b9bdce7686077f5d0"><div class="ttname"><a href="riscv__vector_8h.html#ab4567e619e93ef3b9bdce7686077f5d0">vnmsub_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsub_vx_u8m1_m(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43829</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5fb71af9bd066a0715c034581fc7c845"><div class="ttname"><a href="riscv__vector_8h.html#a5fb71af9bd066a0715c034581fc7c845">vslideup_vx_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslideup_vx_f32m1_m(vmask_t mask, vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66369</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac1a6aedf47b1fe9ff79a4a90a2f9dabc"><div class="ttname"><a href="riscv__vector_8h.html#ac1a6aedf47b1fe9ff79a4a90a2f9dabc">vsll_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsll_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21547</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa6279a189cb175e9142510bab498912d"><div class="ttname"><a href="riscv__vector_8h.html#aa6279a189cb175e9142510bab498912d">vxor_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vxor_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17019</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf87a6f3f6df6c10b0b4c97fd2ff9b06"><div class="ttname"><a href="riscv__vector_8h.html#aaf87a6f3f6df6c10b0b4c97fd2ff9b06">vfmsac_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsac_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56315</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6bf463f6ac9d1305815c4d1d541afa03"><div class="ttname"><a href="riscv__vector_8h.html#a6bf463f6ac9d1305815c4d1d541afa03">vqmaccu_vx_u32m4_m</a></div><div class="ttdeci">__rv32 vuint32m4_t vqmaccu_vx_u32m4_m(vmask_t mask, vuint32m4_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45352</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac2341eebc9a68582524dee5e1361888"><div class="ttname"><a href="riscv__vector_8h.html#aac2341eebc9a68582524dee5e1361888">vsrl_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsrl_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22363</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a99d5bb9934ef408885b54fbe5fa69627"><div class="ttname"><a href="riscv__vector_8h.html#a99d5bb9934ef408885b54fbe5fa69627">vand_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vand_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17921</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a516d183984a09f4a7916fb7488cbacc7"><div class="ttname"><a href="riscv__vector_8h.html#a516d183984a09f4a7916fb7488cbacc7">vredsum_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredsum_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62434</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee39d1d242a2cef38c26c22882282cc3"><div class="ttname"><a href="riscv__vector_8h.html#aee39d1d242a2cef38c26c22882282cc3">vdiv_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vdiv_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36413</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a276e30909a3addd39fe7c0670f3c288b"><div class="ttname"><a href="riscv__vector_8h.html#a276e30909a3addd39fe7c0670f3c288b">vssubu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vssubu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47619</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a271163bb77ba23bea29d8ec996759f5d"><div class="ttname"><a href="riscv__vector_8h.html#a271163bb77ba23bea29d8ec996759f5d">vfredmax_vs_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredmax_vs_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64688</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a289b33773955cfb6c9f8e8a2f2bba560"><div class="ttname"><a href="riscv__vector_8h.html#a289b33773955cfb6c9f8e8a2f2bba560">vfdiv_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfdiv_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56004</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a429f5b380709f1069bb85768e1c81108"><div class="ttname"><a href="riscv__vector_8h.html#a429f5b380709f1069bb85768e1c81108">vmflt_vv_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmflt_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59085</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa64c7d5fe29dd1df623fc2de2df9ce52"><div class="ttname"><a href="riscv__vector_8h.html#aa64c7d5fe29dd1df623fc2de2df9ce52">vadd_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vadd_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5560</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7e684ab2526efcaa64f3c4b2fb77839e"><div class="ttname"><a href="riscv__vector_8h.html#a7e684ab2526efcaa64f3c4b2fb77839e">vssrl_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vssrl_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53439</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab8613fea1843a793c6b905e7ea9c82f6"><div class="ttname"><a href="riscv__vector_8h.html#ab8613fea1843a793c6b905e7ea9c82f6">vsbc_vvm_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsbc_vvm_i16m1(vint16m1_t op1, vint16m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13800</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a69e0f20e95b347980693ee3834c767ba"><div class="ttname"><a href="riscv__vector_8h.html#a69e0f20e95b347980693ee3834c767ba">vadd_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vadd_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7351</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e30abb26db64a379107879e1e0b9585"><div class="ttname"><a href="riscv__vector_8h.html#a2e30abb26db64a379107879e1e0b9585">vlse_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vlse_v_u16m1(const uint16_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1595</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8dd0674358a6225e8cb40d40a92b55a1"><div class="ttname"><a href="riscv__vector_8h.html#a8dd0674358a6225e8cb40d40a92b55a1">viota_m</a></div><div class="ttdeci">__rv32 vmask_t viota_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65328</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a84683ec9b359a33ba6b7d1cfed800acc"><div class="ttname"><a href="riscv__vector_8h.html#a84683ec9b359a33ba6b7d1cfed800acc">vnmsac_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsac_vv_i16m1(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39804</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8cdee608d3f6917b636d07d10a05bc2e"><div class="ttname"><a href="riscv__vector_8h.html#a8cdee608d3f6917b636d07d10a05bc2e">vmul_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmul_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34960</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee117b48017f6bb70088282538425adf"><div class="ttname"><a href="riscv__vector_8h.html#aee117b48017f6bb70088282538425adf">vmadc_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13108</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac4739630d823cb5145d4771c18d3bb08"><div class="ttname"><a href="riscv__vector_8h.html#ac4739630d823cb5145d4771c18d3bb08">vnclip_wv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnclip_wv_i8m1_m(vmask_t mask, vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54857</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9285fcc6a246833694150c3519531273"><div class="ttname"><a href="riscv__vector_8h.html#a9285fcc6a246833694150c3519531273">vsaddu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsaddu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46955</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a199444867595cdd7f834a30a8894aa2b"><div class="ttname"><a href="riscv__vector_8h.html#a199444867595cdd7f834a30a8894aa2b">vaadd_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vaadd_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51178</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab9393e469a19627ded3934a7923860da"><div class="ttname"><a href="riscv__vector_8h.html#ab9393e469a19627ded3934a7923860da">vadd_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vadd_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7542</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a94fb68849efc19bf1703e1cc3a7678cc"><div class="ttname"><a href="riscv__vector_8h.html#a94fb68849efc19bf1703e1cc3a7678cc">vwsubu_wx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_wx_u32m2_m(vmask_t mask, vuint32m2_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10885</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9a0c92144b5481415fcd6edc589210b6"><div class="ttname"><a href="riscv__vector_8h.html#a9a0c92144b5481415fcd6edc589210b6">vnmsac_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsac_vv_u16m1(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39948</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a34faeeb9cebee5ebf3a528028b02688d"><div class="ttname"><a href="riscv__vector_8h.html#a34faeeb9cebee5ebf3a528028b02688d">vsub_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsub_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7998</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a324a329cece918de1896d5087290e321"><div class="ttname"><a href="riscv__vector_8h.html#a324a329cece918de1896d5087290e321">vmseq_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24350</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afcb9c6182909acf027902d2407071d5d"><div class="ttname"><a href="riscv__vector_8h.html#afcb9c6182909acf027902d2407071d5d">vssubu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vssubu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47839</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80dca9cb18165d5ccaffde7cfdf42874"><div class="ttname"><a href="riscv__vector_8h.html#a80dca9cb18165d5ccaffde7cfdf42874">vrsub_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vrsub_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6638</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acad9bbd8ad0fec29ad376e9781349de7"><div class="ttname"><a href="riscv__vector_8h.html#acad9bbd8ad0fec29ad376e9781349de7">vaaddu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vaaddu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49637</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c37c57dea216ee8d0e1d940852accbf"><div class="ttname"><a href="riscv__vector_8h.html#a1c37c57dea216ee8d0e1d940852accbf">vminu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vminu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32294</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8e3a1c71d918a645b3c4c94b9453fc3f"><div class="ttname"><a href="riscv__vector_8h.html#a8e3a1c71d918a645b3c4c94b9453fc3f">vredsum_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredsum_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62587</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6c778c1b09c61669a819d3a18fc41e70"><div class="ttname"><a href="riscv__vector_8h.html#a6c778c1b09c61669a819d3a18fc41e70">vle_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vle_v_u16m1(const uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:331</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af207d3fce0593d6660291055809a4bc2"><div class="ttname"><a href="riscv__vector_8h.html#af207d3fce0593d6660291055809a4bc2">vsaddu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsaddu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48344</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53616b75fa3785eb6ff59a94b8de8a59"><div class="ttname"><a href="riscv__vector_8h.html#a53616b75fa3785eb6ff59a94b8de8a59">vmulhsu_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmulhsu_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34443</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae21b42ae0b89cf7985cd38c3a1877e4f"><div class="ttname"><a href="riscv__vector_8h.html#ae21b42ae0b89cf7985cd38c3a1877e4f">vmsgtu_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26998</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a34088dbc846d9737a819d37efa601522"><div class="ttname"><a href="riscv__vector_8h.html#a34088dbc846d9737a819d37efa601522">vslidedown_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vslidedown_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67445</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7319ce41c3bd536210ae182b9666adb4"><div class="ttname"><a href="riscv__vector_8h.html#a7319ce41c3bd536210ae182b9666adb4">vredmaxu_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredmaxu_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63709</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a55a1e0375aa15692d36d3d7be014cc11"><div class="ttname"><a href="riscv__vector_8h.html#a55a1e0375aa15692d36d3d7be014cc11">vleff_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vleff_v_u32m1(const uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5033</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac904b7d7432440d0619abd9ce903d09e"><div class="ttname"><a href="riscv__vector_8h.html#ac904b7d7432440d0619abd9ce903d09e">vand_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vand_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15519</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a635b034d075876a0c751e50b862d5901"><div class="ttname"><a href="riscv__vector_8h.html#a635b034d075876a0c751e50b862d5901">vxor_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vxor_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19217</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3ab4a97282a7588d363d0bb62d20ad14"><div class="ttname"><a href="riscv__vector_8h.html#a3ab4a97282a7588d363d0bb62d20ad14">vasub_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vasub_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50605</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1cc9d127344906ed5267ea2e79ed2afc"><div class="ttname"><a href="riscv__vector_8h.html#a1cc9d127344906ed5267ea2e79ed2afc">vleff_v_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vleff_v_f32m1_m(vmask_t mask, const float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5384</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57d919be47b3644eec2114b3ac4a7d1f"><div class="ttname"><a href="riscv__vector_8h.html#a57d919be47b3644eec2114b3ac4a7d1f">vredsum_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredsum_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62536</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afa332660fe7289b5fbe1671a5133dd74"><div class="ttname"><a href="riscv__vector_8h.html#afa332660fe7289b5fbe1671a5133dd74">vwadd_wv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_wv_i16m2(vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9696</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7459dbc2b24e21835b575bc679998634"><div class="ttname"><a href="riscv__vector_8h.html#a7459dbc2b24e21835b575bc679998634">vfmsac_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsac_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57153</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae4d5389d6ac53fb2c02053c11bb4f232"><div class="ttname"><a href="riscv__vector_8h.html#ae4d5389d6ac53fb2c02053c11bb4f232">vnclip_wx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnclip_wx_i8m1(vint16m2_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54450</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a700378aa96a395dd75a8a2f577122353"><div class="ttname"><a href="riscv__vector_8h.html#a700378aa96a395dd75a8a2f577122353">vfncvt_xu_f_w_f32m2_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vfncvt_xu_f_w_f32m2_m(vmask_t mask, vfloat32m2_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60653</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a88b6c8ebf0a80406c5109748f2f2261e"><div class="ttname"><a href="riscv__vector_8h.html#a88b6c8ebf0a80406c5109748f2f2261e">vmslt_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25806</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2adbeaed824c6f6570ff171abab48149"><div class="ttname"><a href="riscv__vector_8h.html#a2adbeaed824c6f6570ff171abab48149">vssra_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vssra_vx_i32m1(vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53041</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad10b51db7a496481b19e88e790c80d9e"><div class="ttname"><a href="riscv__vector_8h.html#ad10b51db7a496481b19e88e790c80d9e">vslideup_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vslideup_vx_i16m1(vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65823</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a52b5c6120db63a4e724276dc48fab652"><div class="ttname"><a href="riscv__vector_8h.html#a52b5c6120db63a4e724276dc48fab652">vssubu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vssubu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47707</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a33fe59ae56729a8b5da864032950c895"><div class="ttname"><a href="riscv__vector_8h.html#a33fe59ae56729a8b5da864032950c895">vslidedown_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vslidedown_vx_i16m1(vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66949</div></div>
<div class="ttc" id="ariscv__vector_8h_html_affefd30767473bc654c37aee2f87ae6a"><div class="ttname"><a href="riscv__vector_8h.html#affefd30767473bc654c37aee2f87ae6a">vwsubu_vv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_vv_u32m2(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9012</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7390af0fb4aecf0112c4ca1ad64e80d"><div class="ttname"><a href="riscv__vector_8h.html#af7390af0fb4aecf0112c4ca1ad64e80d">vsaddu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsaddu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46867</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c0a5925fb70f20f3d0b32f4892db7b3"><div class="ttname"><a href="riscv__vector_8h.html#a7c0a5925fb70f20f3d0b32f4892db7b3">vredxor_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredxor_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63505</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a18fb8dfc5965be42b88a182a46294923"><div class="ttname"><a href="riscv__vector_8h.html#a18fb8dfc5965be42b88a182a46294923">vsll_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsll_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21451</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac8bcafefbd6b47e757a00ecff2fe9b9c"><div class="ttname"><a href="riscv__vector_8h.html#ac8bcafefbd6b47e757a00ecff2fe9b9c">vsxe_v_u32m1</a></div><div class="ttdeci">__rv32 void vsxe_v_u32m1(uint32_t *base, vuint32m1_t index, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3669</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a858dfc1ee58b97d32cde2d0f65a414f6"><div class="ttname"><a href="riscv__vector_8h.html#a858dfc1ee58b97d32cde2d0f65a414f6">vrgather_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vrgather_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69694</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a092c8245421c12f20e518dca50a50e90"><div class="ttname"><a href="riscv__vector_8h.html#a092c8245421c12f20e518dca50a50e90">vwmacc_vv_i16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmacc_vv_i16m2(vint16m2_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44133</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac287c1e8f15607a83bd4846f0bbc9a49"><div class="ttname"><a href="riscv__vector_8h.html#ac287c1e8f15607a83bd4846f0bbc9a49">vwadd_wx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_wx_i16m2_m(vmask_t mask, vint16m2_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11002</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66cf704c717e3fd1c0601f1c50601d39"><div class="ttname"><a href="riscv__vector_8h.html#a66cf704c717e3fd1c0601f1c50601d39">vmsleu_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26070</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3f4d3f8dc81020500a606d090ac226e5"><div class="ttname"><a href="riscv__vector_8h.html#a3f4d3f8dc81020500a606d090ac226e5">vwmaccsu_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmaccsu_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44947</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abc1cf969e50049ac32c3b447b85107ea"><div class="ttname"><a href="riscv__vector_8h.html#abc1cf969e50049ac32c3b447b85107ea">vmadd_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmadd_vx_i8m1_m(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43049</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a13e01fa76ff85a6a0dabec73a48e4c85"><div class="ttname"><a href="riscv__vector_8h.html#a13e01fa76ff85a6a0dabec73a48e4c85">vmul_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmul_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33739</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae8e2769855335804aada182bf6653915"><div class="ttname"><a href="riscv__vector_8h.html#ae8e2769855335804aada182bf6653915">vremu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vremu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36589</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a648f86817f0b65ed4470edbcf54a48fc"><div class="ttname"><a href="riscv__vector_8h.html#a648f86817f0b65ed4470edbcf54a48fc">vslide1up_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vslide1up_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68570</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aecba70083eea29c5bd5cb3e708d68863"><div class="ttname"><a href="riscv__vector_8h.html#aecba70083eea29c5bd5cb3e708d68863">vmsleu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29604</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae52616b18e254e41d0075c7cbec58059"><div class="ttname"><a href="riscv__vector_8h.html#ae52616b18e254e41d0075c7cbec58059">vadc_vvm_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vadc_vvm_u8m1(vuint8m1_t op1, vuint8m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11388</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adc670cb6936d78c23de3b77fdae3b75e"><div class="ttname"><a href="riscv__vector_8h.html#adc670cb6936d78c23de3b77fdae3b75e">vsuxe_v_i16m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_i16m1_m(vmask_t mask, int16_t *base, vuint16m1_t index, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4530</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a30fc57e8bd9a776b4f9767c5e4089e52"><div class="ttname"><a href="riscv__vector_8h.html#a30fc57e8bd9a776b4f9767c5e4089e52">vwmaccu_vv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccu_vv_u32m2_m(vmask_t mask, vuint32m2_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44569</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad5adba1603e97a5b03d2488bb5ef0990"><div class="ttname"><a href="riscv__vector_8h.html#ad5adba1603e97a5b03d2488bb5ef0990">vmsle_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30204</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad12ed1e0dc45caaef193d7f31636d7d5"><div class="ttname"><a href="riscv__vector_8h.html#ad12ed1e0dc45caaef193d7f31636d7d5">vadc_vvm_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vadc_vvm_i32m1(vint32m1_t op1, vint32m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0bb92c194c3e2ff9c26b2da9f430a3e5"><div class="ttname"><a href="riscv__vector_8h.html#a0bb92c194c3e2ff9c26b2da9f430a3e5">vsaddu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsaddu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48248</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af2914cb338d11086dc43006764704f36"><div class="ttname"><a href="riscv__vector_8h.html#af2914cb338d11086dc43006764704f36">vmacc_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmacc_vx_i8m1_m(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41801</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae7df8491d004551cec3e78b326b7a7e6"><div class="ttname"><a href="riscv__vector_8h.html#ae7df8491d004551cec3e78b326b7a7e6">vmul_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmul_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33695</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7589111d9b7a49eb9c671b93b001cdfe"><div class="ttname"><a href="riscv__vector_8h.html#a7589111d9b7a49eb9c671b93b001cdfe">vminu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vminu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32150</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3047187fc493546d8a05ebde31573293"><div class="ttname"><a href="riscv__vector_8h.html#a3047187fc493546d8a05ebde31573293">vaadd_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vaadd_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50033</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa29c7e9832751fd1f42e1a2c61a25376"><div class="ttname"><a href="riscv__vector_8h.html#aa29c7e9832751fd1f42e1a2c61a25376">vfsgnjn_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjn_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58695</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a880fd08fac1e965dc1bc363992887cdb"><div class="ttname"><a href="riscv__vector_8h.html#a880fd08fac1e965dc1bc363992887cdb">vmslt_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29460</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae9d26279bc8dbfc6eba4d9ca463ff2d1"><div class="ttname"><a href="riscv__vector_8h.html#ae9d26279bc8dbfc6eba4d9ca463ff2d1">vmsltu_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25630</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a10be0189f6f660f3f257fe16524d8f2c"><div class="ttname"><a href="riscv__vector_8h.html#a10be0189f6f660f3f257fe16524d8f2c">vslide1down_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vslide1down_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69209</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aafc7b7fae2811402c015117fb5c91446"><div class="ttname"><a href="riscv__vector_8h.html#aafc7b7fae2811402c015117fb5c91446">vlse_v_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vlse_v_i32m1(const int32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1507</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad4e84f4e53f692fcf4f5e7dd89dd0233"><div class="ttname"><a href="riscv__vector_8h.html#ad4e84f4e53f692fcf4f5e7dd89dd0233">vwadd_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_vv_i16m2_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10300</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad885de8a4c6d8a882edeb5b8b4503216"><div class="ttname"><a href="riscv__vector_8h.html#ad885de8a4c6d8a882edeb5b8b4503216">vxor_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vxor_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16843</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4ec643cc4235c593dd3184f00c5c37f9"><div class="ttname"><a href="riscv__vector_8h.html#a4ec643cc4235c593dd3184f00c5c37f9">vredminu_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredminu_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62381</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af811f9abc54f54d8641f3e1e6688acd6"><div class="ttname"><a href="riscv__vector_8h.html#af811f9abc54f54d8641f3e1e6688acd6">vmulhu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmulhu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34311</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a10ad5cd43cf34fd7922a70023002cda3"><div class="ttname"><a href="riscv__vector_8h.html#a10ad5cd43cf34fd7922a70023002cda3">vnmsac_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsac_vv_u8m1_m(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42269</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b1de5dc2bbd2d6eac5bca4abc6c9f5b"><div class="ttname"><a href="riscv__vector_8h.html#a6b1de5dc2bbd2d6eac5bca4abc6c9f5b">vle_v_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vle_v_u32m1_m(vmask_t mask, const uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:678</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a71f7b74ec7e5102eaa159898c96c8291"><div class="ttname"><a href="riscv__vector_8h.html#a71f7b74ec7e5102eaa159898c96c8291">vsub_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsub_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8238</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa220050cad0f601f128f14260656f75b"><div class="ttname"><a href="riscv__vector_8h.html#aa220050cad0f601f128f14260656f75b">vwmul_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmul_vv_i32m2_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38744</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab9625d2fb976ff2c1948488848643f68"><div class="ttname"><a href="riscv__vector_8h.html#ab9625d2fb976ff2c1948488848643f68">vwmaccu_vx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccu_vx_u32m2(vuint32m2_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44094</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab3372c442cbc2a20ff567e4bfad9a070"><div class="ttname"><a href="riscv__vector_8h.html#ab3372c442cbc2a20ff567e4bfad9a070">vwsub_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_vv_i32m2_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10495</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad48e7723e9a5fae1ca14d5883f590e68"><div class="ttname"><a href="riscv__vector_8h.html#ad48e7723e9a5fae1ca14d5883f590e68">vredor_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredor_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63199</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4473d29fa685a9064c8eae1dd0985188"><div class="ttname"><a href="riscv__vector_8h.html#a4473d29fa685a9064c8eae1dd0985188">vfsgnj_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnj_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58351</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a14d5da30689ce0b33b96971dd6fde024"><div class="ttname"><a href="riscv__vector_8h.html#a14d5da30689ce0b33b96971dd6fde024">vmfne_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfne_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59471</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a320745f29f9ecc49daa803d9a8a3db68"><div class="ttname"><a href="riscv__vector_8h.html#a320745f29f9ecc49daa803d9a8a3db68">vwaddu_vx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_vx_u32m2_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10105</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8279f2f61da564017c952caf4993903e"><div class="ttname"><a href="riscv__vector_8h.html#a8279f2f61da564017c952caf4993903e">vfmsub_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsub_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57648</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a01547d9fb95ae99a9cb2f9db10690fff"><div class="ttname"><a href="riscv__vector_8h.html#a01547d9fb95ae99a9cb2f9db10690fff">vmsbc_vxm_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_i32m1(vint32m1_t op1, int32_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14712</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c3cc1fe50459b9c84c6542f48930b6b"><div class="ttname"><a href="riscv__vector_8h.html#a7c3cc1fe50459b9c84c6542f48930b6b">vlxe_v_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vlxe_v_i32m1(const int32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2863</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a95ba7aa123ddc42fc31d142c6e3b252d"><div class="ttname"><a href="riscv__vector_8h.html#a95ba7aa123ddc42fc31d142c6e3b252d">vmin_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmin_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32534</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78190c91869b9f55c86209f6113f082e"><div class="ttname"><a href="riscv__vector_8h.html#a78190c91869b9f55c86209f6113f082e">vredxor_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredxor_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61770</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af157a52e8d2154fd7945cfb54e9a6095"><div class="ttname"><a href="riscv__vector_8h.html#af157a52e8d2154fd7945cfb54e9a6095">vminu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vminu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32390</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7c0a6b3cbab7f9f3eadee7898d9b292"><div class="ttname"><a href="riscv__vector_8h.html#af7c0a6b3cbab7f9f3eadee7898d9b292">vxor_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vxor_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19025</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af73670afd6285b010b06b54b1fef15fd"><div class="ttname"><a href="riscv__vector_8h.html#af73670afd6285b010b06b54b1fef15fd">vmadc_vxm_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_i16m1(vint16m1_t op1, int16_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12493</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afee65e5cca4361d6dfc48ee97b746cd7"><div class="ttname"><a href="riscv__vector_8h.html#afee65e5cca4361d6dfc48ee97b746cd7">vsrl_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsrl_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22555</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3a2aab6fe260b57fa4a991149a10ea85"><div class="ttname"><a href="riscv__vector_8h.html#a3a2aab6fe260b57fa4a991149a10ea85">vssubu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vssubu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49112</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6d7b1aab9bc84940b97b18b76513a78a"><div class="ttname"><a href="riscv__vector_8h.html#a6d7b1aab9bc84940b97b18b76513a78a">vfcvt_x_f_v_f32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vfcvt_x_f_v_f32m1(vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60108</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0d493e78d4ae0cce867ffe3f090bb047"><div class="ttname"><a href="riscv__vector_8h.html#a0d493e78d4ae0cce867ffe3f090bb047">vor_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vor_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18761</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aafe559d3d920ab3cb175bc2306eb09e7"><div class="ttname"><a href="riscv__vector_8h.html#aafe559d3d920ab3cb175bc2306eb09e7">vmslt_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25850</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe66ff4052cae10871e085b68ecc3895"><div class="ttname"><a href="riscv__vector_8h.html#abe66ff4052cae10871e085b68ecc3895">vmsbf_m</a></div><div class="ttdeci">__rv32 vmask_t vmsbf_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65210</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af3ce65937f5c2dd8aa466dd99a43204d"><div class="ttname"><a href="riscv__vector_8h.html#af3ce65937f5c2dd8aa466dd99a43204d">vmulhsu_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmulhsu_vx_i32m1(vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34575</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abcc237e35917e865fc89143cfb13a692"><div class="ttname"><a href="riscv__vector_8h.html#abcc237e35917e865fc89143cfb13a692">vmsbc_vvm_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_i32m1(vint32m1_t op1, vint32m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14424</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66cea741b850d18b63d4c5e13a859721"><div class="ttname"><a href="riscv__vector_8h.html#a66cea741b850d18b63d4c5e13a859721">vmslt_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29508</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0600b4315566521cb38fbac9e44505db"><div class="ttname"><a href="riscv__vector_8h.html#a0600b4315566521cb38fbac9e44505db">vsxe_v_i16m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_i16m1_m(vmask_t mask, int16_t *base, vuint16m1_t index, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3824</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6f65762cba7cdd9661f0377274e8b605"><div class="ttname"><a href="riscv__vector_8h.html#a6f65762cba7cdd9661f0377274e8b605">vleff_v_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vleff_v_u16m1_m(vmask_t mask, const uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5296</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2ef783feb089bda2088dbe5ec29d787b"><div class="ttname"><a href="riscv__vector_8h.html#a2ef783feb089bda2088dbe5ec29d787b">vnmsac_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsac_vv_u8m1(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39900</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3c10ea7c3baa611aad4030972be813cf"><div class="ttname"><a href="riscv__vector_8h.html#a3c10ea7c3baa611aad4030972be813cf">vmacc_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmacc_vv_i16m1(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39228</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9cbdca3256a0501c2746f02ac6196f31"><div class="ttname"><a href="riscv__vector_8h.html#a9cbdca3256a0501c2746f02ac6196f31">vnmsub_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsub_vv_u16m1_m(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43569</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9f3abf79d92e54b1ee3e7b9854e33dc8"><div class="ttname"><a href="riscv__vector_8h.html#a9f3abf79d92e54b1ee3e7b9854e33dc8">vmadd_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmadd_vx_i16m1_m(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43101</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a633c0bf655a3650f5782a9513f53686e"><div class="ttname"><a href="riscv__vector_8h.html#a633c0bf655a3650f5782a9513f53686e">vsmul_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsmul_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51891</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aca96169c44f69d9d64ae42f1e69051b7"><div class="ttname"><a href="riscv__vector_8h.html#aca96169c44f69d9d64ae42f1e69051b7">vand_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vand_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18017</div></div>
<div class="ttc" id="ariscv__vector_8h_html_affe01617684725847310f2ef9834b102"><div class="ttname"><a href="riscv__vector_8h.html#affe01617684725847310f2ef9834b102">vrgather_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vrgather_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69847</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab80fa1f10e733a72985584642f31629b"><div class="ttname"><a href="riscv__vector_8h.html#ab80fa1f10e733a72985584642f31629b">vfredmin_vs_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredmin_vs_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64735</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae81eb9d82b17c4d66301a8567d3097ac"><div class="ttname"><a href="riscv__vector_8h.html#ae81eb9d82b17c4d66301a8567d3097ac">vwmulu_vv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmulu_vv_u16m2_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38861</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4c513bfa063c809073fb1a7dd52639ba"><div class="ttname"><a href="riscv__vector_8h.html#a4c513bfa063c809073fb1a7dd52639ba">vredmin_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredmin_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63964</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a12420e4281278a5c2e587b91723f7b2d"><div class="ttname"><a href="riscv__vector_8h.html#a12420e4281278a5c2e587b91723f7b2d">vmsbc_vvm_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_u8m1(vuint8m1_t op1, vuint8m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14472</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa2408b4b456776ae7275707b71f356c3"><div class="ttname"><a href="riscv__vector_8h.html#aa2408b4b456776ae7275707b71f356c3">vmseq_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27875</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a95f405f09dcd1d9b1b1e5b4e6e1bd7da"><div class="ttname"><a href="riscv__vector_8h.html#a95f405f09dcd1d9b1b1e5b4e6e1bd7da">vsse_v_u16m1</a></div><div class="ttdeci">__rv32 void vsse_v_u16m1(uint16_t *base, const int32_t stride, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2265</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad7611adf70e3f7be743d517b83d63c24"><div class="ttname"><a href="riscv__vector_8h.html#ad7611adf70e3f7be743d517b83d63c24">vwsub_wx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_wx_i16m2_m(vmask_t mask, vint16m2_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11158</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8e93ecc1a5cb364f7620b44b11151811"><div class="ttname"><a href="riscv__vector_8h.html#a8e93ecc1a5cb364f7620b44b11151811">vnsra_wx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnsra_wx_i16m1_m(vmask_t mask, vint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24041</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4a788c16c2f1c49c2def344b6faac4d4"><div class="ttname"><a href="riscv__vector_8h.html#a4a788c16c2f1c49c2def344b6faac4d4">vadc_vxm_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vadc_vxm_u16m1(vuint16m1_t op1, uint16_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11724</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2afcfeffa62fa23a71a2c5fb41a4919c"><div class="ttname"><a href="riscv__vector_8h.html#a2afcfeffa62fa23a71a2c5fb41a4919c">vslidedown_vx_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslidedown_vx_f32m1_m(vmask_t mask, vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67496</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad5e411c876fb2fc733cd476a403f803b"><div class="ttname"><a href="riscv__vector_8h.html#ad5e411c876fb2fc733cd476a403f803b">vssra_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vssra_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53750</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a821def19350ecf7bfb4176b0366ef665"><div class="ttname"><a href="riscv__vector_8h.html#a821def19350ecf7bfb4176b0366ef665">vmadc_vvm_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_i8m1(vint8m1_t op1, vint8m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12157</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af408fb09eb0b7baa6ba73ad804fa8cdd"><div class="ttname"><a href="riscv__vector_8h.html#af408fb09eb0b7baa6ba73ad804fa8cdd">vminu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vminu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32198</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4ec2b3c39e4fbdca808ac1827887c3ee"><div class="ttname"><a href="riscv__vector_8h.html#a4ec2b3c39e4fbdca808ac1827887c3ee">vwredsum_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwredsum_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint32m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64503</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a053cfa1ef3e11dbaa84bea37ecb29fa5"><div class="ttname"><a href="riscv__vector_8h.html#a053cfa1ef3e11dbaa84bea37ecb29fa5">vredxor_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredxor_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61582</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa95467899456de70595cd7dc864a4417"><div class="ttname"><a href="riscv__vector_8h.html#aa95467899456de70595cd7dc864a4417">vnsrl_wv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnsrl_wv_u8m1_m(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23678</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af5f167f39ade4a637d3c09219908f415"><div class="ttname"><a href="riscv__vector_8h.html#af5f167f39ade4a637d3c09219908f415">vwredsumu_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint32m2_t vwredsumu_vs_u16m1(vuint16m1_t op1, vuint32m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64378</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1fc1c866cefbe626e41699fa38ec5a79"><div class="ttname"><a href="riscv__vector_8h.html#a1fc1c866cefbe626e41699fa38ec5a79">vwmaccus_vx_i32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccus_vx_i32m2(vint32m2_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44484</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a692a29da0c8ca5f3857dd57af5ae1ee5"><div class="ttname"><a href="riscv__vector_8h.html#a692a29da0c8ca5f3857dd57af5ae1ee5">vxor_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vxor_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19409</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5396217a03104c4a9f470ccafc40d7f7"><div class="ttname"><a href="riscv__vector_8h.html#a5396217a03104c4a9f470ccafc40d7f7">vmxor_mm</a></div><div class="ttdeci">__rv32 vmask_t vmxor_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65034</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a04b3b657024caa63de3a19e979ae3a83"><div class="ttname"><a href="riscv__vector_8h.html#a04b3b657024caa63de3a19e979ae3a83">vleff_v_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vleff_v_i16m1(const int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4873</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae5fd5f45dbfe11312e9b3e4428b68414"><div class="ttname"><a href="riscv__vector_8h.html#ae5fd5f45dbfe11312e9b3e4428b68414">vaadd_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vaadd_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51130</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6e657836615b3c4c474690f64e0938d3"><div class="ttname"><a href="riscv__vector_8h.html#a6e657836615b3c4c474690f64e0938d3">vdiv_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vdiv_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36369</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab1fd5dc69139fe929c983d4e7f99db24"><div class="ttname"><a href="riscv__vector_8h.html#ab1fd5dc69139fe929c983d4e7f99db24">vqmaccsu_vx_i32m4</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccsu_vx_i32m4(vint32m4_t acc, int8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45257</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa71fcb9722a62aceb60180232695c7bf"><div class="ttname"><a href="riscv__vector_8h.html#aa71fcb9722a62aceb60180232695c7bf">vmseq_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24526</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4724158b6b957c1116ada3400e1335a4"><div class="ttname"><a href="riscv__vector_8h.html#a4724158b6b957c1116ada3400e1335a4">vmfgt_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfgt_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59772</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad9a48ddbcbf2dca8e186e09c4803a1f0"><div class="ttname"><a href="riscv__vector_8h.html#ad9a48ddbcbf2dca8e186e09c4803a1f0">vwsubu_wx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_wx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10846</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2cae01a2a902328b7e9aa0713064695a"><div class="ttname"><a href="riscv__vector_8h.html#a2cae01a2a902328b7e9aa0713064695a">vmsle_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26534</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a39ca8aae07b068a996a54de4122c15d9"><div class="ttname"><a href="riscv__vector_8h.html#a39ca8aae07b068a996a54de4122c15d9">vmsltu_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25718</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae395afa1f4046178a3d51a10b74c8f99"><div class="ttname"><a href="riscv__vector_8h.html#ae395afa1f4046178a3d51a10b74c8f99">vsub_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsub_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7806</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae6cadfc67a2914003ba1982866b55eb9"><div class="ttname"><a href="riscv__vector_8h.html#ae6cadfc67a2914003ba1982866b55eb9">vwmulu_vv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmulu_vv_u32m2_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38900</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae247be4638a429268f8dc7f38899937e"><div class="ttname"><a href="riscv__vector_8h.html#ae247be4638a429268f8dc7f38899937e">vwadd_vx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_vx_i32m2(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9228</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a163c43a0f9b61bd03d4a67eb62930e1f"><div class="ttname"><a href="riscv__vector_8h.html#a163c43a0f9b61bd03d4a67eb62930e1f">vwmacc_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmacc_vv_i16m2_m(vmask_t mask, vint16m2_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44695</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a746a174233927def593d97d3c7091f8c"><div class="ttname"><a href="riscv__vector_8h.html#a746a174233927def593d97d3c7091f8c">vslidedown_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vslidedown_vx_i32m1(vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67043</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa887435afa8225977956bac830a6bd75"><div class="ttname"><a href="riscv__vector_8h.html#aa887435afa8225977956bac830a6bd75">vmulhsu_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmulhsu_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34399</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a195d21272486347c239c3ec04648319b"><div class="ttname"><a href="riscv__vector_8h.html#a195d21272486347c239c3ec04648319b">vadc_vxm_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vadc_vxm_i16m1(vint16m1_t op1, int16_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11580</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae9c614b6df8090813ab71535c93c2568"><div class="ttname"><a href="riscv__vector_8h.html#ae9c614b6df8090813ab71535c93c2568">vle_v_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vle_v_u16m1_m(vmask_t mask, const uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:634</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae7b35f3c21087fa6792a4e3bd34415eb"><div class="ttname"><a href="riscv__vector_8h.html#ae7b35f3c21087fa6792a4e3bd34415eb">vredand_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredand_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62944</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad944fde9a94377bfb5e4813ca9fb958e"><div class="ttname"><a href="riscv__vector_8h.html#ad944fde9a94377bfb5e4813ca9fb958e">vfredsum_vs_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredsum_vs_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64839</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ed4ec288c8f2d787f825926ff28da78"><div class="ttname"><a href="riscv__vector_8h.html#a6ed4ec288c8f2d787f825926ff28da78">vadd_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vadd_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7447</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a51dc5241d204ce4597362e79cf18a701"><div class="ttname"><a href="riscv__vector_8h.html#a51dc5241d204ce4597362e79cf18a701">vadc_vvm_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vadc_vvm_u32m1(vuint32m1_t op1, vuint32m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11484</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3b9c832516baaf0f5ad36136c30f3da1"><div class="ttname"><a href="riscv__vector_8h.html#a3b9c832516baaf0f5ad36136c30f3da1">vor_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vor_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16159</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c8c0a35291f1363c8221b24a0ab1298"><div class="ttname"><a href="riscv__vector_8h.html#a1c8c0a35291f1363c8221b24a0ab1298">vssub_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vssub_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48059</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8480e8f6ce288105902f9469116fbac1"><div class="ttname"><a href="riscv__vector_8h.html#a8480e8f6ce288105902f9469116fbac1">vrgather_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vrgather_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69796</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a645c49ed39fd9cc82689c3dab2f50f92"><div class="ttname"><a href="riscv__vector_8h.html#a645c49ed39fd9cc82689c3dab2f50f92">vrsub_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vrsub_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6770</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adcfef01c864053401999521476e6aa69"><div class="ttname"><a href="riscv__vector_8h.html#adcfef01c864053401999521476e6aa69">vmor_mm</a></div><div class="ttdeci">__rv32 vmask_t vmor_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65053</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a20b260d7482363b75b0670f4a988448a"><div class="ttname"><a href="riscv__vector_8h.html#a20b260d7482363b75b0670f4a988448a">vsub_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsub_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6418</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6918ca2740c84883aa0a95be08cf5ee4"><div class="ttname"><a href="riscv__vector_8h.html#a6918ca2740c84883aa0a95be08cf5ee4">vsub_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsub_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6198</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a04fa7f4e09d9f100b763655bc80574db"><div class="ttname"><a href="riscv__vector_8h.html#a04fa7f4e09d9f100b763655bc80574db">vssrl_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vssrl_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53487</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a804d301d3a7123dad466579ee30a0d29"><div class="ttname"><a href="riscv__vector_8h.html#a804d301d3a7123dad466579ee30a0d29">vredor_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredor_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61394</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a61044319f6fa8961ad627b339d5f65c7"><div class="ttname"><a href="riscv__vector_8h.html#a61044319f6fa8961ad627b339d5f65c7">vsub_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsub_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6462</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab2ca362dccaa23dea81005ca8ef01772"><div class="ttname"><a href="riscv__vector_8h.html#ab2ca362dccaa23dea81005ca8ef01772">vadd_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vadd_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5866</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a889903012ed119796a14332be7d92e5a"><div class="ttname"><a href="riscv__vector_8h.html#a889903012ed119796a14332be7d92e5a">vmaxu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmaxu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31705</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4f2f8c23d18d2689fb438edf8c99cf71"><div class="ttname"><a href="riscv__vector_8h.html#a4f2f8c23d18d2689fb438edf8c99cf71">vrsub_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vrsub_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8574</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5d03f41344baa3d1688f0d145bdec486"><div class="ttname"><a href="riscv__vector_8h.html#a5d03f41344baa3d1688f0d145bdec486">vmadc_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13328</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8607de66a5aba6245bcde55efc1ede4e"><div class="ttname"><a href="riscv__vector_8h.html#a8607de66a5aba6245bcde55efc1ede4e">vmsle_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26710</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acac781f8a54dea6f01e91b133e2aa753"><div class="ttname"><a href="riscv__vector_8h.html#acac781f8a54dea6f01e91b133e2aa753">vredmin_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredmin_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62334</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acd173a434c77c53fe973e3c471ab70b7"><div class="ttname"><a href="riscv__vector_8h.html#acd173a434c77c53fe973e3c471ab70b7">vrgather_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vrgather_vx_i32m1(vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70236</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2195384faffd485fd655a9bec9745308"><div class="ttname"><a href="riscv__vector_8h.html#a2195384faffd485fd655a9bec9745308">vmulhu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmulhu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34135</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa9386e7b3493d27678150efa1b293973"><div class="ttname"><a href="riscv__vector_8h.html#aa9386e7b3493d27678150efa1b293973">vmerge_vvm_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmerge_vvm_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45603</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af86b241a5a5118986fa51cffd30d6114"><div class="ttname"><a href="riscv__vector_8h.html#af86b241a5a5118986fa51cffd30d6114">vfmsac_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsac_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56366</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab97896d617f64a940585d23f13d78aa1"><div class="ttname"><a href="riscv__vector_8h.html#ab97896d617f64a940585d23f13d78aa1">vsll_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsll_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21835</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aca6efe056f9471974fcfcd89f64dab2c"><div class="ttname"><a href="riscv__vector_8h.html#aca6efe056f9471974fcfcd89f64dab2c">vrgather_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vrgather_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69547</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac9afa66b5fe53ed7500838500aec9ac8"><div class="ttname"><a href="riscv__vector_8h.html#ac9afa66b5fe53ed7500838500aec9ac8">vxor_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vxor_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19073</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a16f37fe3d3f8bc4322140d37f4bcb289"><div class="ttname"><a href="riscv__vector_8h.html#a16f37fe3d3f8bc4322140d37f4bcb289">vleff_v_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vleff_v_i16m1_m(vmask_t mask, const int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5164</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a87712483998c929b79d6b6117edc3ace"><div class="ttname"><a href="riscv__vector_8h.html#a87712483998c929b79d6b6117edc3ace">vredmaxu_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vredmaxu_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63811</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a35ab21143a7493423d6ded093104adba"><div class="ttname"><a href="riscv__vector_8h.html#a35ab21143a7493423d6ded093104adba">vand_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vand_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17537</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9314a527dd77a729efabec194c55dacd"><div class="ttname"><a href="riscv__vector_8h.html#a9314a527dd77a729efabec194c55dacd">vlxe_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vlxe_v_u8m1(const uint8_t *base, vuint8m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2907</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c0071220fe8350673a0fa1c4339c6bb"><div class="ttname"><a href="riscv__vector_8h.html#a7c0071220fe8350673a0fa1c4339c6bb">vsub_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsub_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6242</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7d62ca95a653479b7b82a1be70074eec"><div class="ttname"><a href="riscv__vector_8h.html#a7d62ca95a653479b7b82a1be70074eec">vmax_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmax_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33110</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a06a202cd21b17b8039e68e903f39bb4e"><div class="ttname"><a href="riscv__vector_8h.html#a06a202cd21b17b8039e68e903f39bb4e">vmseq_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24394</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8219b20bbbf74d118e96ef46f29622e9"><div class="ttname"><a href="riscv__vector_8h.html#a8219b20bbbf74d118e96ef46f29622e9">vaadd_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vaadd_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51034</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a335b3a7a64ceab4bbc17ad38bd909d30"><div class="ttname"><a href="riscv__vector_8h.html#a335b3a7a64ceab4bbc17ad38bd909d30">vwadd_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_vx_i16m2_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10378</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad3df9a6081e030aa27619b9017696d71"><div class="ttname"><a href="riscv__vector_8h.html#ad3df9a6081e030aa27619b9017696d71">vslideup_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vslideup_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66216</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab9c0ab6d31e1fb68cba151199cd3dc52"><div class="ttname"><a href="riscv__vector_8h.html#ab9c0ab6d31e1fb68cba151199cd3dc52">vwsubu_wx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_wx_u32m2(vuint32m2_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9660</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad1b6e48a83e2efdaaa6881937d09b963"><div class="ttname"><a href="riscv__vector_8h.html#ad1b6e48a83e2efdaaa6881937d09b963">vredmaxu_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredmaxu_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61911</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4caefbd903909e41de4766bb51620a4d"><div class="ttname"><a href="riscv__vector_8h.html#a4caefbd903909e41de4766bb51620a4d">vasubu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vasubu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50165</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad57a7582a0681de999735f9825a4f1fe"><div class="ttname"><a href="riscv__vector_8h.html#ad57a7582a0681de999735f9825a4f1fe">vredsum_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredsum_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62638</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0afc1643e7bad4bae75b7ad6e2962102"><div class="ttname"><a href="riscv__vector_8h.html#a0afc1643e7bad4bae75b7ad6e2962102">vmadc_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13372</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad7d71a8e0fae826fb70d2e56384421f2"><div class="ttname"><a href="riscv__vector_8h.html#ad7d71a8e0fae826fb70d2e56384421f2">vrem_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vrem_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38131</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa56f5f2554750e9969b4e62f9f02f032"><div class="ttname"><a href="riscv__vector_8h.html#aa56f5f2554750e9969b4e62f9f02f032">vmadd_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmadd_vv_i8m1_m(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42737</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9c11a63a57c2895c5f39c05c84025624"><div class="ttname"><a href="riscv__vector_8h.html#a9c11a63a57c2895c5f39c05c84025624">vqmaccus_vx_i32m4_m</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccus_vx_i32m4_m(vmask_t mask, vint32m4_t acc, uint8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45512</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f3c3949116829050477d5d7877455ed"><div class="ttname"><a href="riscv__vector_8h.html#a8f3c3949116829050477d5d7877455ed">vmsne_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28284</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac41c3799543102c38210f291a2cf07a6"><div class="ttname"><a href="riscv__vector_8h.html#ac41c3799543102c38210f291a2cf07a6">vfmax_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmax_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58048</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afff56d84b0b98bd5f71878d732d021f1"><div class="ttname"><a href="riscv__vector_8h.html#afff56d84b0b98bd5f71878d732d021f1">vdivu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vdivu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36281</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a82af311d350b9d1c9d8a050aa0774e45"><div class="ttname"><a href="riscv__vector_8h.html#a82af311d350b9d1c9d8a050aa0774e45">vxor_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vxor_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19457</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeb0061b961ce9ee52f66ceb319b392c6"><div class="ttname"><a href="riscv__vector_8h.html#aeb0061b961ce9ee52f66ceb319b392c6">vand_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vand_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17969</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a73fc6f28ed0537ba69e231f0258c5ff8"><div class="ttname"><a href="riscv__vector_8h.html#a73fc6f28ed0537ba69e231f0258c5ff8">vredmax_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredmax_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61958</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab26cd6b8aafaa920dcdc9fa85fcd4ff0"><div class="ttname"><a href="riscv__vector_8h.html#ab26cd6b8aafaa920dcdc9fa85fcd4ff0">vwmacc_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmacc_vx_i16m2_m(vmask_t mask, vint16m2_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44779</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53fe51a127901ab966d8547d365c2c4f"><div class="ttname"><a href="riscv__vector_8h.html#a53fe51a127901ab966d8547d365c2c4f">vrgather_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vrgather_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70535</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a63a31d7723ec45357d1f7273e493e8a2"><div class="ttname"><a href="riscv__vector_8h.html#a63a31d7723ec45357d1f7273e493e8a2">vlxe_v_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vlxe_v_u16m1_m(vmask_t mask, const uint16_t *base, vuint16m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3282</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad973fda1c0fab62c39c05fd4ad1d2b4a"><div class="ttname"><a href="riscv__vector_8h.html#ad973fda1c0fab62c39c05fd4ad1d2b4a">vwmulsu_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmulsu_vx_i16m2_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39095</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1129ddc14f834537f0f35e22894ea274"><div class="ttname"><a href="riscv__vector_8h.html#a1129ddc14f834537f0f35e22894ea274">vmul_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmul_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34624</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a49ce4c5ccd2508df3b6a62d7c37e9fc9"><div class="ttname"><a href="riscv__vector_8h.html#a49ce4c5ccd2508df3b6a62d7c37e9fc9">vmsgt_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27286</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1cb1ea1ba4d21fc36d45d212568ccb9d"><div class="ttname"><a href="riscv__vector_8h.html#a1cb1ea1ba4d21fc36d45d212568ccb9d">vwmacc_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmacc_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44737</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3192a9e2c4833af0be262da63d0ed600"><div class="ttname"><a href="riscv__vector_8h.html#a3192a9e2c4833af0be262da63d0ed600">vredor_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredor_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63046</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3301a16372d73d8d0ab15f81b28eeeff"><div class="ttname"><a href="riscv__vector_8h.html#a3301a16372d73d8d0ab15f81b28eeeff">vwaddu_vv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_vv_u16m2(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8832</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a28bd901ac0c4f2b30adad821d022ed5b"><div class="ttname"><a href="riscv__vector_8h.html#a28bd901ac0c4f2b30adad821d022ed5b">vrgather_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vrgather_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69453</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a41c1741302b07ac41c0b8c2ef99decb5"><div class="ttname"><a href="riscv__vector_8h.html#a41c1741302b07ac41c0b8c2ef99decb5">vse_v_i8m1_m</a></div><div class="ttdeci">__rv32 void vse_v_i8m1_m(vmask_t mask, vint8m1_t value, int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1084</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae4785bcd31bef652a179bb02de2fa2ec"><div class="ttname"><a href="riscv__vector_8h.html#ae4785bcd31bef652a179bb02de2fa2ec">vasub_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vasub_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51754</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1eb273c33d722157a82f12d12c29cb14"><div class="ttname"><a href="riscv__vector_8h.html#a1eb273c33d722157a82f12d12c29cb14">vredand_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredand_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61065</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afd213f03341956cb001a8a503f67d61b"><div class="ttname"><a href="riscv__vector_8h.html#afd213f03341956cb001a8a503f67d61b">vle_v_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vle_v_i32m1_m(vmask_t mask, const int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:546</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a043dada8c91b600402bb058416d1a445"><div class="ttname"><a href="riscv__vector_8h.html#a043dada8c91b600402bb058416d1a445">vnsra_wv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnsra_wv_i8m1_m(vmask_t mask, vint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23924</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab764e077313df7ff340fca5577fd1b79"><div class="ttname"><a href="riscv__vector_8h.html#ab764e077313df7ff340fca5577fd1b79">vfmacc_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmacc_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56111</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae98a777da31629a7cb0bba34cd8ee984"><div class="ttname"><a href="riscv__vector_8h.html#ae98a777da31629a7cb0bba34cd8ee984">vssubu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vssubu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49160</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abf6bc36d1e823c723a40edb953976f8a"><div class="ttname"><a href="riscv__vector_8h.html#abf6bc36d1e823c723a40edb953976f8a">vmfle_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfle_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59671</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a59b6db30ec56b3d79ec248c7c334266e"><div class="ttname"><a href="riscv__vector_8h.html#a59b6db30ec56b3d79ec248c7c334266e">vand_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vand_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15475</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9eb7efa03d7d9fbaa087f5518a32c92a"><div class="ttname"><a href="riscv__vector_8h.html#a9eb7efa03d7d9fbaa087f5518a32c92a">vsxe_v_i8m1</a></div><div class="ttdeci">__rv32 void vsxe_v_i8m1(int8_t *base, vuint8m1_t index, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3429</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6e9cd169ccb4d2f60dc54f9525830754"><div class="ttname"><a href="riscv__vector_8h.html#a6e9cd169ccb4d2f60dc54f9525830754">vmadd_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmadd_vv_u32m1(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40572</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3ead84ab7a9c874fe98522b1807bb7ce"><div class="ttname"><a href="riscv__vector_8h.html#a3ead84ab7a9c874fe98522b1807bb7ce">vmsne_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28428</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7222a8f9d035a9b702bb87424873150"><div class="ttname"><a href="riscv__vector_8h.html#af7222a8f9d035a9b702bb87424873150">vaaddu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vaaddu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50746</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2843cc4233341a3565b6e445b9d45f27"><div class="ttname"><a href="riscv__vector_8h.html#a2843cc4233341a3565b6e445b9d45f27">vsadd_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsadd_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47375</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6bda1819ca3efad7f1b0eeec691cd566"><div class="ttname"><a href="riscv__vector_8h.html#a6bda1819ca3efad7f1b0eeec691cd566">vredmaxu_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredmaxu_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63913</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a235ec6ec6b36422bdb9fbf5903f0c12b"><div class="ttname"><a href="riscv__vector_8h.html#a235ec6ec6b36422bdb9fbf5903f0c12b">vredor_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredor_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61441</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a11afb892ebcff0c0990d0ee5a94eaf2e"><div class="ttname"><a href="riscv__vector_8h.html#a11afb892ebcff0c0990d0ee5a94eaf2e">vmin_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmin_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31353</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0003a341b3a79fbf67462da592a41e05"><div class="ttname"><a href="riscv__vector_8h.html#a0003a341b3a79fbf67462da592a41e05">vsuxe_v_i32m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_i32m1(int32_t *base, vuint32m1_t index, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4231</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4fff38b96e330c1555ca1b546bda6c0f"><div class="ttname"><a href="riscv__vector_8h.html#a4fff38b96e330c1555ca1b546bda6c0f">vssra_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vssra_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53798</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2765398c0e3d1c47a4600ecd1013850d"><div class="ttname"><a href="riscv__vector_8h.html#a2765398c0e3d1c47a4600ecd1013850d">vmslt_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29364</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af3bda2e84751642dc226bf8d1dc853d0"><div class="ttname"><a href="riscv__vector_8h.html#af3bda2e84751642dc226bf8d1dc853d0">vssra_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vssra_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53846</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a998a171dc194cac9e1972ae04882685d"><div class="ttname"><a href="riscv__vector_8h.html#a998a171dc194cac9e1972ae04882685d">vaaddu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vaaddu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50890</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a513f84c1696b17186d46c60efae06c92"><div class="ttname"><a href="riscv__vector_8h.html#a513f84c1696b17186d46c60efae06c92">vsxe_v_u8m1</a></div><div class="ttdeci">__rv32 void vsxe_v_u8m1(uint8_t *base, vuint8m1_t index, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3573</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad21e6b896266528b0a9ca0f028bda4d9"><div class="ttname"><a href="riscv__vector_8h.html#ad21e6b896266528b0a9ca0f028bda4d9">vleff_v_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vleff_v_u8m1_m(vmask_t mask, const uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5252</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d7493ad8d133066510ac5e809375a91"><div class="ttname"><a href="riscv__vector_8h.html#a8d7493ad8d133066510ac5e809375a91">vremu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vremu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36677</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa26e88056b7033ec2dbd8aeb9453ca28"><div class="ttname"><a href="riscv__vector_8h.html#aa26e88056b7033ec2dbd8aeb9453ca28">vrem_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vrem_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38179</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac4799321296f76b240563fe5343cc456"><div class="ttname"><a href="riscv__vector_8h.html#ac4799321296f76b240563fe5343cc456">vmsleu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29700</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0ada024265521938a6a96ac8ad85f1e2"><div class="ttname"><a href="riscv__vector_8h.html#a0ada024265521938a6a96ac8ad85f1e2">vsrl_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsrl_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20691</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afd4a9c1fcbd8eba24a405a1b7b75c8d4"><div class="ttname"><a href="riscv__vector_8h.html#afd4a9c1fcbd8eba24a405a1b7b75c8d4">vadd_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vadd_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5603</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad7e3c0b3c7451059d767062b78c350e8"><div class="ttname"><a href="riscv__vector_8h.html#ad7e3c0b3c7451059d767062b78c350e8">vmseq_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24614</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66e76773f3831783525faf0f53e4d702"><div class="ttname"><a href="riscv__vector_8h.html#a66e76773f3831783525faf0f53e4d702">vdivu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vdivu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36149</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b73f9863194847314ba25627cf61564"><div class="ttname"><a href="riscv__vector_8h.html#a6b73f9863194847314ba25627cf61564">vasubu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vasubu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51370</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad93fe11a5772989dc2c97c09c1127607"><div class="ttname"><a href="riscv__vector_8h.html#ad93fe11a5772989dc2c97c09c1127607">vfwcvt_f_x_v_i16m1_m</a></div><div class="ttdeci">__rv32 vfloat32m2_t vfwcvt_f_x_v_i16m1_m(vmask_t mask, vint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60542</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aec3cd94022c805643840807430f91169"><div class="ttname"><a href="riscv__vector_8h.html#aec3cd94022c805643840807430f91169">vmulh_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmulh_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35344</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aca869419a7ab294b0822f61225fed150"><div class="ttname"><a href="riscv__vector_8h.html#aca869419a7ab294b0822f61225fed150">vssub_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vssub_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49400</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab0ee19c1ea21724feea0cd5608afe4b5"><div class="ttname"><a href="riscv__vector_8h.html#ab0ee19c1ea21724feea0cd5608afe4b5">vand_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vand_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17729</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa89fffc63ecfc998ce8a768f1d04c423"><div class="ttname"><a href="riscv__vector_8h.html#aa89fffc63ecfc998ce8a768f1d04c423">vmadd_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmadd_vx_u8m1(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40764</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae83ee2e4137eb4671ec04f345109a64d"><div class="ttname"><a href="riscv__vector_8h.html#ae83ee2e4137eb4671ec04f345109a64d">vwmaccu_vx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccu_vx_u16m2(vuint16m2_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44055</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e32ed123dcd2232e471a0772e847fee"><div class="ttname"><a href="riscv__vector_8h.html#a2e32ed123dcd2232e471a0772e847fee">vwsubu_vv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_vv_u32m2_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10183</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a494a8c1e9f3410cb6c16d0b8c8cee6fd"><div class="ttname"><a href="riscv__vector_8h.html#a494a8c1e9f3410cb6c16d0b8c8cee6fd">vxor_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vxor_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19313</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad2d3e18404c551aa156ee2b0562ad155"><div class="ttname"><a href="riscv__vector_8h.html#ad2d3e18404c551aa156ee2b0562ad155">vnclipu_wx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnclipu_wx_u8m1_m(vmask_t mask, vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54689</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7a76cf78695a508838083e346ccb8d9c"><div class="ttname"><a href="riscv__vector_8h.html#a7a76cf78695a508838083e346ccb8d9c">vle_v_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vle_v_i16m1_m(vmask_t mask, const int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:502</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a158319f7f160b51c8da555bb291e22e1"><div class="ttname"><a href="riscv__vector_8h.html#a158319f7f160b51c8da555bb291e22e1">vnmsub_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsub_vv_u8m1_m(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43517</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa17369da41443a942139ca9514e870e7"><div class="ttname"><a href="riscv__vector_8h.html#aa17369da41443a942139ca9514e870e7">vmul_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmul_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33519</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4c52340091571c4934109bbbdd734d89"><div class="ttname"><a href="riscv__vector_8h.html#a4c52340091571c4934109bbbdd734d89">vmadc_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13548</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2fd691b2302f221d26fb482b103fecb1"><div class="ttname"><a href="riscv__vector_8h.html#a2fd691b2302f221d26fb482b103fecb1">vmsle_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30156</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad310ae5a7358149e0810d96949ec5c24"><div class="ttname"><a href="riscv__vector_8h.html#ad310ae5a7358149e0810d96949ec5c24">vfnmsub_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsub_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56825</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe9645bbe84581168c3397c15a37fce1"><div class="ttname"><a href="riscv__vector_8h.html#abe9645bbe84581168c3397c15a37fce1">vsll_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsll_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21787</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a77eeb7a183116d45c965dbd10f428946"><div class="ttname"><a href="riscv__vector_8h.html#a77eeb7a183116d45c965dbd10f428946">vsbc_vvm_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsbc_vvm_i8m1(vint8m1_t op1, vint8m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13752</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae7ab0d487cf9beae338e923df7072d1c"><div class="ttname"><a href="riscv__vector_8h.html#ae7ab0d487cf9beae338e923df7072d1c">vfcvt_xu_f_v_f32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vfcvt_xu_f_v_f32m1(vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60065</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7b9083c4280ccc4c8c58a25df564a7b2"><div class="ttname"><a href="riscv__vector_8h.html#a7b9083c4280ccc4c8c58a25df564a7b2">vsmul_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsmul_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52116</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2933dc4d0e87b5984d73719f8b2feb76"><div class="ttname"><a href="riscv__vector_8h.html#a2933dc4d0e87b5984d73719f8b2feb76">vasub_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vasub_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50561</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78925e9f1fba2c13d21c39328ae7481b"><div class="ttname"><a href="riscv__vector_8h.html#a78925e9f1fba2c13d21c39328ae7481b">vmadc_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13152</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7849ffaf8754c86548019140b06be093"><div class="ttname"><a href="riscv__vector_8h.html#a7849ffaf8754c86548019140b06be093">vsub_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsub_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8190</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6438142ad58bb13224c82c7bf5003577"><div class="ttname"><a href="riscv__vector_8h.html#a6438142ad58bb13224c82c7bf5003577">vfmerge_vfm_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmerge_vfm_f32m1(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59971</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abb0d712a3129d5342cc697e34822ec2d"><div class="ttname"><a href="riscv__vector_8h.html#abb0d712a3129d5342cc697e34822ec2d">vsll_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsll_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19983</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a98cf04381613e74677ca38b6203850f8"><div class="ttname"><a href="riscv__vector_8h.html#a98cf04381613e74677ca38b6203850f8">vmv_v_v_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmv_v_v_i32m1(vint32m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46086</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7ed085649195a074de8c7d0b912dd7dd"><div class="ttname"><a href="riscv__vector_8h.html#a7ed085649195a074de8c7d0b912dd7dd">vsxe_v_f32m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_f32m1_m(vmask_t mask, float32_t *base, vuint32m1_t index, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4084</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a357e4e696953dab8a1e85e64cd5a94f7"><div class="ttname"><a href="riscv__vector_8h.html#a357e4e696953dab8a1e85e64cd5a94f7">vmaxu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmaxu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31661</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a68168af774d304c6f529e891511da51b"><div class="ttname"><a href="riscv__vector_8h.html#a68168af774d304c6f529e891511da51b">vsxe_v_u16m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_u16m1_m(vmask_t mask, uint16_t *base, vuint16m1_t index, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3980</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a75cf143cbc443ff955d68a0c0bafa9b1"><div class="ttname"><a href="riscv__vector_8h.html#a75cf143cbc443ff955d68a0c0bafa9b1">vsub_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsub_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6286</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1cf96c5fc52cc51f7277833480a4f337"><div class="ttname"><a href="riscv__vector_8h.html#a1cf96c5fc52cc51f7277833480a4f337">vmornot_mm</a></div><div class="ttdeci">__rv32 vmask_t vmornot_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65091</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac37ece75d6f8d8e01fe1cde25213a4ce"><div class="ttname"><a href="riscv__vector_8h.html#ac37ece75d6f8d8e01fe1cde25213a4ce">vsadd_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsadd_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48752</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8ad49136f4580e9ee2ea953541ea871c"><div class="ttname"><a href="riscv__vector_8h.html#a8ad49136f4580e9ee2ea953541ea871c">vwredsum_vs_i8m1</a></div><div class="ttdeci">__rv32 vint16m2_t vwredsum_vs_i8m1(vint8m1_t op1, vint16m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64264</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8cefe21be22d9f3ceae03ba6ae821f5c"><div class="ttname"><a href="riscv__vector_8h.html#a8cefe21be22d9f3ceae03ba6ae821f5c">vlxe_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vlxe_v_f32m1(const float32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3039</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab94644662a9a0b5cef77a3f8778b6fd0"><div class="ttname"><a href="riscv__vector_8h.html#ab94644662a9a0b5cef77a3f8778b6fd0">vsxe_v_u8m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_u8m1_m(vmask_t mask, uint8_t *base, vuint8m1_t index, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3928</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a943716302bc35030e0b4a638ecac60fe"><div class="ttname"><a href="riscv__vector_8h.html#a943716302bc35030e0b4a638ecac60fe">vlxe_v_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vlxe_v_f32m1_m(vmask_t mask, const float32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3378</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aefaaf656979b043d9ca36e82bfffdc8d"><div class="ttname"><a href="riscv__vector_8h.html#aefaaf656979b043d9ca36e82bfffdc8d">vfmul_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmul_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55606</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6158a2cb01f5aaaf8452da8744d36827"><div class="ttname"><a href="riscv__vector_8h.html#a6158a2cb01f5aaaf8452da8744d36827">vremu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vremu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37699</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa967209404977459b4072261b5fa3147"><div class="ttname"><a href="riscv__vector_8h.html#aa967209404977459b4072261b5fa3147">vsuxe_v_u8m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_u8m1(uint8_t *base, vuint8m1_t index, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4279</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab5a695214764931e8a28aa2e80b7c085"><div class="ttname"><a href="riscv__vector_8h.html#ab5a695214764931e8a28aa2e80b7c085">vmseq_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24262</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad98e8fef07507ff041c33b49f2dc4248"><div class="ttname"><a href="riscv__vector_8h.html#ad98e8fef07507ff041c33b49f2dc4248">vwredsumu_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint16m2_t vwredsumu_vs_u8m1(vuint8m1_t op1, vuint16m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64302</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a13a72cd50f4df9f0ca8b88a603341000"><div class="ttname"><a href="riscv__vector_8h.html#a13a72cd50f4df9f0ca8b88a603341000">vdivu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vdivu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37315</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a403f088a6f47964b9bc7cf8ba235c6ee"><div class="ttname"><a href="riscv__vector_8h.html#a403f088a6f47964b9bc7cf8ba235c6ee">vid_v_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vid_v_u16m1_m(vmask_t mask)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65547</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a84a86209618bd7150f030b04d9bf3818"><div class="ttname"><a href="riscv__vector_8h.html#a84a86209618bd7150f030b04d9bf3818">vmsltu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29124</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7cdffaec30949ebfbdce68edb1aa2181"><div class="ttname"><a href="riscv__vector_8h.html#a7cdffaec30949ebfbdce68edb1aa2181">vfnmacc_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmacc_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57098</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a79cff6c8b8527098e62f9f7c362f90d9"><div class="ttname"><a href="riscv__vector_8h.html#a79cff6c8b8527098e62f9f7c362f90d9">vsse_v_u16m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_u16m1_m(vmask_t mask, uint16_t *base, const int32_t stride, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2624</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4524c0ebdeea944663b781f13a069b58"><div class="ttname"><a href="riscv__vector_8h.html#a4524c0ebdeea944663b781f13a069b58">vaaddu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vaaddu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50794</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab8ee2b0d6701658098fc4c327c6bf178"><div class="ttname"><a href="riscv__vector_8h.html#ab8ee2b0d6701658098fc4c327c6bf178">vse_v_u16m1</a></div><div class="ttdeci">__rv32 void vse_v_u16m1(vuint16m1_t value, uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:945</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa8e54861f8b884e3dea06c7b83e6f9f1"><div class="ttname"><a href="riscv__vector_8h.html#aa8e54861f8b884e3dea06c7b83e6f9f1">vasubu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vasubu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51274</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acecbd453e3d14a3462fc6ea4ca923ab2"><div class="ttname"><a href="riscv__vector_8h.html#acecbd453e3d14a3462fc6ea4ca923ab2">vrgather_vx_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vrgather_vx_f32m1_m(vmask_t mask, vfloat32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70688</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a047a1008745f041e854ab33b90e96a43"><div class="ttname"><a href="riscv__vector_8h.html#a047a1008745f041e854ab33b90e96a43">vmacc_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmacc_vx_i32m1(vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39564</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad671d19dba42d5b976fd57497b098fcb"><div class="ttname"><a href="riscv__vector_8h.html#ad671d19dba42d5b976fd57497b098fcb">vnmsac_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsac_vx_i16m1_m(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42477</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa897005fc1585ca144c3ad5be7994114"><div class="ttname"><a href="riscv__vector_8h.html#aa897005fc1585ca144c3ad5be7994114">vle_v_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vle_v_f32m1_m(vmask_t mask, const float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:722</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a039d9159abeb83e7766198f113ccafa2"><div class="ttname"><a href="riscv__vector_8h.html#a039d9159abeb83e7766198f113ccafa2">vslide1up_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vslide1up_vx_i32m1(vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68168</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a118f6dbf76623ff9d1ea1d6cb626d414"><div class="ttname"><a href="riscv__vector_8h.html#a118f6dbf76623ff9d1ea1d6cb626d414">vse_v_u8m1</a></div><div class="ttdeci">__rv32 void vse_v_u8m1(vuint8m1_t value, uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:901</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a15a74d9bd92c1aea48ed626456210370"><div class="ttname"><a href="riscv__vector_8h.html#a15a74d9bd92c1aea48ed626456210370">vmsbc_vvm_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_i8m1(vint8m1_t op1, vint8m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14328</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a61225269eee8511271aba52f69538053"><div class="ttname"><a href="riscv__vector_8h.html#a61225269eee8511271aba52f69538053">vredminu_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredminu_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64219</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a58c535087d418e09394e9a1d72b90c1f"><div class="ttname"><a href="riscv__vector_8h.html#a58c535087d418e09394e9a1d72b90c1f">vsra_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsra_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22915</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a89fe0a2b38bc22579fe476f7fb3dad4d"><div class="ttname"><a href="riscv__vector_8h.html#a89fe0a2b38bc22579fe476f7fb3dad4d">vredmaxu_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredmaxu_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62005</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4440fc89dcac0807cc157bd0a5629954"><div class="ttname"><a href="riscv__vector_8h.html#a4440fc89dcac0807cc157bd0a5629954">vrem_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vrem_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36853</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a001fdba23a01d1f996e240a4351d3357"><div class="ttname"><a href="riscv__vector_8h.html#a001fdba23a01d1f996e240a4351d3357">vremu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vremu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37939</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac99633fd939767eb6f6ce50a4cf4ef8f"><div class="ttname"><a href="riscv__vector_8h.html#ac99633fd939767eb6f6ce50a4cf4ef8f">vwmul_vx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwmul_vx_i32m2(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38376</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af4551e4f19bd4624433eba2fc0348f8b"><div class="ttname"><a href="riscv__vector_8h.html#af4551e4f19bd4624433eba2fc0348f8b">vsrl_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsrl_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20559</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3dd8cb3e8642f38789bb276772a99cdb"><div class="ttname"><a href="riscv__vector_8h.html#a3dd8cb3e8642f38789bb276772a99cdb">vmsleu_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26202</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3762711bbe11e42fe0e1d2ac43e891e4"><div class="ttname"><a href="riscv__vector_8h.html#a3762711bbe11e42fe0e1d2ac43e891e4">vor_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vor_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16335</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e29ce41f52fd67c16a56a81cd9c1f3b"><div class="ttname"><a href="riscv__vector_8h.html#a2e29ce41f52fd67c16a56a81cd9c1f3b">vsll_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsll_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21403</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afe244838fb8992bc675ae4f033daab14"><div class="ttname"><a href="riscv__vector_8h.html#afe244838fb8992bc675ae4f033daab14">vmacc_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmacc_vv_u8m1(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39324</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a763b2db995a361da4678dfa4c286bd25"><div class="ttname"><a href="riscv__vector_8h.html#a763b2db995a361da4678dfa4c286bd25">vmulhu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmulhu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34179</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a44e027b74adf4bc302e6bd3811c27960"><div class="ttname"><a href="riscv__vector_8h.html#a44e027b74adf4bc302e6bd3811c27960">vfmin_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmin_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58101</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9c4d4b825395251d79370b4ed4fe1789"><div class="ttname"><a href="riscv__vector_8h.html#a9c4d4b825395251d79370b4ed4fe1789">vnmsac_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsac_vv_i32m1(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39852</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac5292453827f87521413a14cd7ff435b"><div class="ttname"><a href="riscv__vector_8h.html#ac5292453827f87521413a14cd7ff435b">vsll_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsll_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21643</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac35e12d52daec3869d1a0390a9d9be24"><div class="ttname"><a href="riscv__vector_8h.html#ac35e12d52daec3869d1a0390a9d9be24">vlxe_v_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vlxe_v_i8m1(const int8_t *base, vuint8m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2775</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a85682ecde70f75a22401bfc3569ef8d2"><div class="ttname"><a href="riscv__vector_8h.html#a85682ecde70f75a22401bfc3569ef8d2">vrgather_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vrgather_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70433</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0c3ef491da6c2b1fa32854e2501e85bf"><div class="ttname"><a href="riscv__vector_8h.html#a0c3ef491da6c2b1fa32854e2501e85bf">vmsgt_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27198</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a89dcc18650ecb2757f4c3b41a1905f56"><div class="ttname"><a href="riscv__vector_8h.html#a89dcc18650ecb2757f4c3b41a1905f56">vmsgtu_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26954</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a36959769cb0c82a2dc4fa22d95d75255"><div class="ttname"><a href="riscv__vector_8h.html#a36959769cb0c82a2dc4fa22d95d75255">vslideup_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vslideup_vx_u32m1(vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65964</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af963f22b2f0700505ce5763968d9f179"><div class="ttname"><a href="riscv__vector_8h.html#af963f22b2f0700505ce5763968d9f179">vid_v_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vid_v_u8m1_m(vmask_t mask)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65503</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7f6105418d23f2d0c4fde693fa1a792"><div class="ttname"><a href="riscv__vector_8h.html#af7f6105418d23f2d0c4fde693fa1a792">vslide1down_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vslide1down_vx_u8m1(vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68717</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0fd06adedc07e7061c056a3da8032236"><div class="ttname"><a href="riscv__vector_8h.html#a0fd06adedc07e7061c056a3da8032236">vwsubu_wv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_wv_u32m2_m(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10807</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2c9807ccfcc08378d885a9ea1211d979"><div class="ttname"><a href="riscv__vector_8h.html#a2c9807ccfcc08378d885a9ea1211d979">vminu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vminu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31177</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a70ecc1eea40cfb0aa00a6a0c0812f5aa"><div class="ttname"><a href="riscv__vector_8h.html#a70ecc1eea40cfb0aa00a6a0c0812f5aa">vdivu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vdivu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37170</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a68f3de620189ec2a7ffafb29885bf5db"><div class="ttname"><a href="riscv__vector_8h.html#a68f3de620189ec2a7ffafb29885bf5db">vminu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vminu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32342</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a27e997e8ed3f075cf98781ffc9e3af55"><div class="ttname"><a href="riscv__vector_8h.html#a27e997e8ed3f075cf98781ffc9e3af55">vmadc_vxm_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_i32m1(vint32m1_t op1, int32_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12541</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afba56201ab0bd85bd310ac7629a19f21"><div class="ttname"><a href="riscv__vector_8h.html#afba56201ab0bd85bd310ac7629a19f21">vand_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vand_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15739</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa7e10bb6a7e4cd6a164d976c4c857c89"><div class="ttname"><a href="riscv__vector_8h.html#aa7e10bb6a7e4cd6a164d976c4c857c89">vmsof_m_m</a></div><div class="ttdeci">__rv32 vmask_t vmsof_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65309</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5054c5f1cb3fccd2379f75fd86d9fad8"><div class="ttname"><a href="riscv__vector_8h.html#a5054c5f1cb3fccd2379f75fd86d9fad8">vasubu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vasubu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50341</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae0ba25825a10747521b3e2d6b980a53a"><div class="ttname"><a href="riscv__vector_8h.html#ae0ba25825a10747521b3e2d6b980a53a">vwmaccsu_vv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwmaccsu_vv_i16m2(vint16m2_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44289</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9bfdb84e2f5c2ce55be69d883152861d"><div class="ttname"><a href="riscv__vector_8h.html#a9bfdb84e2f5c2ce55be69d883152861d">vsadd_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsadd_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47287</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a59301b8b3d7ce509db7dba77d6492dd7"><div class="ttname"><a href="riscv__vector_8h.html#a59301b8b3d7ce509db7dba77d6492dd7">vadc_vxm_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vadc_vxm_i32m1(vint32m1_t op1, int32_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11628</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a32a09edc5506c3d898b40821635aa74b"><div class="ttname"><a href="riscv__vector_8h.html#a32a09edc5506c3d898b40821635aa74b">vadc_vxm_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vadc_vxm_u8m1(vuint8m1_t op1, uint8_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11676</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa0209c89f90a5ca5ebf8c6a0d28a7ead"><div class="ttname"><a href="riscv__vector_8h.html#aa0209c89f90a5ca5ebf8c6a0d28a7ead">vrsub_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vrsub_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8430</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2c8f57c9187a7e38b4686504c807100a"><div class="ttname"><a href="riscv__vector_8h.html#a2c8f57c9187a7e38b4686504c807100a">vmsleu_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26114</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae667c7796b2a7b4ac0bdb804d85186c6"><div class="ttname"><a href="riscv__vector_8h.html#ae667c7796b2a7b4ac0bdb804d85186c6">vmnor_mm</a></div><div class="ttdeci">__rv32 vmask_t vmnor_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65072</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a81ac023d33c4e2d5ce2e7f8d6f187237"><div class="ttname"><a href="riscv__vector_8h.html#a81ac023d33c4e2d5ce2e7f8d6f187237">vmv_v_x_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmv_v_x_i16m1(int16_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46286</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4d1cf5aa23367fcd893091db91e00c37"><div class="ttname"><a href="riscv__vector_8h.html#a4d1cf5aa23367fcd893091db91e00c37">vaaddu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vaaddu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49769</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a582c84f0bb6261549d4b02f1f690c2bc"><div class="ttname"><a href="riscv__vector_8h.html#a582c84f0bb6261549d4b02f1f690c2bc">vnmsac_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsac_vx_u16m1_m(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42633</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae010321d587cd10371393d36d3149f50"><div class="ttname"><a href="riscv__vector_8h.html#ae010321d587cd10371393d36d3149f50">vwaddu_vv_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_vv_u32m2_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10027</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac7ef6f217f7d0d7915f0d3a12fb717f1"><div class="ttname"><a href="riscv__vector_8h.html#ac7ef6f217f7d0d7915f0d3a12fb717f1">vmadc_vvm_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_u32m1(vuint32m1_t op1, vuint32m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12397</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaecd570c8a4d7235cb3d98c0fd597092"><div class="ttname"><a href="riscv__vector_8h.html#aaecd570c8a4d7235cb3d98c0fd597092">vfsgnj_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnj_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58593</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abf94a8c26d099a9078d9b23fac401392"><div class="ttname"><a href="riscv__vector_8h.html#abf94a8c26d099a9078d9b23fac401392">vsll_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsll_vx_i16m1(vint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20027</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa6876ea9458c069d5b989f4975d780fd"><div class="ttname"><a href="riscv__vector_8h.html#aa6876ea9458c069d5b989f4975d780fd">vssrl_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vssrl_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53391</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2bd8313487f0404ba83e2163bcfbc19e"><div class="ttname"><a href="riscv__vector_8h.html#a2bd8313487f0404ba83e2163bcfbc19e">vslideup_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vslideup_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66114</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abd1667ac13d7a874784783c87fdb0bd4"><div class="ttname"><a href="riscv__vector_8h.html#abd1667ac13d7a874784783c87fdb0bd4">vmerge_vvm_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmerge_vvm_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45651</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acf8f329b47ba74d69baa7aeb30fed9cc"><div class="ttname"><a href="riscv__vector_8h.html#acf8f329b47ba74d69baa7aeb30fed9cc">vnclipu_wv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnclipu_wv_u8m1_m(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54611</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae9d31c257b0a79164481cc1017502558"><div class="ttname"><a href="riscv__vector_8h.html#ae9d31c257b0a79164481cc1017502558">vor_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vor_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18617</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ac925934fa527095b31f7d6f37e718d"><div class="ttname"><a href="riscv__vector_8h.html#a6ac925934fa527095b31f7d6f37e718d">vmflt_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmflt_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a157867962ab486c4f05a6beb545fc900"><div class="ttname"><a href="riscv__vector_8h.html#a157867962ab486c4f05a6beb545fc900">vxor_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vxor_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17063</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af40a0050d523985f27e2ca29101254fe"><div class="ttname"><a href="riscv__vector_8h.html#af40a0050d523985f27e2ca29101254fe">vredmaxu_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredmaxu_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62099</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae0aa156779857ec8e89c4e1def933483"><div class="ttname"><a href="riscv__vector_8h.html#ae0aa156779857ec8e89c4e1def933483">vslide1down_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vslide1down_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69158</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a96c7a5fb11a349765d76e68998260525"><div class="ttname"><a href="riscv__vector_8h.html#a96c7a5fb11a349765d76e68998260525">vmulh_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmulh_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33915</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5d8e979e8089b5cdc3114ffd25f658a8"><div class="ttname"><a href="riscv__vector_8h.html#a5d8e979e8089b5cdc3114ffd25f658a8">vid_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vid_v_u8m1(void)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65377</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afa48a6f5889f0ff0021ca3b44771b868"><div class="ttname"><a href="riscv__vector_8h.html#afa48a6f5889f0ff0021ca3b44771b868">vwmulsu_vv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwmulsu_vv_i32m2(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38592</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a021797efc37afd1549c921ff48edb52a"><div class="ttname"><a href="riscv__vector_8h.html#a021797efc37afd1549c921ff48edb52a">vsmul_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsmul_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52164</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9ca1e817ec6d17563c1cef7bbbaa0fba"><div class="ttname"><a href="riscv__vector_8h.html#a9ca1e817ec6d17563c1cef7bbbaa0fba">vsra_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsra_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21111</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a466a73bcb65dc4f186fca38a2f9431c6"><div class="ttname"><a href="riscv__vector_8h.html#a466a73bcb65dc4f186fca38a2f9431c6">vle_v_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vle_v_u8m1_m(vmask_t mask, const uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:590</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f422b6e9166baaef227ae2f13ebd691"><div class="ttname"><a href="riscv__vector_8h.html#a8f422b6e9166baaef227ae2f13ebd691">vsaddu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsaddu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46779</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abfac193550b881a57eec0f14bad45811"><div class="ttname"><a href="riscv__vector_8h.html#abfac193550b881a57eec0f14bad45811">vmul_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmul_vx_i16m1(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33607</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acd494b848a203f38ad98bf6e1dfeb5f4"><div class="ttname"><a href="riscv__vector_8h.html#acd494b848a203f38ad98bf6e1dfeb5f4">vmsne_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25298</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a627e04b3f1de48fa6d4da32dd1af0598"><div class="ttname"><a href="riscv__vector_8h.html#a627e04b3f1de48fa6d4da32dd1af0598">vredxor_vs_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vredxor_vs_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63556</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3ac150972eb2533182de439d424c5912"><div class="ttname"><a href="riscv__vector_8h.html#a3ac150972eb2533182de439d424c5912">vmfle_vv_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfle_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59179</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5a59df5843e5c71925e6b5dfba4be2d6"><div class="ttname"><a href="riscv__vector_8h.html#a5a59df5843e5c71925e6b5dfba4be2d6">vfmv_f_s_f32m1</a></div><div class="ttdeci">__rv32 float32_t vfmv_f_s_f32m1(vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65636</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a79f3c556778b4c260d153c257efe20ba"><div class="ttname"><a href="riscv__vector_8h.html#a79f3c556778b4c260d153c257efe20ba">vwsubu_vx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_vx_u32m2(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9084</div></div>
<div class="ttc" id="ariscv__vector_8h_html_affa261ff5187e9828353b6e9b5934a3e"><div class="ttname"><a href="riscv__vector_8h.html#affa261ff5187e9828353b6e9b5934a3e">vredor_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredor_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61535</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a145e38be28a0a8b6a068cff6f4f35ba8"><div class="ttname"><a href="riscv__vector_8h.html#a145e38be28a0a8b6a068cff6f4f35ba8">vadd_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vadd_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5516</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa3deae49e6965fbff756af88bd24a032"><div class="ttname"><a href="riscv__vector_8h.html#aa3deae49e6965fbff756af88bd24a032">vredsum_vs_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vredsum_vs_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60877</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a540af70cda40b566332a0ca8f96470e0"><div class="ttname"><a href="riscv__vector_8h.html#a540af70cda40b566332a0ca8f96470e0">vrgather_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vrgather_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70095</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef105e0fa6896d521df48bd4ffd544e7"><div class="ttname"><a href="riscv__vector_8h.html#aef105e0fa6896d521df48bd4ffd544e7">vnmsac_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsac_vx_u8m1_m(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42581</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeb21985c272fe8c8e707be5efc8e79f7"><div class="ttname"><a href="riscv__vector_8h.html#aeb21985c272fe8c8e707be5efc8e79f7">vmadd_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmadd_vx_i32m1(vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40716</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5804a44ed5f35e28680fdba997564512"><div class="ttname"><a href="riscv__vector_8h.html#a5804a44ed5f35e28680fdba997564512">vmsleu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29748</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab910e885b40da7a32ea007de0ca3972b"><div class="ttname"><a href="riscv__vector_8h.html#ab910e885b40da7a32ea007de0ca3972b">vssrl_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vssrl_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53247</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a21ad2978abae7b76a6dd68754af2d826"><div class="ttname"><a href="riscv__vector_8h.html#a21ad2978abae7b76a6dd68754af2d826">vadd_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vadd_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5823</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad8cbc2de30b7f3c2448a484ec9bdb4af"><div class="ttname"><a href="riscv__vector_8h.html#ad8cbc2de30b7f3c2448a484ec9bdb4af">vslide1up_vx_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslide1up_vx_f32m1(vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68262</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad6b7b6a3627d9e0ebf581375ac51ad4a"><div class="ttname"><a href="riscv__vector_8h.html#ad6b7b6a3627d9e0ebf581375ac51ad4a">vwadd_vx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_vx_i16m2(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9192</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a11e903afc8c3369c26fa1c09a60efffb"><div class="ttname"><a href="riscv__vector_8h.html#a11e903afc8c3369c26fa1c09a60efffb">vslide1down_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vslide1down_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69005</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5422ac76603b398f81941f5487401273"><div class="ttname"><a href="riscv__vector_8h.html#a5422ac76603b398f81941f5487401273">vsbc_vxm_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsbc_vxm_i16m1(vint16m1_t op1, int16_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14088</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef5e4dacbf73cee23b75f8efe9b8b3c3"><div class="ttname"><a href="riscv__vector_8h.html#aef5e4dacbf73cee23b75f8efe9b8b3c3">vmacc_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmacc_vx_i16m1_m(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41853</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a37a09c3c4c0e235ede35c020c082705b"><div class="ttname"><a href="riscv__vector_8h.html#a37a09c3c4c0e235ede35c020c082705b">vwmaccsu_vx_i32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmaccsu_vx_i32m2(vint32m2_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44406</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6258c2e3cca19782a04018a51df826d2"><div class="ttname"><a href="riscv__vector_8h.html#a6258c2e3cca19782a04018a51df826d2">vmseq_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24174</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad5203a3761968227533033fd6eb047bf"><div class="ttname"><a href="riscv__vector_8h.html#ad5203a3761968227533033fd6eb047bf">vredor_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredor_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61488</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5e29be7c45335ceb90a79dc6beaf9778"><div class="ttname"><a href="riscv__vector_8h.html#a5e29be7c45335ceb90a79dc6beaf9778">vminu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vminu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31309</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a615ba2aeb74d62138224e6ecc50c738d"><div class="ttname"><a href="riscv__vector_8h.html#a615ba2aeb74d62138224e6ecc50c738d">vnmsub_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsub_vv_u32m1_m(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af289b1d7bdcb4349bef73efa71a057ca"><div class="ttname"><a href="riscv__vector_8h.html#af289b1d7bdcb4349bef73efa71a057ca">vasubu_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vasubu_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50253</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8cc77527d87efd39a10303bb89f37d5a"><div class="ttname"><a href="riscv__vector_8h.html#a8cc77527d87efd39a10303bb89f37d5a">vmsltu_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25586</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a391e16308e1d34d62755b854ff9def74"><div class="ttname"><a href="riscv__vector_8h.html#a391e16308e1d34d62755b854ff9def74">vadd_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vadd_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5779</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a612fa236ac7616378dd24ad1656fe127"><div class="ttname"><a href="riscv__vector_8h.html#a612fa236ac7616378dd24ad1656fe127">vwmacc_vx_i32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmacc_vx_i32m2(vint32m2_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44250</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af52b735f968b93e5ce70d96c2873435d"><div class="ttname"><a href="riscv__vector_8h.html#af52b735f968b93e5ce70d96c2873435d">vdivu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vdivu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37122</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a72ae96bfe0c2aeb6311ddd4f98e78d3d"><div class="ttname"><a href="riscv__vector_8h.html#a72ae96bfe0c2aeb6311ddd4f98e78d3d">vle_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vle_v_u8m1(const uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:291</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab7081a2ce23e5d7522c38652162ab513"><div class="ttname"><a href="riscv__vector_8h.html#ab7081a2ce23e5d7522c38652162ab513">vsuxe_v_f32m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_f32m1_m(vmask_t mask, float32_t *base, vuint32m1_t index, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4790</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa639efeae37a3353f833834c24fb24da"><div class="ttname"><a href="riscv__vector_8h.html#aa639efeae37a3353f833834c24fb24da">vmin_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmin_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32630</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66c0a2f36af033a280b43f63ed36b8a2"><div class="ttname"><a href="riscv__vector_8h.html#a66c0a2f36af033a280b43f63ed36b8a2">vmsbf_m_m</a></div><div class="ttdeci">__rv32 vmask_t vmsbf_m_m(vmask_t mask, vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65230</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1fafb4cfb825a1f156ae1ff0c4989854"><div class="ttname"><a href="riscv__vector_8h.html#a1fafb4cfb825a1f156ae1ff0c4989854">vasubu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vasubu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51466</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4ea18aa9f76fe85554532d1595a761d7"><div class="ttname"><a href="riscv__vector_8h.html#a4ea18aa9f76fe85554532d1595a761d7">vrsub_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vrsub_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6814</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ef0a95be002f12aae08425db43ac235"><div class="ttname"><a href="riscv__vector_8h.html#a6ef0a95be002f12aae08425db43ac235">vsse_v_u32m1</a></div><div class="ttdeci">__rv32 void vsse_v_u32m1(uint32_t *base, const int32_t stride, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2313</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6316c16ed93a4772c6a5e8fc5a40fa4f"><div class="ttname"><a href="riscv__vector_8h.html#a6316c16ed93a4772c6a5e8fc5a40fa4f">vmaxu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmaxu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32774</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adad97f25c96c88a64b4801a0e6fe1d5f"><div class="ttname"><a href="riscv__vector_8h.html#adad97f25c96c88a64b4801a0e6fe1d5f">vwsubu_vv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_vv_u16m2(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8976</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac068f2855ba5a219ce04c28a7e44e85"><div class="ttname"><a href="riscv__vector_8h.html#aac068f2855ba5a219ce04c28a7e44e85">vmin_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmin_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31573</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8965af98d9f05bd53a2f114a31b67e52"><div class="ttname"><a href="riscv__vector_8h.html#a8965af98d9f05bd53a2f114a31b67e52">vnsrl_wx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnsrl_wx_u16m1(vuint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23327</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a42fa35092349bf60d92dc9dd3e7a7cea"><div class="ttname"><a href="riscv__vector_8h.html#a42fa35092349bf60d92dc9dd3e7a7cea">vlse_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vlse_v_u32m1(const uint32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1639</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe4ba0ead616813d5bb01ce7bacf4a55"><div class="ttname"><a href="riscv__vector_8h.html#abe4ba0ead616813d5bb01ce7bacf4a55">vwsub_wx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_wx_i32m2_m(vmask_t mask, vint32m2_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11197</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a537065660a36c622088e78a2afd636af"><div class="ttname"><a href="riscv__vector_8h.html#a537065660a36c622088e78a2afd636af">vsse_v_i16m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_i16m1_m(vmask_t mask, int16_t *base, const int32_t stride, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2468</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9037cc747b045e95aebbfb6f77ee809c"><div class="ttname"><a href="riscv__vector_8h.html#a9037cc747b045e95aebbfb6f77ee809c">vredor_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredor_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61300</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af12f73a2d1ec12418579c64911a93854"><div class="ttname"><a href="riscv__vector_8h.html#af12f73a2d1ec12418579c64911a93854">vleff_v_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vleff_v_i32m1(const int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4913</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac2f0951f4a2cd56b4f33fa2a5a01bb93"><div class="ttname"><a href="riscv__vector_8h.html#ac2f0951f4a2cd56b4f33fa2a5a01bb93">vnmsub_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsub_vv_u16m1(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41100</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c5154ef8a018f41785d9972d09b05eb"><div class="ttname"><a href="riscv__vector_8h.html#a1c5154ef8a018f41785d9972d09b05eb">vse_v_i16m1</a></div><div class="ttdeci">__rv32 void vse_v_i16m1(vint16m1_t value, int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:813</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ade7af21e01db2c4d0599fa1cb0b7ee0f"><div class="ttname"><a href="riscv__vector_8h.html#ade7af21e01db2c4d0599fa1cb0b7ee0f">vfsub_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsub_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55248</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0fc219ed74e2be8695c86982fd771bda"><div class="ttname"><a href="riscv__vector_8h.html#a0fc219ed74e2be8695c86982fd771bda">vlxe_v_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vlxe_v_u8m1_m(vmask_t mask, const uint8_t *base, vuint8m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3234</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab8f283d40a2e39514b4befaffaa801af"><div class="ttname"><a href="riscv__vector_8h.html#ab8f283d40a2e39514b4befaffaa801af">vsbc_vvm_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsbc_vvm_u32m1(vuint32m1_t op1, vuint32m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13992</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a794f0677c4db1b78a4d6c58787bf49fb"><div class="ttname"><a href="riscv__vector_8h.html#a794f0677c4db1b78a4d6c58787bf49fb">vmandnot_mm</a></div><div class="ttdeci">__rv32 vmask_t vmandnot_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65015</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a56b5d1a5792aac2c82e9b20fc9a0a307"><div class="ttname"><a href="riscv__vector_8h.html#a56b5d1a5792aac2c82e9b20fc9a0a307">vlse_v_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vlse_v_i16m1_m(vmask_t mask, const int16_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1782</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5a6aa88775100993a80e6ebd4206c7c0"><div class="ttname"><a href="riscv__vector_8h.html#a5a6aa88775100993a80e6ebd4206c7c0">vleff_v_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vleff_v_u32m1_m(vmask_t mask, const uint32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad4238c4e74478bd959f22620d68020e6"><div class="ttname"><a href="riscv__vector_8h.html#ad4238c4e74478bd959f22620d68020e6">vnmsac_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsac_vv_u16m1_m(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42321</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0451323176f56a89cc062476af17fc7e"><div class="ttname"><a href="riscv__vector_8h.html#a0451323176f56a89cc062476af17fc7e">vwsub_vx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_vx_i16m2(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9336</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a02f40ab4681df5c56b6f5bc4cef4e490"><div class="ttname"><a href="riscv__vector_8h.html#a02f40ab4681df5c56b6f5bc4cef4e490">vssubu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vssubu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47795</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af8821f852b171c11b7afb00a762ff4a7"><div class="ttname"><a href="riscv__vector_8h.html#af8821f852b171c11b7afb00a762ff4a7">vwsubu_wx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_wx_u16m2(vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9624</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afda97b2fb222bf79881c31377a3eb7d5"><div class="ttname"><a href="riscv__vector_8h.html#afda97b2fb222bf79881c31377a3eb7d5">vmul_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmul_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33431</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6e9c3144ace0f23eb4c69ac83bf7fe88"><div class="ttname"><a href="riscv__vector_8h.html#a6e9c3144ace0f23eb4c69ac83bf7fe88">vxor_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vxor_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16887</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a74d2332c873bc44bdf20458e81f87461"><div class="ttname"><a href="riscv__vector_8h.html#a74d2332c873bc44bdf20458e81f87461">vslideup_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vslideup_vx_i32m1(vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65917</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acde9c8d312245493fca90c7681cf0480"><div class="ttname"><a href="riscv__vector_8h.html#acde9c8d312245493fca90c7681cf0480">vnmsac_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsac_vx_u32m1(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40284</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac70ff9343419892fd005454e73fd6604"><div class="ttname"><a href="riscv__vector_8h.html#ac70ff9343419892fd005454e73fd6604">vmadd_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmadd_vx_u32m1(vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40860</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6add964013e008db26b3812fd285926"><div class="ttname"><a href="riscv__vector_8h.html#ac6add964013e008db26b3812fd285926">vmseq_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27587</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53899d53cc8145d603c12ea87dd7c495"><div class="ttname"><a href="riscv__vector_8h.html#a53899d53cc8145d603c12ea87dd7c495">vmseq_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27683</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0cf163161c1e6d86d35b13d290db5c13"><div class="ttname"><a href="riscv__vector_8h.html#a0cf163161c1e6d86d35b13d290db5c13">vnmsub_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsub_vx_i16m1_m(vmask_t mask, vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43725</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57649caf0b49ee1c7dfc5dc79756b155"><div class="ttname"><a href="riscv__vector_8h.html#a57649caf0b49ee1c7dfc5dc79756b155">vsub_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsub_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7902</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae48b1f8aca3c10f634efbab5b4a3eb07"><div class="ttname"><a href="riscv__vector_8h.html#ae48b1f8aca3c10f634efbab5b4a3eb07">vadd_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vadd_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5473</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4f9c3c900b7a825a2d2de5d644be6622"><div class="ttname"><a href="riscv__vector_8h.html#a4f9c3c900b7a825a2d2de5d644be6622">vsse_v_i32m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_i32m1_m(vmask_t mask, int32_t *base, const int32_t stride, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2520</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a537f1b8e3bc0d8df5c7ea5c8beceb773"><div class="ttname"><a href="riscv__vector_8h.html#a537f1b8e3bc0d8df5c7ea5c8beceb773">vsuxe_v_i16m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_i16m1(int16_t *base, vuint16m1_t index, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4183</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a286eed172de2cd6e52483189cca2992a"><div class="ttname"><a href="riscv__vector_8h.html#a286eed172de2cd6e52483189cca2992a">vnmsac_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsac_vx_i8m1(vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40044</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8ed5c3ea9f273284cce9d5b4d5f4bc93"><div class="ttname"><a href="riscv__vector_8h.html#a8ed5c3ea9f273284cce9d5b4d5f4bc93">vfirst_m</a></div><div class="ttdeci">__rv32 uint32_t vfirst_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65169</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6915c443a0638e8ad72a769fd72d3a7"><div class="ttname"><a href="riscv__vector_8h.html#ac6915c443a0638e8ad72a769fd72d3a7">vlxe_v_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vlxe_v_i32m1_m(vmask_t mask, const int32_t *base, vuint32m1_t index)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3186</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a52a013401843a7536c0b911efe6a87a1"><div class="ttname"><a href="riscv__vector_8h.html#a52a013401843a7536c0b911efe6a87a1">vdivu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vdivu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37267</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a480a7ad4ac4dedbabcfe250c78215a5a"><div class="ttname"><a href="riscv__vector_8h.html#a480a7ad4ac4dedbabcfe250c78215a5a">vnmsub_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsub_vv_u32m1(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41148</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab868fb8ed9b9077a924460f50a3582d7"><div class="ttname"><a href="riscv__vector_8h.html#ab868fb8ed9b9077a924460f50a3582d7">vwsubu_vv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_vv_u16m2_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10144</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae091ff924d81af16bf68562f83efc69b"><div class="ttname"><a href="riscv__vector_8h.html#ae091ff924d81af16bf68562f83efc69b">vmulhu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmulhu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35584</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a48f5a512cfed235c5f6bd836daa4ff35"><div class="ttname"><a href="riscv__vector_8h.html#a48f5a512cfed235c5f6bd836daa4ff35">vredminu_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredminu_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62193</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3e212254c78bb99d4682263f93f2ac71"><div class="ttname"><a href="riscv__vector_8h.html#a3e212254c78bb99d4682263f93f2ac71">vand_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vand_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17489</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6af80f617d4708466908f0f79e7c7f97"><div class="ttname"><a href="riscv__vector_8h.html#a6af80f617d4708466908f0f79e7c7f97">vmadd_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmadd_vv_u16m1_m(vmask_t mask, vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42945</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa823909dca60d9b80d61198054785f5a"><div class="ttname"><a href="riscv__vector_8h.html#aa823909dca60d9b80d61198054785f5a">vsrl_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsrl_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20647</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a71ac2b7544299841b054d5e33f5a423e"><div class="ttname"><a href="riscv__vector_8h.html#a71ac2b7544299841b054d5e33f5a423e">vmsbc_vvm_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_u16m1(vuint16m1_t op1, vuint16m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14520</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac9a46cc594f5630704a4b601248bf659"><div class="ttname"><a href="riscv__vector_8h.html#ac9a46cc594f5630704a4b601248bf659">vnmsub_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsub_vx_i8m1_m(vmask_t mask, vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43673</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aae18186c4ebea5fa52661195877c98ed"><div class="ttname"><a href="riscv__vector_8h.html#aae18186c4ebea5fa52661195877c98ed">vaaddu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vaaddu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50698</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a89bbe919bcb1c65c558681a293fabb22"><div class="ttname"><a href="riscv__vector_8h.html#a89bbe919bcb1c65c558681a293fabb22">vmulhsu_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmulhsu_vx_i16m1(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34531</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a399b2669676bbaa44c2c129f4cbf93d8"><div class="ttname"><a href="riscv__vector_8h.html#a399b2669676bbaa44c2c129f4cbf93d8">vmsbc_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15296</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a562daa5e5666a5e51010b0448736f574"><div class="ttname"><a href="riscv__vector_8h.html#a562daa5e5666a5e51010b0448736f574">vwsub_wx_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_wx_i16m2(vint16m2_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9912</div></div>
<div class="ttc" id="ariscv__vector_8h_html_add241fd97af7f7241c14e90cdbfbc422"><div class="ttname"><a href="riscv__vector_8h.html#add241fd97af7f7241c14e90cdbfbc422">vnmsac_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsac_vx_u32m1_m(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42685</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a285c3ffa55995e8c3f3b5ba0396d07d9"><div class="ttname"><a href="riscv__vector_8h.html#a285c3ffa55995e8c3f3b5ba0396d07d9">vsub_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsub_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6594</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1a7052ffb71aff37ef969b3239ca27c0"><div class="ttname"><a href="riscv__vector_8h.html#a1a7052ffb71aff37ef969b3239ca27c0">vor_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vor_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18425</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5c6f5534e1e7200e624b52f744a7c618"><div class="ttname"><a href="riscv__vector_8h.html#a5c6f5534e1e7200e624b52f744a7c618">vmsgtu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30516</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1055c83923f6e35327c88b63d8ce3962"><div class="ttname"><a href="riscv__vector_8h.html#a1055c83923f6e35327c88b63d8ce3962">vmslt_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25938</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a43c85c56409a4d3d888c7a1c41a5f5b0"><div class="ttname"><a href="riscv__vector_8h.html#a43c85c56409a4d3d888c7a1c41a5f5b0">vwaddu_wx_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_wx_u16m2(vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9480</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a96c6ee9dfc54bda824fe49f2b7fdf45f"><div class="ttname"><a href="riscv__vector_8h.html#a96c6ee9dfc54bda824fe49f2b7fdf45f">vsxe_v_u32m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_u32m1_m(vmask_t mask, uint32_t *base, vuint32m1_t index, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4032</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3efe27283124d5939f304e3ca1904531"><div class="ttname"><a href="riscv__vector_8h.html#a3efe27283124d5939f304e3ca1904531">vnmsub_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsub_vv_i16m1_m(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43413</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af57db902596fabfb0da1bf33fd3dcfbc"><div class="ttname"><a href="riscv__vector_8h.html#af57db902596fabfb0da1bf33fd3dcfbc">vaaddu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vaaddu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49681</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3cfa65feec9bb2c23656a818a57c4f74"><div class="ttname"><a href="riscv__vector_8h.html#a3cfa65feec9bb2c23656a818a57c4f74">vasubu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vasubu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51514</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2193586469df32e60767e7a3e07493dd"><div class="ttname"><a href="riscv__vector_8h.html#a2193586469df32e60767e7a3e07493dd">vdivu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vdivu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37363</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4254265cab0d348d31537788083a9f07"><div class="ttname"><a href="riscv__vector_8h.html#a4254265cab0d348d31537788083a9f07">vwmaccu_vv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccu_vv_u16m2(vuint16m2_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43977</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abf61b1bf35342acd08fc6770da227ea1"><div class="ttname"><a href="riscv__vector_8h.html#abf61b1bf35342acd08fc6770da227ea1">vsbc_vxm_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsbc_vxm_u8m1(vuint8m1_t op1, uint8_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14184</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abca99e621e72234899b6330d60e0f364"><div class="ttname"><a href="riscv__vector_8h.html#abca99e621e72234899b6330d60e0f364">vmadc_vvm_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_i32m1(vint32m1_t op1, vint32m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12253</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acc7da33358e9797a9f8569697e644393"><div class="ttname"><a href="riscv__vector_8h.html#acc7da33358e9797a9f8569697e644393">vxor_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vxor_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17151</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afeeaba8e4bac66079909fbf8859c8410"><div class="ttname"><a href="riscv__vector_8h.html#afeeaba8e4bac66079909fbf8859c8410">vfredmin_vs_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredmin_vs_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64941</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a19d416f6bcd0b38205f4b3fbd0554d9b"><div class="ttname"><a href="riscv__vector_8h.html#a19d416f6bcd0b38205f4b3fbd0554d9b">vwsub_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_vx_i32m2_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10573</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1216cdc18971e461de565e46c6019568"><div class="ttname"><a href="riscv__vector_8h.html#a1216cdc18971e461de565e46c6019568">vnmsub_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnmsub_vx_u8m1(vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a23a867074ab2514b90aab860792d8975"><div class="ttname"><a href="riscv__vector_8h.html#a23a867074ab2514b90aab860792d8975">vmsgt_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30876</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad2d984a527fb2816991d28df9283c011"><div class="ttname"><a href="riscv__vector_8h.html#ad2d984a527fb2816991d28df9283c011">vmacc_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmacc_vx_i8m1(vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39468</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4ed3cf818851b078411dba59eac0a049"><div class="ttname"><a href="riscv__vector_8h.html#a4ed3cf818851b078411dba59eac0a049">vadd_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vadd_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5430</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a07142299363e6f0118aaee780f60f29a"><div class="ttname"><a href="riscv__vector_8h.html#a07142299363e6f0118aaee780f60f29a">vnmsub_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsub_vv_i8m1(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40908</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a48b6a3bc794aa21330239c30aab070af"><div class="ttname"><a href="riscv__vector_8h.html#a48b6a3bc794aa21330239c30aab070af">vfncvt_x_f_w_f32m2</a></div><div class="ttdeci">__rv32 vint16m1_t vfncvt_x_f_w_f32m2(vfloat32m2_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60614</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad6a5586e42273dfbe56d3b8b656a701b"><div class="ttname"><a href="riscv__vector_8h.html#ad6a5586e42273dfbe56d3b8b656a701b">vwaddu_vv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_vv_u16m2_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9988</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aab1e37a32b334c7c368c2f1d7838d0fa"><div class="ttname"><a href="riscv__vector_8h.html#aab1e37a32b334c7c368c2f1d7838d0fa">vmax_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmax_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33062</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad53bb9ceb88dbc31a5658522f96327f0"><div class="ttname"><a href="riscv__vector_8h.html#ad53bb9ceb88dbc31a5658522f96327f0">vmin_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmin_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32438</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a87881ddf2345824f19689de108fc72bd"><div class="ttname"><a href="riscv__vector_8h.html#a87881ddf2345824f19689de108fc72bd">vminu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vminu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31265</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adac5c6408211a5844553600d93f97584"><div class="ttname"><a href="riscv__vector_8h.html#adac5c6408211a5844553600d93f97584">vwsubu_wv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwsubu_wv_u32m2(vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9588</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a76c598457b1ff0e3c84343ea4db0a983"><div class="ttname"><a href="riscv__vector_8h.html#a76c598457b1ff0e3c84343ea4db0a983">vmerge_vxm_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmerge_vxm_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45795</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a29601ae30f6760512a546349bd4a4673"><div class="ttname"><a href="riscv__vector_8h.html#a29601ae30f6760512a546349bd4a4673">vmacc_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmacc_vx_i32m1_m(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41905</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9e262e5739633fb20cd751bab129bdfb"><div class="ttname"><a href="riscv__vector_8h.html#a9e262e5739633fb20cd751bab129bdfb">vmv_v_x_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmv_v_x_u16m1(uint16_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46406</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa429a864398798113464e46d972962a9"><div class="ttname"><a href="riscv__vector_8h.html#aa429a864398798113464e46d972962a9">vredor_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredor_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63097</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c7d9d8a02f0154d1ecf83ce4b0488a1"><div class="ttname"><a href="riscv__vector_8h.html#a1c7d9d8a02f0154d1ecf83ce4b0488a1">vsadd_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsadd_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47331</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4a9e84d096ba6b77b12cfaaa794dea45"><div class="ttname"><a href="riscv__vector_8h.html#a4a9e84d096ba6b77b12cfaaa794dea45">vslidedown_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vslidedown_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67394</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a63ae3e91ef31444092e1bdfb014549fb"><div class="ttname"><a href="riscv__vector_8h.html#a63ae3e91ef31444092e1bdfb014549fb">vnmsac_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsac_vv_u32m1_m(vmask_t mask, vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42373</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f6533466674add6b01e8da9f78a1454"><div class="ttname"><a href="riscv__vector_8h.html#a8f6533466674add6b01e8da9f78a1454">vssub_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vssub_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49592</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3b1ef5f16cfed7b806bc98b8fc676796"><div class="ttname"><a href="riscv__vector_8h.html#a3b1ef5f16cfed7b806bc98b8fc676796">vxor_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vxor_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17107</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a19eeb6c8ccf93c8c316558ee45366f64"><div class="ttname"><a href="riscv__vector_8h.html#a19eeb6c8ccf93c8c316558ee45366f64">vor_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vor_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16115</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae3142a60c92b744a99459283b36e65c5"><div class="ttname"><a href="riscv__vector_8h.html#ae3142a60c92b744a99459283b36e65c5">vmulhu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmulhu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34091</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae97f54eb39b029f78a18549597d6c6b9"><div class="ttname"><a href="riscv__vector_8h.html#ae97f54eb39b029f78a18549597d6c6b9">vfmin_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmin_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57905</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8bc85a876ec81f1ccde4d5d651382466"><div class="ttname"><a href="riscv__vector_8h.html#a8bc85a876ec81f1ccde4d5d651382466">vmin_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmin_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32486</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae9c0ccf1a8b7ef2fdd6662efc1ce76fe"><div class="ttname"><a href="riscv__vector_8h.html#ae9c0ccf1a8b7ef2fdd6662efc1ce76fe">vmerge_vxm_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmerge_vxm_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45747</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1af3bd88af76c78dbd5e4a01986ff67b"><div class="ttname"><a href="riscv__vector_8h.html#a1af3bd88af76c78dbd5e4a01986ff67b">vwmulu_vv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmulu_vv_u16m2(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38412</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aeeca932475f2caea46e2ae2d18a671bd"><div class="ttname"><a href="riscv__vector_8h.html#aeeca932475f2caea46e2ae2d18a671bd">vredand_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredand_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62842</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78dac04a5c36cb7f6f6c33fb8cb42a02"><div class="ttname"><a href="riscv__vector_8h.html#a78dac04a5c36cb7f6f6c33fb8cb42a02">vmv_v_x_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmv_v_x_u8m1(uint8_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46366</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acbda9af83a8eaa267ec305ef9537d203"><div class="ttname"><a href="riscv__vector_8h.html#acbda9af83a8eaa267ec305ef9537d203">vnclip_wx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnclip_wx_i8m1_m(vmask_t mask, vint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54935</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0acf194366e8dd6b97e0aea8dca6c054"><div class="ttname"><a href="riscv__vector_8h.html#a0acf194366e8dd6b97e0aea8dca6c054">vmv_v_x_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmv_v_x_u32m1(uint32_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46446</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa572799bbfd819feb63b4e861c23ead5"><div class="ttname"><a href="riscv__vector_8h.html#aa572799bbfd819feb63b4e861c23ead5">vsll_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsll_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19763</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9e9934151170e618236e71818cc38c6e"><div class="ttname"><a href="riscv__vector_8h.html#a9e9934151170e618236e71818cc38c6e">vsll_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsll_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19851</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5027f4c36d689d2cba41847038860544"><div class="ttname"><a href="riscv__vector_8h.html#a5027f4c36d689d2cba41847038860544">vwredsumu_vs_u16m1_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwredsumu_vs_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint32m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64544</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ade80b6cb24d7ae2c4db61b459d5e1809"><div class="ttname"><a href="riscv__vector_8h.html#ade80b6cb24d7ae2c4db61b459d5e1809">vmv_v_v_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmv_v_v_i16m1(vint16m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46046</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adcde34bf460a4da1de7f8a92e17f472a"><div class="ttname"><a href="riscv__vector_8h.html#adcde34bf460a4da1de7f8a92e17f472a">vfadd_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfadd_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55348</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a809e1ee7896acf45b448c8619f515278"><div class="ttname"><a href="riscv__vector_8h.html#a809e1ee7896acf45b448c8619f515278">vmsgt_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30780</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab89e2cffc6c3296d6e93e415779da69e"><div class="ttname"><a href="riscv__vector_8h.html#ab89e2cffc6c3296d6e93e415779da69e">vsmul_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsmul_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51979</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c3ab6918736982a8c4a7507202e7aa5"><div class="ttname"><a href="riscv__vector_8h.html#a1c3ab6918736982a8c4a7507202e7aa5">vfsqrt_v_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsqrt_v_f32m1_m(vmask_t mask, vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57855</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a28931d1986fa847173eaec2d54c80f15"><div class="ttname"><a href="riscv__vector_8h.html#a28931d1986fa847173eaec2d54c80f15">vmerge_vvm_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmerge_vvm_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45555</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a22b6813668fb67f13416ca1697577ab2"><div class="ttname"><a href="riscv__vector_8h.html#a22b6813668fb67f13416ca1697577ab2">vrsub_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vrsub_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6726</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a63d8d661e727691a3023fafe2446fb2e"><div class="ttname"><a href="riscv__vector_8h.html#a63d8d661e727691a3023fafe2446fb2e">vnclip_wv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnclip_wv_i16m1(vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54414</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5629a98a3d0a18a373f32885a52178fc"><div class="ttname"><a href="riscv__vector_8h.html#a5629a98a3d0a18a373f32885a52178fc">vasub_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vasub_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51562</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3faf075cc1c91456305b48ab2383d4d4"><div class="ttname"><a href="riscv__vector_8h.html#a3faf075cc1c91456305b48ab2383d4d4">vslide1up_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vslide1up_vx_u16m1(vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68121</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ada49759fdb3f59bbd4fd9e8464c6d947"><div class="ttname"><a href="riscv__vector_8h.html#ada49759fdb3f59bbd4fd9e8464c6d947">vredor_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredor_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63301</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac01854508160a26c6d2fd8cb7e765e33"><div class="ttname"><a href="riscv__vector_8h.html#ac01854508160a26c6d2fd8cb7e765e33">vwaddu_wv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwaddu_wv_u32m2(vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9444</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af6afe9b7430d41f2141522267efc835d"><div class="ttname"><a href="riscv__vector_8h.html#af6afe9b7430d41f2141522267efc835d">vfmadd_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmadd_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57373</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad7d363f40d6fcf1d2a2d161fe55ef564"><div class="ttname"><a href="riscv__vector_8h.html#ad7d363f40d6fcf1d2a2d161fe55ef564">vor_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vor_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16423</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aac5d7ea3d2772c6b0d7eee1f462bb770"><div class="ttname"><a href="riscv__vector_8h.html#aac5d7ea3d2772c6b0d7eee1f462bb770">vredsum_vs_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vredsum_vs_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62485</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a92eab09710256640713675fb1c7a6c25"><div class="ttname"><a href="riscv__vector_8h.html#a92eab09710256640713675fb1c7a6c25">vnsra_wx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnsra_wx_i8m1(vint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23518</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5143be7a05504b074637b6a5d6b367cb"><div class="ttname"><a href="riscv__vector_8h.html#a5143be7a05504b074637b6a5d6b367cb">vsbc_vxm_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsbc_vxm_u16m1(vuint16m1_t op1, uint16_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14232</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0e3e6f5f63a64920648b2df36efabae1"><div class="ttname"><a href="riscv__vector_8h.html#a0e3e6f5f63a64920648b2df36efabae1">vslide1up_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vslide1up_vx_u8m1(vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68027</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a699c2257916f005a75f75c2f6e1e1ba9"><div class="ttname"><a href="riscv__vector_8h.html#a699c2257916f005a75f75c2f6e1e1ba9">vmsbc_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15252</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a90e45cc92f0bb1dd9d685fa5970c4863"><div class="ttname"><a href="riscv__vector_8h.html#a90e45cc92f0bb1dd9d685fa5970c4863">vmulh_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmulh_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35296</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac377e4f0388e05ff0a333325242397d8"><div class="ttname"><a href="riscv__vector_8h.html#ac377e4f0388e05ff0a333325242397d8">vmul_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmul_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34816</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7a6be948a8b8bcad35eff77efa2cc67c"><div class="ttname"><a href="riscv__vector_8h.html#a7a6be948a8b8bcad35eff77efa2cc67c">vsbc_vxm_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsbc_vxm_i8m1(vint8m1_t op1, int8_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14040</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1932172f2c6c2d79648c12b179884f3a"><div class="ttname"><a href="riscv__vector_8h.html#a1932172f2c6c2d79648c12b179884f3a">vsub_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsub_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8094</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab0ef91a0adfc53b728cb65733011ac8f"><div class="ttname"><a href="riscv__vector_8h.html#ab0ef91a0adfc53b728cb65733011ac8f">vfcvt_xu_f_v_f32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vfcvt_xu_f_v_f32m1_m(vmask_t mask, vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60242</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad3e1228f8cec7b8eb0e3b925ec0908cb"><div class="ttname"><a href="riscv__vector_8h.html#ad3e1228f8cec7b8eb0e3b925ec0908cb">vmflt_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmflt_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59132</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a72efc88bb5901f7dde8a56ebd7517de3"><div class="ttname"><a href="riscv__vector_8h.html#a72efc88bb5901f7dde8a56ebd7517de3">vle_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vle_v_f32m1(const float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:411</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a641a1248ce6a9a9e490477b81be5f936"><div class="ttname"><a href="riscv__vector_8h.html#a641a1248ce6a9a9e490477b81be5f936">vslidedown_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vslidedown_vx_i8m1(vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66855</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9fddceed773b72a361b600bb9f0a3d62"><div class="ttname"><a href="riscv__vector_8h.html#a9fddceed773b72a361b600bb9f0a3d62">vxor_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vxor_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16931</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae0672ef7441625bac991533e51d62288"><div class="ttname"><a href="riscv__vector_8h.html#ae0672ef7441625bac991533e51d62288">vrgather_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vrgather_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70484</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5c1600c213fef5b3ee1dac937efaf9e1"><div class="ttname"><a href="riscv__vector_8h.html#a5c1600c213fef5b3ee1dac937efaf9e1">vsub_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsub_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6506</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5845c54572a9b93ad1969c8d98c4e523"><div class="ttname"><a href="riscv__vector_8h.html#a5845c54572a9b93ad1969c8d98c4e523">vfrsub_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfrsub_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55295</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac3083e44f7a845d9bed0c2616f2ccfbc"><div class="ttname"><a href="riscv__vector_8h.html#ac3083e44f7a845d9bed0c2616f2ccfbc">vslideup_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vslideup_vx_u16m1(vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65870</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae53a281322c644b200e09f147b98aa19"><div class="ttname"><a href="riscv__vector_8h.html#ae53a281322c644b200e09f147b98aa19">vlse_v_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vlse_v_i16m1(const int16_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1463</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac00fc648f39d8bb76abe26ba57a3b47d"><div class="ttname"><a href="riscv__vector_8h.html#ac00fc648f39d8bb76abe26ba57a3b47d">vmsbc_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14944</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adfc95b4241d03b3e2c71a0ed8c73aafd"><div class="ttname"><a href="riscv__vector_8h.html#adfc95b4241d03b3e2c71a0ed8c73aafd">vsuxe_v_u32m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_u32m1_m(vmask_t mask, uint32_t *base, vuint32m1_t index, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4738</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaa993db39d339c5c26d665b797139d14"><div class="ttname"><a href="riscv__vector_8h.html#aaa993db39d339c5c26d665b797139d14">vsll_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsll_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19807</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0d6ecafa4aa918d36eefe67930f9f19c"><div class="ttname"><a href="riscv__vector_8h.html#a0d6ecafa4aa918d36eefe67930f9f19c">vnsrl_wv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnsrl_wv_u8m1(vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23219</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a85b0ab51f23c630dc6e26f8f8b858b70"><div class="ttname"><a href="riscv__vector_8h.html#a85b0ab51f23c630dc6e26f8f8b858b70">vfmul_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmul_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55902</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf157dcbcbaef97f2ad6de31244d2df0"><div class="ttname"><a href="riscv__vector_8h.html#aaf157dcbcbaef97f2ad6de31244d2df0">vrgather_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vrgather_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69500</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c5f070877adfa3faa5d60ab14065776"><div class="ttname"><a href="riscv__vector_8h.html#a7c5f070877adfa3faa5d60ab14065776">vand_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vand_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15783</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a76b0043481744483b0e153cb78dbde67"><div class="ttname"><a href="riscv__vector_8h.html#a76b0043481744483b0e153cb78dbde67">vlse_v_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vlse_v_u32m1_m(vmask_t mask, const uint32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1974</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a20cd2f6756bacc57cdcd279229c04402"><div class="ttname"><a href="riscv__vector_8h.html#a20cd2f6756bacc57cdcd279229c04402">vand_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vand_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15871</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a850462e77218970e0e791cf2f2b6c5cf"><div class="ttname"><a href="riscv__vector_8h.html#a850462e77218970e0e791cf2f2b6c5cf">vslide1down_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vslide1down_vx_i16m1(vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68764</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6b7f79822735c49bcbf0a6230a74261"><div class="ttname"><a href="riscv__vector_8h.html#ac6b7f79822735c49bcbf0a6230a74261">vsaddu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsaddu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46823</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b84eb3fafc226539914c2d357f52389"><div class="ttname"><a href="riscv__vector_8h.html#a6b84eb3fafc226539914c2d357f52389">vmsleu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29796</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afda636ff8214841178cb95a510a8967f"><div class="ttname"><a href="riscv__vector_8h.html#afda636ff8214841178cb95a510a8967f">vmseq_vv_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24218</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a26b2e17eeebfa330926ab33b23c048ec"><div class="ttname"><a href="riscv__vector_8h.html#a26b2e17eeebfa330926ab33b23c048ec">vand_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vand_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15915</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3ade726be069b4b8634028ecfee3fea8"><div class="ttname"><a href="riscv__vector_8h.html#a3ade726be069b4b8634028ecfee3fea8">vmflt_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmflt_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59571</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a57bde884da686247c5b8c697997dd21b"><div class="ttname"><a href="riscv__vector_8h.html#a57bde884da686247c5b8c697997dd21b">vmsne_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28572</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a76dfbec57925bb666f44b3312bfc6544"><div class="ttname"><a href="riscv__vector_8h.html#a76dfbec57925bb666f44b3312bfc6544">vmseq_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24570</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae805fa127802555f860490c66d04b5e7"><div class="ttname"><a href="riscv__vector_8h.html#ae805fa127802555f860490c66d04b5e7">vsse_v_i8m1</a></div><div class="ttdeci">__rv32 void vsse_v_i8m1(int8_t *base, const int32_t stride, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2073</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8f15b81e5c10da6006bba5d11cfbcbcd"><div class="ttname"><a href="riscv__vector_8h.html#a8f15b81e5c10da6006bba5d11cfbcbcd">vmul_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmul_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34912</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a35fa50e6c84365f343141748c1ab0ddd"><div class="ttname"><a href="riscv__vector_8h.html#a35fa50e6c84365f343141748c1ab0ddd">vmadc_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13064</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6dbde0c18dc2a587712ce6139c79b570"><div class="ttname"><a href="riscv__vector_8h.html#a6dbde0c18dc2a587712ce6139c79b570">vse_v_i32m1_m</a></div><div class="ttdeci">__rv32 void vse_v_i32m1_m(vmask_t mask, vint32m1_t value, int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1180</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a20ef2cdaa610a3d96194094e3a7e0130"><div class="ttname"><a href="riscv__vector_8h.html#a20ef2cdaa610a3d96194094e3a7e0130">vssrl_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vssrl_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52401</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab883c811f57d7e0eeb77099b6d9c0260"><div class="ttname"><a href="riscv__vector_8h.html#ab883c811f57d7e0eeb77099b6d9c0260">vslide1up_vx_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslide1up_vx_f32m1_m(vmask_t mask, vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68621</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ae86d6fd411a4cee7ce7268a03d1cbb"><div class="ttname"><a href="riscv__vector_8h.html#a6ae86d6fd411a4cee7ce7268a03d1cbb">vqmacc_vv_i32m4</a></div><div class="ttdeci">__rv32 vint32m4_t vqmacc_vv_i32m4(vint32m4_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45167</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8830d524514098edfd2bf02809dffcfb"><div class="ttname"><a href="riscv__vector_8h.html#a8830d524514098edfd2bf02809dffcfb">vmadd_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmadd_vx_u8m1_m(vmask_t mask, vuint8m1_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43205</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a367d872d18229f180053fcb18fe78dc8"><div class="ttname"><a href="riscv__vector_8h.html#a367d872d18229f180053fcb18fe78dc8">vmfeq_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmfeq_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59421</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad96f8654c26cbfa14d7a6b7d4e09e289"><div class="ttname"><a href="riscv__vector_8h.html#ad96f8654c26cbfa14d7a6b7d4e09e289">vmul_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmul_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33475</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6c95e8f8fe016b3f505c8bf79612948a"><div class="ttname"><a href="riscv__vector_8h.html#a6c95e8f8fe016b3f505c8bf79612948a">vmsltu_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25762</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa2551fc20990ed97fb778e8a7275230f"><div class="ttname"><a href="riscv__vector_8h.html#aa2551fc20990ed97fb778e8a7275230f">vssub_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vssub_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47883</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a34967bcf1d52b19f24d25373c5fc0439"><div class="ttname"><a href="riscv__vector_8h.html#a34967bcf1d52b19f24d25373c5fc0439">vmax_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmax_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31969</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac44d29f693ffbc3db53728db1399136b"><div class="ttname"><a href="riscv__vector_8h.html#ac44d29f693ffbc3db53728db1399136b">vslidedown_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vslidedown_vx_u16m1(vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66996</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa1f2196fb1fad093206920ff2d6f4568"><div class="ttname"><a href="riscv__vector_8h.html#aa1f2196fb1fad093206920ff2d6f4568">vxor_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vxor_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19169</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa4b1b684d217ca8cfdaa9dfcd63dfeea"><div class="ttname"><a href="riscv__vector_8h.html#aa4b1b684d217ca8cfdaa9dfcd63dfeea">vasub_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vasub_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51610</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6406706262d0509bd5ad9f94eff36c56"><div class="ttname"><a href="riscv__vector_8h.html#a6406706262d0509bd5ad9f94eff36c56">vsxe_v_i16m1</a></div><div class="ttdeci">__rv32 void vsxe_v_i16m1(int16_t *base, vuint16m1_t index, vint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3477</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac4513fa6fb7b3831a3246e6d84e32ea9"><div class="ttname"><a href="riscv__vector_8h.html#ac4513fa6fb7b3831a3246e6d84e32ea9">vmul_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmul_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35152</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6e6f6e19baca41fbed1605814f4558ef"><div class="ttname"><a href="riscv__vector_8h.html#a6e6f6e19baca41fbed1605814f4558ef">vredsum_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredsum_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60736</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6922289f83440f5fd30e59f3cfcf0a95"><div class="ttname"><a href="riscv__vector_8h.html#a6922289f83440f5fd30e59f3cfcf0a95">vslide1up_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vslide1up_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68417</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a83510702553ae73ec601865ea9475da6"><div class="ttname"><a href="riscv__vector_8h.html#a83510702553ae73ec601865ea9475da6">vmadd_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmadd_vx_i32m1_m(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43153</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a32ac76bd2b6bc72de28f6183fcfc9273"><div class="ttname"><a href="riscv__vector_8h.html#a32ac76bd2b6bc72de28f6183fcfc9273">vssrl_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vssrl_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52577</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a52627ef32f26e0b07aad8aa524b0b0fb"><div class="ttname"><a href="riscv__vector_8h.html#a52627ef32f26e0b07aad8aa524b0b0fb">vcompress_vm_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vcompress_vm_i8m1(vmask_t mask, vint8m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71173</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1e6c047559ec4b0710d8fbf3867ec6f1"><div class="ttname"><a href="riscv__vector_8h.html#a1e6c047559ec4b0710d8fbf3867ec6f1">vmadc_vxm_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_u8m1(vuint8m1_t op1, uint8_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12589</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2e12d9f6385ff33231556b6d7a4f06f9"><div class="ttname"><a href="riscv__vector_8h.html#a2e12d9f6385ff33231556b6d7a4f06f9">vsadd_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsadd_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48608</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5dbf3953307a531d1745468ea82df54e"><div class="ttname"><a href="riscv__vector_8h.html#a5dbf3953307a531d1745468ea82df54e">vmulhu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmulhu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34223</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80dc41d2ef693f0911692e8715e50b4d"><div class="ttname"><a href="riscv__vector_8h.html#a80dc41d2ef693f0911692e8715e50b4d">vwmaccsu_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmaccsu_vx_i32m2_m(vmask_t mask, vint32m2_t acc, int16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44989</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a26a4729551f1c7a47759c2fc946243f3"><div class="ttname"><a href="riscv__vector_8h.html#a26a4729551f1c7a47759c2fc946243f3">vssubu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vssubu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49208</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab12ff530cfeebfbc30c6e6e0128a5335"><div class="ttname"><a href="riscv__vector_8h.html#ab12ff530cfeebfbc30c6e6e0128a5335">vrgather_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vrgather_vx_i8m1_m(vmask_t mask, vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70382</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a043f4ab7b41ec550287e74170b12af57"><div class="ttname"><a href="riscv__vector_8h.html#a043f4ab7b41ec550287e74170b12af57">vredsum_vs_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vredsum_vs_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62689</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1a93dc47d01b65897bb9cfaec669231e"><div class="ttname"><a href="riscv__vector_8h.html#a1a93dc47d01b65897bb9cfaec669231e">vsse_v_f32m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_f32m1_m(vmask_t mask, float32_t *base, const int32_t stride, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2728</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0662583b726da485b4b54773e15f6a3b"><div class="ttname"><a href="riscv__vector_8h.html#a0662583b726da485b4b54773e15f6a3b">vmsltu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29076</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1f03e9b0f4ec6a363eb2fc8edcc0a63f"><div class="ttname"><a href="riscv__vector_8h.html#a1f03e9b0f4ec6a363eb2fc8edcc0a63f">vle_v_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vle_v_i32m1(const int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:251</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a75f2632a69e60f7df104716635456838"><div class="ttname"><a href="riscv__vector_8h.html#a75f2632a69e60f7df104716635456838">vrgather_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vrgather_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69949</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a181e0529525cd457f03a2c60a99f2c72"><div class="ttname"><a href="riscv__vector_8h.html#a181e0529525cd457f03a2c60a99f2c72">vfsgnjn_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjn_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58398</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aba7faee345b389e80e91609a1778aa94"><div class="ttname"><a href="riscv__vector_8h.html#aba7faee345b389e80e91609a1778aa94">vmadc_vxm_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_u32m1(vuint32m1_t op1, uint32_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12685</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6caa24c4cb6ed12e93df1cee3c7f6ab9"><div class="ttname"><a href="riscv__vector_8h.html#a6caa24c4cb6ed12e93df1cee3c7f6ab9">vwmaccsu_vv_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmaccsu_vv_i32m2_m(vmask_t mask, vint32m2_t acc, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44905</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2f5e4a17be30357832fadda61aed7122"><div class="ttname"><a href="riscv__vector_8h.html#a2f5e4a17be30357832fadda61aed7122">vsxe_v_f32m1</a></div><div class="ttdeci">__rv32 void vsxe_v_f32m1(float32_t *base, vuint32m1_t index, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3717</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afdf692d8d6b1a71fc4a6132b75247909"><div class="ttname"><a href="riscv__vector_8h.html#afdf692d8d6b1a71fc4a6132b75247909">vxor_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vxor_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17283</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a89dc361faef92d85255ad402233a20e3"><div class="ttname"><a href="riscv__vector_8h.html#a89dc361faef92d85255ad402233a20e3">vmulhsu_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmulhsu_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35776</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acb1fdcf6b6e023fa80f0fcb7775ac4e3"><div class="ttname"><a href="riscv__vector_8h.html#acb1fdcf6b6e023fa80f0fcb7775ac4e3">vslideup_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vslideup_vx_u8m1(vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65776</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5f19eeec0ff4e91b1ca9d989d44955ae"><div class="ttname"><a href="riscv__vector_8h.html#a5f19eeec0ff4e91b1ca9d989d44955ae">vlse_v_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vlse_v_f32m1_m(vmask_t mask, const float32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2022</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5d63f5ecd72ab9b872e5505c2f9503b9"><div class="ttname"><a href="riscv__vector_8h.html#a5d63f5ecd72ab9b872e5505c2f9503b9">vrgather_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vrgather_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70283</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a17593845df4cbefe1da78c30fe246b0e"><div class="ttname"><a href="riscv__vector_8h.html#a17593845df4cbefe1da78c30fe246b0e">vwsubu_wv_u16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_wv_u16m2(vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9552</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a000e5969aa362ca4ff8495c4f258bffd"><div class="ttname"><a href="riscv__vector_8h.html#a000e5969aa362ca4ff8495c4f258bffd">vsmul_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsmul_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52260</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0b2e1d41183237831dc1b5df19964cfa"><div class="ttname"><a href="riscv__vector_8h.html#a0b2e1d41183237831dc1b5df19964cfa">vlse_v_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vlse_v_i8m1(const int8_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1419</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a37d475b03c69d54a0c562eed362efb28"><div class="ttname"><a href="riscv__vector_8h.html#a37d475b03c69d54a0c562eed362efb28">vmacc_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmacc_vx_u16m1_m(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42009</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6874d19ea0caf7abb5bc78206be26da8"><div class="ttname"><a href="riscv__vector_8h.html#a6874d19ea0caf7abb5bc78206be26da8">vmulhu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmulhu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34267</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c14381f2d6c1e259921894683fe11b0"><div class="ttname"><a href="riscv__vector_8h.html#a7c14381f2d6c1e259921894683fe11b0">vredmin_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredmin_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64066</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a030ff7cbf80f10a276d162669bab12b0"><div class="ttname"><a href="riscv__vector_8h.html#a030ff7cbf80f10a276d162669bab12b0">vmul_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmul_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35008</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1d082b9eca1224eb0ef1e6ef5cfca7b7"><div class="ttname"><a href="riscv__vector_8h.html#a1d082b9eca1224eb0ef1e6ef5cfca7b7">vsll_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsll_vx_u16m1(vuint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20159</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a288fed8993bbbaa34278000f483501d8"><div class="ttname"><a href="riscv__vector_8h.html#a288fed8993bbbaa34278000f483501d8">vmsleu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsleu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29652</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afab5bfe2920625bb7dd8a47bc3eba1b6"><div class="ttname"><a href="riscv__vector_8h.html#afab5bfe2920625bb7dd8a47bc3eba1b6">vadc_vvm_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vadc_vvm_i16m1(vint16m1_t op1, vint16m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11292</div></div>
<div class="ttc" id="ariscv__vector_8h_html_add4f860430c8ab4f502d4e28fc4f4ef2"><div class="ttname"><a href="riscv__vector_8h.html#add4f860430c8ab4f502d4e28fc4f4ef2">vmxnor_mm</a></div><div class="ttdeci">__rv32 vmask_t vmxnor_mm(vmask_t op1, vmask_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65110</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa3c542f25bf305421a37c965301c9b91"><div class="ttname"><a href="riscv__vector_8h.html#aa3c542f25bf305421a37c965301c9b91">vmadc_vx_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13504</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aabf5e7dc9ce4bbe17e361af020f1b993"><div class="ttname"><a href="riscv__vector_8h.html#aabf5e7dc9ce4bbe17e361af020f1b993">vqmaccsu_vx_i32m4_m</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccsu_vx_i32m4_m(vmask_t mask, vint32m4_t acc, int8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45480</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa74b05e35ef96dd18e78c33ccb1ada7f"><div class="ttname"><a href="riscv__vector_8h.html#aa74b05e35ef96dd18e78c33ccb1ada7f">vmsne_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25342</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3ee7a42c6b9f84b8b303ed9f05a9dfc9"><div class="ttname"><a href="riscv__vector_8h.html#a3ee7a42c6b9f84b8b303ed9f05a9dfc9">vfmul_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmul_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55851</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af64d3d3d9445dd7c9c776fdaeadbf6b2"><div class="ttname"><a href="riscv__vector_8h.html#af64d3d3d9445dd7c9c776fdaeadbf6b2">vfsgnjn_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjn_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58445</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1c9b9d0af733b6a1f21f786eed6b6fd3"><div class="ttname"><a href="riscv__vector_8h.html#a1c9b9d0af733b6a1f21f786eed6b6fd3">vsll_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsll_vx_u32m1(vuint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20203</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aea76494dc1b23d22306d11b5a4104742"><div class="ttname"><a href="riscv__vector_8h.html#aea76494dc1b23d22306d11b5a4104742">vmslt_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29412</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac871ca5efb8fd966797ade2dfb9207e6"><div class="ttname"><a href="riscv__vector_8h.html#ac871ca5efb8fd966797ade2dfb9207e6">vnclipu_wv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnclipu_wv_u16m1_m(vmask_t mask, vuint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54650</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a996d01c0e161e5eead1d6094f2e23328"><div class="ttname"><a href="riscv__vector_8h.html#a996d01c0e161e5eead1d6094f2e23328">vle_v_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vle_v_i8m1(const int8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:171</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4b90cfc37e251661b263324d0e406c9e"><div class="ttname"><a href="riscv__vector_8h.html#a4b90cfc37e251661b263324d0e406c9e">vasubu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vasubu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51418</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe33e5512195f099a1e8d4f33cebdd25"><div class="ttname"><a href="riscv__vector_8h.html#abe33e5512195f099a1e8d4f33cebdd25">vmadd_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmadd_vx_i8m1(vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40620</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a00a0fb9b4d370633cb41403fb0c5448a"><div class="ttname"><a href="riscv__vector_8h.html#a00a0fb9b4d370633cb41403fb0c5448a">vmacc_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vmacc_vv_u16m1(vuint16m1_t acc, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39372</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a52a831b2dd3d1eb9b92954fd1ba6f8dc"><div class="ttname"><a href="riscv__vector_8h.html#a52a831b2dd3d1eb9b92954fd1ba6f8dc">vfwcvt_f_xu_v_u16m1_m</a></div><div class="ttdeci">__rv32 vfloat32m2_t vfwcvt_f_xu_v_u16m1_m(vmask_t mask, vuint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60503</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab11e616e22ce6964c38ee17f5c676e6b"><div class="ttname"><a href="riscv__vector_8h.html#ab11e616e22ce6964c38ee17f5c676e6b">vmadd_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmadd_vv_i16m1_m(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42789</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9000041793f2ab5e4d20e2411e25e04d"><div class="ttname"><a href="riscv__vector_8h.html#a9000041793f2ab5e4d20e2411e25e04d">vfsgnjx_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjx_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58492</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3d1efa17898baa90b69615f6c1c41d5b"><div class="ttname"><a href="riscv__vector_8h.html#a3d1efa17898baa90b69615f6c1c41d5b">vmaxu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmaxu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32822</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0e246be5da7f878906dbaf1ea795ec9d"><div class="ttname"><a href="riscv__vector_8h.html#a0e246be5da7f878906dbaf1ea795ec9d">vmsne_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25210</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae04afb917424bb024b3a1e01cdd108cf"><div class="ttname"><a href="riscv__vector_8h.html#ae04afb917424bb024b3a1e01cdd108cf">vwsub_vv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_vv_i32m2(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9300</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afe3c995475c6714fdb671856c586d29c"><div class="ttname"><a href="riscv__vector_8h.html#afe3c995475c6714fdb671856c586d29c">vslide1down_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vslide1down_vx_i32m1(vint32m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68858</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af7240628a9b5ac21850ad2bcbdb6f3a1"><div class="ttname"><a href="riscv__vector_8h.html#af7240628a9b5ac21850ad2bcbdb6f3a1">vfredosum_vs_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfredosum_vs_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64594</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acc43c347f3c04d4c841d20175a9e5483"><div class="ttname"><a href="riscv__vector_8h.html#acc43c347f3c04d4c841d20175a9e5483">vredxor_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredxor_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63454</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aec22718e5d441908697c83ee04aeb9c6"><div class="ttname"><a href="riscv__vector_8h.html#aec22718e5d441908697c83ee04aeb9c6">vnmsub_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsub_vv_i16m1(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40956</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3243f13e8fb54e075cb36fc27101806e"><div class="ttname"><a href="riscv__vector_8h.html#a3243f13e8fb54e075cb36fc27101806e">vcompress_vm_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vcompress_vm_u8m1(vmask_t mask, vuint8m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71220</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac3068268d6d276ae1ba7580dd31f5896"><div class="ttname"><a href="riscv__vector_8h.html#ac3068268d6d276ae1ba7580dd31f5896">vrsub_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vrsub_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6858</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a58b0074a84afacc00ac79812b2299dea"><div class="ttname"><a href="riscv__vector_8h.html#a58b0074a84afacc00ac79812b2299dea">vredmax_vs_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vredmax_vs_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63760</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abb1a709ea449d386ec7059e1dfcf8c61"><div class="ttname"><a href="riscv__vector_8h.html#abb1a709ea449d386ec7059e1dfcf8c61">vmfne_vv_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfne_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58991</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab94edd75f070f7c6a0d61a8464eb8b4e"><div class="ttname"><a href="riscv__vector_8h.html#ab94edd75f070f7c6a0d61a8464eb8b4e">vsll_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsll_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21883</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab2f304476a8b95e671be34e5324e0a87"><div class="ttname"><a href="riscv__vector_8h.html#ab2f304476a8b95e671be34e5324e0a87">vredxor_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredxor_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61676</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a23cf328873b7c04ae68f99c53f3b2cd8"><div class="ttname"><a href="riscv__vector_8h.html#a23cf328873b7c04ae68f99c53f3b2cd8">vlse_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vlse_v_f32m1(const float32_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1683</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a63c06cd174c25ea1606ed58079abf4e3"><div class="ttname"><a href="riscv__vector_8h.html#a63c06cd174c25ea1606ed58079abf4e3">vslidedown_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vslidedown_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67241</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adde70f661af105f573e857ff01ecb697"><div class="ttname"><a href="riscv__vector_8h.html#adde70f661af105f573e857ff01ecb697">vfnmsac_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsac_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57318</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d65cdcdd89073a045fec1aac07d00fc"><div class="ttname"><a href="riscv__vector_8h.html#a8d65cdcdd89073a045fec1aac07d00fc">vfmv_s_f_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmv_s_f_f32m1(float32_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65679</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a66c8576f7f52b16b78dbad03fedfd2a0"><div class="ttname"><a href="riscv__vector_8h.html#a66c8576f7f52b16b78dbad03fedfd2a0">vnmsub_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsub_vx_i32m1(vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41292</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5cb3474178f4fb5ecf8cc93845f7f643"><div class="ttname"><a href="riscv__vector_8h.html#a5cb3474178f4fb5ecf8cc93845f7f643">vwmacc_vx_i16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmacc_vx_i16m2(vint16m2_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44211</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5571ecccecc96f79d8765824fb8a6271"><div class="ttname"><a href="riscv__vector_8h.html#a5571ecccecc96f79d8765824fb8a6271">vqmaccu_vv_u32m4</a></div><div class="ttdeci">__rv32 vuint32m4_t vqmaccu_vv_u32m4(vuint32m4_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45107</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa7c1fdf7b5b76ebd93a5bfbdef314a95"><div class="ttname"><a href="riscv__vector_8h.html#aa7c1fdf7b5b76ebd93a5bfbdef314a95">vredxor_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredxor_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61817</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ada5895970653e509f176015b4f88c991"><div class="ttname"><a href="riscv__vector_8h.html#ada5895970653e509f176015b4f88c991">vor_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vor_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16467</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a735de6e4ada37a7d1217469f373ca5db"><div class="ttname"><a href="riscv__vector_8h.html#a735de6e4ada37a7d1217469f373ca5db">vmsle_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30012</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2914669811948a80d51b79f972d347b1"><div class="ttname"><a href="riscv__vector_8h.html#a2914669811948a80d51b79f972d347b1">vremu_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vremu_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37843</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aba83f625befb4ec85ce7f09c95e70d03"><div class="ttname"><a href="riscv__vector_8h.html#aba83f625befb4ec85ce7f09c95e70d03">vmulhsu_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmulhsu_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34487</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab812aeb579b6319d3a38010c37a1567d"><div class="ttname"><a href="riscv__vector_8h.html#ab812aeb579b6319d3a38010c37a1567d">vnmsub_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsub_vx_i8m1(vint8m1_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41196</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d31eb586cb8f007b81adb3440029980"><div class="ttname"><a href="riscv__vector_8h.html#a8d31eb586cb8f007b81adb3440029980">vmul_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmul_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:34672</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa241c598d9f2002d25555c6fb790ce3a"><div class="ttname"><a href="riscv__vector_8h.html#aa241c598d9f2002d25555c6fb790ce3a">vwmul_vv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwmul_vv_i16m2(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38268</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a843ca17a6f633cb28d3beac99b120ed6"><div class="ttname"><a href="riscv__vector_8h.html#a843ca17a6f633cb28d3beac99b120ed6">vssub_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vssub_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47927</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0b4123d9eb2cd69aabb220c92c9c964d"><div class="ttname"><a href="riscv__vector_8h.html#a0b4123d9eb2cd69aabb220c92c9c964d">vmul_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmul_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33299</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a71c032d9374675f309f4d9214cccda2d"><div class="ttname"><a href="riscv__vector_8h.html#a71c032d9374675f309f4d9214cccda2d">vse_v_f32m1_m</a></div><div class="ttdeci">__rv32 void vse_v_f32m1_m(vmask_t mask, vfloat32m1_t value, float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1372</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abf0d9dacf6829bdd9fa3bd0ca8b54485"><div class="ttname"><a href="riscv__vector_8h.html#abf0d9dacf6829bdd9fa3bd0ca8b54485">vnclipu_wx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vnclipu_wx_u16m1(vuint32m2_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54258</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac0e97cbb3d4c6ca15c1dd7605f56d950"><div class="ttname"><a href="riscv__vector_8h.html#ac0e97cbb3d4c6ca15c1dd7605f56d950">vand_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vand_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15431</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0bb335e4288a922be22506add5380392"><div class="ttname"><a href="riscv__vector_8h.html#a0bb335e4288a922be22506add5380392">vrgather_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vrgather_vx_i16m1(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70142</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acb0e346a7b2c3fa0348f64323e6e20ca"><div class="ttname"><a href="riscv__vector_8h.html#acb0e346a7b2c3fa0348f64323e6e20ca">vfrsub_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfrsub_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55552</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abbe4de4b762318ce11ae64bfef51204a"><div class="ttname"><a href="riscv__vector_8h.html#abbe4de4b762318ce11ae64bfef51204a">vrsub_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrsub_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8622</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af602c00f2ea91daca60340efc728c54f"><div class="ttname"><a href="riscv__vector_8h.html#af602c00f2ea91daca60340efc728c54f">vwmulu_vx_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmulu_vx_u32m2(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38520</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5843a1937f4f1b95aa03d34e818ae8da"><div class="ttname"><a href="riscv__vector_8h.html#a5843a1937f4f1b95aa03d34e818ae8da">vssub_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vssub_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49352</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6f73d006d368477df30c2c2831544c4e"><div class="ttname"><a href="riscv__vector_8h.html#a6f73d006d368477df30c2c2831544c4e">vlse_v_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vlse_v_u8m1_m(vmask_t mask, const uint8_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1878</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afb48f1c4c68c67caca24875e9868d86a"><div class="ttname"><a href="riscv__vector_8h.html#afb48f1c4c68c67caca24875e9868d86a">vfrdiv_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfrdiv_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56055</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3c3e9ed672344d2033f210b5a21de1b0"><div class="ttname"><a href="riscv__vector_8h.html#a3c3e9ed672344d2033f210b5a21de1b0">vmulhsu_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmulhsu_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36016</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a46c8eaad5273d7cb3fee397ba7c02670"><div class="ttname"><a href="riscv__vector_8h.html#a46c8eaad5273d7cb3fee397ba7c02670">vmfge_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfge_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59320</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf16cfafad488af89fcc27f70b3be901"><div class="ttname"><a href="riscv__vector_8h.html#aaf16cfafad488af89fcc27f70b3be901">vnmsub_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsub_vx_i32m1_m(vmask_t mask, vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43777</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad0d8a6825ab2028c99ad897dba70145e"><div class="ttname"><a href="riscv__vector_8h.html#ad0d8a6825ab2028c99ad897dba70145e">vwsub_vv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_vv_i16m2_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10456</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1f238e0a2702b40b56dd114d3acf9c0b"><div class="ttname"><a href="riscv__vector_8h.html#a1f238e0a2702b40b56dd114d3acf9c0b">vcompress_vm_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vcompress_vm_i32m1(vmask_t mask, vint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71361</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afbabc314b901f28e1db5203b12544cb6"><div class="ttname"><a href="riscv__vector_8h.html#afbabc314b901f28e1db5203b12544cb6">vssra_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vssra_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52909</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af01f81f1db67f0500433361db61f3e12"><div class="ttname"><a href="riscv__vector_8h.html#af01f81f1db67f0500433361db61f3e12">vminu_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vminu_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31089</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a15f3ab0ed42ca4b9e145a42ef2ae77de"><div class="ttname"><a href="riscv__vector_8h.html#a15f3ab0ed42ca4b9e145a42ef2ae77de">vfsgnjx_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsgnjx_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58797</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaeec7930287137609d95e0e7bc1411b3"><div class="ttname"><a href="riscv__vector_8h.html#aaeec7930287137609d95e0e7bc1411b3">vremu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vremu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36765</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af8af6ef672f32a0c5e9b93a7169179c7"><div class="ttname"><a href="riscv__vector_8h.html#af8af6ef672f32a0c5e9b93a7169179c7">vslideup_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vslideup_vx_i8m1(vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65729</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a557e66b07a35b2152c058cf7c8d42acf"><div class="ttname"><a href="riscv__vector_8h.html#a557e66b07a35b2152c058cf7c8d42acf">vssra_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vssra_vx_i16m1(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52997</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7a9937d1449d100528a1a97eb7a13391"><div class="ttname"><a href="riscv__vector_8h.html#a7a9937d1449d100528a1a97eb7a13391">vlse_v_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vlse_v_i8m1_m(vmask_t mask, const int8_t *base, const int32_t stride)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1734</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afe8339aacd0a04b642697bf23dfe4d2a"><div class="ttname"><a href="riscv__vector_8h.html#afe8339aacd0a04b642697bf23dfe4d2a">vrgather_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vrgather_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69406</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aca46519430f8ac029a84dd2003b185ad"><div class="ttname"><a href="riscv__vector_8h.html#aca46519430f8ac029a84dd2003b185ad">vwsubu_wv_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwsubu_wv_u16m2_m(vmask_t mask, vuint16m2_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10768</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af1bd6e2beab114c2a4e8c8c2856bd3f8"><div class="ttname"><a href="riscv__vector_8h.html#af1bd6e2beab114c2a4e8c8c2856bd3f8">vslide1down_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vslide1down_vx_u32m1(vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68905</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf527e52e44316b7ed23c1255209fce6"><div class="ttname"><a href="riscv__vector_8h.html#aaf527e52e44316b7ed23c1255209fce6">vnclip_wx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnclip_wx_i16m1(vint32m2_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54486</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aef1816199656df67886dc860a637250a"><div class="ttname"><a href="riscv__vector_8h.html#aef1816199656df67886dc860a637250a">vredand_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredand_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61112</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab96abdce7e7a35a03d04a4a5bc8fd744"><div class="ttname"><a href="riscv__vector_8h.html#ab96abdce7e7a35a03d04a4a5bc8fd744">vmulhu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmulhu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35488</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2bc4681b9d62c9b6ac3b8582a76a188a"><div class="ttname"><a href="riscv__vector_8h.html#a2bc4681b9d62c9b6ac3b8582a76a188a">vle_v_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vle_v_i16m1(const int16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:211</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa99177b0873885f78cf92e7664378438"><div class="ttname"><a href="riscv__vector_8h.html#aa99177b0873885f78cf92e7664378438">vslide1down_vx_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslide1down_vx_f32m1_m(vmask_t mask, vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69311</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53687807a6a79bcd1c934a486fa718ed"><div class="ttname"><a href="riscv__vector_8h.html#a53687807a6a79bcd1c934a486fa718ed">vwadd_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwadd_vx_i32m2_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10417</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad2c3c1d688a822b00a4d9e4de2a9bc61"><div class="ttname"><a href="riscv__vector_8h.html#ad2c3c1d688a822b00a4d9e4de2a9bc61">vmsne_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25166</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7e4c4dde31374259a5230af01ee3387f"><div class="ttname"><a href="riscv__vector_8h.html#a7e4c4dde31374259a5230af01ee3387f">vmadc_vvm_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_u8m1(vuint8m1_t op1, vuint8m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12301</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae0add82118fd2345c001a600dd54f5b6"><div class="ttname"><a href="riscv__vector_8h.html#ae0add82118fd2345c001a600dd54f5b6">vmulh_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmulh_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35440</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad23d05d4f60ca91253105ef923ca800b"><div class="ttname"><a href="riscv__vector_8h.html#ad23d05d4f60ca91253105ef923ca800b">vredmin_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredmin_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:62240</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6bca3c542f80fd98eb5613ec156ae0e0"><div class="ttname"><a href="riscv__vector_8h.html#a6bca3c542f80fd98eb5613ec156ae0e0">vslide1up_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vslide1up_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68468</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae2d48b2c02a12c238ad13acef33048ed"><div class="ttname"><a href="riscv__vector_8h.html#ae2d48b2c02a12c238ad13acef33048ed">vssub_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vssub_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47971</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af4429d0de2bea4b1436caca433e6385e"><div class="ttname"><a href="riscv__vector_8h.html#af4429d0de2bea4b1436caca433e6385e">vfmacc_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmacc_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56162</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad19d34a1fcfb20b068de80b4b0c5244e"><div class="ttname"><a href="riscv__vector_8h.html#ad19d34a1fcfb20b068de80b4b0c5244e">vssra_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vssra_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53702</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8d5ba798149e93c724196aac5dcb7caa"><div class="ttname"><a href="riscv__vector_8h.html#a8d5ba798149e93c724196aac5dcb7caa">vmulh_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmulh_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33959</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afd52169b5a2924a972b21e9ff78b1345"><div class="ttname"><a href="riscv__vector_8h.html#afd52169b5a2924a972b21e9ff78b1345">vfnmsac_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsac_vf_f32m1(vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56468</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad6ddbe3782dd6d39f02a2c3babf0eb50"><div class="ttname"><a href="riscv__vector_8h.html#ad6ddbe3782dd6d39f02a2c3babf0eb50">vmsne_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25034</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad32cacafe61d11b46541291ac5e9e476"><div class="ttname"><a href="riscv__vector_8h.html#ad32cacafe61d11b46541291ac5e9e476">vsse_v_f32m1</a></div><div class="ttdeci">__rv32 void vsse_v_f32m1(float32_t *base, const int32_t stride, vfloat32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2361</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaa614a137800158175c9436650a7532e"><div class="ttname"><a href="riscv__vector_8h.html#aaa614a137800158175c9436650a7532e">vmacc_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vmacc_vv_i32m1_m(vmask_t mask, vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41593</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a432fa1c1635049beff162426fb1f4b5c"><div class="ttname"><a href="riscv__vector_8h.html#a432fa1c1635049beff162426fb1f4b5c">vmsle_vv_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26490</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a55bea1fdcbad83c9cf69cd9335e74e8e"><div class="ttname"><a href="riscv__vector_8h.html#a55bea1fdcbad83c9cf69cd9335e74e8e">vsub_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsub_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:7854</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afaf36c6ea8953c7bc98f070110502c18"><div class="ttname"><a href="riscv__vector_8h.html#afaf36c6ea8953c7bc98f070110502c18">vmadd_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmadd_vv_i32m1(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40428</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aee9e4ebf114f4eb1a5c3faf7a1d5506e"><div class="ttname"><a href="riscv__vector_8h.html#aee9e4ebf114f4eb1a5c3faf7a1d5506e">vslideup_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vslideup_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:66063</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a32c639b425d9cf87d43a2f0d8323559e"><div class="ttname"><a href="riscv__vector_8h.html#a32c639b425d9cf87d43a2f0d8323559e">vsse_v_u8m1_m</a></div><div class="ttdeci">__rv32 void vsse_v_u8m1_m(vmask_t mask, uint8_t *base, const int32_t stride, vuint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2572</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac2d9c607a057e22c8a95c7b520f6c7b4"><div class="ttname"><a href="riscv__vector_8h.html#ac2d9c607a057e22c8a95c7b520f6c7b4">vsaddu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsaddu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46999</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a503c988d31a8369e405c16a1dbca77c4"><div class="ttname"><a href="riscv__vector_8h.html#a503c988d31a8369e405c16a1dbca77c4">vqmaccsu_vv_i32m4_m</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccsu_vv_i32m4_m(vmask_t mask, vint32m4_t acc, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45448</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9255fa2f2374e69f0151c9cdd8ee7955"><div class="ttname"><a href="riscv__vector_8h.html#a9255fa2f2374e69f0151c9cdd8ee7955">vdiv_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vdiv_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37603</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8768af1d13c5806ad1276e6a7729d9d4"><div class="ttname"><a href="riscv__vector_8h.html#a8768af1d13c5806ad1276e6a7729d9d4">vmacc_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmacc_vv_i8m1(vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39180</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a88452e88140077f24b7c71e20fc0d4cb"><div class="ttname"><a href="riscv__vector_8h.html#a88452e88140077f24b7c71e20fc0d4cb">vslide1down_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vslide1down_vx_i16m2_m(vmask_t mask, vint16m2_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69111</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab2b7d4565e149c8d719a256f33df6231"><div class="ttname"><a href="riscv__vector_8h.html#ab2b7d4565e149c8d719a256f33df6231">vwsub_vv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_vv_i16m2(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9264</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a943cdb0e86f956820d66816582243e0b"><div class="ttname"><a href="riscv__vector_8h.html#a943cdb0e86f956820d66816582243e0b">vssrl_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vssrl_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52533</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adb8706382ccc574d04db2449ef0a631f"><div class="ttname"><a href="riscv__vector_8h.html#adb8706382ccc574d04db2449ef0a631f">vmseq_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27923</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a807df1b3060775ec77b5407b6c3a345b"><div class="ttname"><a href="riscv__vector_8h.html#a807df1b3060775ec77b5407b6c3a345b">vmulh_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vmulh_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33827</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab9f10859d38841dbe8205878eba8434b"><div class="ttname"><a href="riscv__vector_8h.html#ab9f10859d38841dbe8205878eba8434b">vse_v_f32m1</a></div><div class="ttdeci">__rv32 void vse_v_f32m1(vfloat32m1_t value, float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:1033</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a29f11d223a781a8663a878b570c77276"><div class="ttname"><a href="riscv__vector_8h.html#a29f11d223a781a8663a878b570c77276">vaaddu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vaaddu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49857</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abd3f5bb1a33c03db2a3bfe6b3b784d60"><div class="ttname"><a href="riscv__vector_8h.html#abd3f5bb1a33c03db2a3bfe6b3b784d60">vqmaccsu_vv_i32m4</a></div><div class="ttdeci">__rv32 vint32m4_t vqmaccsu_vv_i32m4(vint32m4_t acc, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45227</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0863592c33f1cd40590e6a791851161b"><div class="ttname"><a href="riscv__vector_8h.html#a0863592c33f1cd40590e6a791851161b">vnmsac_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsac_vx_i16m1(vint16m1_t acc, int16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40092</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a540f9fa0302bbbca7ee6a4b4ac381749"><div class="ttname"><a href="riscv__vector_8h.html#a540f9fa0302bbbca7ee6a4b4ac381749">vsbc_vxm_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsbc_vxm_i32m1(vint32m1_t op1, int32_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14136</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad06d6b5f442a6651d4545db35298748a"><div class="ttname"><a href="riscv__vector_8h.html#ad06d6b5f442a6651d4545db35298748a">vsrl_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsrl_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22411</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7d867ced917db577a4585e2aa3c776b5"><div class="ttname"><a href="riscv__vector_8h.html#a7d867ced917db577a4585e2aa3c776b5">vnmsac_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vnmsac_vv_u32m1(vuint32m1_t acc, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39996</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7212b5c310b1822f2bc353eb4c2f3663"><div class="ttname"><a href="riscv__vector_8h.html#a7212b5c310b1822f2bc353eb4c2f3663">vmsof_m</a></div><div class="ttdeci">__rv32 vmask_t vmsof_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65289</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3122c85e2e4b534d5396dff590070aa4"><div class="ttname"><a href="riscv__vector_8h.html#a3122c85e2e4b534d5396dff590070aa4">vmv_v_x_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmv_v_x_i32m1(int32_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46326</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9348ede97bfbf959c625fd82275e025f"><div class="ttname"><a href="riscv__vector_8h.html#a9348ede97bfbf959c625fd82275e025f">vwaddu_wx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwaddu_wx_u16m2_m(vmask_t mask, vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10690</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac86d2cb24ea5579ae4580591e073eaf1"><div class="ttname"><a href="riscv__vector_8h.html#ac86d2cb24ea5579ae4580591e073eaf1">vor_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vor_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18569</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0640feaf76c66a25a6729b97353bbfb1"><div class="ttname"><a href="riscv__vector_8h.html#a0640feaf76c66a25a6729b97353bbfb1">vmadd_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmadd_vv_u8m1_m(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42893</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a099e1d9416dce286c0077a01eb948b45"><div class="ttname"><a href="riscv__vector_8h.html#a099e1d9416dce286c0077a01eb948b45">vleff_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vleff_v_u16m1(const uint16_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4993</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a869fb4e0a192d8ef87712ba7099792f2"><div class="ttname"><a href="riscv__vector_8h.html#a869fb4e0a192d8ef87712ba7099792f2">vsbc_vvm_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vsbc_vvm_u8m1(vuint8m1_t op1, vuint8m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13896</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a26fc81ca95308ed37e90b8e58efb0684"><div class="ttname"><a href="riscv__vector_8h.html#a26fc81ca95308ed37e90b8e58efb0684">vasub_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vasub_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50517</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a65c22433841a8589fb0180d38d062d34"><div class="ttname"><a href="riscv__vector_8h.html#a65c22433841a8589fb0180d38d062d34">vasubu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vasubu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50209</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aff1f16f737a3c093f26e2196c440b82f"><div class="ttname"><a href="riscv__vector_8h.html#aff1f16f737a3c093f26e2196c440b82f">vmadd_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vmadd_vv_i16m1(vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40380</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a03cf1ad20d33b3b36ee6ed956c369a59"><div class="ttname"><a href="riscv__vector_8h.html#a03cf1ad20d33b3b36ee6ed956c369a59">vredsum_vs_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vredsum_vs_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60830</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6448c120403f576ff8a52ae4f47943d8"><div class="ttname"><a href="riscv__vector_8h.html#a6448c120403f576ff8a52ae4f47943d8">vnsra_wv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnsra_wv_i16m1_m(vmask_t mask, vint32m2_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23963</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a301f523a36fa95f9c25697f61ac36e71"><div class="ttname"><a href="riscv__vector_8h.html#a301f523a36fa95f9c25697f61ac36e71">vleff_v_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vleff_v_f32m1(const float32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:5073</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6c3116ea588c5ca68f522bb6ede03976"><div class="ttname"><a href="riscv__vector_8h.html#a6c3116ea588c5ca68f522bb6ede03976">vwmul_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmul_vx_i32m2_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38822</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acb16ecd230e555cfe4818cadde541208"><div class="ttname"><a href="riscv__vector_8h.html#acb16ecd230e555cfe4818cadde541208">vcompress_vm_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vcompress_vm_i16m1(vmask_t mask, vint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71267</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a34799e8bf6a65efdc5fd5d595e3d6cb8"><div class="ttname"><a href="riscv__vector_8h.html#a34799e8bf6a65efdc5fd5d595e3d6cb8">vmin_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmin_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:32582</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a34e027ac259d09dc26a6bb563a45d1e7"><div class="ttname"><a href="riscv__vector_8h.html#a34e027ac259d09dc26a6bb563a45d1e7">vmsbc_vx_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15164</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5189cd675746c579645a4c5fe471fb5f"><div class="ttname"><a href="riscv__vector_8h.html#a5189cd675746c579645a4c5fe471fb5f">vmacc_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vmacc_vv_i8m1_m(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41489</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a552218165c5c3c4afe184139c006b172"><div class="ttname"><a href="riscv__vector_8h.html#a552218165c5c3c4afe184139c006b172">vmslt_vx_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26026</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a27dbcf4e6c326d03474dd73610116d5b"><div class="ttname"><a href="riscv__vector_8h.html#a27dbcf4e6c326d03474dd73610116d5b">vfmsub_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmsub_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56723</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aedf4c50b5dfc59d82a74f30c80ac6277"><div class="ttname"><a href="riscv__vector_8h.html#aedf4c50b5dfc59d82a74f30c80ac6277">vmseq_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27827</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7cf4952769a8a0a3cc66dc9db009c024"><div class="ttname"><a href="riscv__vector_8h.html#a7cf4952769a8a0a3cc66dc9db009c024">vmadc_vvm_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vvm_u16m1(vuint16m1_t op1, vuint16m1_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12349</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a54f5cb64b8ccc6d13e6cbab30e310210"><div class="ttname"><a href="riscv__vector_8h.html#a54f5cb64b8ccc6d13e6cbab30e310210">vremu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vremu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37747</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a29afed551e904b50593b0a1c6ca943ae"><div class="ttname"><a href="riscv__vector_8h.html#a29afed551e904b50593b0a1c6ca943ae">vmulhu_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmulhu_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35680</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3c695b204f52730e6cd84e2d891aaf54"><div class="ttname"><a href="riscv__vector_8h.html#a3c695b204f52730e6cd84e2d891aaf54">vmfne_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfne_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59038</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1f70ca3b5dc737b17bacce1aca8ac34f"><div class="ttname"><a href="riscv__vector_8h.html#a1f70ca3b5dc737b17bacce1aca8ac34f">vse_v_i32m1</a></div><div class="ttdeci">__rv32 void vse_v_i32m1(vint32m1_t value, int32_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:857</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0272b4c0dbfbc61c49bc1ece13574000"><div class="ttname"><a href="riscv__vector_8h.html#a0272b4c0dbfbc61c49bc1ece13574000">vor_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vor_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18713</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a65d5cbbd967f1c43bfc1a561a7e83887"><div class="ttname"><a href="riscv__vector_8h.html#a65d5cbbd967f1c43bfc1a561a7e83887">vssub_vx_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vssub_vx_i8m1_m(vmask_t mask, vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49496</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a00a89ea456d652cf44b065a031ec5b55"><div class="ttname"><a href="riscv__vector_8h.html#a00a89ea456d652cf44b065a031ec5b55">vmsbc_vxm_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_u16m1(vuint16m1_t op1, uint16_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14808</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a051249209fa0889b0cd894cc124db45e"><div class="ttname"><a href="riscv__vector_8h.html#a051249209fa0889b0cd894cc124db45e">vsxe_v_i8m1_m</a></div><div class="ttdeci">__rv32 void vsxe_v_i8m1_m(vmask_t mask, int8_t *base, vuint8m1_t index, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:3772</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a24b64941ad403faf92cdc296e31c7488"><div class="ttname"><a href="riscv__vector_8h.html#a24b64941ad403faf92cdc296e31c7488">vmsle_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30252</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a07ee8012d9e9345f5b12705de716e7f3"><div class="ttname"><a href="riscv__vector_8h.html#a07ee8012d9e9345f5b12705de716e7f3">vremu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vremu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37795</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adadd5eb2fc8b9c4e6f4b25b8ba425436"><div class="ttname"><a href="riscv__vector_8h.html#adadd5eb2fc8b9c4e6f4b25b8ba425436">vqmaccu_vx_u32m4</a></div><div class="ttdeci">__rv32 vuint32m4_t vqmaccu_vx_u32m4(vuint32m4_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45137</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af2c92803364eacffd3d4cd933d79b6b6"><div class="ttname"><a href="riscv__vector_8h.html#af2c92803364eacffd3d4cd933d79b6b6">vand_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vand_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:17633</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a80a6ab56283306d6c9953fc64e697021"><div class="ttname"><a href="riscv__vector_8h.html#a80a6ab56283306d6c9953fc64e697021">vnmsac_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vnmsac_vv_i8m1_m(vmask_t mask, vint8m1_t acc, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42113</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a17fd276a5810e45a91a0b801fba68e4a"><div class="ttname"><a href="riscv__vector_8h.html#a17fd276a5810e45a91a0b801fba68e4a">vmsne_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24946</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ace6f5cf6bc7cf68d07811290e15facbb"><div class="ttname"><a href="riscv__vector_8h.html#ace6f5cf6bc7cf68d07811290e15facbb">vsll_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsll_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19719</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a78199230d9b4a92c567c01b4320d1473"><div class="ttname"><a href="riscv__vector_8h.html#a78199230d9b4a92c567c01b4320d1473">vsadd_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsadd_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48800</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a0d387402760f178af2316ecf2cee1ef4"><div class="ttname"><a href="riscv__vector_8h.html#a0d387402760f178af2316ecf2cee1ef4">vmsle_vv_i32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26578</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a254ce09738311415ce7df1d01bbf62b1"><div class="ttname"><a href="riscv__vector_8h.html#a254ce09738311415ce7df1d01bbf62b1">vsra_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsra_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21067</div></div>
<div class="ttc" id="ariscv__vector_8h_html_acc3628f016237fb5894c1fbac0f2d314"><div class="ttname"><a href="riscv__vector_8h.html#acc3628f016237fb5894c1fbac0f2d314">vor_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vor_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18281</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8a66b9ccdfae546752351a1a0ffdde51"><div class="ttname"><a href="riscv__vector_8h.html#a8a66b9ccdfae546752351a1a0ffdde51">vor_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vor_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16247</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaff4c3278186b47c9bbab622a2c091c2"><div class="ttname"><a href="riscv__vector_8h.html#aaff4c3278186b47c9bbab622a2c091c2">vfnmsac_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsac_vv_f32m1(vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56417</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf295dc9a241464de042f326f772f683"><div class="ttname"><a href="riscv__vector_8h.html#aaf295dc9a241464de042f326f772f683">vsrl_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vsrl_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20603</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a43674a90d6ee3da42ec8fb272c7ed90b"><div class="ttname"><a href="riscv__vector_8h.html#a43674a90d6ee3da42ec8fb272c7ed90b">vminu_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vminu_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31133</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af4228c81d3117d8ef2d73e9b83a5dec9"><div class="ttname"><a href="riscv__vector_8h.html#af4228c81d3117d8ef2d73e9b83a5dec9">vsuxe_v_u16m1_m</a></div><div class="ttdeci">__rv32 void vsuxe_v_u16m1_m(vmask_t mask, uint16_t *base, vuint16m1_t index, vuint16m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4686</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abe90006664d06fcd62585f9bf38d736e"><div class="ttname"><a href="riscv__vector_8h.html#abe90006664d06fcd62585f9bf38d736e">vsub_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsub_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6330</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab174a0cf1603f4ea088f260e22a72cad"><div class="ttname"><a href="riscv__vector_8h.html#ab174a0cf1603f4ea088f260e22a72cad">vfwcvt_f_xu_v_u16m1</a></div><div class="ttdeci">__rv32 vfloat32m2_t vfwcvt_f_xu_v_u16m1(vuint16m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60425</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a19d006f72f9a38784cfedba9416635e2"><div class="ttname"><a href="riscv__vector_8h.html#a19d006f72f9a38784cfedba9416635e2">vmseq_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24482</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6521d67c6f6f5fbc1c9f1e26b09bda91"><div class="ttname"><a href="riscv__vector_8h.html#a6521d67c6f6f5fbc1c9f1e26b09bda91">vslide1down_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vslide1down_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69260</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a822ade635a5132e2fe4db6c7a59ed375"><div class="ttname"><a href="riscv__vector_8h.html#a822ade635a5132e2fe4db6c7a59ed375">vmseq_vv_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vv_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24306</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad030c322a0f46e8db5754454a132c654"><div class="ttname"><a href="riscv__vector_8h.html#ad030c322a0f46e8db5754454a132c654">vwmulu_vv_u32m2</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmulu_vv_u32m2(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38448</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3acf543094f3ca8203ce27d9d0bacc45"><div class="ttname"><a href="riscv__vector_8h.html#a3acf543094f3ca8203ce27d9d0bacc45">vsll_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsll_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21931</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a25b825f2fea409be53f5834d279e227a"><div class="ttname"><a href="riscv__vector_8h.html#a25b825f2fea409be53f5834d279e227a">vslide1down_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vslide1down_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69056</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a40db78e71caf77914358a4d7d1c29dd0"><div class="ttname"><a href="riscv__vector_8h.html#a40db78e71caf77914358a4d7d1c29dd0">vmsbc_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15120</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad8e7215e5737aa87d9d394e419031453"><div class="ttname"><a href="riscv__vector_8h.html#ad8e7215e5737aa87d9d394e419031453">vsra_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsra_vx_i16m1(vint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21155</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a40e67e252b78e5441bc6ac259be239ed"><div class="ttname"><a href="riscv__vector_8h.html#a40e67e252b78e5441bc6ac259be239ed">vaadd_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vaadd_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51226</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adef2644e5bc31eef7303d4b8c5b14308"><div class="ttname"><a href="riscv__vector_8h.html#adef2644e5bc31eef7303d4b8c5b14308">vredxor_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredxor_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61629</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac6c3f2ef1538b8cf4e51c93431dc59ff"><div class="ttname"><a href="riscv__vector_8h.html#ac6c3f2ef1538b8cf4e51c93431dc59ff">vmsne_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsne_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:28716</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa69ea3f2f347d746897a3de544189a9e"><div class="ttname"><a href="riscv__vector_8h.html#aa69ea3f2f347d746897a3de544189a9e">vsaddu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsaddu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48392</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abccdc57be8d66d6518eb771c36863963"><div class="ttname"><a href="riscv__vector_8h.html#abccdc57be8d66d6518eb771c36863963">vsra_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsra_vv_i16m1(vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21023</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a39282c9637509b27f1255f4244407564"><div class="ttname"><a href="riscv__vector_8h.html#a39282c9637509b27f1255f4244407564">vredand_vs_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vredand_vs_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61206</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a04261f5c9270a4cf00066ad2921ca2bb"><div class="ttname"><a href="riscv__vector_8h.html#a04261f5c9270a4cf00066ad2921ca2bb">vrgather_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vrgather_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69594</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afde8168a8d86d16523a5a091582e991c"><div class="ttname"><a href="riscv__vector_8h.html#afde8168a8d86d16523a5a091582e991c">vwredsum_vs_i16m1</a></div><div class="ttdeci">__rv32 vint32m2_t vwredsum_vs_i16m1(vint16m1_t op1, vint32m2_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:64340</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a07ea10438533cc97b65d7ff648647801"><div class="ttname"><a href="riscv__vector_8h.html#a07ea10438533cc97b65d7ff648647801">vmfeq_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfeq_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58944</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a385946d811a9762ae85652c6c87da42f"><div class="ttname"><a href="riscv__vector_8h.html#a385946d811a9762ae85652c6c87da42f">vredand_vs_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vredand_vs_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61253</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad53650a68e43b183229a7adf89a670aa"><div class="ttname"><a href="riscv__vector_8h.html#ad53650a68e43b183229a7adf89a670aa">vsadd_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vsadd_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47243</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7957b97a234503da6e3f0ba46e8e6fb4"><div class="ttname"><a href="riscv__vector_8h.html#a7957b97a234503da6e3f0ba46e8e6fb4">vmacc_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmacc_vv_i32m1(vint32m1_t acc, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:39276</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a89b2855c81a092d818e9cc1a5b203fac"><div class="ttname"><a href="riscv__vector_8h.html#a89b2855c81a092d818e9cc1a5b203fac">vasubu_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vasubu_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50385</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07"><div class="ttname"><a href="riscv__vector_8h.html#a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07">vsll_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsll_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:21499</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a525dd1873c83468d4b393336f948940f"><div class="ttname"><a href="riscv__vector_8h.html#a525dd1873c83468d4b393336f948940f">vssubu_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vssubu_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49304</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a834f61afab1a3177e299f79113d24687"><div class="ttname"><a href="riscv__vector_8h.html#a834f61afab1a3177e299f79113d24687">vmin_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmin_vv_i32m1(vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:31441</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53866c14172b4e6f91f9b53c6d6e6f8c"><div class="ttname"><a href="riscv__vector_8h.html#a53866c14172b4e6f91f9b53c6d6e6f8c">vfmax_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmax_vv_f32m1_m(vmask_t mask, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58203</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a54a8022ca9ea1f354ed11ad8d2c68215"><div class="ttname"><a href="riscv__vector_8h.html#a54a8022ca9ea1f354ed11ad8d2c68215">vredmax_vs_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vredmax_vs_i8m1(vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61864</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5dfa03eb2639e67614bb1d78f553d26d"><div class="ttname"><a href="riscv__vector_8h.html#a5dfa03eb2639e67614bb1d78f553d26d">vmulh_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmulh_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35248</div></div>
<div class="ttc" id="ariscv__vector_8h_html_abdc9a986504020bd5654ab696eeb97c5"><div class="ttname"><a href="riscv__vector_8h.html#abdc9a986504020bd5654ab696eeb97c5">vfclass_v_f32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vfclass_v_f32m1_m(vmask_t mask, vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59917</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a99bdd5c69c14817c1211168f1bf234a3"><div class="ttname"><a href="riscv__vector_8h.html#a99bdd5c69c14817c1211168f1bf234a3">vsadd_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vsadd_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48656</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a98903da5f22073dd896074357f1b86ad"><div class="ttname"><a href="riscv__vector_8h.html#a98903da5f22073dd896074357f1b86ad">vmseq_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:27971</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aacb492c830d21be31b2a8d5f536a92bc"><div class="ttname"><a href="riscv__vector_8h.html#aacb492c830d21be31b2a8d5f536a92bc">vxor_vv_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vxor_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16975</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adc694f3309969c96bd77d6dd8c95a573"><div class="ttname"><a href="riscv__vector_8h.html#adc694f3309969c96bd77d6dd8c95a573">vfnmadd_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmadd_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57483</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a18fc3209b899f4f5262775c5fc959ae6"><div class="ttname"><a href="riscv__vector_8h.html#a18fc3209b899f4f5262775c5fc959ae6">vrsub_vx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vrsub_vx_u8m1_m(vmask_t mask, vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:8526</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a24ba79b75757ef80182c429f69f5568b"><div class="ttname"><a href="riscv__vector_8h.html#a24ba79b75757ef80182c429f69f5568b">vadc_vxm_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vadc_vxm_u32m1(vuint32m1_t op1, uint32_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:11772</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9cb04c27e92cb2bcc66f20afcf89c040"><div class="ttname"><a href="riscv__vector_8h.html#a9cb04c27e92cb2bcc66f20afcf89c040">vsra_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsra_vx_i32m1_m(vmask_t mask, vint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23011</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7b359b19c7c49b5de1c86d348692f848"><div class="ttname"><a href="riscv__vector_8h.html#a7b359b19c7c49b5de1c86d348692f848">vssub_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vssub_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48103</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5a158ed0985d8328cc3818fde693bb00"><div class="ttname"><a href="riscv__vector_8h.html#a5a158ed0985d8328cc3818fde693bb00">vasubu_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vasubu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:50297</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4f7e89746bd47af4c46aabcc3c6b2c1d"><div class="ttname"><a href="riscv__vector_8h.html#a4f7e89746bd47af4c46aabcc3c6b2c1d">vmul_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmul_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33783</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7c4785ee144a6969c1207cc1279b5998"><div class="ttname"><a href="riscv__vector_8h.html#a7c4785ee144a6969c1207cc1279b5998">vmsltu_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsltu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:25674</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae664d50ab221acb80db33106dfd15560"><div class="ttname"><a href="riscv__vector_8h.html#ae664d50ab221acb80db33106dfd15560">vsra_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vsra_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22867</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8a5ad51be271362b46bb9a0b87dd0b66"><div class="ttname"><a href="riscv__vector_8h.html#a8a5ad51be271362b46bb9a0b87dd0b66">vwsub_wv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwsub_wv_i16m2(vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9840</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b0991836253ff641b9b2ad1de0f705f"><div class="ttname"><a href="riscv__vector_8h.html#a6b0991836253ff641b9b2ad1de0f705f">vnmsub_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vnmsub_vx_u16m1_m(vmask_t mask, vuint16m1_t acc, uint16_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:43881</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1b3367a7681f82ebe626c74128effc02"><div class="ttname"><a href="riscv__vector_8h.html#a1b3367a7681f82ebe626c74128effc02">vmadd_vv_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vmadd_vv_u8m1(vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40476</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1ad01a187c47ee136268ba9e6383bc91"><div class="ttname"><a href="riscv__vector_8h.html#a1ad01a187c47ee136268ba9e6383bc91">vwmaccus_vx_i32m2_m</a></div><div class="ttdeci">__rv32 vint32m2_t vwmaccus_vx_i32m2_m(vmask_t mask, vint32m2_t acc, uint16_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45073</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad8d6bc57e6d15face6b69886714123ab"><div class="ttname"><a href="riscv__vector_8h.html#ad8d6bc57e6d15face6b69886714123ab">vslide1down_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vslide1down_vx_i8m1(vint8m1_t op1, int32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68670</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6ea10af178fac00a302c745151edad32"><div class="ttname"><a href="riscv__vector_8h.html#a6ea10af178fac00a302c745151edad32">vor_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vor_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:18233</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4e7a23c83da490d3373f08304aca4ba5"><div class="ttname"><a href="riscv__vector_8h.html#a4e7a23c83da490d3373f08304aca4ba5">vwmaccsu_vx_i16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccsu_vx_i16m2(vint16m2_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44367</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afa18bb76606e8856e153b3a1a8c14ffd"><div class="ttname"><a href="riscv__vector_8h.html#afa18bb76606e8856e153b3a1a8c14ffd">vmsbc_vx_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15208</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad0e2962c74c1be1429b350f98ad03930"><div class="ttname"><a href="riscv__vector_8h.html#ad0e2962c74c1be1429b350f98ad03930">vsrl_vx_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsrl_vx_u32m1(vuint32m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:20779</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae11125b93eeabcbbfc5499326a238ca9"><div class="ttname"><a href="riscv__vector_8h.html#ae11125b93eeabcbbfc5499326a238ca9">vrgather_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vrgather_vv_f32m1(vfloat32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:69641</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2d159053c51314c8f3588be492c3991b"><div class="ttname"><a href="riscv__vector_8h.html#a2d159053c51314c8f3588be492c3991b">vfsub_vv_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfsub_vv_f32m1(vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55201</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa7c39d5fe783b14720e7b8f81ac88710"><div class="ttname"><a href="riscv__vector_8h.html#aa7c39d5fe783b14720e7b8f81ac88710">vfnmacc_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmacc_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57043</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6110cc32156b1165afd4651a4a0c4758"><div class="ttname"><a href="riscv__vector_8h.html#a6110cc32156b1165afd4651a4a0c4758">vrgather_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vrgather_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70637</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad18d569ba7ffe2e8e00ed47a9ddd1754"><div class="ttname"><a href="riscv__vector_8h.html#ad18d569ba7ffe2e8e00ed47a9ddd1754">vasubu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vasubu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51322</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaf345b30f97c27babdd2071ccf579223"><div class="ttname"><a href="riscv__vector_8h.html#aaf345b30f97c27babdd2071ccf579223">vslide1down_vx_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslide1down_vx_f32m1(vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68952</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae012114a06cf6691f6d884ff39ca0907"><div class="ttname"><a href="riscv__vector_8h.html#ae012114a06cf6691f6d884ff39ca0907">vnsra_wx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vnsra_wx_i16m1(vint32m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23554</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a15398ef12e3395c65b68debd531c022e"><div class="ttname"><a href="riscv__vector_8h.html#a15398ef12e3395c65b68debd531c022e">vnclipu_wx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vnclipu_wx_u8m1(vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:54222</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adfe8e85ffdf3d396df6daf07cb767d96"><div class="ttname"><a href="riscv__vector_8h.html#adfe8e85ffdf3d396df6daf07cb767d96">vasub_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vasub_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51658</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab8d6368233193976ced721cb7dd95505"><div class="ttname"><a href="riscv__vector_8h.html#ab8d6368233193976ced721cb7dd95505">vfnmsub_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfnmsub_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:57703</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6b3f39ece5064d1e4342f6425ed0505e"><div class="ttname"><a href="riscv__vector_8h.html#a6b3f39ece5064d1e4342f6425ed0505e">vcompress_vm_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vcompress_vm_f32m1(vmask_t mask, vfloat32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71455</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a91e2283ba543d43fefb9e8ddb03f8dd9"><div class="ttname"><a href="riscv__vector_8h.html#a91e2283ba543d43fefb9e8ddb03f8dd9">vwmaccu_vx_u16m2_m</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccu_vx_u16m2_m(vmask_t mask, vuint16m2_t acc, uint8_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44611</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af2a4140cc915b62d3778539145b1d7c1"><div class="ttname"><a href="riscv__vector_8h.html#af2a4140cc915b62d3778539145b1d7c1">vsadd_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsadd_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:47419</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af2d2e1059fb92e803aba81a905465e1f"><div class="ttname"><a href="riscv__vector_8h.html#af2d2e1059fb92e803aba81a905465e1f">vwmulsu_vv_i16m2</a></div><div class="ttdeci">__rv32 vint16m2_t vwmulsu_vv_i16m2(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38556</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a9f39d2a90d5f8cc97fee2a851a734030"><div class="ttname"><a href="riscv__vector_8h.html#a9f39d2a90d5f8cc97fee2a851a734030">vsub_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vsub_vx_i8m1(vint8m1_t op1, int8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:6374</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af558f40d465f5191ca306e03dc34665d"><div class="ttname"><a href="riscv__vector_8h.html#af558f40d465f5191ca306e03dc34665d">vdivu_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vdivu_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37219</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5173d531977a905cff47d4aa028e65a6"><div class="ttname"><a href="riscv__vector_8h.html#a5173d531977a905cff47d4aa028e65a6">vssra_vv_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vssra_vv_i8m1(vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52821</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a45a0b94a5f32428497dec730c69a6006"><div class="ttname"><a href="riscv__vector_8h.html#a45a0b94a5f32428497dec730c69a6006">vid_v_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vid_v_u16m1(void)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65417</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a42711ebc4809b1dbae52c4187db80360"><div class="ttname"><a href="riscv__vector_8h.html#a42711ebc4809b1dbae52c4187db80360">vmseq_vx_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmseq_vx_u32m1(vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:24658</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a03e4386d81e4a7fb1e90ad9cc1513fb9"><div class="ttname"><a href="riscv__vector_8h.html#a03e4386d81e4a7fb1e90ad9cc1513fb9">vmsbc_vv_u16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vv_u16m1(vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:15076</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a69b434883d08483b82609698901c7b50"><div class="ttname"><a href="riscv__vector_8h.html#a69b434883d08483b82609698901c7b50">vwadd_wv_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwadd_wv_i16m2_m(vmask_t mask, vint16m2_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:10924</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5cd5528b58d04eb6a5d5f1427ebc238f"><div class="ttname"><a href="riscv__vector_8h.html#a5cd5528b58d04eb6a5d5f1427ebc238f">vredor_vs_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vredor_vs_u8m1(vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:61347</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7584eda6bfe935b24961240440360f2b"><div class="ttname"><a href="riscv__vector_8h.html#a7584eda6bfe935b24961240440360f2b">vfmacc_vv_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmacc_vv_f32m1_m(vmask_t mask, vfloat32m1_t acc, vfloat32m1_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56933</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae148c460b89c4e2fb2acefcd642bbd17"><div class="ttname"><a href="riscv__vector_8h.html#ae148c460b89c4e2fb2acefcd642bbd17">vwsub_wv_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_wv_i32m2(vint32m2_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9876</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4fc4a3100b0b5a7bd3cd9a73862b02e0"><div class="ttname"><a href="riscv__vector_8h.html#a4fc4a3100b0b5a7bd3cd9a73862b02e0">vsll_vv_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vsll_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19939</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5a5fdf9531619a2a239d3cf9bb0dffc8"><div class="ttname"><a href="riscv__vector_8h.html#a5a5fdf9531619a2a239d3cf9bb0dffc8">vxor_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vxor_vx_u32m1_m(vmask_t mask, vuint32m1_t op1, uint32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:19505</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a83acdb1c3dfada8597c04541e737e57f"><div class="ttname"><a href="riscv__vector_8h.html#a83acdb1c3dfada8597c04541e737e57f">vmsbc_vxm_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vxm_u8m1(vuint8m1_t op1, uint8_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14760</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a7ca66e770733490e13b10b403bc85674"><div class="ttname"><a href="riscv__vector_8h.html#a7ca66e770733490e13b10b403bc85674">vsra_vv_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vsra_vv_i8m1_m(vmask_t mask, vint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22771</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2718853be48eb0c136e4639adecb96ff"><div class="ttname"><a href="riscv__vector_8h.html#a2718853be48eb0c136e4639adecb96ff">vslide1down_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vslide1down_vx_u16m1(vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:68811</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6306b37ac5dbb7664bb014ca87e49ada"><div class="ttname"><a href="riscv__vector_8h.html#a6306b37ac5dbb7664bb014ca87e49ada">vdiv_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vdiv_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36501</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a746bb78b3c4ea11eb8ac44a910459193"><div class="ttname"><a href="riscv__vector_8h.html#a746bb78b3c4ea11eb8ac44a910459193">vleff_v_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vleff_v_u8m1(const uint8_t *base)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4953</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a85916bc8f598e7ad6c8aa14a62afa8f6"><div class="ttname"><a href="riscv__vector_8h.html#a85916bc8f598e7ad6c8aa14a62afa8f6">vdiv_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vdiv_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37507</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1645231e31200ef04760de1b31baf792"><div class="ttname"><a href="riscv__vector_8h.html#a1645231e31200ef04760de1b31baf792">vmsgtu_vx_u8m1</a></div><div class="ttdeci">__rv32 vmask_t vmsgtu_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:26910</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a53af3ffee37215aeb12c4c906f0346b5"><div class="ttname"><a href="riscv__vector_8h.html#a53af3ffee37215aeb12c4c906f0346b5">vor_vx_u8m1</a></div><div class="ttdeci">__rv32 vuint8m1_t vor_vx_u8m1(vuint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:16511</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad041d8238269c52470c671514ee9f4e4"><div class="ttname"><a href="riscv__vector_8h.html#ad041d8238269c52470c671514ee9f4e4">vslidedown_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vslidedown_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67343</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a1603f1e726cd7464564f40b7ad8a6411"><div class="ttname"><a href="riscv__vector_8h.html#a1603f1e726cd7464564f40b7ad8a6411">vfmacc_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmacc_vf_f32m1_m(vmask_t mask, vfloat32m1_t acc, float32_t op1, vfloat32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:56988</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af1f8275d32dad78f1b81c601ce70a434"><div class="ttname"><a href="riscv__vector_8h.html#af1f8275d32dad78f1b81c601ce70a434">vmadc_vxm_i8m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vxm_i8m1(vint8m1_t op1, int8_t op2, vmask_t carryin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:12445</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adaa449e87816d23630a50a19a54d4312"><div class="ttname"><a href="riscv__vector_8h.html#adaa449e87816d23630a50a19a54d4312">vfcvt_f_xu_v_u32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfcvt_f_xu_v_u32m1(vuint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60151</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a40a007381e8a70df213221cab9733bd8"><div class="ttname"><a href="riscv__vector_8h.html#a40a007381e8a70df213221cab9733bd8">vasub_vx_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vasub_vx_i32m1_m(vmask_t mask, vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:51802</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a729400bca3746553461268c0b35b5389"><div class="ttname"><a href="riscv__vector_8h.html#a729400bca3746553461268c0b35b5389">vsmul_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vsmul_vx_i32m1(vint32m1_t op1, int32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:52067</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae3d25a1d2619bfe6affdc2068bd44396"><div class="ttname"><a href="riscv__vector_8h.html#ae3d25a1d2619bfe6affdc2068bd44396">vmacc_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vmacc_vv_u8m1_m(vmask_t mask, vuint8m1_t acc, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:41645</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a45fee276ac3c2a9e59271c053bc17250"><div class="ttname"><a href="riscv__vector_8h.html#a45fee276ac3c2a9e59271c053bc17250">vfadd_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfadd_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55399</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa87a73670feb63bc11e9e0f90e4031a5"><div class="ttname"><a href="riscv__vector_8h.html#aa87a73670feb63bc11e9e0f90e4031a5">vssrl_vv_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vssrl_vv_u32m1_m(vmask_t mask, vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:53343</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2183653ddfe65d4693bb0901b54fead1"><div class="ttname"><a href="riscv__vector_8h.html#a2183653ddfe65d4693bb0901b54fead1">vrem_vx_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vrem_vx_i16m1(vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:37029</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a92b1df41d5702f9c8bb1ae4c3f59c832"><div class="ttname"><a href="riscv__vector_8h.html#a92b1df41d5702f9c8bb1ae4c3f59c832">vmv_v_v_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vmv_v_v_u32m1(vuint32m1_t src)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:46206</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a43a0adf615780dff03b42bde0383a0a9"><div class="ttname"><a href="riscv__vector_8h.html#a43a0adf615780dff03b42bde0383a0a9">vredmax_vs_i8m1_m</a></div><div class="ttdeci">__rv32 vint8m1_t vredmax_vs_i8m1_m(vmask_t mask, vint8m1_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:63658</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a4e6972a88dbf57a53cb706746318c2f8"><div class="ttname"><a href="riscv__vector_8h.html#a4e6972a88dbf57a53cb706746318c2f8">vsuxe_v_i8m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_i8m1(int8_t *base, vuint8m1_t index, vint8m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4135</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6be35950841347fac055dfe3328d42ae"><div class="ttname"><a href="riscv__vector_8h.html#a6be35950841347fac055dfe3328d42ae">vfcvt_f_x_v_i32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfcvt_f_x_v_i32m1(vint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60194</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aad52724deba126b295fbdef02dc39951"><div class="ttname"><a href="riscv__vector_8h.html#aad52724deba126b295fbdef02dc39951">vrem_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vrem_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38083</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a76d83277a4f2935ace2d10c8d81a14aa"><div class="ttname"><a href="riscv__vector_8h.html#a76d83277a4f2935ace2d10c8d81a14aa">vsrl_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsrl_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:22507</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8030ac06891e2e78c937043d6005a8d7"><div class="ttname"><a href="riscv__vector_8h.html#a8030ac06891e2e78c937043d6005a8d7">vfncvt_x_f_w_f32m2_m</a></div><div class="ttdeci">__rv32 vint16m1_t vfncvt_x_f_w_f32m2_m(vmask_t mask, vfloat32m2_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60691</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2dca6249abbce525159055d59c207ab5"><div class="ttname"><a href="riscv__vector_8h.html#a2dca6249abbce525159055d59c207ab5">vpopc_m</a></div><div class="ttdeci">__rv32 uint32_t vpopc_m(vmask_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:65130</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aaa64be30dfab7568da403c52531ab4c9"><div class="ttname"><a href="riscv__vector_8h.html#aaa64be30dfab7568da403c52531ab4c9">vwmulu_vx_u32m2_m</a></div><div class="ttdeci">__rv32 vuint32m2_t vwmulu_vx_u32m2_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38978</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af020dbc6d6da881aaf21789db1883abd"><div class="ttname"><a href="riscv__vector_8h.html#af020dbc6d6da881aaf21789db1883abd">vwmaccus_vx_i16m2</a></div><div class="ttdeci">__rv32 vuint16m2_t vwmaccus_vx_i16m2(vint16m2_t acc, int8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:44445</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3b17663deec2706df1b4faee49474fae"><div class="ttname"><a href="riscv__vector_8h.html#a3b17663deec2706df1b4faee49474fae">vfrdiv_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfrdiv_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55798</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a3d0479b0d410a8bc2cae167f7ad51ddb"><div class="ttname"><a href="riscv__vector_8h.html#a3d0479b0d410a8bc2cae167f7ad51ddb">vaaddu_vx_u16m1</a></div><div class="ttdeci">__rv32 vuint16m1_t vaaddu_vx_u16m1(vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49813</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af967f397dfc2a4f7e7b9303bb64bdcf3"><div class="ttname"><a href="riscv__vector_8h.html#af967f397dfc2a4f7e7b9303bb64bdcf3">vfmax_vf_f32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfmax_vf_f32m1_m(vmask_t mask, vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:58254</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab064a858587c73b185c3f8dc351df5e8"><div class="ttname"><a href="riscv__vector_8h.html#ab064a858587c73b185c3f8dc351df5e8">vmul_vv_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vmul_vv_i32m1(vint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:33387</div></div>
<div class="ttc" id="ariscv__vector_8h_html_af3a210ecc43624df5a6cfc088e3436ab"><div class="ttname"><a href="riscv__vector_8h.html#af3a210ecc43624df5a6cfc088e3436ab">vnsrl_wx_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vnsrl_wx_u8m1_m(vmask_t mask, vuint16m2_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:23756</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a6f83208e2be659135c7d0749595756dc"><div class="ttname"><a href="riscv__vector_8h.html#a6f83208e2be659135c7d0749595756dc">vwmulsu_vx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwmulsu_vx_i32m2(vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:38664</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aca82541f13e43e9cf14264545aa8216b"><div class="ttname"><a href="riscv__vector_8h.html#aca82541f13e43e9cf14264545aa8216b">vmul_vx_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vmul_vx_u16m1_m(vmask_t mask, vuint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35104</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adbaa0b3c5c1a788e6a915eb046893ed1"><div class="ttname"><a href="riscv__vector_8h.html#adbaa0b3c5c1a788e6a915eb046893ed1">vmulh_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmulh_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35392</div></div>
<div class="ttc" id="ariscv__vector_8h_html_add182ae7c52de4a2d7296366470bbbb0"><div class="ttname"><a href="riscv__vector_8h.html#add182ae7c52de4a2d7296366470bbbb0">vmfgt_vf_f32m1</a></div><div class="ttdeci">__rv32 vmask_t vmfgt_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:59273</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aed4a3e6ed1ad5ca668f6041cec5023c6"><div class="ttname"><a href="riscv__vector_8h.html#aed4a3e6ed1ad5ca668f6041cec5023c6">vwsub_wx_i32m2</a></div><div class="ttdeci">__rv32 vint32m2_t vwsub_wx_i32m2(vint32m2_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:9948</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aae8c7d1767fac8d2c68c1a18c5052ff5"><div class="ttname"><a href="riscv__vector_8h.html#aae8c7d1767fac8d2c68c1a18c5052ff5">vslidedown_vx_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vslidedown_vx_f32m1(vfloat32m1_t op1, uint32_t offset)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:67137</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5bf3dab03f494ab4da22c2acd1bdf383"><div class="ttname"><a href="riscv__vector_8h.html#a5bf3dab03f494ab4da22c2acd1bdf383">vsadd_vv_i32m1_m</a></div><div class="ttdeci">__rv32 vint32m1_t vsadd_vv_i32m1_m(vmask_t mask, vint32m1_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48704</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a318f96cc6b859cb5cbbd3aaadfdd8081"><div class="ttname"><a href="riscv__vector_8h.html#a318f96cc6b859cb5cbbd3aaadfdd8081">vnmsac_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vnmsac_vv_i16m1_m(vmask_t mask, vint16m1_t acc, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42165</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8c6e02944a4cd76e05fc87abfd7509d6"><div class="ttname"><a href="riscv__vector_8h.html#a8c6e02944a4cd76e05fc87abfd7509d6">vmsbc_vvm_i16m1</a></div><div class="ttdeci">__rv32 vmask_t vmsbc_vvm_i16m1(vint16m1_t op1, vint16m1_t op2, vmask_t borrowin)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:14376</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a94543af1afcf0b36e0aaa982a2e77eec"><div class="ttname"><a href="riscv__vector_8h.html#a94543af1afcf0b36e0aaa982a2e77eec">vsaddu_vv_u8m1_m</a></div><div class="ttdeci">__rv32 vuint8m1_t vsaddu_vv_u8m1_m(vmask_t mask, vuint8m1_t op1, vuint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48152</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ae993c893cd372c1f7a609ceaceaf8985"><div class="ttname"><a href="riscv__vector_8h.html#ae993c893cd372c1f7a609ceaceaf8985">vmslt_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmslt_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:29316</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ac1399e02c912d85ae3be7a21324cc52f"><div class="ttname"><a href="riscv__vector_8h.html#ac1399e02c912d85ae3be7a21324cc52f">vfdiv_vf_f32m1</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfdiv_vf_f32m1(vfloat32m1_t op1, float32_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:55751</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab8e2c9ae55b6fd177d24fbe2f88c32b1"><div class="ttname"><a href="riscv__vector_8h.html#ab8e2c9ae55b6fd177d24fbe2f88c32b1">vrem_vv_i16m1</a></div><div class="ttdeci">__rv32 vint16m1_t vrem_vv_i16m1(vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:36897</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aff5de4709d14d9486cc1d96b997f7eed"><div class="ttname"><a href="riscv__vector_8h.html#aff5de4709d14d9486cc1d96b997f7eed">vmulhsu_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vmulhsu_vx_i16m1_m(vmask_t mask, vint16m1_t op1, uint16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:35968</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a8697d21171047e8f8f42fb2a37974211"><div class="ttname"><a href="riscv__vector_8h.html#a8697d21171047e8f8f42fb2a37974211">vssub_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vint16m1_t vssub_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:49544</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aa19b736988620c9396f23461c95a111f"><div class="ttname"><a href="riscv__vector_8h.html#aa19b736988620c9396f23461c95a111f">vfcvt_f_xu_v_u32m1_m</a></div><div class="ttdeci">__rv32 vfloat32m1_t vfcvt_f_xu_v_u32m1_m(vmask_t mask, vuint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:60336</div></div>
<div class="ttc" id="ariscv__vector_8h_html_afe645da14fea01e8d29f5171bc38e59b"><div class="ttname"><a href="riscv__vector_8h.html#afe645da14fea01e8d29f5171bc38e59b">vsaddu_vv_u16m1_m</a></div><div class="ttdeci">__rv32 vuint16m1_t vsaddu_vv_u16m1_m(vmask_t mask, vuint16m1_t op1, vuint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:48200</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a881375a652c8a625396934a5c8896cf1"><div class="ttname"><a href="riscv__vector_8h.html#a881375a652c8a625396934a5c8896cf1">vwmaccus_vx_i16m2_m</a></div><div class="ttdeci">__rv32 vint16m2_t vwmaccus_vx_i16m2_m(vmask_t mask, vint16m2_t acc, uint8_t op1, vint8m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:45031</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ad5fa954f7ac51a271b31bd766dbd6e6c"><div class="ttname"><a href="riscv__vector_8h.html#ad5fa954f7ac51a271b31bd766dbd6e6c">vrgather_vx_i8m1</a></div><div class="ttdeci">__rv32 vint8m1_t vrgather_vx_i8m1(vint8m1_t op1, uint8_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:70048</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adda66458de78e001c1a96e492c6c0667"><div class="ttname"><a href="riscv__vector_8h.html#adda66458de78e001c1a96e492c6c0667">vcompress_vm_u32m1</a></div><div class="ttdeci">__rv32 vuint32m1_t vcompress_vm_u32m1(vmask_t mask, vuint32m1_t op1)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:71408</div></div>
<div class="ttc" id="ariscv__vector_8h_html_ab3f5f514068dfefeac5f20d8e0390cfd"><div class="ttname"><a href="riscv__vector_8h.html#ab3f5f514068dfefeac5f20d8e0390cfd">vmadc_vv_u32m1</a></div><div class="ttdeci">__rv32 vmask_t vmadc_vv_u32m1(vuint32m1_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:13284</div></div>
<div class="ttc" id="ariscv__vector_8h_html_adde76c429daea372d78df01d7e409629"><div class="ttname"><a href="riscv__vector_8h.html#adde76c429daea372d78df01d7e409629">vsuxe_v_u32m1</a></div><div class="ttdeci">__rv32 void vsuxe_v_u32m1(uint32_t *base, vuint32m1_t index, vuint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:4375</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a5db13468c3e89ef39ca46c712610d96a"><div class="ttname"><a href="riscv__vector_8h.html#a5db13468c3e89ef39ca46c712610d96a">vmsle_vv_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsle_vv_i16m1_m(vmask_t mask, vint16m1_t op1, vint16m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30060</div></div>
<div class="ttc" id="ariscv__vector_8h_html_aabaaf74ad022d5311f9c6b93ad17a2ab"><div class="ttname"><a href="riscv__vector_8h.html#aabaaf74ad022d5311f9c6b93ad17a2ab">vsse_v_i32m1</a></div><div class="ttdeci">__rv32 void vsse_v_i32m1(int32_t *base, const int32_t stride, vint32m1_t value)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:2169</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a738f071e84aa53f87424ec3f02e93b04"><div class="ttname"><a href="riscv__vector_8h.html#a738f071e84aa53f87424ec3f02e93b04">vmacc_vx_u32m1_m</a></div><div class="ttdeci">__rv32 vuint32m1_t vmacc_vx_u32m1_m(vmask_t mask, vuint32m1_t acc, uint32_t op1, vuint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:42061</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a511487982bdf020e736fa04473c58922"><div class="ttname"><a href="riscv__vector_8h.html#a511487982bdf020e736fa04473c58922">vmsgt_vx_i16m1_m</a></div><div class="ttdeci">__rv32 vmask_t vmsgt_vx_i16m1_m(vmask_t mask, vint16m1_t op1, int16_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:30828</div></div>
<div class="ttc" id="ariscv__vector_8h_html_a2ce9fa45a096ebceb7e4ae97e85f9758"><div class="ttname"><a href="riscv__vector_8h.html#a2ce9fa45a096ebceb7e4ae97e85f9758">vnmsac_vx_i32m1</a></div><div class="ttdeci">__rv32 vint32m1_t vnmsac_vx_i32m1(vint32m1_t acc, int32_t op1, vint32m1_t op2)</div><div class="ttdef"><b>Definition:</b> riscv_vector.h:40140</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
