Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Jan 27 16:37:53 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (111)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (111)
---------------------------------
 There are 111 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.077        0.000                      0                27614        0.041        0.000                      0                27614        4.427        0.000                       0                 13607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.077        0.000                      0                27614        0.041        0.000                      0                27614        4.427        0.000                       0                 13607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 4.004ns (45.475%)  route 4.801ns (54.525%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.360 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1/O
                         net (fo=23, routed)          0.482     8.842    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_35
    SLICE_X29Y95         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X29Y95         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X29Y95         FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  1.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26]_130[24]
    SLICE_X21Y156        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp[27][25]_i_1__0/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp[27][25]_i_1__0_n_2
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y156        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y23   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK



