#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000263dcb00480 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v00000263dcb68b70_0 .net "alu_out", 7 0, v00000263dcafd3e0_0;  1 drivers
v00000263dcb68d50_0 .var "clk", 0 0;
v00000263dcb697f0_0 .net "gated_clk", 0 0, L_00000263dcb68df0;  1 drivers
v00000263dcb688f0_0 .net "hist", 7 0, v00000263dcb0ff30_0;  1 drivers
v00000263dcb694d0_0 .net "predict", 0 0, v00000263dcb0c000_0;  1 drivers
v00000263dcb69570_0 .var "reset", 0 0;
v00000263dcb69610_0 .net "toggle_count", 31 0, v00000263dcb68c10_0;  1 drivers
v00000263dcb696b0_0 .var "workload", 0 0;
L_00000263dcb68e90 .part v00000263dcafd3e0_0, 0, 1;
S_00000263dcb00610 .scope module, "ALU" "dummy_alu" 2 19, 3 1 0, S_00000263dcb00480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "out";
v00000263dcad33a0_0 .net "clk", 0 0, L_00000263dcb68df0;  alias, 1 drivers
v00000263dcafd3e0_0 .var "out", 7 0;
E_00000263dcafe120 .event posedge, v00000263dcad33a0_0;
S_00000263dcb0fda0 .scope module, "HB" "history_buffer" 2 17, 4 1 0, S_00000263dcb00480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "workload_bit";
    .port_info 3 /OUTPUT 8 "hist";
v00000263dcafd480_0 .net "clk", 0 0, v00000263dcb68d50_0;  1 drivers
v00000263dcb0ff30_0 .var "hist", 7 0;
v00000263dcb0ffd0_0 .net "reset", 0 0, v00000263dcb69570_0;  1 drivers
v00000263dcb10070_0 .net "workload_bit", 0 0, v00000263dcb696b0_0;  1 drivers
E_00000263dcafebe0 .event posedge, v00000263dcb0ffd0_0, v00000263dcafd480_0;
S_00000263dcb0bc70 .scope module, "P" "perceptron" 2 18, 5 1 0, S_00000263dcb00480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 1 "predict";
P_00000263dcb0be00 .param/l "BIAS" 0 5 15, +C4<11111111111111111111111100010000>;
P_00000263dcb0be38 .param/l "W0" 0 5 7, +C4<00000000000000000000000001010000>;
P_00000263dcb0be70 .param/l "W1" 0 5 8, +C4<00000000000000000000000001010000>;
P_00000263dcb0bea8 .param/l "W2" 0 5 9, +C4<00000000000000000000000001000000>;
P_00000263dcb0bee0 .param/l "W3" 0 5 10, +C4<00000000000000000000000001000000>;
P_00000263dcb0bf18 .param/l "W4" 0 5 11, +C4<00000000000000000000000001000000>;
P_00000263dcb0bf50 .param/l "W5" 0 5 12, +C4<00000000000000000000000001110000>;
P_00000263dcb0bf88 .param/l "W6" 0 5 13, +C4<00000000000000000000000001010000>;
P_00000263dcb0bfc0 .param/l "W7" 0 5 14, +C4<00000000000000000000000001100000>;
v00000263dcb0c000_0 .var "predict", 0 0;
v00000263dcb10110_0 .var/i "sum", 31 0;
v00000263dcb69110_0 .net "x", 7 0, v00000263dcb0ff30_0;  alias, 1 drivers
E_00000263dcafe7e0 .event anyedge, v00000263dcb0ff30_0, v00000263dcb10110_0;
S_00000263dcb05510 .scope module, "PC" "power_controller" 2 20, 6 1 0, S_00000263dcb00480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "predict";
    .port_info 3 /OUTPUT 1 "gated_clk";
L_00000263dcb698b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000263dcb68cb0_0 .net/2u *"_ivl_0", 0 0, L_00000263dcb698b8;  1 drivers
v00000263dcb69250_0 .net "clk", 0 0, v00000263dcb68d50_0;  alias, 1 drivers
v00000263dcb69070_0 .var "enable", 0 0;
v00000263dcb68ad0_0 .net "gated_clk", 0 0, L_00000263dcb68df0;  alias, 1 drivers
v00000263dcb692f0_0 .net "predict", 0 0, v00000263dcb0c000_0;  alias, 1 drivers
v00000263dcb69750_0 .net "reset", 0 0, v00000263dcb69570_0;  alias, 1 drivers
v00000263dcb691b0_0 .var "warmup", 5 0;
L_00000263dcb68df0 .functor MUXZ 1, L_00000263dcb698b8, v00000263dcb68d50_0, v00000263dcb69070_0, C4<>;
S_00000263dcb056a0 .scope module, "SW" "switch_counter" 2 21, 7 1 0, S_00000263dcb00480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "signal";
    .port_info 3 /OUTPUT 32 "count";
v00000263dcb69390_0 .net "clk", 0 0, L_00000263dcb68df0;  alias, 1 drivers
v00000263dcb68c10_0 .var "count", 31 0;
v00000263dcb69430_0 .var "prev", 0 0;
v00000263dcb68990_0 .net "reset", 0 0, v00000263dcb69570_0;  alias, 1 drivers
v00000263dcb68a30_0 .net "signal", 0 0, L_00000263dcb68e90;  1 drivers
E_00000263dcafeb60 .event posedge, v00000263dcb0ffd0_0, v00000263dcad33a0_0;
    .scope S_00000263dcb0fda0;
T_0 ;
    %wait E_00000263dcafebe0;
    %load/vec4 v00000263dcb0ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000263dcb0ff30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000263dcb0ff30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000263dcb10070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000263dcb0ff30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000263dcb0bc70;
T_1 ;
    %wait E_00000263dcafe7e0;
    %pushi/vec4 4294967056, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 80, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 80, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 64, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 64, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.6 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 64, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.8 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 112, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.10 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 80, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.12 ;
    %load/vec4 v00000263dcb69110_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v00000263dcb10110_0;
    %addi 96, 0, 32;
    %store/vec4 v00000263dcb10110_0, 0, 32;
T_1.14 ;
    %load/vec4 v00000263dcb10110_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263dcb0c000_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263dcb0c000_0, 0, 1;
T_1.17 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000263dcb00610;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000263dcafd3e0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_00000263dcb00610;
T_3 ;
    %wait E_00000263dcafe120;
    %load/vec4 v00000263dcafd3e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000263dcafd3e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000263dcb05510;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000263dcb691b0_0, 0, 6;
    %end;
    .thread T_4;
    .scope S_00000263dcb05510;
T_5 ;
    %wait E_00000263dcafebe0;
    %load/vec4 v00000263dcb69750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000263dcb691b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000263dcb69070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000263dcb691b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v00000263dcb691b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000263dcb691b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000263dcb69070_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000263dcb692f0_0;
    %assign/vec4 v00000263dcb69070_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000263dcb056a0;
T_6 ;
    %wait E_00000263dcafeb60;
    %load/vec4 v00000263dcb68990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000263dcb68c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000263dcb69430_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000263dcb68a30_0;
    %load/vec4 v00000263dcb69430_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v00000263dcb68c10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000263dcb68c10_0, 0;
T_6.2 ;
    %load/vec4 v00000263dcb68a30_0;
    %assign/vec4 v00000263dcb69430_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000263dcb00480;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263dcb68d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263dcb69570_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000263dcb00480;
T_8 ;
    %delay 5, 0;
    %load/vec4 v00000263dcb68d50_0;
    %inv;
    %store/vec4 v00000263dcb68d50_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000263dcb00480;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000263dcb00480 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263dcb69570_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263dcb69570_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263dcb696b0_0, 0, 1;
    %delay 10, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263dcb696b0_0, 0, 1;
    %delay 10, 0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %pushi/vec4 60, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 43 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %pushi/vec4 5, 0, 64;
    %mod;
    %pushi/vec4 0, 0, 64;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v00000263dcb696b0_0, 0, 1;
    %delay 10, 0;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %vpi_call 2 47 "$display", "FINAL SWITCHING COUNT = %d", v00000263dcb69610_0 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb.v";
    "dummy_alu.v";
    "history_buffer.v";
    "perceptron.v";
    "power_controller.v";
    "switch_counter.v";
