
UDS27_Security.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003cac  08003cac  00013cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d9c  08003d9c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08003d9c  08003d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003da4  08003da4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003da4  08003da4  00013da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003da8  08003da8  00013da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08003dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          00000210  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000027c  2000027c  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000063d5  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001657  00000000  00000000  000264b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000678  00000000  00000000  00027b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000004b7  00000000  00000000  00028188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001f0aa  00000000  00000000  0002863f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00007da1  00000000  00000000  000476e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b946c  00000000  00000000  0004f48a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002238  00000000  00000000  001088f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  0010ab30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c94 	.word	0x08003c94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08003c94 	.word	0x08003c94

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <Init_Tester>:
	TxData[1] = 0x67; // service
	TxData[2] = 0x01; //sub-service

}

void Init_Tester(){
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0

   TxHeader.DLC = 8;
 8000572:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <Init_Tester+0x64>)
 8000574:	2208      	movs	r2, #8
 8000576:	611a      	str	r2, [r3, #16]
   TxHeader.ExtId = 0x11111111;
 8000578:	4b15      	ldr	r3, [pc, #84]	; (80005d0 <Init_Tester+0x64>)
 800057a:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 800057e:	605a      	str	r2, [r3, #4]
   TxHeader.IDE = CAN_ID_EXT;
 8000580:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <Init_Tester+0x64>)
 8000582:	2204      	movs	r2, #4
 8000584:	609a      	str	r2, [r3, #8]
   TxHeader.RTR = CAN_RTR_DATA;
 8000586:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <Init_Tester+0x64>)
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]
   TxHeader.StdId = 46;
 800058c:	4b10      	ldr	r3, [pc, #64]	; (80005d0 <Init_Tester+0x64>)
 800058e:	222e      	movs	r2, #46	; 0x2e
 8000590:	601a      	str	r2, [r3, #0]
   TxHeader.TransmitGlobalTime = DISABLE;
 8000592:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <Init_Tester+0x64>)
 8000594:	2200      	movs	r2, #0
 8000596:	751a      	strb	r2, [r3, #20]

   TxData[0] = 0x27;
 8000598:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <Init_Tester+0x68>)
 800059a:	2227      	movs	r2, #39	; 0x27
 800059c:	701a      	strb	r2, [r3, #0]
   TxData[1] = 0x01;
 800059e:	4b0d      	ldr	r3, [pc, #52]	; (80005d4 <Init_Tester+0x68>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	705a      	strb	r2, [r3, #1]
   for(int i =2 ; i<8;i++){
 80005a4:	2302      	movs	r3, #2
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	e007      	b.n	80005ba <Init_Tester+0x4e>
	   TxData[i] = 0x55;
 80005aa:	4a0a      	ldr	r2, [pc, #40]	; (80005d4 <Init_Tester+0x68>)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4413      	add	r3, r2
 80005b0:	2255      	movs	r2, #85	; 0x55
 80005b2:	701a      	strb	r2, [r3, #0]
   for(int i =2 ; i<8;i++){
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3301      	adds	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2b07      	cmp	r3, #7
 80005be:	ddf4      	ble.n	80005aa <Init_Tester+0x3e>
   }
}
 80005c0:	bf00      	nop
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	200000d8 	.word	0x200000d8
 80005d4:	20000110 	.word	0x20000110

080005d8 <Init_ECU>:


void Init_ECU(){
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0

   TxHeader.DLC = 8;
 80005dc:	4b10      	ldr	r3, [pc, #64]	; (8000620 <Init_ECU+0x48>)
 80005de:	2208      	movs	r2, #8
 80005e0:	611a      	str	r2, [r3, #16]
   TxHeader.ExtId = 0x11111111;
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <Init_ECU+0x48>)
 80005e4:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 80005e8:	605a      	str	r2, [r3, #4]
   TxHeader.IDE = CAN_ID_EXT;
 80005ea:	4b0d      	ldr	r3, [pc, #52]	; (8000620 <Init_ECU+0x48>)
 80005ec:	2204      	movs	r2, #4
 80005ee:	609a      	str	r2, [r3, #8]
   TxHeader.RTR = CAN_RTR_DATA;
 80005f0:	4b0b      	ldr	r3, [pc, #44]	; (8000620 <Init_ECU+0x48>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
   TxHeader.StdId = 0x104;
 80005f6:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <Init_ECU+0x48>)
 80005f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80005fc:	601a      	str	r2, [r3, #0]
   TxHeader.TransmitGlobalTime = DISABLE;
 80005fe:	4b08      	ldr	r3, [pc, #32]	; (8000620 <Init_ECU+0x48>)
 8000600:	2200      	movs	r2, #0
 8000602:	751a      	strb	r2, [r3, #20]

   TxData[0] = 0x06;
 8000604:	4b07      	ldr	r3, [pc, #28]	; (8000624 <Init_ECU+0x4c>)
 8000606:	2206      	movs	r2, #6
 8000608:	701a      	strb	r2, [r3, #0]
   TxData[1] = 0x67;
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <Init_ECU+0x4c>)
 800060c:	2267      	movs	r2, #103	; 0x67
 800060e:	705a      	strb	r2, [r3, #1]
   TxData[2] = 0x01;
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <Init_ECU+0x4c>)
 8000612:	2201      	movs	r2, #1
 8000614:	709a      	strb	r2, [r3, #2]
}
 8000616:	bf00      	nop
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	200000d8 	.word	0x200000d8
 8000624:	20000110 	.word	0x20000110

08000628 <Compare_key>:

void Compare_key()
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
	for(int i = 3 ; i< 7 ;i++){
 800062e:	2303      	movs	r3, #3
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	e00f      	b.n	8000654 <Compare_key+0x2c>
		if(RxData[i] != Key[i-3]){
 8000634:	4a1f      	ldr	r2, [pc, #124]	; (80006b4 <Compare_key+0x8c>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4413      	add	r3, r2
 800063a:	781a      	ldrb	r2, [r3, #0]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3b03      	subs	r3, #3
 8000640:	491d      	ldr	r1, [pc, #116]	; (80006b8 <Compare_key+0x90>)
 8000642:	5ccb      	ldrb	r3, [r1, r3]
 8000644:	429a      	cmp	r2, r3
 8000646:	d002      	beq.n	800064e <Compare_key+0x26>
			isBlock = 2;
 8000648:	4b1c      	ldr	r3, [pc, #112]	; (80006bc <Compare_key+0x94>)
 800064a:	2202      	movs	r2, #2
 800064c:	601a      	str	r2, [r3, #0]
	for(int i = 3 ; i< 7 ;i++){
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	3301      	adds	r3, #1
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b06      	cmp	r3, #6
 8000658:	ddec      	ble.n	8000634 <Compare_key+0xc>
		}
	}
	if(isBlock != 2){
 800065a:	4b18      	ldr	r3, [pc, #96]	; (80006bc <Compare_key+0x94>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b02      	cmp	r3, #2
 8000660:	d024      	beq.n	80006ac <Compare_key+0x84>
		isBlock = 0;
 8000662:	4b16      	ldr	r3, [pc, #88]	; (80006bc <Compare_key+0x94>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
		TxData[0] = 0x02;
 8000668:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <Compare_key+0x98>)
 800066a:	2202      	movs	r2, #2
 800066c:	701a      	strb	r2, [r3, #0]
		TxData[1] = 0x67;
 800066e:	4b14      	ldr	r3, [pc, #80]	; (80006c0 <Compare_key+0x98>)
 8000670:	2267      	movs	r2, #103	; 0x67
 8000672:	705a      	strb	r2, [r3, #1]
		TxData[2] = 0x02;
 8000674:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <Compare_key+0x98>)
 8000676:	2202      	movs	r2, #2
 8000678:	709a      	strb	r2, [r3, #2]
		for(int i= 3 ; i < 8 ;i++){
 800067a:	2303      	movs	r3, #3
 800067c:	603b      	str	r3, [r7, #0]
 800067e:	e007      	b.n	8000690 <Compare_key+0x68>
			TxData[i] = 0x55;
 8000680:	4a0f      	ldr	r2, [pc, #60]	; (80006c0 <Compare_key+0x98>)
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	4413      	add	r3, r2
 8000686:	2255      	movs	r2, #85	; 0x55
 8000688:	701a      	strb	r2, [r3, #0]
		for(int i= 3 ; i < 8 ;i++){
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	2b07      	cmp	r3, #7
 8000694:	ddf4      	ble.n	8000680 <Compare_key+0x58>
		}
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2101      	movs	r1, #1
 800069a:	480a      	ldr	r0, [pc, #40]	; (80006c4 <Compare_key+0x9c>)
 800069c:	f001 fe7e 	bl	800239c <HAL_GPIO_WritePin>
		HAL_CAN_AddTxMessage(&hcan2, &TxHeader, TxData, &TxMailbox);
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <Compare_key+0xa0>)
 80006a2:	4a07      	ldr	r2, [pc, #28]	; (80006c0 <Compare_key+0x98>)
 80006a4:	4909      	ldr	r1, [pc, #36]	; (80006cc <Compare_key+0xa4>)
 80006a6:	480a      	ldr	r0, [pc, #40]	; (80006d0 <Compare_key+0xa8>)
 80006a8:	f000 ff88 	bl	80015bc <HAL_CAN_AddTxMessage>
	}
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000118 	.word	0x20000118
 80006b8:	20000120 	.word	0x20000120
 80006bc:	20000000 	.word	0x20000000
 80006c0:	20000110 	.word	0x20000110
 80006c4:	40020400 	.word	0x40020400
 80006c8:	2000010c 	.word	0x2000010c
 80006cc:	200000d8 	.word	0x200000d8
 80006d0:	200000b0 	.word	0x200000b0

080006d4 <Calculator_Key>:

void Calculator_Key()
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
	for(int i= 3 ; i < 7 ;i++){
 80006da:	2303      	movs	r3, #3
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	e00d      	b.n	80006fc <Calculator_Key+0x28>
		TxData[i] = RxData[i] + 1;
 80006e0:	4a0b      	ldr	r2, [pc, #44]	; (8000710 <Calculator_Key+0x3c>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	3301      	adds	r3, #1
 80006ea:	b2d9      	uxtb	r1, r3
 80006ec:	4a09      	ldr	r2, [pc, #36]	; (8000714 <Calculator_Key+0x40>)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4413      	add	r3, r2
 80006f2:	460a      	mov	r2, r1
 80006f4:	701a      	strb	r2, [r3, #0]
	for(int i= 3 ; i < 7 ;i++){
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3301      	adds	r3, #1
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2b06      	cmp	r3, #6
 8000700:	ddee      	ble.n	80006e0 <Calculator_Key+0xc>
	}
}
 8000702:	bf00      	nop
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr
 8000710:	20000118 	.word	0x20000118
 8000714:	20000110 	.word	0x20000110

08000718 <Generate_Seed>:

void Generate_Seed(){ //Create seed
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
	for(int i = 3 ;i < 7; i++){
 800071e:	2303      	movs	r3, #3
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	e021      	b.n	8000768 <Generate_Seed+0x50>
		TxData[i] = rand()% 0xff;
 8000724:	f002 fad0 	bl	8002cc8 <rand>
 8000728:	4602      	mov	r2, r0
 800072a:	4b14      	ldr	r3, [pc, #80]	; (800077c <Generate_Seed+0x64>)
 800072c:	fb83 1302 	smull	r1, r3, r3, r2
 8000730:	4413      	add	r3, r2
 8000732:	11d9      	asrs	r1, r3, #7
 8000734:	17d3      	asrs	r3, r2, #31
 8000736:	1ac9      	subs	r1, r1, r3
 8000738:	460b      	mov	r3, r1
 800073a:	021b      	lsls	r3, r3, #8
 800073c:	1a5b      	subs	r3, r3, r1
 800073e:	1ad1      	subs	r1, r2, r3
 8000740:	b2c9      	uxtb	r1, r1
 8000742:	4a0f      	ldr	r2, [pc, #60]	; (8000780 <Generate_Seed+0x68>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4413      	add	r3, r2
 8000748:	460a      	mov	r2, r1
 800074a:	701a      	strb	r2, [r3, #0]
		Key[i] = TxData[i] + 1;
 800074c:	4a0c      	ldr	r2, [pc, #48]	; (8000780 <Generate_Seed+0x68>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4413      	add	r3, r2
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	3301      	adds	r3, #1
 8000756:	b2d9      	uxtb	r1, r3
 8000758:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <Generate_Seed+0x6c>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	460a      	mov	r2, r1
 8000760:	701a      	strb	r2, [r3, #0]
	for(int i = 3 ;i < 7; i++){
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3301      	adds	r3, #1
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2b06      	cmp	r3, #6
 800076c:	ddda      	ble.n	8000724 <Generate_Seed+0xc>
	}
	TxData[7] = 0x55;
 800076e:	4b04      	ldr	r3, [pc, #16]	; (8000780 <Generate_Seed+0x68>)
 8000770:	2255      	movs	r2, #85	; 0x55
 8000772:	71da      	strb	r2, [r3, #7]
}
 8000774:	bf00      	nop
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	80808081 	.word	0x80808081
 8000780:	20000110 	.word	0x20000110
 8000784:	20000120 	.word	0x20000120

08000788 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 8000792:	88fb      	ldrh	r3, [r7, #6]
 8000794:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000798:	d114      	bne.n	80007c4 <HAL_GPIO_EXTI_Callback+0x3c>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800079a:	2201      	movs	r2, #1
 800079c:	2101      	movs	r1, #1
 800079e:	480b      	ldr	r0, [pc, #44]	; (80007cc <HAL_GPIO_EXTI_Callback+0x44>)
 80007a0:	f001 fdfc 	bl	800239c <HAL_GPIO_WritePin>

		Init_Tester();
 80007a4:	f7ff fee2 	bl	800056c <Init_Tester>
		// Send request seed to ECU
		if(HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <HAL_GPIO_EXTI_Callback+0x48>)
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80007ac:	490a      	ldr	r1, [pc, #40]	; (80007d8 <HAL_GPIO_EXTI_Callback+0x50>)
 80007ae:	480b      	ldr	r0, [pc, #44]	; (80007dc <HAL_GPIO_EXTI_Callback+0x54>)
 80007b0:	f000 ff04 	bl	80015bc <HAL_CAN_AddTxMessage>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d004      	beq.n	80007c4 <HAL_GPIO_EXTI_Callback+0x3c>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80007ba:	2201      	movs	r2, #1
 80007bc:	2102      	movs	r1, #2
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <HAL_GPIO_EXTI_Callback+0x44>)
 80007c0:	f001 fdec 	bl	800239c <HAL_GPIO_WritePin>
		}
	}
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40020400 	.word	0x40020400
 80007d0:	2000010c 	.word	0x2000010c
 80007d4:	20000110 	.word	0x20000110
 80007d8:	200000d8 	.word	0x200000d8
 80007dc:	20000088 	.word	0x20000088

080007e0 <Processing_ECU>:


void Processing_ECU()
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	Init_ECU();
 80007e4:	f7ff fef8 	bl	80005d8 <Init_ECU>
	//Check request service
	if(RxData[0] == 0x27){
 80007e8:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <Processing_ECU+0x38>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	2b27      	cmp	r3, #39	; 0x27
 80007ee:	d111      	bne.n	8000814 <Processing_ECU+0x34>
		//check seed request
		if(RxData[1] == 0x01){
 80007f0:	4b09      	ldr	r3, [pc, #36]	; (8000818 <Processing_ECU+0x38>)
 80007f2:	785b      	ldrb	r3, [r3, #1]
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d107      	bne.n	8000808 <Processing_ECU+0x28>
			//Create seed
			Generate_Seed();
 80007f8:	f7ff ff8e 	bl	8000718 <Generate_Seed>
			//send Seed to Tester
			HAL_CAN_AddTxMessage(&hcan2, &TxHeader, TxData, &TxMailbox);
 80007fc:	4b07      	ldr	r3, [pc, #28]	; (800081c <Processing_ECU+0x3c>)
 80007fe:	4a08      	ldr	r2, [pc, #32]	; (8000820 <Processing_ECU+0x40>)
 8000800:	4908      	ldr	r1, [pc, #32]	; (8000824 <Processing_ECU+0x44>)
 8000802:	4809      	ldr	r0, [pc, #36]	; (8000828 <Processing_ECU+0x48>)
 8000804:	f000 feda 	bl	80015bc <HAL_CAN_AddTxMessage>
		}
		//check key request
		if(RxData[1] == 0x02){
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <Processing_ECU+0x38>)
 800080a:	785b      	ldrb	r3, [r3, #1]
 800080c:	2b02      	cmp	r3, #2
 800080e:	d101      	bne.n	8000814 <Processing_ECU+0x34>
			Compare_key();
 8000810:	f7ff ff0a 	bl	8000628 <Compare_key>
		}
	}

}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000118 	.word	0x20000118
 800081c:	2000010c 	.word	0x2000010c
 8000820:	20000110 	.word	0x20000110
 8000824:	200000d8 	.word	0x200000d8
 8000828:	200000b0 	.word	0x200000b0

0800082c <Processing_Tester>:


void Processing_Tester()
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	Init_Tester();
 8000830:	f7ff fe9c 	bl	800056c <Init_Tester>
	//check responsive
	if(RxData[1] == 0x67){
 8000834:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <Processing_Tester+0x34>)
 8000836:	785b      	ldrb	r3, [r3, #1]
 8000838:	2b67      	cmp	r3, #103	; 0x67
 800083a:	d10e      	bne.n	800085a <Processing_Tester+0x2e>
		//response seed
		if(RxData[2] == 0x01){
 800083c:	4b08      	ldr	r3, [pc, #32]	; (8000860 <Processing_Tester+0x34>)
 800083e:	789b      	ldrb	r3, [r3, #2]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d10a      	bne.n	800085a <Processing_Tester+0x2e>
			//chance service
			TxData[2] = 0x02;
 8000844:	4b07      	ldr	r3, [pc, #28]	; (8000864 <Processing_Tester+0x38>)
 8000846:	2202      	movs	r2, #2
 8000848:	709a      	strb	r2, [r3, #2]
			Calculator_Key();
 800084a:	f7ff ff43 	bl	80006d4 <Calculator_Key>
			//send key request to ECU
			HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <Processing_Tester+0x3c>)
 8000850:	4a04      	ldr	r2, [pc, #16]	; (8000864 <Processing_Tester+0x38>)
 8000852:	4906      	ldr	r1, [pc, #24]	; (800086c <Processing_Tester+0x40>)
 8000854:	4806      	ldr	r0, [pc, #24]	; (8000870 <Processing_Tester+0x44>)
 8000856:	f000 feb1 	bl	80015bc <HAL_CAN_AddTxMessage>
		}
	}
}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000118 	.word	0x20000118
 8000864:	20000110 	.word	0x20000110
 8000868:	2000010c 	.word	0x2000010c
 800086c:	200000d8 	.word	0x200000d8
 8000870:	20000088 	.word	0x20000088

08000874 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	//check receive
	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2104      	movs	r1, #4
 8000880:	4813      	ldr	r0, [pc, #76]	; (80008d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000882:	f001 fd8b 	bl	800239c <HAL_GPIO_WritePin>
	//ECU get Message
	if(HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0 , &RxHeader, RxData) == HAL_OK){
 8000886:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000888:	4a13      	ldr	r2, [pc, #76]	; (80008d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800088a:	2100      	movs	r1, #0
 800088c:	4813      	ldr	r0, [pc, #76]	; (80008dc <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800088e:	f000 ff70 	bl	8001772 <HAL_CAN_GetRxMessage>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d106      	bne.n	80008a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
			HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 8000898:	2200      	movs	r2, #0
 800089a:	2101      	movs	r1, #1
 800089c:	480c      	ldr	r0, [pc, #48]	; (80008d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800089e:	f001 fd7d 	bl	800239c <HAL_GPIO_WritePin>
			Processing_ECU();
 80008a2:	f7ff ff9d 	bl	80007e0 <Processing_ECU>
		};
	//Tester get Message
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0 , &RxHeader, RxData) == HAL_OK){
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80008a8:	4a0b      	ldr	r2, [pc, #44]	; (80008d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	480c      	ldr	r0, [pc, #48]	; (80008e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 80008ae:	f000 ff60 	bl	8001772 <HAL_CAN_GetRxMessage>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d106      	bne.n	80008c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
			HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2101      	movs	r1, #1
 80008bc:	4804      	ldr	r0, [pc, #16]	; (80008d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80008be:	f001 fd6d 	bl	800239c <HAL_GPIO_WritePin>
			Processing_Tester();
 80008c2:	f7ff ffb3 	bl	800082c <Processing_Tester>
		};

}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40020400 	.word	0x40020400
 80008d4:	20000118 	.word	0x20000118
 80008d8:	200000f0 	.word	0x200000f0
 80008dc:	200000b0 	.word	0x200000b0
 80008e0:	20000088 	.word	0x20000088

080008e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e8:	f000 fbd6 	bl	8001098 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ec:	f000 f828 	bl	8000940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008f0:	f000 f936 	bl	8000b60 <MX_GPIO_Init>
  MX_CAN1_Init();
 80008f4:	f000 f88c 	bl	8000a10 <MX_CAN1_Init>
  MX_CAN2_Init();
 80008f8:	f000 f8de 	bl	8000ab8 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan1);
 80008fc:	480d      	ldr	r0, [pc, #52]	; (8000934 <main+0x50>)
 80008fe:	f000 fe19 	bl	8001534 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8000902:	480d      	ldr	r0, [pc, #52]	; (8000938 <main+0x54>)
 8000904:	f000 fe16 	bl	8001534 <HAL_CAN_Start>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000908:	2102      	movs	r1, #2
 800090a:	480a      	ldr	r0, [pc, #40]	; (8000934 <main+0x50>)
 800090c:	f001 f843 	bl	8001996 <HAL_CAN_ActivateNotification>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d009      	beq.n	800092a <main+0x46>
   {
   /* Notification Error */
 	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000916:	2201      	movs	r2, #1
 8000918:	2101      	movs	r1, #1
 800091a:	4808      	ldr	r0, [pc, #32]	; (800093c <main+0x58>)
 800091c:	f001 fd3e 	bl	800239c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000920:	2201      	movs	r2, #1
 8000922:	2102      	movs	r1, #2
 8000924:	4805      	ldr	r0, [pc, #20]	; (800093c <main+0x58>)
 8000926:	f001 fd39 	bl	800239c <HAL_GPIO_WritePin>
   }

  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800092a:	2102      	movs	r1, #2
 800092c:	4802      	ldr	r0, [pc, #8]	; (8000938 <main+0x54>)
 800092e:	f001 f832 	bl	8001996 <HAL_CAN_ActivateNotification>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000932:	e7fe      	b.n	8000932 <main+0x4e>
 8000934:	20000088 	.word	0x20000088
 8000938:	200000b0 	.word	0x200000b0
 800093c:	40020400 	.word	0x40020400

08000940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b094      	sub	sp, #80	; 0x50
 8000944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000946:	f107 0320 	add.w	r3, r7, #32
 800094a:	2230      	movs	r2, #48	; 0x30
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f002 fafd 	bl	8002f4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000954:	f107 030c 	add.w	r3, r7, #12
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000964:	2300      	movs	r3, #0
 8000966:	60bb      	str	r3, [r7, #8]
 8000968:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <SystemClock_Config+0xc8>)
 800096a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096c:	4a26      	ldr	r2, [pc, #152]	; (8000a08 <SystemClock_Config+0xc8>)
 800096e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000972:	6413      	str	r3, [r2, #64]	; 0x40
 8000974:	4b24      	ldr	r3, [pc, #144]	; (8000a08 <SystemClock_Config+0xc8>)
 8000976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000980:	2300      	movs	r3, #0
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	4b21      	ldr	r3, [pc, #132]	; (8000a0c <SystemClock_Config+0xcc>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a20      	ldr	r2, [pc, #128]	; (8000a0c <SystemClock_Config+0xcc>)
 800098a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800098e:	6013      	str	r3, [r2, #0]
 8000990:	4b1e      	ldr	r3, [pc, #120]	; (8000a0c <SystemClock_Config+0xcc>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800099c:	2301      	movs	r3, #1
 800099e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a6:	2302      	movs	r3, #2
 80009a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009b0:	2304      	movs	r3, #4
 80009b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 80009b4:	2350      	movs	r3, #80	; 0x50
 80009b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009b8:	2302      	movs	r3, #2
 80009ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009bc:	2304      	movs	r3, #4
 80009be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	f107 0320 	add.w	r3, r7, #32
 80009c4:	4618      	mov	r0, r3
 80009c6:	f001 fd1b 	bl	8002400 <HAL_RCC_OscConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009d0:	f000 f93c 	bl	8000c4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d4:	230f      	movs	r3, #15
 80009d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d8:	2302      	movs	r3, #2
 80009da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	2102      	movs	r1, #2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f001 ff7d 	bl	80028f0 <HAL_RCC_ClockConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80009fc:	f000 f926 	bl	8000c4c <Error_Handler>
  }
}
 8000a00:	bf00      	nop
 8000a02:	3750      	adds	r7, #80	; 0x50
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	40007000 	.word	0x40007000

08000a10 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000a16:	4b26      	ldr	r3, [pc, #152]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a18:	4a26      	ldr	r2, [pc, #152]	; (8000ab4 <MX_CAN1_Init+0xa4>)
 8000a1a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8000a1c:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a1e:	220a      	movs	r2, #10
 8000a20:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a22:	4b23      	ldr	r3, [pc, #140]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000a28:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a2a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000a2e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000a30:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a32:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a36:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000a38:	4b1d      	ldr	r3, [pc, #116]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a3a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a3e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a40:	4b1b      	ldr	r3, [pc, #108]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a46:	4b1a      	ldr	r3, [pc, #104]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a4c:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a52:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a58:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a5e:	4b14      	ldr	r3, [pc, #80]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a64:	4812      	ldr	r0, [pc, #72]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000a66:	f000 fb89 	bl	800117c <HAL_CAN_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 8000a70:	f000 f8ec 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

    CAN_FilterTypeDef canfilterconfig;
    canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000a74:	2301      	movs	r3, #1
 8000a76:	623b      	str	r3, [r7, #32]
    canfilterconfig.FilterBank = 2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	617b      	str	r3, [r7, #20]
    canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	613b      	str	r3, [r7, #16]
    canfilterconfig.FilterIdHigh = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	603b      	str	r3, [r7, #0]
    canfilterconfig.FilterIdLow = 0x0000;
 8000a84:	2300      	movs	r3, #0
 8000a86:	607b      	str	r3, [r7, #4]
    canfilterconfig.FilterMaskIdHigh = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
    canfilterconfig.FilterMaskIdLow = 0x0000;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
    canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61bb      	str	r3, [r7, #24]
    canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000a94:	2301      	movs	r3, #1
 8000a96:	61fb      	str	r3, [r7, #28]
    canfilterconfig.SlaveStartFilterBank = 14;
 8000a98:	230e      	movs	r3, #14
 8000a9a:	627b      	str	r3, [r7, #36]	; 0x24

    HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4803      	ldr	r0, [pc, #12]	; (8000ab0 <MX_CAN1_Init+0xa0>)
 8000aa2:	f000 fc67 	bl	8001374 <HAL_CAN_ConfigFilter>


  /* USER CODE END CAN1_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000088 	.word	0x20000088
 8000ab4:	40006400 	.word	0x40006400

08000ab8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	; 0x28
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000abe:	4b26      	ldr	r3, [pc, #152]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000ac0:	4a26      	ldr	r2, [pc, #152]	; (8000b5c <MX_CAN2_Init+0xa4>)
 8000ac2:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 10;
 8000ac4:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000ac6:	220a      	movs	r2, #10
 8000ac8:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000aca:	4b23      	ldr	r3, [pc, #140]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000ad0:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000ad2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ad6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000ada:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000ade:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000ae2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000ae6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000af4:	4b18      	ldr	r3, [pc, #96]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000b00:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000b0c:	4812      	ldr	r0, [pc, #72]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000b0e:	f000 fb35 	bl	800117c <HAL_CAN_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_CAN2_Init+0x64>
  {
    Error_Handler();
 8000b18:	f000 f898 	bl	8000c4c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig1;
  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 14;
 8000b20:	230e      	movs	r3, #14
 8000b22:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0x0000;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;
 8000b40:	230e      	movs	r3, #14
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig1);
 8000b44:	463b      	mov	r3, r7
 8000b46:	4619      	mov	r1, r3
 8000b48:	4803      	ldr	r0, [pc, #12]	; (8000b58 <MX_CAN2_Init+0xa0>)
 8000b4a:	f000 fc13 	bl	8001374 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	3728      	adds	r7, #40	; 0x28
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200000b0 	.word	0x200000b0
 8000b5c:	40006800 	.word	0x40006800

08000b60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]
 8000b74:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	4b31      	ldr	r3, [pc, #196]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	4a30      	ldr	r2, [pc, #192]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000b80:	f043 0304 	orr.w	r3, r3, #4
 8000b84:	6313      	str	r3, [r2, #48]	; 0x30
 8000b86:	4b2e      	ldr	r3, [pc, #184]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	f003 0304 	and.w	r3, r3, #4
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	4b2a      	ldr	r3, [pc, #168]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	4a29      	ldr	r2, [pc, #164]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba2:	4b27      	ldr	r3, [pc, #156]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	4b23      	ldr	r3, [pc, #140]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	4a22      	ldr	r2, [pc, #136]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bb8:	f043 0302 	orr.w	r3, r3, #2
 8000bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bbe:	4b20      	ldr	r3, [pc, #128]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	f003 0302 	and.w	r3, r3, #2
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	4b1c      	ldr	r3, [pc, #112]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a1b      	ldr	r2, [pc, #108]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <MX_GPIO_Init+0xe0>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2107      	movs	r1, #7
 8000bea:	4816      	ldr	r0, [pc, #88]	; (8000c44 <MX_GPIO_Init+0xe4>)
 8000bec:	f001 fbd6 	bl	800239c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	4810      	ldr	r0, [pc, #64]	; (8000c48 <MX_GPIO_Init+0xe8>)
 8000c08:	f001 fa2c 	bl	8002064 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8000c0c:	2307      	movs	r3, #7
 8000c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c10:	2301      	movs	r3, #1
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4808      	ldr	r0, [pc, #32]	; (8000c44 <MX_GPIO_Init+0xe4>)
 8000c24:	f001 fa1e 	bl	8002064 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2028      	movs	r0, #40	; 0x28
 8000c2e:	f001 f9e2 	bl	8001ff6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c32:	2028      	movs	r0, #40	; 0x28
 8000c34:	f001 f9fb 	bl	800202e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c38:	bf00      	nop
 8000c3a:	3728      	adds	r7, #40	; 0x28
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40023800 	.word	0x40023800
 8000c44:	40020400 	.word	0x40020400
 8000c48:	40020800 	.word	0x40020800

08000c4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c50:	b672      	cpsid	i
}
 8000c52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <Error_Handler+0x8>
	...

08000c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	607b      	str	r3, [r7, #4]
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	4a0f      	ldr	r2, [pc, #60]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c76:	607b      	str	r3, [r7, #4]
 8000c78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	603b      	str	r3, [r7, #0]
 8000c7e:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	4a08      	ldr	r2, [pc, #32]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c88:	6413      	str	r3, [r2, #64]	; 0x40
 8000c8a:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <HAL_MspInit+0x4c>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c92:	603b      	str	r3, [r7, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40023800 	.word	0x40023800

08000ca8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08c      	sub	sp, #48	; 0x30
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
 8000cbc:	60da      	str	r2, [r3, #12]
 8000cbe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a4a      	ldr	r2, [pc, #296]	; (8000df0 <HAL_CAN_MspInit+0x148>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d13e      	bne.n	8000d48 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000cca:	4b4a      	ldr	r3, [pc, #296]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	4a48      	ldr	r2, [pc, #288]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000cd2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000cd4:	4b47      	ldr	r3, [pc, #284]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d10d      	bne.n	8000cf8 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61bb      	str	r3, [r7, #24]
 8000ce0:	4b45      	ldr	r3, [pc, #276]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce4:	4a44      	ldr	r2, [pc, #272]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000ce6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cea:	6413      	str	r3, [r2, #64]	; 0x40
 8000cec:	4b42      	ldr	r3, [pc, #264]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cf4:	61bb      	str	r3, [r7, #24]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	4b3e      	ldr	r3, [pc, #248]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d00:	4a3d      	ldr	r2, [pc, #244]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6313      	str	r3, [r2, #48]	; 0x30
 8000d08:	4b3b      	ldr	r3, [pc, #236]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d14:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d22:	2303      	movs	r3, #3
 8000d24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d26:	2309      	movs	r3, #9
 8000d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2a:	f107 031c 	add.w	r3, r7, #28
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4832      	ldr	r0, [pc, #200]	; (8000dfc <HAL_CAN_MspInit+0x154>)
 8000d32:	f001 f997 	bl	8002064 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2100      	movs	r1, #0
 8000d3a:	2014      	movs	r0, #20
 8000d3c:	f001 f95b 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d40:	2014      	movs	r0, #20
 8000d42:	f001 f974 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8000d46:	e04f      	b.n	8000de8 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a2c      	ldr	r2, [pc, #176]	; (8000e00 <HAL_CAN_MspInit+0x158>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d14a      	bne.n	8000de8 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	4b28      	ldr	r3, [pc, #160]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	4a27      	ldr	r2, [pc, #156]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d60:	6413      	str	r3, [r2, #64]	; 0x40
 8000d62:	4b25      	ldr	r3, [pc, #148]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	4a1f      	ldr	r2, [pc, #124]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000d76:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <HAL_CAN_MspInit+0x14c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d10d      	bne.n	8000d9c <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d88:	4a1b      	ldr	r2, [pc, #108]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d8a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000d90:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da4:	4a14      	ldr	r2, [pc, #80]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000da6:	f043 0302 	orr.w	r3, r3, #2
 8000daa:	6313      	str	r3, [r2, #48]	; 0x30
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_CAN_MspInit+0x150>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db0:	f003 0302 	and.w	r3, r3, #2
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000db8:	2360      	movs	r3, #96	; 0x60
 8000dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000dc8:	2309      	movs	r3, #9
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dcc:	f107 031c 	add.w	r3, r7, #28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	480c      	ldr	r0, [pc, #48]	; (8000e04 <HAL_CAN_MspInit+0x15c>)
 8000dd4:	f001 f946 	bl	8002064 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2100      	movs	r1, #0
 8000ddc:	2040      	movs	r0, #64	; 0x40
 8000dde:	f001 f90a 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000de2:	2040      	movs	r0, #64	; 0x40
 8000de4:	f001 f923 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 8000de8:	bf00      	nop
 8000dea:	3730      	adds	r7, #48	; 0x30
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40006400 	.word	0x40006400
 8000df4:	20000124 	.word	0x20000124
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	40020000 	.word	0x40020000
 8000e00:	40006800 	.word	0x40006800
 8000e04:	40020400 	.word	0x40020400

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <NMI_Handler+0x4>

08000e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <HardFault_Handler+0x4>

08000e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <MemManage_Handler+0x4>

08000e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <BusFault_Handler+0x4>

08000e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <UsageFault_Handler+0x4>

08000e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e54:	f000 f972 	bl	800113c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <CAN1_RX0_IRQHandler+0x10>)
 8000e62:	f000 fdbe 	bl	80019e2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000088 	.word	0x20000088

08000e70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000e74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e78:	f001 faaa 	bl	80023d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000e84:	4802      	ldr	r0, [pc, #8]	; (8000e90 <CAN2_RX0_IRQHandler+0x10>)
 8000e86:	f000 fdac 	bl	80019e2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200000b0 	.word	0x200000b0

08000e94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
	return 1;
 8000e98:	2301      	movs	r3, #1
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <_kill>:

int _kill(int pid, int sig)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000eae:	f002 f89d 	bl	8002fec <__errno>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2216      	movs	r2, #22
 8000eb6:	601a      	str	r2, [r3, #0]
	return -1;
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_exit>:

void _exit (int status)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ffe7 	bl	8000ea4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000ed6:	e7fe      	b.n	8000ed6 <_exit+0x12>

08000ed8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	e00a      	b.n	8000f00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000eea:	f3af 8000 	nop.w
 8000eee:	4601      	mov	r1, r0
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	1c5a      	adds	r2, r3, #1
 8000ef4:	60ba      	str	r2, [r7, #8]
 8000ef6:	b2ca      	uxtb	r2, r1
 8000ef8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	3301      	adds	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	697a      	ldr	r2, [r7, #20]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	dbf0      	blt.n	8000eea <_read+0x12>
	}

return len;
 8000f08:	687b      	ldr	r3, [r7, #4]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b086      	sub	sp, #24
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	60f8      	str	r0, [r7, #12]
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	e009      	b.n	8000f38 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	1c5a      	adds	r2, r3, #1
 8000f28:	60ba      	str	r2, [r7, #8]
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	3301      	adds	r3, #1
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	697a      	ldr	r2, [r7, #20]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	dbf1      	blt.n	8000f24 <_write+0x12>
	}
	return len;
 8000f40:	687b      	ldr	r3, [r7, #4]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <_close>:

int _close(int file)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
	return -1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b083      	sub	sp, #12
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
 8000f6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f72:	605a      	str	r2, [r3, #4]
	return 0;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <_isatty>:

int _isatty(int file)
{
 8000f82:	b480      	push	{r7}
 8000f84:	b083      	sub	sp, #12
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
	return 1;
 8000f8a:	2301      	movs	r3, #1
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
	return 0;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3714      	adds	r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fbc:	4a14      	ldr	r2, [pc, #80]	; (8001010 <_sbrk+0x5c>)
 8000fbe:	4b15      	ldr	r3, [pc, #84]	; (8001014 <_sbrk+0x60>)
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc8:	4b13      	ldr	r3, [pc, #76]	; (8001018 <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d102      	bne.n	8000fd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	; (8001018 <_sbrk+0x64>)
 8000fd2:	4a12      	ldr	r2, [pc, #72]	; (800101c <_sbrk+0x68>)
 8000fd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fd6:	4b10      	ldr	r3, [pc, #64]	; (8001018 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d207      	bcs.n	8000ff4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe4:	f002 f802 	bl	8002fec <__errno>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	220c      	movs	r2, #12
 8000fec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff2:	e009      	b.n	8001008 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <_sbrk+0x64>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffa:	4b07      	ldr	r3, [pc, #28]	; (8001018 <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	4a05      	ldr	r2, [pc, #20]	; (8001018 <_sbrk+0x64>)
 8001004:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001006:	68fb      	ldr	r3, [r7, #12]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20020000 	.word	0x20020000
 8001014:	00000400 	.word	0x00000400
 8001018:	20000128 	.word	0x20000128
 800101c:	20000280 	.word	0x20000280

08001020 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <SystemInit+0x20>)
 8001026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <SystemInit+0x20>)
 800102c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001030:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001044:	f8df d034 	ldr.w	sp, [pc, #52]	; 800107c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001048:	480d      	ldr	r0, [pc, #52]	; (8001080 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800104a:	490e      	ldr	r1, [pc, #56]	; (8001084 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800104c:	4a0e      	ldr	r2, [pc, #56]	; (8001088 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800104e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001050:	e002      	b.n	8001058 <LoopCopyDataInit>

08001052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001056:	3304      	adds	r3, #4

08001058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800105a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800105c:	d3f9      	bcc.n	8001052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800105e:	4a0b      	ldr	r2, [pc, #44]	; (800108c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001060:	4c0b      	ldr	r4, [pc, #44]	; (8001090 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001064:	e001      	b.n	800106a <LoopFillZerobss>

08001066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001068:	3204      	adds	r2, #4

0800106a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800106a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800106c:	d3fb      	bcc.n	8001066 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800106e:	f7ff ffd7 	bl	8001020 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001072:	f001 ffc1 	bl	8002ff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001076:	f7ff fc35 	bl	80008e4 <main>
  bx  lr    
 800107a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800107c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001084:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001088:	08003dac 	.word	0x08003dac
  ldr r2, =_sbss
 800108c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001090:	2000027c 	.word	0x2000027c

08001094 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001094:	e7fe      	b.n	8001094 <ADC_IRQHandler>
	...

08001098 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <HAL_Init+0x40>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0d      	ldr	r2, [pc, #52]	; (80010d8 <HAL_Init+0x40>)
 80010a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <HAL_Init+0x40>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0a      	ldr	r2, [pc, #40]	; (80010d8 <HAL_Init+0x40>)
 80010ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <HAL_Init+0x40>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <HAL_Init+0x40>)
 80010ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c0:	2003      	movs	r0, #3
 80010c2:	f000 ff8d 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010c6:	200f      	movs	r0, #15
 80010c8:	f000 f808 	bl	80010dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010cc:	f7ff fdc4 	bl	8000c58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40023c00 	.word	0x40023c00

080010dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <HAL_InitTick+0x54>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <HAL_InitTick+0x58>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 ffa5 	bl	800204a <HAL_SYSTICK_Config>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e00e      	b.n	8001128 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b0f      	cmp	r3, #15
 800110e:	d80a      	bhi.n	8001126 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001110:	2200      	movs	r2, #0
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	f04f 30ff 	mov.w	r0, #4294967295
 8001118:	f000 ff6d 	bl	8001ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800111c:	4a06      	ldr	r2, [pc, #24]	; (8001138 <HAL_InitTick+0x5c>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001122:	2300      	movs	r3, #0
 8001124:	e000      	b.n	8001128 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000004 	.word	0x20000004
 8001134:	2000000c 	.word	0x2000000c
 8001138:	20000008 	.word	0x20000008

0800113c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <HAL_IncTick+0x20>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <HAL_IncTick+0x24>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4413      	add	r3, r2
 800114c:	4a04      	ldr	r2, [pc, #16]	; (8001160 <HAL_IncTick+0x24>)
 800114e:	6013      	str	r3, [r2, #0]
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	2000000c 	.word	0x2000000c
 8001160:	2000012c 	.word	0x2000012c

08001164 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return uwTick;
 8001168:	4b03      	ldr	r3, [pc, #12]	; (8001178 <HAL_GetTick+0x14>)
 800116a:	681b      	ldr	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	2000012c 	.word	0x2000012c

0800117c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e0ed      	b.n	800136a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b00      	cmp	r3, #0
 8001198:	d102      	bne.n	80011a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff fd84 	bl	8000ca8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f042 0201 	orr.w	r2, r2, #1
 80011ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011b0:	f7ff ffd8 	bl	8001164 <HAL_GetTick>
 80011b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011b6:	e012      	b.n	80011de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011b8:	f7ff ffd4 	bl	8001164 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b0a      	cmp	r3, #10
 80011c4:	d90b      	bls.n	80011de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2205      	movs	r2, #5
 80011d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e0c5      	b.n	800136a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d0e5      	beq.n	80011b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f022 0202 	bic.w	r2, r2, #2
 80011fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011fc:	f7ff ffb2 	bl	8001164 <HAL_GetTick>
 8001200:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001202:	e012      	b.n	800122a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001204:	f7ff ffae 	bl	8001164 <HAL_GetTick>
 8001208:	4602      	mov	r2, r0
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b0a      	cmp	r3, #10
 8001210:	d90b      	bls.n	800122a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001216:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2205      	movs	r2, #5
 8001222:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e09f      	b.n	800136a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1e5      	bne.n	8001204 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	7e1b      	ldrb	r3, [r3, #24]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d108      	bne.n	8001252 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	e007      	b.n	8001262 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001260:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7e5b      	ldrb	r3, [r3, #25]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d108      	bne.n	800127c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	e007      	b.n	800128c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800128a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	7e9b      	ldrb	r3, [r3, #26]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d108      	bne.n	80012a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f042 0220 	orr.w	r2, r2, #32
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	e007      	b.n	80012b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f022 0220 	bic.w	r2, r2, #32
 80012b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7edb      	ldrb	r3, [r3, #27]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d108      	bne.n	80012d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f022 0210 	bic.w	r2, r2, #16
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	e007      	b.n	80012e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f042 0210 	orr.w	r2, r2, #16
 80012de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	7f1b      	ldrb	r3, [r3, #28]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d108      	bne.n	80012fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0208 	orr.w	r2, r2, #8
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	e007      	b.n	800130a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f022 0208 	bic.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	7f5b      	ldrb	r3, [r3, #29]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d108      	bne.n	8001324 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f042 0204 	orr.w	r2, r2, #4
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	e007      	b.n	8001334 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f022 0204 	bic.w	r2, r2, #4
 8001332:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	431a      	orrs	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691b      	ldr	r3, [r3, #16]
 8001342:	431a      	orrs	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	ea42 0103 	orr.w	r1, r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	1e5a      	subs	r2, r3, #1
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	430a      	orrs	r2, r1
 8001358:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2201      	movs	r2, #1
 8001364:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001374:	b480      	push	{r7}
 8001376:	b087      	sub	sp, #28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800138a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800138c:	7cfb      	ldrb	r3, [r7, #19]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d003      	beq.n	800139a <HAL_CAN_ConfigFilter+0x26>
 8001392:	7cfb      	ldrb	r3, [r7, #19]
 8001394:	2b02      	cmp	r3, #2
 8001396:	f040 80be 	bne.w	8001516 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800139a:	4b65      	ldr	r3, [pc, #404]	; (8001530 <HAL_CAN_ConfigFilter+0x1bc>)
 800139c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013a4:	f043 0201 	orr.w	r2, r3, #1
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013b4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	431a      	orrs	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	f003 031f 	and.w	r3, r3, #31
 80013da:	2201      	movs	r2, #1
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	401a      	ands	r2, r3
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d123      	bne.n	8001444 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	43db      	mvns	r3, r3
 8001406:	401a      	ands	r2, r3
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800141e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	3248      	adds	r2, #72	; 0x48
 8001424:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001438:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800143a:	6979      	ldr	r1, [r7, #20]
 800143c:	3348      	adds	r3, #72	; 0x48
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	440b      	add	r3, r1
 8001442:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d122      	bne.n	8001492 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	431a      	orrs	r2, r3
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800146c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3248      	adds	r2, #72	; 0x48
 8001472:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001486:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001488:	6979      	ldr	r1, [r7, #20]
 800148a:	3348      	adds	r3, #72	; 0x48
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	440b      	add	r3, r1
 8001490:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d109      	bne.n	80014ae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	43db      	mvns	r3, r3
 80014a4:	401a      	ands	r2, r3
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80014ac:	e007      	b.n	80014be <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	431a      	orrs	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d109      	bne.n	80014da <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	401a      	ands	r2, r3
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80014d8:	e007      	b.n	80014ea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	431a      	orrs	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d107      	bne.n	8001502 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	431a      	orrs	r2, r3
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001508:	f023 0201 	bic.w	r2, r3, #1
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001512:	2300      	movs	r3, #0
 8001514:	e006      	b.n	8001524 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
  }
}
 8001524:	4618      	mov	r0, r3
 8001526:	371c      	adds	r7, #28
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40006400 	.word	0x40006400

08001534 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b01      	cmp	r3, #1
 8001546:	d12e      	bne.n	80015a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2202      	movs	r2, #2
 800154c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f022 0201 	bic.w	r2, r2, #1
 800155e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001560:	f7ff fe00 	bl	8001164 <HAL_GetTick>
 8001564:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001566:	e012      	b.n	800158e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001568:	f7ff fdfc 	bl	8001164 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b0a      	cmp	r3, #10
 8001574:	d90b      	bls.n	800158e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2205      	movs	r2, #5
 8001586:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e012      	b.n	80015b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1e5      	bne.n	8001568 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80015a2:	2300      	movs	r3, #0
 80015a4:	e006      	b.n	80015b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
  }
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
 80015c8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80015da:	7ffb      	ldrb	r3, [r7, #31]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d003      	beq.n	80015e8 <HAL_CAN_AddTxMessage+0x2c>
 80015e0:	7ffb      	ldrb	r3, [r7, #31]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	f040 80b8 	bne.w	8001758 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10a      	bne.n	8001608 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d105      	bne.n	8001608 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 80a0 	beq.w	8001748 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	0e1b      	lsrs	r3, r3, #24
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d907      	bls.n	8001628 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e09e      	b.n	8001766 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001628:	2201      	movs	r2, #1
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	409a      	lsls	r2, r3
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10d      	bne.n	8001656 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001644:	68f9      	ldr	r1, [r7, #12]
 8001646:	6809      	ldr	r1, [r1, #0]
 8001648:	431a      	orrs	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	3318      	adds	r3, #24
 800164e:	011b      	lsls	r3, r3, #4
 8001650:	440b      	add	r3, r1
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	e00f      	b.n	8001676 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001660:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001666:	68f9      	ldr	r1, [r7, #12]
 8001668:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800166a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	3318      	adds	r3, #24
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	440b      	add	r3, r1
 8001674:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6819      	ldr	r1, [r3, #0]
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3318      	adds	r3, #24
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	440b      	add	r3, r1
 8001686:	3304      	adds	r3, #4
 8001688:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	7d1b      	ldrb	r3, [r3, #20]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d111      	bne.n	80016b6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	3318      	adds	r3, #24
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	4413      	add	r3, r2
 800169e:	3304      	adds	r3, #4
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	6811      	ldr	r1, [r2, #0]
 80016a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3318      	adds	r3, #24
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	440b      	add	r3, r1
 80016b2:	3304      	adds	r3, #4
 80016b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3307      	adds	r3, #7
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	061a      	lsls	r2, r3, #24
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	3306      	adds	r3, #6
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	041b      	lsls	r3, r3, #16
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3305      	adds	r3, #5
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	4313      	orrs	r3, r2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	3204      	adds	r2, #4
 80016d6:	7812      	ldrb	r2, [r2, #0]
 80016d8:	4610      	mov	r0, r2
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	6811      	ldr	r1, [r2, #0]
 80016de:	ea43 0200 	orr.w	r2, r3, r0
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	440b      	add	r3, r1
 80016e8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80016ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3303      	adds	r3, #3
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	061a      	lsls	r2, r3, #24
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3302      	adds	r3, #2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3301      	adds	r3, #1
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	4313      	orrs	r3, r2
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	7812      	ldrb	r2, [r2, #0]
 800170e:	4610      	mov	r0, r2
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	6811      	ldr	r1, [r2, #0]
 8001714:	ea43 0200 	orr.w	r2, r3, r0
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	011b      	lsls	r3, r3, #4
 800171c:	440b      	add	r3, r1
 800171e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001722:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	3318      	adds	r3, #24
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	4413      	add	r3, r2
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	6811      	ldr	r1, [r2, #0]
 8001736:	f043 0201 	orr.w	r2, r3, #1
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	3318      	adds	r3, #24
 800173e:	011b      	lsls	r3, r3, #4
 8001740:	440b      	add	r3, r1
 8001742:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001744:	2300      	movs	r3, #0
 8001746:	e00e      	b.n	8001766 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e006      	b.n	8001766 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
  }
}
 8001766:	4618      	mov	r0, r3
 8001768:	3724      	adds	r7, #36	; 0x24
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001772:	b480      	push	{r7}
 8001774:	b087      	sub	sp, #28
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001786:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001788:	7dfb      	ldrb	r3, [r7, #23]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d003      	beq.n	8001796 <HAL_CAN_GetRxMessage+0x24>
 800178e:	7dfb      	ldrb	r3, [r7, #23]
 8001790:	2b02      	cmp	r3, #2
 8001792:	f040 80f3 	bne.w	800197c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10e      	bne.n	80017ba <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d116      	bne.n	80017d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e0e7      	b.n	800198a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d107      	bne.n	80017d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0d8      	b.n	800198a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	331b      	adds	r3, #27
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	4413      	add	r3, r2
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0204 	and.w	r2, r3, #4
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10c      	bne.n	8001810 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	331b      	adds	r3, #27
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	4413      	add	r3, r2
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	0d5b      	lsrs	r3, r3, #21
 8001806:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	e00b      	b.n	8001828 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	331b      	adds	r3, #27
 8001818:	011b      	lsls	r3, r3, #4
 800181a:	4413      	add	r3, r2
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	08db      	lsrs	r3, r3, #3
 8001820:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	331b      	adds	r3, #27
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0202 	and.w	r2, r3, #2
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	331b      	adds	r3, #27
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	4413      	add	r3, r2
 800184a:	3304      	adds	r3, #4
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 020f 	and.w	r2, r3, #15
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	331b      	adds	r3, #27
 800185e:	011b      	lsls	r3, r3, #4
 8001860:	4413      	add	r3, r2
 8001862:	3304      	adds	r3, #4
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	0a1b      	lsrs	r3, r3, #8
 8001868:	b2da      	uxtb	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	331b      	adds	r3, #27
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	4413      	add	r3, r2
 800187a:	3304      	adds	r3, #4
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	0c1b      	lsrs	r3, r3, #16
 8001880:	b29a      	uxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	011b      	lsls	r3, r3, #4
 800188e:	4413      	add	r3, r2
 8001890:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	011b      	lsls	r3, r3, #4
 80018a4:	4413      	add	r3, r2
 80018a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	0a1a      	lsrs	r2, r3, #8
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	3301      	adds	r3, #1
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	4413      	add	r3, r2
 80018c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	0c1a      	lsrs	r2, r3, #16
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	3302      	adds	r3, #2
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	011b      	lsls	r3, r3, #4
 80018d8:	4413      	add	r3, r2
 80018da:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	0e1a      	lsrs	r2, r3, #24
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	3303      	adds	r3, #3
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	4413      	add	r3, r2
 80018f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	3304      	adds	r3, #4
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	4413      	add	r3, r2
 800190c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	0a1a      	lsrs	r2, r3, #8
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	3305      	adds	r3, #5
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	4413      	add	r3, r2
 8001926:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	0c1a      	lsrs	r2, r3, #16
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	3306      	adds	r3, #6
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	4413      	add	r3, r2
 8001940:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	0e1a      	lsrs	r2, r3, #24
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	3307      	adds	r3, #7
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d108      	bne.n	8001968 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68da      	ldr	r2, [r3, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f042 0220 	orr.w	r2, r2, #32
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	e007      	b.n	8001978 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	691a      	ldr	r2, [r3, #16]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0220 	orr.w	r2, r2, #32
 8001976:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001978:	2300      	movs	r3, #0
 800197a:	e006      	b.n	800198a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001980:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
  }
}
 800198a:	4618      	mov	r0, r3
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d002      	beq.n	80019b4 <HAL_CAN_ActivateNotification+0x1e>
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d109      	bne.n	80019c8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6959      	ldr	r1, [r3, #20]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	430a      	orrs	r2, r1
 80019c2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	e006      	b.n	80019d6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
  }
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b08a      	sub	sp, #40	; 0x28
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	695b      	ldr	r3, [r3, #20]
 80019f4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d07c      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d023      	beq.n	8001a7a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2201      	movs	r2, #1
 8001a38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 f983 	bl	8001d50 <HAL_CAN_TxMailbox0CompleteCallback>
 8001a4a:	e016      	b.n	8001a7a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d004      	beq.n	8001a60 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a5e:	e00c      	b.n	8001a7a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d004      	beq.n	8001a74 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
 8001a72:	e002      	b.n	8001a7a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f989 	bl	8001d8c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d024      	beq.n	8001ace <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d003      	beq.n	8001aa0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 f963 	bl	8001d64 <HAL_CAN_TxMailbox1CompleteCallback>
 8001a9e:	e016      	b.n	8001ace <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d004      	beq.n	8001ab4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ab2:	e00c      	b.n	8001ace <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d004      	beq.n	8001ac8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ac6:	e002      	b.n	8001ace <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f969 	bl	8001da0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d024      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ae0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 f943 	bl	8001d78 <HAL_CAN_TxMailbox2CompleteCallback>
 8001af2:	e016      	b.n	8001b22 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d004      	beq.n	8001b08 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
 8001b06:	e00c      	b.n	8001b22 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d004      	beq.n	8001b1c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1a:	e002      	b.n	8001b22 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f949 	bl	8001db4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	f003 0308 	and.w	r3, r3, #8
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00c      	beq.n	8001b46 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d007      	beq.n	8001b46 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b3c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2210      	movs	r2, #16
 8001b44:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001b46:	6a3b      	ldr	r3, [r7, #32]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00b      	beq.n	8001b68 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d006      	beq.n	8001b68 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2208      	movs	r2, #8
 8001b60:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f930 	bl	8001dc8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001b68:	6a3b      	ldr	r3, [r7, #32]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d009      	beq.n	8001b86 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d002      	beq.n	8001b86 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7fe fe77 	bl	8000874 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001b86:	6a3b      	ldr	r3, [r7, #32]
 8001b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00c      	beq.n	8001baa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	f003 0310 	and.w	r3, r3, #16
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d007      	beq.n	8001baa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2210      	movs	r2, #16
 8001ba8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001baa:	6a3b      	ldr	r3, [r7, #32]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00b      	beq.n	8001bcc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d006      	beq.n	8001bcc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f912 	bl	8001df0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001bcc:	6a3b      	ldr	r3, [r7, #32]
 8001bce:	f003 0310 	and.w	r3, r3, #16
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d009      	beq.n	8001bea <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f8f9 	bl	8001ddc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001bea:	6a3b      	ldr	r3, [r7, #32]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00b      	beq.n	8001c0c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d006      	beq.n	8001c0c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2210      	movs	r2, #16
 8001c04:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f8fc 	bl	8001e04 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001c0c:	6a3b      	ldr	r3, [r7, #32]
 8001c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d00b      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d006      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2208      	movs	r2, #8
 8001c26:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f8f5 	bl	8001e18 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001c2e:	6a3b      	ldr	r3, [r7, #32]
 8001c30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d07b      	beq.n	8001d30 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d072      	beq.n	8001d28 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c42:	6a3b      	ldr	r3, [r7, #32]
 8001c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d008      	beq.n	8001c5e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d008      	beq.n	8001c7a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	f043 0302 	orr.w	r3, r3, #2
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d008      	beq.n	8001c96 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	f043 0304 	orr.w	r3, r3, #4
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001c96:	6a3b      	ldr	r3, [r7, #32]
 8001c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d043      	beq.n	8001d28 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d03e      	beq.n	8001d28 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001cb0:	2b60      	cmp	r3, #96	; 0x60
 8001cb2:	d02b      	beq.n	8001d0c <HAL_CAN_IRQHandler+0x32a>
 8001cb4:	2b60      	cmp	r3, #96	; 0x60
 8001cb6:	d82e      	bhi.n	8001d16 <HAL_CAN_IRQHandler+0x334>
 8001cb8:	2b50      	cmp	r3, #80	; 0x50
 8001cba:	d022      	beq.n	8001d02 <HAL_CAN_IRQHandler+0x320>
 8001cbc:	2b50      	cmp	r3, #80	; 0x50
 8001cbe:	d82a      	bhi.n	8001d16 <HAL_CAN_IRQHandler+0x334>
 8001cc0:	2b40      	cmp	r3, #64	; 0x40
 8001cc2:	d019      	beq.n	8001cf8 <HAL_CAN_IRQHandler+0x316>
 8001cc4:	2b40      	cmp	r3, #64	; 0x40
 8001cc6:	d826      	bhi.n	8001d16 <HAL_CAN_IRQHandler+0x334>
 8001cc8:	2b30      	cmp	r3, #48	; 0x30
 8001cca:	d010      	beq.n	8001cee <HAL_CAN_IRQHandler+0x30c>
 8001ccc:	2b30      	cmp	r3, #48	; 0x30
 8001cce:	d822      	bhi.n	8001d16 <HAL_CAN_IRQHandler+0x334>
 8001cd0:	2b10      	cmp	r3, #16
 8001cd2:	d002      	beq.n	8001cda <HAL_CAN_IRQHandler+0x2f8>
 8001cd4:	2b20      	cmp	r3, #32
 8001cd6:	d005      	beq.n	8001ce4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001cd8:	e01d      	b.n	8001d16 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	f043 0308 	orr.w	r3, r3, #8
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ce2:	e019      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	f043 0310 	orr.w	r3, r3, #16
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001cec:	e014      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	f043 0320 	orr.w	r3, r3, #32
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001cf6:	e00f      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d00:	e00a      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d0a:	e005      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001d14:	e000      	b.n	8001d18 <HAL_CAN_IRQHandler+0x336>
            break;
 8001d16:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	699a      	ldr	r2, [r3, #24]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d26:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d008      	beq.n	8001d48 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 f872 	bl	8001e2c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001d48:	bf00      	nop
 8001d4a:	3728      	adds	r7, #40	; 0x28
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e72:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <__NVIC_SetPriorityGrouping+0x44>)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	60d3      	str	r3, [r2, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 0307 	and.w	r3, r3, #7
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db0b      	blt.n	8001ece <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb6:	79fb      	ldrb	r3, [r7, #7]
 8001eb8:	f003 021f 	and.w	r2, r3, #31
 8001ebc:	4907      	ldr	r1, [pc, #28]	; (8001edc <__NVIC_EnableIRQ+0x38>)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	095b      	lsrs	r3, r3, #5
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	; (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	; (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	; 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	; 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d301      	bcc.n	8001fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00f      	b.n	8001fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <SysTick_Config+0x40>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fba:	210f      	movs	r1, #15
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc0:	f7ff ff8e 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <SysTick_Config+0x40>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <SysTick_Config+0x40>)
 8001fcc:	2207      	movs	r2, #7
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff29 	bl	8001e40 <__NVIC_SetPriorityGrouping>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002008:	f7ff ff3e 	bl	8001e88 <__NVIC_GetPriorityGrouping>
 800200c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7ff ff8e 	bl	8001f34 <NVIC_EncodePriority>
 8002018:	4602      	mov	r2, r0
 800201a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff5d 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff31 	bl	8001ea4 <__NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ffa2 	bl	8001f9c <SysTick_Config>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	; 0x24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
 800207e:	e16b      	b.n	8002358 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002080:	2201      	movs	r2, #1
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	429a      	cmp	r2, r3
 800209a:	f040 815a 	bne.w	8002352 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d005      	beq.n	80020b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d130      	bne.n	8002118 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	2203      	movs	r2, #3
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ec:	2201      	movs	r2, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	f003 0201 	and.w	r2, r3, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4313      	orrs	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 0303 	and.w	r3, r3, #3
 8002120:	2b03      	cmp	r3, #3
 8002122:	d017      	beq.n	8002154 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	2203      	movs	r2, #3
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d123      	bne.n	80021a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	08da      	lsrs	r2, r3, #3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3208      	adds	r2, #8
 8002168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	08da      	lsrs	r2, r3, #3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3208      	adds	r2, #8
 80021a2:	69b9      	ldr	r1, [r7, #24]
 80021a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0203 	and.w	r2, r3, #3
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80b4 	beq.w	8002352 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b60      	ldr	r3, [pc, #384]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	4a5f      	ldr	r2, [pc, #380]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f8:	6453      	str	r3, [r2, #68]	; 0x44
 80021fa:	4b5d      	ldr	r3, [pc, #372]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002206:	4a5b      	ldr	r2, [pc, #364]	; (8002374 <HAL_GPIO_Init+0x310>)
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	3302      	adds	r3, #2
 800220e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	220f      	movs	r2, #15
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a52      	ldr	r2, [pc, #328]	; (8002378 <HAL_GPIO_Init+0x314>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d02b      	beq.n	800228a <HAL_GPIO_Init+0x226>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a51      	ldr	r2, [pc, #324]	; (800237c <HAL_GPIO_Init+0x318>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d025      	beq.n	8002286 <HAL_GPIO_Init+0x222>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a50      	ldr	r2, [pc, #320]	; (8002380 <HAL_GPIO_Init+0x31c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d01f      	beq.n	8002282 <HAL_GPIO_Init+0x21e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4f      	ldr	r2, [pc, #316]	; (8002384 <HAL_GPIO_Init+0x320>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d019      	beq.n	800227e <HAL_GPIO_Init+0x21a>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4e      	ldr	r2, [pc, #312]	; (8002388 <HAL_GPIO_Init+0x324>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d013      	beq.n	800227a <HAL_GPIO_Init+0x216>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4d      	ldr	r2, [pc, #308]	; (800238c <HAL_GPIO_Init+0x328>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00d      	beq.n	8002276 <HAL_GPIO_Init+0x212>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4c      	ldr	r2, [pc, #304]	; (8002390 <HAL_GPIO_Init+0x32c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <HAL_GPIO_Init+0x20e>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4b      	ldr	r2, [pc, #300]	; (8002394 <HAL_GPIO_Init+0x330>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d101      	bne.n	800226e <HAL_GPIO_Init+0x20a>
 800226a:	2307      	movs	r3, #7
 800226c:	e00e      	b.n	800228c <HAL_GPIO_Init+0x228>
 800226e:	2308      	movs	r3, #8
 8002270:	e00c      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002272:	2306      	movs	r3, #6
 8002274:	e00a      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002276:	2305      	movs	r3, #5
 8002278:	e008      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227a:	2304      	movs	r3, #4
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227e:	2303      	movs	r3, #3
 8002280:	e004      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002282:	2302      	movs	r3, #2
 8002284:	e002      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_GPIO_Init+0x228>
 800228a:	2300      	movs	r3, #0
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	f002 0203 	and.w	r2, r2, #3
 8002292:	0092      	lsls	r2, r2, #2
 8002294:	4093      	lsls	r3, r2
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800229c:	4935      	ldr	r1, [pc, #212]	; (8002374 <HAL_GPIO_Init+0x310>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022aa:	4b3b      	ldr	r3, [pc, #236]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022ce:	4a32      	ldr	r2, [pc, #200]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80022d4:	4b30      	ldr	r3, [pc, #192]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022f8:	4a27      	ldr	r2, [pc, #156]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022fe:	4b26      	ldr	r3, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002322:	4a1d      	ldr	r2, [pc, #116]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <HAL_GPIO_Init+0x334>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800234c:	4a12      	ldr	r2, [pc, #72]	; (8002398 <HAL_GPIO_Init+0x334>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3301      	adds	r3, #1
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	f67f ae90 	bls.w	8002080 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40013800 	.word	0x40013800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021000 	.word	0x40021000
 800238c:	40021400 	.word	0x40021400
 8002390:	40021800 	.word	0x40021800
 8002394:	40021c00 	.word	0x40021c00
 8002398:	40013c00 	.word	0x40013c00

0800239c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	807b      	strh	r3, [r7, #2]
 80023a8:	4613      	mov	r3, r2
 80023aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023ac:	787b      	ldrb	r3, [r7, #1]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023b8:	e003      	b.n	80023c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023ba:	887b      	ldrh	r3, [r7, #2]
 80023bc:	041a      	lsls	r2, r3, #16
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	619a      	str	r2, [r3, #24]
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
	...

080023d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023dc:	695a      	ldr	r2, [r3, #20]
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	4013      	ands	r3, r2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d006      	beq.n	80023f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023e6:	4a05      	ldr	r2, [pc, #20]	; (80023fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023e8:	88fb      	ldrh	r3, [r7, #6]
 80023ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023ec:	88fb      	ldrh	r3, [r7, #6]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe f9ca 	bl	8000788 <HAL_GPIO_EXTI_Callback>
  }
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40013c00 	.word	0x40013c00

08002400 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e267      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b00      	cmp	r3, #0
 800241c:	d075      	beq.n	800250a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800241e:	4b88      	ldr	r3, [pc, #544]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f003 030c 	and.w	r3, r3, #12
 8002426:	2b04      	cmp	r3, #4
 8002428:	d00c      	beq.n	8002444 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800242a:	4b85      	ldr	r3, [pc, #532]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002432:	2b08      	cmp	r3, #8
 8002434:	d112      	bne.n	800245c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002436:	4b82      	ldr	r3, [pc, #520]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800243e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002442:	d10b      	bne.n	800245c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002444:	4b7e      	ldr	r3, [pc, #504]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d05b      	beq.n	8002508 <HAL_RCC_OscConfig+0x108>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d157      	bne.n	8002508 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e242      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002464:	d106      	bne.n	8002474 <HAL_RCC_OscConfig+0x74>
 8002466:	4b76      	ldr	r3, [pc, #472]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a75      	ldr	r2, [pc, #468]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800246c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	e01d      	b.n	80024b0 <HAL_RCC_OscConfig+0xb0>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800247c:	d10c      	bne.n	8002498 <HAL_RCC_OscConfig+0x98>
 800247e:	4b70      	ldr	r3, [pc, #448]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a6f      	ldr	r2, [pc, #444]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	4b6d      	ldr	r3, [pc, #436]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a6c      	ldr	r2, [pc, #432]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0xb0>
 8002498:	4b69      	ldr	r3, [pc, #420]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a68      	ldr	r2, [pc, #416]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800249e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	4b66      	ldr	r3, [pc, #408]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a65      	ldr	r2, [pc, #404]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80024aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d013      	beq.n	80024e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7fe fe54 	bl	8001164 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c0:	f7fe fe50 	bl	8001164 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b64      	cmp	r3, #100	; 0x64
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e207      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	4b5b      	ldr	r3, [pc, #364]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0xc0>
 80024de:	e014      	b.n	800250a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e0:	f7fe fe40 	bl	8001164 <HAL_GetTick>
 80024e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e8:	f7fe fe3c 	bl	8001164 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b64      	cmp	r3, #100	; 0x64
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e1f3      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fa:	4b51      	ldr	r3, [pc, #324]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0xe8>
 8002506:	e000      	b.n	800250a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002508:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d063      	beq.n	80025de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002516:	4b4a      	ldr	r3, [pc, #296]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 030c 	and.w	r3, r3, #12
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002522:	4b47      	ldr	r3, [pc, #284]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800252a:	2b08      	cmp	r3, #8
 800252c:	d11c      	bne.n	8002568 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800252e:	4b44      	ldr	r3, [pc, #272]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d116      	bne.n	8002568 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253a:	4b41      	ldr	r3, [pc, #260]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d005      	beq.n	8002552 <HAL_RCC_OscConfig+0x152>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d001      	beq.n	8002552 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e1c7      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002552:	4b3b      	ldr	r3, [pc, #236]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	00db      	lsls	r3, r3, #3
 8002560:	4937      	ldr	r1, [pc, #220]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002562:	4313      	orrs	r3, r2
 8002564:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002566:	e03a      	b.n	80025de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d020      	beq.n	80025b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002570:	4b34      	ldr	r3, [pc, #208]	; (8002644 <HAL_RCC_OscConfig+0x244>)
 8002572:	2201      	movs	r2, #1
 8002574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002576:	f7fe fdf5 	bl	8001164 <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800257e:	f7fe fdf1 	bl	8001164 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e1a8      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002590:	4b2b      	ldr	r3, [pc, #172]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0f0      	beq.n	800257e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259c:	4b28      	ldr	r3, [pc, #160]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4925      	ldr	r1, [pc, #148]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	600b      	str	r3, [r1, #0]
 80025b0:	e015      	b.n	80025de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b2:	4b24      	ldr	r3, [pc, #144]	; (8002644 <HAL_RCC_OscConfig+0x244>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b8:	f7fe fdd4 	bl	8001164 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c0:	f7fe fdd0 	bl	8001164 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e187      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d2:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d036      	beq.n	8002658 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d016      	beq.n	8002620 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025f2:	4b15      	ldr	r3, [pc, #84]	; (8002648 <HAL_RCC_OscConfig+0x248>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f8:	f7fe fdb4 	bl	8001164 <HAL_GetTick>
 80025fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002600:	f7fe fdb0 	bl	8001164 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e167      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002612:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_OscConfig+0x240>)
 8002614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d0f0      	beq.n	8002600 <HAL_RCC_OscConfig+0x200>
 800261e:	e01b      	b.n	8002658 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002620:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_RCC_OscConfig+0x248>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002626:	f7fe fd9d 	bl	8001164 <HAL_GetTick>
 800262a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800262c:	e00e      	b.n	800264c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800262e:	f7fe fd99 	bl	8001164 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d907      	bls.n	800264c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e150      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
 8002640:	40023800 	.word	0x40023800
 8002644:	42470000 	.word	0x42470000
 8002648:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800264c:	4b88      	ldr	r3, [pc, #544]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800264e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1ea      	bne.n	800262e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 8097 	beq.w	8002794 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002666:	2300      	movs	r3, #0
 8002668:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800266a:	4b81      	ldr	r3, [pc, #516]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10f      	bne.n	8002696 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	4b7d      	ldr	r3, [pc, #500]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	4a7c      	ldr	r2, [pc, #496]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002684:	6413      	str	r3, [r2, #64]	; 0x40
 8002686:	4b7a      	ldr	r3, [pc, #488]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002692:	2301      	movs	r3, #1
 8002694:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002696:	4b77      	ldr	r3, [pc, #476]	; (8002874 <HAL_RCC_OscConfig+0x474>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d118      	bne.n	80026d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026a2:	4b74      	ldr	r3, [pc, #464]	; (8002874 <HAL_RCC_OscConfig+0x474>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a73      	ldr	r2, [pc, #460]	; (8002874 <HAL_RCC_OscConfig+0x474>)
 80026a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ae:	f7fe fd59 	bl	8001164 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b6:	f7fe fd55 	bl	8001164 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e10c      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c8:	4b6a      	ldr	r3, [pc, #424]	; (8002874 <HAL_RCC_OscConfig+0x474>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d106      	bne.n	80026ea <HAL_RCC_OscConfig+0x2ea>
 80026dc:	4b64      	ldr	r3, [pc, #400]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80026de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026e0:	4a63      	ldr	r2, [pc, #396]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	6713      	str	r3, [r2, #112]	; 0x70
 80026e8:	e01c      	b.n	8002724 <HAL_RCC_OscConfig+0x324>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	2b05      	cmp	r3, #5
 80026f0:	d10c      	bne.n	800270c <HAL_RCC_OscConfig+0x30c>
 80026f2:	4b5f      	ldr	r3, [pc, #380]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80026f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f6:	4a5e      	ldr	r2, [pc, #376]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80026f8:	f043 0304 	orr.w	r3, r3, #4
 80026fc:	6713      	str	r3, [r2, #112]	; 0x70
 80026fe:	4b5c      	ldr	r3, [pc, #368]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002702:	4a5b      	ldr	r2, [pc, #364]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6713      	str	r3, [r2, #112]	; 0x70
 800270a:	e00b      	b.n	8002724 <HAL_RCC_OscConfig+0x324>
 800270c:	4b58      	ldr	r3, [pc, #352]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800270e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002710:	4a57      	ldr	r2, [pc, #348]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002712:	f023 0301 	bic.w	r3, r3, #1
 8002716:	6713      	str	r3, [r2, #112]	; 0x70
 8002718:	4b55      	ldr	r3, [pc, #340]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800271a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271c:	4a54      	ldr	r2, [pc, #336]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800271e:	f023 0304 	bic.w	r3, r3, #4
 8002722:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d015      	beq.n	8002758 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7fe fd1a 	bl	8001164 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002732:	e00a      	b.n	800274a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002734:	f7fe fd16 	bl	8001164 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e0cb      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274a:	4b49      	ldr	r3, [pc, #292]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800274c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0ee      	beq.n	8002734 <HAL_RCC_OscConfig+0x334>
 8002756:	e014      	b.n	8002782 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002758:	f7fe fd04 	bl	8001164 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800275e:	e00a      	b.n	8002776 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002760:	f7fe fd00 	bl	8001164 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	; 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e0b5      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002776:	4b3e      	ldr	r3, [pc, #248]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1ee      	bne.n	8002760 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002782:	7dfb      	ldrb	r3, [r7, #23]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d105      	bne.n	8002794 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002788:	4b39      	ldr	r3, [pc, #228]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	4a38      	ldr	r2, [pc, #224]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800278e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002792:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 80a1 	beq.w	80028e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800279e:	4b34      	ldr	r3, [pc, #208]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b08      	cmp	r3, #8
 80027a8:	d05c      	beq.n	8002864 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d141      	bne.n	8002836 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b2:	4b31      	ldr	r3, [pc, #196]	; (8002878 <HAL_RCC_OscConfig+0x478>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b8:	f7fe fcd4 	bl	8001164 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c0:	f7fe fcd0 	bl	8001164 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e087      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d2:	4b27      	ldr	r3, [pc, #156]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1f0      	bne.n	80027c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69da      	ldr	r2, [r3, #28]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a1b      	ldr	r3, [r3, #32]
 80027e6:	431a      	orrs	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	019b      	lsls	r3, r3, #6
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f4:	085b      	lsrs	r3, r3, #1
 80027f6:	3b01      	subs	r3, #1
 80027f8:	041b      	lsls	r3, r3, #16
 80027fa:	431a      	orrs	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002800:	061b      	lsls	r3, r3, #24
 8002802:	491b      	ldr	r1, [pc, #108]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002804:	4313      	orrs	r3, r2
 8002806:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002808:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <HAL_RCC_OscConfig+0x478>)
 800280a:	2201      	movs	r2, #1
 800280c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280e:	f7fe fca9 	bl	8001164 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002816:	f7fe fca5 	bl	8001164 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e05c      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002828:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0f0      	beq.n	8002816 <HAL_RCC_OscConfig+0x416>
 8002834:	e054      	b.n	80028e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002836:	4b10      	ldr	r3, [pc, #64]	; (8002878 <HAL_RCC_OscConfig+0x478>)
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f7fe fc92 	bl	8001164 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002844:	f7fe fc8e 	bl	8001164 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e045      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_RCC_OscConfig+0x470>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f0      	bne.n	8002844 <HAL_RCC_OscConfig+0x444>
 8002862:	e03d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d107      	bne.n	800287c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e038      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
 8002870:	40023800 	.word	0x40023800
 8002874:	40007000 	.word	0x40007000
 8002878:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800287c:	4b1b      	ldr	r3, [pc, #108]	; (80028ec <HAL_RCC_OscConfig+0x4ec>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d028      	beq.n	80028dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002894:	429a      	cmp	r2, r3
 8002896:	d121      	bne.n	80028dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d11a      	bne.n	80028dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028ac:	4013      	ands	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d111      	bne.n	80028dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	085b      	lsrs	r3, r3, #1
 80028c4:	3b01      	subs	r3, #1
 80028c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d107      	bne.n	80028dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028d8:	429a      	cmp	r2, r3
 80028da:	d001      	beq.n	80028e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e000      	b.n	80028e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40023800 	.word	0x40023800

080028f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e0cc      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002904:	4b68      	ldr	r3, [pc, #416]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0307 	and.w	r3, r3, #7
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	d90c      	bls.n	800292c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002912:	4b65      	ldr	r3, [pc, #404]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291a:	4b63      	ldr	r3, [pc, #396]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	429a      	cmp	r2, r3
 8002926:	d001      	beq.n	800292c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0b8      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d020      	beq.n	800297a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002944:	4b59      	ldr	r3, [pc, #356]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	4a58      	ldr	r2, [pc, #352]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800294e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800295c:	4b53      	ldr	r3, [pc, #332]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	4a52      	ldr	r2, [pc, #328]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002966:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002968:	4b50      	ldr	r3, [pc, #320]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	494d      	ldr	r1, [pc, #308]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	4313      	orrs	r3, r2
 8002978:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d044      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b47      	ldr	r3, [pc, #284]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d119      	bne.n	80029ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e07f      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d003      	beq.n	80029ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	d107      	bne.n	80029be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ae:	4b3f      	ldr	r3, [pc, #252]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d109      	bne.n	80029ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e06f      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029be:	4b3b      	ldr	r3, [pc, #236]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e067      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ce:	4b37      	ldr	r3, [pc, #220]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f023 0203 	bic.w	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	4934      	ldr	r1, [pc, #208]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e0:	f7fe fbc0 	bl	8001164 <HAL_GetTick>
 80029e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e8:	f7fe fbbc 	bl	8001164 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e04f      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029fe:	4b2b      	ldr	r3, [pc, #172]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 020c 	and.w	r2, r3, #12
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d1eb      	bne.n	80029e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a10:	4b25      	ldr	r3, [pc, #148]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d20c      	bcs.n	8002a38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1e:	4b22      	ldr	r3, [pc, #136]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a26:	4b20      	ldr	r3, [pc, #128]	; (8002aa8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e032      	b.n	8002a9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d008      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a44:	4b19      	ldr	r3, [pc, #100]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	4916      	ldr	r1, [pc, #88]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d009      	beq.n	8002a76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	490e      	ldr	r1, [pc, #56]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a76:	f000 f821 	bl	8002abc <HAL_RCC_GetSysClockFreq>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	490a      	ldr	r1, [pc, #40]	; (8002ab0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a88:	5ccb      	ldrb	r3, [r1, r3]
 8002a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8e:	4a09      	ldr	r2, [pc, #36]	; (8002ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a92:	4b09      	ldr	r3, [pc, #36]	; (8002ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe fb20 	bl	80010dc <HAL_InitTick>

  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40023c00 	.word	0x40023c00
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	08003cac 	.word	0x08003cac
 8002ab4:	20000004 	.word	0x20000004
 8002ab8:	20000008 	.word	0x20000008

08002abc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002abc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ac0:	b094      	sub	sp, #80	; 0x50
 8002ac2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ac8:	2300      	movs	r3, #0
 8002aca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002acc:	2300      	movs	r3, #0
 8002ace:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ad4:	4b79      	ldr	r3, [pc, #484]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f003 030c 	and.w	r3, r3, #12
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d00d      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0x40>
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	f200 80e1 	bhi.w	8002ca8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <HAL_RCC_GetSysClockFreq+0x34>
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	d003      	beq.n	8002af6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002aee:	e0db      	b.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002af0:	4b73      	ldr	r3, [pc, #460]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002af2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002af4:	e0db      	b.n	8002cae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002af6:	4b73      	ldr	r3, [pc, #460]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002af8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002afa:	e0d8      	b.n	8002cae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002afc:	4b6f      	ldr	r3, [pc, #444]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b04:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b06:	4b6d      	ldr	r3, [pc, #436]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d063      	beq.n	8002bda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b12:	4b6a      	ldr	r3, [pc, #424]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	099b      	lsrs	r3, r3, #6
 8002b18:	2200      	movs	r2, #0
 8002b1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b24:	633b      	str	r3, [r7, #48]	; 0x30
 8002b26:	2300      	movs	r3, #0
 8002b28:	637b      	str	r3, [r7, #52]	; 0x34
 8002b2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b2e:	4622      	mov	r2, r4
 8002b30:	462b      	mov	r3, r5
 8002b32:	f04f 0000 	mov.w	r0, #0
 8002b36:	f04f 0100 	mov.w	r1, #0
 8002b3a:	0159      	lsls	r1, r3, #5
 8002b3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b40:	0150      	lsls	r0, r2, #5
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4621      	mov	r1, r4
 8002b48:	1a51      	subs	r1, r2, r1
 8002b4a:	6139      	str	r1, [r7, #16]
 8002b4c:	4629      	mov	r1, r5
 8002b4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	f04f 0200 	mov.w	r2, #0
 8002b58:	f04f 0300 	mov.w	r3, #0
 8002b5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b60:	4659      	mov	r1, fp
 8002b62:	018b      	lsls	r3, r1, #6
 8002b64:	4651      	mov	r1, sl
 8002b66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b6a:	4651      	mov	r1, sl
 8002b6c:	018a      	lsls	r2, r1, #6
 8002b6e:	4651      	mov	r1, sl
 8002b70:	ebb2 0801 	subs.w	r8, r2, r1
 8002b74:	4659      	mov	r1, fp
 8002b76:	eb63 0901 	sbc.w	r9, r3, r1
 8002b7a:	f04f 0200 	mov.w	r2, #0
 8002b7e:	f04f 0300 	mov.w	r3, #0
 8002b82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b8e:	4690      	mov	r8, r2
 8002b90:	4699      	mov	r9, r3
 8002b92:	4623      	mov	r3, r4
 8002b94:	eb18 0303 	adds.w	r3, r8, r3
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	462b      	mov	r3, r5
 8002b9c:	eb49 0303 	adc.w	r3, r9, r3
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bae:	4629      	mov	r1, r5
 8002bb0:	024b      	lsls	r3, r1, #9
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bb8:	4621      	mov	r1, r4
 8002bba:	024a      	lsls	r2, r1, #9
 8002bbc:	4610      	mov	r0, r2
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bc8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002bcc:	f7fd fb50 	bl	8000270 <__aeabi_uldivmod>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bd8:	e058      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bda:	4b38      	ldr	r3, [pc, #224]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	099b      	lsrs	r3, r3, #6
 8002be0:	2200      	movs	r2, #0
 8002be2:	4618      	mov	r0, r3
 8002be4:	4611      	mov	r1, r2
 8002be6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002bea:	623b      	str	r3, [r7, #32]
 8002bec:	2300      	movs	r3, #0
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002bf4:	4642      	mov	r2, r8
 8002bf6:	464b      	mov	r3, r9
 8002bf8:	f04f 0000 	mov.w	r0, #0
 8002bfc:	f04f 0100 	mov.w	r1, #0
 8002c00:	0159      	lsls	r1, r3, #5
 8002c02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c06:	0150      	lsls	r0, r2, #5
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4641      	mov	r1, r8
 8002c0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c12:	4649      	mov	r1, r9
 8002c14:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c18:	f04f 0200 	mov.w	r2, #0
 8002c1c:	f04f 0300 	mov.w	r3, #0
 8002c20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c2c:	ebb2 040a 	subs.w	r4, r2, sl
 8002c30:	eb63 050b 	sbc.w	r5, r3, fp
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	00eb      	lsls	r3, r5, #3
 8002c3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c42:	00e2      	lsls	r2, r4, #3
 8002c44:	4614      	mov	r4, r2
 8002c46:	461d      	mov	r5, r3
 8002c48:	4643      	mov	r3, r8
 8002c4a:	18e3      	adds	r3, r4, r3
 8002c4c:	603b      	str	r3, [r7, #0]
 8002c4e:	464b      	mov	r3, r9
 8002c50:	eb45 0303 	adc.w	r3, r5, r3
 8002c54:	607b      	str	r3, [r7, #4]
 8002c56:	f04f 0200 	mov.w	r2, #0
 8002c5a:	f04f 0300 	mov.w	r3, #0
 8002c5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c62:	4629      	mov	r1, r5
 8002c64:	028b      	lsls	r3, r1, #10
 8002c66:	4621      	mov	r1, r4
 8002c68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c6c:	4621      	mov	r1, r4
 8002c6e:	028a      	lsls	r2, r1, #10
 8002c70:	4610      	mov	r0, r2
 8002c72:	4619      	mov	r1, r3
 8002c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c76:	2200      	movs	r2, #0
 8002c78:	61bb      	str	r3, [r7, #24]
 8002c7a:	61fa      	str	r2, [r7, #28]
 8002c7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c80:	f7fd faf6 	bl	8000270 <__aeabi_uldivmod>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4613      	mov	r3, r2
 8002c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	0c1b      	lsrs	r3, r3, #16
 8002c92:	f003 0303 	and.w	r3, r3, #3
 8002c96:	3301      	adds	r3, #1
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002c9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ca6:	e002      	b.n	8002cae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002caa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3750      	adds	r7, #80	; 0x50
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cba:	bf00      	nop
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	00f42400 	.word	0x00f42400
 8002cc4:	007a1200 	.word	0x007a1200

08002cc8 <rand>:
 8002cc8:	4b16      	ldr	r3, [pc, #88]	; (8002d24 <rand+0x5c>)
 8002cca:	b510      	push	{r4, lr}
 8002ccc:	681c      	ldr	r4, [r3, #0]
 8002cce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002cd0:	b9b3      	cbnz	r3, 8002d00 <rand+0x38>
 8002cd2:	2018      	movs	r0, #24
 8002cd4:	f000 fa22 	bl	800311c <malloc>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6320      	str	r0, [r4, #48]	; 0x30
 8002cdc:	b920      	cbnz	r0, 8002ce8 <rand+0x20>
 8002cde:	4b12      	ldr	r3, [pc, #72]	; (8002d28 <rand+0x60>)
 8002ce0:	4812      	ldr	r0, [pc, #72]	; (8002d2c <rand+0x64>)
 8002ce2:	2152      	movs	r1, #82	; 0x52
 8002ce4:	f000 f9b0 	bl	8003048 <__assert_func>
 8002ce8:	4911      	ldr	r1, [pc, #68]	; (8002d30 <rand+0x68>)
 8002cea:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <rand+0x6c>)
 8002cec:	e9c0 1300 	strd	r1, r3, [r0]
 8002cf0:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <rand+0x70>)
 8002cf2:	6083      	str	r3, [r0, #8]
 8002cf4:	230b      	movs	r3, #11
 8002cf6:	8183      	strh	r3, [r0, #12]
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002d00:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002d02:	480e      	ldr	r0, [pc, #56]	; (8002d3c <rand+0x74>)
 8002d04:	690b      	ldr	r3, [r1, #16]
 8002d06:	694c      	ldr	r4, [r1, #20]
 8002d08:	4a0d      	ldr	r2, [pc, #52]	; (8002d40 <rand+0x78>)
 8002d0a:	4358      	muls	r0, r3
 8002d0c:	fb02 0004 	mla	r0, r2, r4, r0
 8002d10:	fba3 3202 	umull	r3, r2, r3, r2
 8002d14:	3301      	adds	r3, #1
 8002d16:	eb40 0002 	adc.w	r0, r0, r2
 8002d1a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8002d1e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002d22:	bd10      	pop	{r4, pc}
 8002d24:	20000068 	.word	0x20000068
 8002d28:	08003cbc 	.word	0x08003cbc
 8002d2c:	08003cd3 	.word	0x08003cd3
 8002d30:	abcd330e 	.word	0xabcd330e
 8002d34:	e66d1234 	.word	0xe66d1234
 8002d38:	0005deec 	.word	0x0005deec
 8002d3c:	5851f42d 	.word	0x5851f42d
 8002d40:	4c957f2d 	.word	0x4c957f2d

08002d44 <std>:
 8002d44:	2300      	movs	r3, #0
 8002d46:	b510      	push	{r4, lr}
 8002d48:	4604      	mov	r4, r0
 8002d4a:	e9c0 3300 	strd	r3, r3, [r0]
 8002d4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d52:	6083      	str	r3, [r0, #8]
 8002d54:	8181      	strh	r1, [r0, #12]
 8002d56:	6643      	str	r3, [r0, #100]	; 0x64
 8002d58:	81c2      	strh	r2, [r0, #14]
 8002d5a:	6183      	str	r3, [r0, #24]
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	2208      	movs	r2, #8
 8002d60:	305c      	adds	r0, #92	; 0x5c
 8002d62:	f000 f8f4 	bl	8002f4e <memset>
 8002d66:	4b0d      	ldr	r3, [pc, #52]	; (8002d9c <std+0x58>)
 8002d68:	6263      	str	r3, [r4, #36]	; 0x24
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <std+0x5c>)
 8002d6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d6e:	4b0d      	ldr	r3, [pc, #52]	; (8002da4 <std+0x60>)
 8002d70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d72:	4b0d      	ldr	r3, [pc, #52]	; (8002da8 <std+0x64>)
 8002d74:	6323      	str	r3, [r4, #48]	; 0x30
 8002d76:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <std+0x68>)
 8002d78:	6224      	str	r4, [r4, #32]
 8002d7a:	429c      	cmp	r4, r3
 8002d7c:	d006      	beq.n	8002d8c <std+0x48>
 8002d7e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002d82:	4294      	cmp	r4, r2
 8002d84:	d002      	beq.n	8002d8c <std+0x48>
 8002d86:	33d0      	adds	r3, #208	; 0xd0
 8002d88:	429c      	cmp	r4, r3
 8002d8a:	d105      	bne.n	8002d98 <std+0x54>
 8002d8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d94:	f000 b954 	b.w	8003040 <__retarget_lock_init_recursive>
 8002d98:	bd10      	pop	{r4, pc}
 8002d9a:	bf00      	nop
 8002d9c:	08002ec9 	.word	0x08002ec9
 8002da0:	08002eeb 	.word	0x08002eeb
 8002da4:	08002f23 	.word	0x08002f23
 8002da8:	08002f47 	.word	0x08002f47
 8002dac:	20000130 	.word	0x20000130

08002db0 <stdio_exit_handler>:
 8002db0:	4a02      	ldr	r2, [pc, #8]	; (8002dbc <stdio_exit_handler+0xc>)
 8002db2:	4903      	ldr	r1, [pc, #12]	; (8002dc0 <stdio_exit_handler+0x10>)
 8002db4:	4803      	ldr	r0, [pc, #12]	; (8002dc4 <stdio_exit_handler+0x14>)
 8002db6:	f000 b869 	b.w	8002e8c <_fwalk_sglue>
 8002dba:	bf00      	nop
 8002dbc:	20000010 	.word	0x20000010
 8002dc0:	08003391 	.word	0x08003391
 8002dc4:	2000001c 	.word	0x2000001c

08002dc8 <cleanup_stdio>:
 8002dc8:	6841      	ldr	r1, [r0, #4]
 8002dca:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <cleanup_stdio+0x34>)
 8002dcc:	4299      	cmp	r1, r3
 8002dce:	b510      	push	{r4, lr}
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	d001      	beq.n	8002dd8 <cleanup_stdio+0x10>
 8002dd4:	f000 fadc 	bl	8003390 <_fflush_r>
 8002dd8:	68a1      	ldr	r1, [r4, #8]
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <cleanup_stdio+0x38>)
 8002ddc:	4299      	cmp	r1, r3
 8002dde:	d002      	beq.n	8002de6 <cleanup_stdio+0x1e>
 8002de0:	4620      	mov	r0, r4
 8002de2:	f000 fad5 	bl	8003390 <_fflush_r>
 8002de6:	68e1      	ldr	r1, [r4, #12]
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <cleanup_stdio+0x3c>)
 8002dea:	4299      	cmp	r1, r3
 8002dec:	d004      	beq.n	8002df8 <cleanup_stdio+0x30>
 8002dee:	4620      	mov	r0, r4
 8002df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002df4:	f000 bacc 	b.w	8003390 <_fflush_r>
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000130 	.word	0x20000130
 8002e00:	20000198 	.word	0x20000198
 8002e04:	20000200 	.word	0x20000200

08002e08 <global_stdio_init.part.0>:
 8002e08:	b510      	push	{r4, lr}
 8002e0a:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <global_stdio_init.part.0+0x30>)
 8002e0c:	4c0b      	ldr	r4, [pc, #44]	; (8002e3c <global_stdio_init.part.0+0x34>)
 8002e0e:	4a0c      	ldr	r2, [pc, #48]	; (8002e40 <global_stdio_init.part.0+0x38>)
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	4620      	mov	r0, r4
 8002e14:	2200      	movs	r2, #0
 8002e16:	2104      	movs	r1, #4
 8002e18:	f7ff ff94 	bl	8002d44 <std>
 8002e1c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002e20:	2201      	movs	r2, #1
 8002e22:	2109      	movs	r1, #9
 8002e24:	f7ff ff8e 	bl	8002d44 <std>
 8002e28:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e32:	2112      	movs	r1, #18
 8002e34:	f7ff bf86 	b.w	8002d44 <std>
 8002e38:	20000268 	.word	0x20000268
 8002e3c:	20000130 	.word	0x20000130
 8002e40:	08002db1 	.word	0x08002db1

08002e44 <__sfp_lock_acquire>:
 8002e44:	4801      	ldr	r0, [pc, #4]	; (8002e4c <__sfp_lock_acquire+0x8>)
 8002e46:	f000 b8fc 	b.w	8003042 <__retarget_lock_acquire_recursive>
 8002e4a:	bf00      	nop
 8002e4c:	20000271 	.word	0x20000271

08002e50 <__sfp_lock_release>:
 8002e50:	4801      	ldr	r0, [pc, #4]	; (8002e58 <__sfp_lock_release+0x8>)
 8002e52:	f000 b8f7 	b.w	8003044 <__retarget_lock_release_recursive>
 8002e56:	bf00      	nop
 8002e58:	20000271 	.word	0x20000271

08002e5c <__sinit>:
 8002e5c:	b510      	push	{r4, lr}
 8002e5e:	4604      	mov	r4, r0
 8002e60:	f7ff fff0 	bl	8002e44 <__sfp_lock_acquire>
 8002e64:	6a23      	ldr	r3, [r4, #32]
 8002e66:	b11b      	cbz	r3, 8002e70 <__sinit+0x14>
 8002e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6c:	f7ff bff0 	b.w	8002e50 <__sfp_lock_release>
 8002e70:	4b04      	ldr	r3, [pc, #16]	; (8002e84 <__sinit+0x28>)
 8002e72:	6223      	str	r3, [r4, #32]
 8002e74:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <__sinit+0x2c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f5      	bne.n	8002e68 <__sinit+0xc>
 8002e7c:	f7ff ffc4 	bl	8002e08 <global_stdio_init.part.0>
 8002e80:	e7f2      	b.n	8002e68 <__sinit+0xc>
 8002e82:	bf00      	nop
 8002e84:	08002dc9 	.word	0x08002dc9
 8002e88:	20000268 	.word	0x20000268

08002e8c <_fwalk_sglue>:
 8002e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e90:	4607      	mov	r7, r0
 8002e92:	4688      	mov	r8, r1
 8002e94:	4614      	mov	r4, r2
 8002e96:	2600      	movs	r6, #0
 8002e98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e9c:	f1b9 0901 	subs.w	r9, r9, #1
 8002ea0:	d505      	bpl.n	8002eae <_fwalk_sglue+0x22>
 8002ea2:	6824      	ldr	r4, [r4, #0]
 8002ea4:	2c00      	cmp	r4, #0
 8002ea6:	d1f7      	bne.n	8002e98 <_fwalk_sglue+0xc>
 8002ea8:	4630      	mov	r0, r6
 8002eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eae:	89ab      	ldrh	r3, [r5, #12]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d907      	bls.n	8002ec4 <_fwalk_sglue+0x38>
 8002eb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	d003      	beq.n	8002ec4 <_fwalk_sglue+0x38>
 8002ebc:	4629      	mov	r1, r5
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	47c0      	blx	r8
 8002ec2:	4306      	orrs	r6, r0
 8002ec4:	3568      	adds	r5, #104	; 0x68
 8002ec6:	e7e9      	b.n	8002e9c <_fwalk_sglue+0x10>

08002ec8 <__sread>:
 8002ec8:	b510      	push	{r4, lr}
 8002eca:	460c      	mov	r4, r1
 8002ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ed0:	f000 f868 	bl	8002fa4 <_read_r>
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	bfab      	itete	ge
 8002ed8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002eda:	89a3      	ldrhlt	r3, [r4, #12]
 8002edc:	181b      	addge	r3, r3, r0
 8002ede:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002ee2:	bfac      	ite	ge
 8002ee4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002ee6:	81a3      	strhlt	r3, [r4, #12]
 8002ee8:	bd10      	pop	{r4, pc}

08002eea <__swrite>:
 8002eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eee:	461f      	mov	r7, r3
 8002ef0:	898b      	ldrh	r3, [r1, #12]
 8002ef2:	05db      	lsls	r3, r3, #23
 8002ef4:	4605      	mov	r5, r0
 8002ef6:	460c      	mov	r4, r1
 8002ef8:	4616      	mov	r6, r2
 8002efa:	d505      	bpl.n	8002f08 <__swrite+0x1e>
 8002efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f00:	2302      	movs	r3, #2
 8002f02:	2200      	movs	r2, #0
 8002f04:	f000 f83c 	bl	8002f80 <_lseek_r>
 8002f08:	89a3      	ldrh	r3, [r4, #12]
 8002f0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f12:	81a3      	strh	r3, [r4, #12]
 8002f14:	4632      	mov	r2, r6
 8002f16:	463b      	mov	r3, r7
 8002f18:	4628      	mov	r0, r5
 8002f1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f1e:	f000 b853 	b.w	8002fc8 <_write_r>

08002f22 <__sseek>:
 8002f22:	b510      	push	{r4, lr}
 8002f24:	460c      	mov	r4, r1
 8002f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f2a:	f000 f829 	bl	8002f80 <_lseek_r>
 8002f2e:	1c43      	adds	r3, r0, #1
 8002f30:	89a3      	ldrh	r3, [r4, #12]
 8002f32:	bf15      	itete	ne
 8002f34:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f3e:	81a3      	strheq	r3, [r4, #12]
 8002f40:	bf18      	it	ne
 8002f42:	81a3      	strhne	r3, [r4, #12]
 8002f44:	bd10      	pop	{r4, pc}

08002f46 <__sclose>:
 8002f46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f4a:	f000 b809 	b.w	8002f60 <_close_r>

08002f4e <memset>:
 8002f4e:	4402      	add	r2, r0
 8002f50:	4603      	mov	r3, r0
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d100      	bne.n	8002f58 <memset+0xa>
 8002f56:	4770      	bx	lr
 8002f58:	f803 1b01 	strb.w	r1, [r3], #1
 8002f5c:	e7f9      	b.n	8002f52 <memset+0x4>
	...

08002f60 <_close_r>:
 8002f60:	b538      	push	{r3, r4, r5, lr}
 8002f62:	4d06      	ldr	r5, [pc, #24]	; (8002f7c <_close_r+0x1c>)
 8002f64:	2300      	movs	r3, #0
 8002f66:	4604      	mov	r4, r0
 8002f68:	4608      	mov	r0, r1
 8002f6a:	602b      	str	r3, [r5, #0]
 8002f6c:	f7fd ffed 	bl	8000f4a <_close>
 8002f70:	1c43      	adds	r3, r0, #1
 8002f72:	d102      	bne.n	8002f7a <_close_r+0x1a>
 8002f74:	682b      	ldr	r3, [r5, #0]
 8002f76:	b103      	cbz	r3, 8002f7a <_close_r+0x1a>
 8002f78:	6023      	str	r3, [r4, #0]
 8002f7a:	bd38      	pop	{r3, r4, r5, pc}
 8002f7c:	2000026c 	.word	0x2000026c

08002f80 <_lseek_r>:
 8002f80:	b538      	push	{r3, r4, r5, lr}
 8002f82:	4d07      	ldr	r5, [pc, #28]	; (8002fa0 <_lseek_r+0x20>)
 8002f84:	4604      	mov	r4, r0
 8002f86:	4608      	mov	r0, r1
 8002f88:	4611      	mov	r1, r2
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	602a      	str	r2, [r5, #0]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f7fe f802 	bl	8000f98 <_lseek>
 8002f94:	1c43      	adds	r3, r0, #1
 8002f96:	d102      	bne.n	8002f9e <_lseek_r+0x1e>
 8002f98:	682b      	ldr	r3, [r5, #0]
 8002f9a:	b103      	cbz	r3, 8002f9e <_lseek_r+0x1e>
 8002f9c:	6023      	str	r3, [r4, #0]
 8002f9e:	bd38      	pop	{r3, r4, r5, pc}
 8002fa0:	2000026c 	.word	0x2000026c

08002fa4 <_read_r>:
 8002fa4:	b538      	push	{r3, r4, r5, lr}
 8002fa6:	4d07      	ldr	r5, [pc, #28]	; (8002fc4 <_read_r+0x20>)
 8002fa8:	4604      	mov	r4, r0
 8002faa:	4608      	mov	r0, r1
 8002fac:	4611      	mov	r1, r2
 8002fae:	2200      	movs	r2, #0
 8002fb0:	602a      	str	r2, [r5, #0]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	f7fd ff90 	bl	8000ed8 <_read>
 8002fb8:	1c43      	adds	r3, r0, #1
 8002fba:	d102      	bne.n	8002fc2 <_read_r+0x1e>
 8002fbc:	682b      	ldr	r3, [r5, #0]
 8002fbe:	b103      	cbz	r3, 8002fc2 <_read_r+0x1e>
 8002fc0:	6023      	str	r3, [r4, #0]
 8002fc2:	bd38      	pop	{r3, r4, r5, pc}
 8002fc4:	2000026c 	.word	0x2000026c

08002fc8 <_write_r>:
 8002fc8:	b538      	push	{r3, r4, r5, lr}
 8002fca:	4d07      	ldr	r5, [pc, #28]	; (8002fe8 <_write_r+0x20>)
 8002fcc:	4604      	mov	r4, r0
 8002fce:	4608      	mov	r0, r1
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	602a      	str	r2, [r5, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	f7fd ff9b 	bl	8000f12 <_write>
 8002fdc:	1c43      	adds	r3, r0, #1
 8002fde:	d102      	bne.n	8002fe6 <_write_r+0x1e>
 8002fe0:	682b      	ldr	r3, [r5, #0]
 8002fe2:	b103      	cbz	r3, 8002fe6 <_write_r+0x1e>
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
 8002fe8:	2000026c 	.word	0x2000026c

08002fec <__errno>:
 8002fec:	4b01      	ldr	r3, [pc, #4]	; (8002ff4 <__errno+0x8>)
 8002fee:	6818      	ldr	r0, [r3, #0]
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	20000068 	.word	0x20000068

08002ff8 <__libc_init_array>:
 8002ff8:	b570      	push	{r4, r5, r6, lr}
 8002ffa:	4d0d      	ldr	r5, [pc, #52]	; (8003030 <__libc_init_array+0x38>)
 8002ffc:	4c0d      	ldr	r4, [pc, #52]	; (8003034 <__libc_init_array+0x3c>)
 8002ffe:	1b64      	subs	r4, r4, r5
 8003000:	10a4      	asrs	r4, r4, #2
 8003002:	2600      	movs	r6, #0
 8003004:	42a6      	cmp	r6, r4
 8003006:	d109      	bne.n	800301c <__libc_init_array+0x24>
 8003008:	4d0b      	ldr	r5, [pc, #44]	; (8003038 <__libc_init_array+0x40>)
 800300a:	4c0c      	ldr	r4, [pc, #48]	; (800303c <__libc_init_array+0x44>)
 800300c:	f000 fe42 	bl	8003c94 <_init>
 8003010:	1b64      	subs	r4, r4, r5
 8003012:	10a4      	asrs	r4, r4, #2
 8003014:	2600      	movs	r6, #0
 8003016:	42a6      	cmp	r6, r4
 8003018:	d105      	bne.n	8003026 <__libc_init_array+0x2e>
 800301a:	bd70      	pop	{r4, r5, r6, pc}
 800301c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003020:	4798      	blx	r3
 8003022:	3601      	adds	r6, #1
 8003024:	e7ee      	b.n	8003004 <__libc_init_array+0xc>
 8003026:	f855 3b04 	ldr.w	r3, [r5], #4
 800302a:	4798      	blx	r3
 800302c:	3601      	adds	r6, #1
 800302e:	e7f2      	b.n	8003016 <__libc_init_array+0x1e>
 8003030:	08003da4 	.word	0x08003da4
 8003034:	08003da4 	.word	0x08003da4
 8003038:	08003da4 	.word	0x08003da4
 800303c:	08003da8 	.word	0x08003da8

08003040 <__retarget_lock_init_recursive>:
 8003040:	4770      	bx	lr

08003042 <__retarget_lock_acquire_recursive>:
 8003042:	4770      	bx	lr

08003044 <__retarget_lock_release_recursive>:
 8003044:	4770      	bx	lr
	...

08003048 <__assert_func>:
 8003048:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800304a:	4614      	mov	r4, r2
 800304c:	461a      	mov	r2, r3
 800304e:	4b09      	ldr	r3, [pc, #36]	; (8003074 <__assert_func+0x2c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4605      	mov	r5, r0
 8003054:	68d8      	ldr	r0, [r3, #12]
 8003056:	b14c      	cbz	r4, 800306c <__assert_func+0x24>
 8003058:	4b07      	ldr	r3, [pc, #28]	; (8003078 <__assert_func+0x30>)
 800305a:	9100      	str	r1, [sp, #0]
 800305c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003060:	4906      	ldr	r1, [pc, #24]	; (800307c <__assert_func+0x34>)
 8003062:	462b      	mov	r3, r5
 8003064:	f000 f9bc 	bl	80033e0 <fiprintf>
 8003068:	f000 f9dc 	bl	8003424 <abort>
 800306c:	4b04      	ldr	r3, [pc, #16]	; (8003080 <__assert_func+0x38>)
 800306e:	461c      	mov	r4, r3
 8003070:	e7f3      	b.n	800305a <__assert_func+0x12>
 8003072:	bf00      	nop
 8003074:	20000068 	.word	0x20000068
 8003078:	08003d2b 	.word	0x08003d2b
 800307c:	08003d38 	.word	0x08003d38
 8003080:	08003d66 	.word	0x08003d66

08003084 <_free_r>:
 8003084:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003086:	2900      	cmp	r1, #0
 8003088:	d044      	beq.n	8003114 <_free_r+0x90>
 800308a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800308e:	9001      	str	r0, [sp, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	f1a1 0404 	sub.w	r4, r1, #4
 8003096:	bfb8      	it	lt
 8003098:	18e4      	addlt	r4, r4, r3
 800309a:	f000 f8e7 	bl	800326c <__malloc_lock>
 800309e:	4a1e      	ldr	r2, [pc, #120]	; (8003118 <_free_r+0x94>)
 80030a0:	9801      	ldr	r0, [sp, #4]
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	b933      	cbnz	r3, 80030b4 <_free_r+0x30>
 80030a6:	6063      	str	r3, [r4, #4]
 80030a8:	6014      	str	r4, [r2, #0]
 80030aa:	b003      	add	sp, #12
 80030ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80030b0:	f000 b8e2 	b.w	8003278 <__malloc_unlock>
 80030b4:	42a3      	cmp	r3, r4
 80030b6:	d908      	bls.n	80030ca <_free_r+0x46>
 80030b8:	6825      	ldr	r5, [r4, #0]
 80030ba:	1961      	adds	r1, r4, r5
 80030bc:	428b      	cmp	r3, r1
 80030be:	bf01      	itttt	eq
 80030c0:	6819      	ldreq	r1, [r3, #0]
 80030c2:	685b      	ldreq	r3, [r3, #4]
 80030c4:	1949      	addeq	r1, r1, r5
 80030c6:	6021      	streq	r1, [r4, #0]
 80030c8:	e7ed      	b.n	80030a6 <_free_r+0x22>
 80030ca:	461a      	mov	r2, r3
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	b10b      	cbz	r3, 80030d4 <_free_r+0x50>
 80030d0:	42a3      	cmp	r3, r4
 80030d2:	d9fa      	bls.n	80030ca <_free_r+0x46>
 80030d4:	6811      	ldr	r1, [r2, #0]
 80030d6:	1855      	adds	r5, r2, r1
 80030d8:	42a5      	cmp	r5, r4
 80030da:	d10b      	bne.n	80030f4 <_free_r+0x70>
 80030dc:	6824      	ldr	r4, [r4, #0]
 80030de:	4421      	add	r1, r4
 80030e0:	1854      	adds	r4, r2, r1
 80030e2:	42a3      	cmp	r3, r4
 80030e4:	6011      	str	r1, [r2, #0]
 80030e6:	d1e0      	bne.n	80030aa <_free_r+0x26>
 80030e8:	681c      	ldr	r4, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	6053      	str	r3, [r2, #4]
 80030ee:	440c      	add	r4, r1
 80030f0:	6014      	str	r4, [r2, #0]
 80030f2:	e7da      	b.n	80030aa <_free_r+0x26>
 80030f4:	d902      	bls.n	80030fc <_free_r+0x78>
 80030f6:	230c      	movs	r3, #12
 80030f8:	6003      	str	r3, [r0, #0]
 80030fa:	e7d6      	b.n	80030aa <_free_r+0x26>
 80030fc:	6825      	ldr	r5, [r4, #0]
 80030fe:	1961      	adds	r1, r4, r5
 8003100:	428b      	cmp	r3, r1
 8003102:	bf04      	itt	eq
 8003104:	6819      	ldreq	r1, [r3, #0]
 8003106:	685b      	ldreq	r3, [r3, #4]
 8003108:	6063      	str	r3, [r4, #4]
 800310a:	bf04      	itt	eq
 800310c:	1949      	addeq	r1, r1, r5
 800310e:	6021      	streq	r1, [r4, #0]
 8003110:	6054      	str	r4, [r2, #4]
 8003112:	e7ca      	b.n	80030aa <_free_r+0x26>
 8003114:	b003      	add	sp, #12
 8003116:	bd30      	pop	{r4, r5, pc}
 8003118:	20000274 	.word	0x20000274

0800311c <malloc>:
 800311c:	4b02      	ldr	r3, [pc, #8]	; (8003128 <malloc+0xc>)
 800311e:	4601      	mov	r1, r0
 8003120:	6818      	ldr	r0, [r3, #0]
 8003122:	f000 b823 	b.w	800316c <_malloc_r>
 8003126:	bf00      	nop
 8003128:	20000068 	.word	0x20000068

0800312c <sbrk_aligned>:
 800312c:	b570      	push	{r4, r5, r6, lr}
 800312e:	4e0e      	ldr	r6, [pc, #56]	; (8003168 <sbrk_aligned+0x3c>)
 8003130:	460c      	mov	r4, r1
 8003132:	6831      	ldr	r1, [r6, #0]
 8003134:	4605      	mov	r5, r0
 8003136:	b911      	cbnz	r1, 800313e <sbrk_aligned+0x12>
 8003138:	f000 f964 	bl	8003404 <_sbrk_r>
 800313c:	6030      	str	r0, [r6, #0]
 800313e:	4621      	mov	r1, r4
 8003140:	4628      	mov	r0, r5
 8003142:	f000 f95f 	bl	8003404 <_sbrk_r>
 8003146:	1c43      	adds	r3, r0, #1
 8003148:	d00a      	beq.n	8003160 <sbrk_aligned+0x34>
 800314a:	1cc4      	adds	r4, r0, #3
 800314c:	f024 0403 	bic.w	r4, r4, #3
 8003150:	42a0      	cmp	r0, r4
 8003152:	d007      	beq.n	8003164 <sbrk_aligned+0x38>
 8003154:	1a21      	subs	r1, r4, r0
 8003156:	4628      	mov	r0, r5
 8003158:	f000 f954 	bl	8003404 <_sbrk_r>
 800315c:	3001      	adds	r0, #1
 800315e:	d101      	bne.n	8003164 <sbrk_aligned+0x38>
 8003160:	f04f 34ff 	mov.w	r4, #4294967295
 8003164:	4620      	mov	r0, r4
 8003166:	bd70      	pop	{r4, r5, r6, pc}
 8003168:	20000278 	.word	0x20000278

0800316c <_malloc_r>:
 800316c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003170:	1ccd      	adds	r5, r1, #3
 8003172:	f025 0503 	bic.w	r5, r5, #3
 8003176:	3508      	adds	r5, #8
 8003178:	2d0c      	cmp	r5, #12
 800317a:	bf38      	it	cc
 800317c:	250c      	movcc	r5, #12
 800317e:	2d00      	cmp	r5, #0
 8003180:	4607      	mov	r7, r0
 8003182:	db01      	blt.n	8003188 <_malloc_r+0x1c>
 8003184:	42a9      	cmp	r1, r5
 8003186:	d905      	bls.n	8003194 <_malloc_r+0x28>
 8003188:	230c      	movs	r3, #12
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	2600      	movs	r6, #0
 800318e:	4630      	mov	r0, r6
 8003190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003194:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003268 <_malloc_r+0xfc>
 8003198:	f000 f868 	bl	800326c <__malloc_lock>
 800319c:	f8d8 3000 	ldr.w	r3, [r8]
 80031a0:	461c      	mov	r4, r3
 80031a2:	bb5c      	cbnz	r4, 80031fc <_malloc_r+0x90>
 80031a4:	4629      	mov	r1, r5
 80031a6:	4638      	mov	r0, r7
 80031a8:	f7ff ffc0 	bl	800312c <sbrk_aligned>
 80031ac:	1c43      	adds	r3, r0, #1
 80031ae:	4604      	mov	r4, r0
 80031b0:	d155      	bne.n	800325e <_malloc_r+0xf2>
 80031b2:	f8d8 4000 	ldr.w	r4, [r8]
 80031b6:	4626      	mov	r6, r4
 80031b8:	2e00      	cmp	r6, #0
 80031ba:	d145      	bne.n	8003248 <_malloc_r+0xdc>
 80031bc:	2c00      	cmp	r4, #0
 80031be:	d048      	beq.n	8003252 <_malloc_r+0xe6>
 80031c0:	6823      	ldr	r3, [r4, #0]
 80031c2:	4631      	mov	r1, r6
 80031c4:	4638      	mov	r0, r7
 80031c6:	eb04 0903 	add.w	r9, r4, r3
 80031ca:	f000 f91b 	bl	8003404 <_sbrk_r>
 80031ce:	4581      	cmp	r9, r0
 80031d0:	d13f      	bne.n	8003252 <_malloc_r+0xe6>
 80031d2:	6821      	ldr	r1, [r4, #0]
 80031d4:	1a6d      	subs	r5, r5, r1
 80031d6:	4629      	mov	r1, r5
 80031d8:	4638      	mov	r0, r7
 80031da:	f7ff ffa7 	bl	800312c <sbrk_aligned>
 80031de:	3001      	adds	r0, #1
 80031e0:	d037      	beq.n	8003252 <_malloc_r+0xe6>
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	442b      	add	r3, r5
 80031e6:	6023      	str	r3, [r4, #0]
 80031e8:	f8d8 3000 	ldr.w	r3, [r8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d038      	beq.n	8003262 <_malloc_r+0xf6>
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	42a2      	cmp	r2, r4
 80031f4:	d12b      	bne.n	800324e <_malloc_r+0xe2>
 80031f6:	2200      	movs	r2, #0
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	e00f      	b.n	800321c <_malloc_r+0xb0>
 80031fc:	6822      	ldr	r2, [r4, #0]
 80031fe:	1b52      	subs	r2, r2, r5
 8003200:	d41f      	bmi.n	8003242 <_malloc_r+0xd6>
 8003202:	2a0b      	cmp	r2, #11
 8003204:	d917      	bls.n	8003236 <_malloc_r+0xca>
 8003206:	1961      	adds	r1, r4, r5
 8003208:	42a3      	cmp	r3, r4
 800320a:	6025      	str	r5, [r4, #0]
 800320c:	bf18      	it	ne
 800320e:	6059      	strne	r1, [r3, #4]
 8003210:	6863      	ldr	r3, [r4, #4]
 8003212:	bf08      	it	eq
 8003214:	f8c8 1000 	streq.w	r1, [r8]
 8003218:	5162      	str	r2, [r4, r5]
 800321a:	604b      	str	r3, [r1, #4]
 800321c:	4638      	mov	r0, r7
 800321e:	f104 060b 	add.w	r6, r4, #11
 8003222:	f000 f829 	bl	8003278 <__malloc_unlock>
 8003226:	f026 0607 	bic.w	r6, r6, #7
 800322a:	1d23      	adds	r3, r4, #4
 800322c:	1af2      	subs	r2, r6, r3
 800322e:	d0ae      	beq.n	800318e <_malloc_r+0x22>
 8003230:	1b9b      	subs	r3, r3, r6
 8003232:	50a3      	str	r3, [r4, r2]
 8003234:	e7ab      	b.n	800318e <_malloc_r+0x22>
 8003236:	42a3      	cmp	r3, r4
 8003238:	6862      	ldr	r2, [r4, #4]
 800323a:	d1dd      	bne.n	80031f8 <_malloc_r+0x8c>
 800323c:	f8c8 2000 	str.w	r2, [r8]
 8003240:	e7ec      	b.n	800321c <_malloc_r+0xb0>
 8003242:	4623      	mov	r3, r4
 8003244:	6864      	ldr	r4, [r4, #4]
 8003246:	e7ac      	b.n	80031a2 <_malloc_r+0x36>
 8003248:	4634      	mov	r4, r6
 800324a:	6876      	ldr	r6, [r6, #4]
 800324c:	e7b4      	b.n	80031b8 <_malloc_r+0x4c>
 800324e:	4613      	mov	r3, r2
 8003250:	e7cc      	b.n	80031ec <_malloc_r+0x80>
 8003252:	230c      	movs	r3, #12
 8003254:	603b      	str	r3, [r7, #0]
 8003256:	4638      	mov	r0, r7
 8003258:	f000 f80e 	bl	8003278 <__malloc_unlock>
 800325c:	e797      	b.n	800318e <_malloc_r+0x22>
 800325e:	6025      	str	r5, [r4, #0]
 8003260:	e7dc      	b.n	800321c <_malloc_r+0xb0>
 8003262:	605b      	str	r3, [r3, #4]
 8003264:	deff      	udf	#255	; 0xff
 8003266:	bf00      	nop
 8003268:	20000274 	.word	0x20000274

0800326c <__malloc_lock>:
 800326c:	4801      	ldr	r0, [pc, #4]	; (8003274 <__malloc_lock+0x8>)
 800326e:	f7ff bee8 	b.w	8003042 <__retarget_lock_acquire_recursive>
 8003272:	bf00      	nop
 8003274:	20000270 	.word	0x20000270

08003278 <__malloc_unlock>:
 8003278:	4801      	ldr	r0, [pc, #4]	; (8003280 <__malloc_unlock+0x8>)
 800327a:	f7ff bee3 	b.w	8003044 <__retarget_lock_release_recursive>
 800327e:	bf00      	nop
 8003280:	20000270 	.word	0x20000270

08003284 <__sflush_r>:
 8003284:	898a      	ldrh	r2, [r1, #12]
 8003286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800328a:	4605      	mov	r5, r0
 800328c:	0710      	lsls	r0, r2, #28
 800328e:	460c      	mov	r4, r1
 8003290:	d458      	bmi.n	8003344 <__sflush_r+0xc0>
 8003292:	684b      	ldr	r3, [r1, #4]
 8003294:	2b00      	cmp	r3, #0
 8003296:	dc05      	bgt.n	80032a4 <__sflush_r+0x20>
 8003298:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	dc02      	bgt.n	80032a4 <__sflush_r+0x20>
 800329e:	2000      	movs	r0, #0
 80032a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032a6:	2e00      	cmp	r6, #0
 80032a8:	d0f9      	beq.n	800329e <__sflush_r+0x1a>
 80032aa:	2300      	movs	r3, #0
 80032ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80032b0:	682f      	ldr	r7, [r5, #0]
 80032b2:	6a21      	ldr	r1, [r4, #32]
 80032b4:	602b      	str	r3, [r5, #0]
 80032b6:	d032      	beq.n	800331e <__sflush_r+0x9a>
 80032b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80032ba:	89a3      	ldrh	r3, [r4, #12]
 80032bc:	075a      	lsls	r2, r3, #29
 80032be:	d505      	bpl.n	80032cc <__sflush_r+0x48>
 80032c0:	6863      	ldr	r3, [r4, #4]
 80032c2:	1ac0      	subs	r0, r0, r3
 80032c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80032c6:	b10b      	cbz	r3, 80032cc <__sflush_r+0x48>
 80032c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80032ca:	1ac0      	subs	r0, r0, r3
 80032cc:	2300      	movs	r3, #0
 80032ce:	4602      	mov	r2, r0
 80032d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032d2:	6a21      	ldr	r1, [r4, #32]
 80032d4:	4628      	mov	r0, r5
 80032d6:	47b0      	blx	r6
 80032d8:	1c43      	adds	r3, r0, #1
 80032da:	89a3      	ldrh	r3, [r4, #12]
 80032dc:	d106      	bne.n	80032ec <__sflush_r+0x68>
 80032de:	6829      	ldr	r1, [r5, #0]
 80032e0:	291d      	cmp	r1, #29
 80032e2:	d82b      	bhi.n	800333c <__sflush_r+0xb8>
 80032e4:	4a29      	ldr	r2, [pc, #164]	; (800338c <__sflush_r+0x108>)
 80032e6:	410a      	asrs	r2, r1
 80032e8:	07d6      	lsls	r6, r2, #31
 80032ea:	d427      	bmi.n	800333c <__sflush_r+0xb8>
 80032ec:	2200      	movs	r2, #0
 80032ee:	6062      	str	r2, [r4, #4]
 80032f0:	04d9      	lsls	r1, r3, #19
 80032f2:	6922      	ldr	r2, [r4, #16]
 80032f4:	6022      	str	r2, [r4, #0]
 80032f6:	d504      	bpl.n	8003302 <__sflush_r+0x7e>
 80032f8:	1c42      	adds	r2, r0, #1
 80032fa:	d101      	bne.n	8003300 <__sflush_r+0x7c>
 80032fc:	682b      	ldr	r3, [r5, #0]
 80032fe:	b903      	cbnz	r3, 8003302 <__sflush_r+0x7e>
 8003300:	6560      	str	r0, [r4, #84]	; 0x54
 8003302:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003304:	602f      	str	r7, [r5, #0]
 8003306:	2900      	cmp	r1, #0
 8003308:	d0c9      	beq.n	800329e <__sflush_r+0x1a>
 800330a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800330e:	4299      	cmp	r1, r3
 8003310:	d002      	beq.n	8003318 <__sflush_r+0x94>
 8003312:	4628      	mov	r0, r5
 8003314:	f7ff feb6 	bl	8003084 <_free_r>
 8003318:	2000      	movs	r0, #0
 800331a:	6360      	str	r0, [r4, #52]	; 0x34
 800331c:	e7c0      	b.n	80032a0 <__sflush_r+0x1c>
 800331e:	2301      	movs	r3, #1
 8003320:	4628      	mov	r0, r5
 8003322:	47b0      	blx	r6
 8003324:	1c41      	adds	r1, r0, #1
 8003326:	d1c8      	bne.n	80032ba <__sflush_r+0x36>
 8003328:	682b      	ldr	r3, [r5, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0c5      	beq.n	80032ba <__sflush_r+0x36>
 800332e:	2b1d      	cmp	r3, #29
 8003330:	d001      	beq.n	8003336 <__sflush_r+0xb2>
 8003332:	2b16      	cmp	r3, #22
 8003334:	d101      	bne.n	800333a <__sflush_r+0xb6>
 8003336:	602f      	str	r7, [r5, #0]
 8003338:	e7b1      	b.n	800329e <__sflush_r+0x1a>
 800333a:	89a3      	ldrh	r3, [r4, #12]
 800333c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003340:	81a3      	strh	r3, [r4, #12]
 8003342:	e7ad      	b.n	80032a0 <__sflush_r+0x1c>
 8003344:	690f      	ldr	r7, [r1, #16]
 8003346:	2f00      	cmp	r7, #0
 8003348:	d0a9      	beq.n	800329e <__sflush_r+0x1a>
 800334a:	0793      	lsls	r3, r2, #30
 800334c:	680e      	ldr	r6, [r1, #0]
 800334e:	bf08      	it	eq
 8003350:	694b      	ldreq	r3, [r1, #20]
 8003352:	600f      	str	r7, [r1, #0]
 8003354:	bf18      	it	ne
 8003356:	2300      	movne	r3, #0
 8003358:	eba6 0807 	sub.w	r8, r6, r7
 800335c:	608b      	str	r3, [r1, #8]
 800335e:	f1b8 0f00 	cmp.w	r8, #0
 8003362:	dd9c      	ble.n	800329e <__sflush_r+0x1a>
 8003364:	6a21      	ldr	r1, [r4, #32]
 8003366:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003368:	4643      	mov	r3, r8
 800336a:	463a      	mov	r2, r7
 800336c:	4628      	mov	r0, r5
 800336e:	47b0      	blx	r6
 8003370:	2800      	cmp	r0, #0
 8003372:	dc06      	bgt.n	8003382 <__sflush_r+0xfe>
 8003374:	89a3      	ldrh	r3, [r4, #12]
 8003376:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800337a:	81a3      	strh	r3, [r4, #12]
 800337c:	f04f 30ff 	mov.w	r0, #4294967295
 8003380:	e78e      	b.n	80032a0 <__sflush_r+0x1c>
 8003382:	4407      	add	r7, r0
 8003384:	eba8 0800 	sub.w	r8, r8, r0
 8003388:	e7e9      	b.n	800335e <__sflush_r+0xda>
 800338a:	bf00      	nop
 800338c:	dfbffffe 	.word	0xdfbffffe

08003390 <_fflush_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	690b      	ldr	r3, [r1, #16]
 8003394:	4605      	mov	r5, r0
 8003396:	460c      	mov	r4, r1
 8003398:	b913      	cbnz	r3, 80033a0 <_fflush_r+0x10>
 800339a:	2500      	movs	r5, #0
 800339c:	4628      	mov	r0, r5
 800339e:	bd38      	pop	{r3, r4, r5, pc}
 80033a0:	b118      	cbz	r0, 80033aa <_fflush_r+0x1a>
 80033a2:	6a03      	ldr	r3, [r0, #32]
 80033a4:	b90b      	cbnz	r3, 80033aa <_fflush_r+0x1a>
 80033a6:	f7ff fd59 	bl	8002e5c <__sinit>
 80033aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f3      	beq.n	800339a <_fflush_r+0xa>
 80033b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80033b4:	07d0      	lsls	r0, r2, #31
 80033b6:	d404      	bmi.n	80033c2 <_fflush_r+0x32>
 80033b8:	0599      	lsls	r1, r3, #22
 80033ba:	d402      	bmi.n	80033c2 <_fflush_r+0x32>
 80033bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033be:	f7ff fe40 	bl	8003042 <__retarget_lock_acquire_recursive>
 80033c2:	4628      	mov	r0, r5
 80033c4:	4621      	mov	r1, r4
 80033c6:	f7ff ff5d 	bl	8003284 <__sflush_r>
 80033ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033cc:	07da      	lsls	r2, r3, #31
 80033ce:	4605      	mov	r5, r0
 80033d0:	d4e4      	bmi.n	800339c <_fflush_r+0xc>
 80033d2:	89a3      	ldrh	r3, [r4, #12]
 80033d4:	059b      	lsls	r3, r3, #22
 80033d6:	d4e1      	bmi.n	800339c <_fflush_r+0xc>
 80033d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033da:	f7ff fe33 	bl	8003044 <__retarget_lock_release_recursive>
 80033de:	e7dd      	b.n	800339c <_fflush_r+0xc>

080033e0 <fiprintf>:
 80033e0:	b40e      	push	{r1, r2, r3}
 80033e2:	b503      	push	{r0, r1, lr}
 80033e4:	4601      	mov	r1, r0
 80033e6:	ab03      	add	r3, sp, #12
 80033e8:	4805      	ldr	r0, [pc, #20]	; (8003400 <fiprintf+0x20>)
 80033ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80033ee:	6800      	ldr	r0, [r0, #0]
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	f000 f847 	bl	8003484 <_vfiprintf_r>
 80033f6:	b002      	add	sp, #8
 80033f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80033fc:	b003      	add	sp, #12
 80033fe:	4770      	bx	lr
 8003400:	20000068 	.word	0x20000068

08003404 <_sbrk_r>:
 8003404:	b538      	push	{r3, r4, r5, lr}
 8003406:	4d06      	ldr	r5, [pc, #24]	; (8003420 <_sbrk_r+0x1c>)
 8003408:	2300      	movs	r3, #0
 800340a:	4604      	mov	r4, r0
 800340c:	4608      	mov	r0, r1
 800340e:	602b      	str	r3, [r5, #0]
 8003410:	f7fd fdd0 	bl	8000fb4 <_sbrk>
 8003414:	1c43      	adds	r3, r0, #1
 8003416:	d102      	bne.n	800341e <_sbrk_r+0x1a>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b103      	cbz	r3, 800341e <_sbrk_r+0x1a>
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	2000026c 	.word	0x2000026c

08003424 <abort>:
 8003424:	b508      	push	{r3, lr}
 8003426:	2006      	movs	r0, #6
 8003428:	f000 fb94 	bl	8003b54 <raise>
 800342c:	2001      	movs	r0, #1
 800342e:	f7fd fd49 	bl	8000ec4 <_exit>

08003432 <__sfputc_r>:
 8003432:	6893      	ldr	r3, [r2, #8]
 8003434:	3b01      	subs	r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	b410      	push	{r4}
 800343a:	6093      	str	r3, [r2, #8]
 800343c:	da08      	bge.n	8003450 <__sfputc_r+0x1e>
 800343e:	6994      	ldr	r4, [r2, #24]
 8003440:	42a3      	cmp	r3, r4
 8003442:	db01      	blt.n	8003448 <__sfputc_r+0x16>
 8003444:	290a      	cmp	r1, #10
 8003446:	d103      	bne.n	8003450 <__sfputc_r+0x1e>
 8003448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800344c:	f000 bac4 	b.w	80039d8 <__swbuf_r>
 8003450:	6813      	ldr	r3, [r2, #0]
 8003452:	1c58      	adds	r0, r3, #1
 8003454:	6010      	str	r0, [r2, #0]
 8003456:	7019      	strb	r1, [r3, #0]
 8003458:	4608      	mov	r0, r1
 800345a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800345e:	4770      	bx	lr

08003460 <__sfputs_r>:
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	4606      	mov	r6, r0
 8003464:	460f      	mov	r7, r1
 8003466:	4614      	mov	r4, r2
 8003468:	18d5      	adds	r5, r2, r3
 800346a:	42ac      	cmp	r4, r5
 800346c:	d101      	bne.n	8003472 <__sfputs_r+0x12>
 800346e:	2000      	movs	r0, #0
 8003470:	e007      	b.n	8003482 <__sfputs_r+0x22>
 8003472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003476:	463a      	mov	r2, r7
 8003478:	4630      	mov	r0, r6
 800347a:	f7ff ffda 	bl	8003432 <__sfputc_r>
 800347e:	1c43      	adds	r3, r0, #1
 8003480:	d1f3      	bne.n	800346a <__sfputs_r+0xa>
 8003482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003484 <_vfiprintf_r>:
 8003484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003488:	460d      	mov	r5, r1
 800348a:	b09d      	sub	sp, #116	; 0x74
 800348c:	4614      	mov	r4, r2
 800348e:	4698      	mov	r8, r3
 8003490:	4606      	mov	r6, r0
 8003492:	b118      	cbz	r0, 800349c <_vfiprintf_r+0x18>
 8003494:	6a03      	ldr	r3, [r0, #32]
 8003496:	b90b      	cbnz	r3, 800349c <_vfiprintf_r+0x18>
 8003498:	f7ff fce0 	bl	8002e5c <__sinit>
 800349c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800349e:	07d9      	lsls	r1, r3, #31
 80034a0:	d405      	bmi.n	80034ae <_vfiprintf_r+0x2a>
 80034a2:	89ab      	ldrh	r3, [r5, #12]
 80034a4:	059a      	lsls	r2, r3, #22
 80034a6:	d402      	bmi.n	80034ae <_vfiprintf_r+0x2a>
 80034a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80034aa:	f7ff fdca 	bl	8003042 <__retarget_lock_acquire_recursive>
 80034ae:	89ab      	ldrh	r3, [r5, #12]
 80034b0:	071b      	lsls	r3, r3, #28
 80034b2:	d501      	bpl.n	80034b8 <_vfiprintf_r+0x34>
 80034b4:	692b      	ldr	r3, [r5, #16]
 80034b6:	b99b      	cbnz	r3, 80034e0 <_vfiprintf_r+0x5c>
 80034b8:	4629      	mov	r1, r5
 80034ba:	4630      	mov	r0, r6
 80034bc:	f000 faca 	bl	8003a54 <__swsetup_r>
 80034c0:	b170      	cbz	r0, 80034e0 <_vfiprintf_r+0x5c>
 80034c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80034c4:	07dc      	lsls	r4, r3, #31
 80034c6:	d504      	bpl.n	80034d2 <_vfiprintf_r+0x4e>
 80034c8:	f04f 30ff 	mov.w	r0, #4294967295
 80034cc:	b01d      	add	sp, #116	; 0x74
 80034ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034d2:	89ab      	ldrh	r3, [r5, #12]
 80034d4:	0598      	lsls	r0, r3, #22
 80034d6:	d4f7      	bmi.n	80034c8 <_vfiprintf_r+0x44>
 80034d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80034da:	f7ff fdb3 	bl	8003044 <__retarget_lock_release_recursive>
 80034de:	e7f3      	b.n	80034c8 <_vfiprintf_r+0x44>
 80034e0:	2300      	movs	r3, #0
 80034e2:	9309      	str	r3, [sp, #36]	; 0x24
 80034e4:	2320      	movs	r3, #32
 80034e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80034ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80034ee:	2330      	movs	r3, #48	; 0x30
 80034f0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80036a4 <_vfiprintf_r+0x220>
 80034f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80034f8:	f04f 0901 	mov.w	r9, #1
 80034fc:	4623      	mov	r3, r4
 80034fe:	469a      	mov	sl, r3
 8003500:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003504:	b10a      	cbz	r2, 800350a <_vfiprintf_r+0x86>
 8003506:	2a25      	cmp	r2, #37	; 0x25
 8003508:	d1f9      	bne.n	80034fe <_vfiprintf_r+0x7a>
 800350a:	ebba 0b04 	subs.w	fp, sl, r4
 800350e:	d00b      	beq.n	8003528 <_vfiprintf_r+0xa4>
 8003510:	465b      	mov	r3, fp
 8003512:	4622      	mov	r2, r4
 8003514:	4629      	mov	r1, r5
 8003516:	4630      	mov	r0, r6
 8003518:	f7ff ffa2 	bl	8003460 <__sfputs_r>
 800351c:	3001      	adds	r0, #1
 800351e:	f000 80a9 	beq.w	8003674 <_vfiprintf_r+0x1f0>
 8003522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003524:	445a      	add	r2, fp
 8003526:	9209      	str	r2, [sp, #36]	; 0x24
 8003528:	f89a 3000 	ldrb.w	r3, [sl]
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 80a1 	beq.w	8003674 <_vfiprintf_r+0x1f0>
 8003532:	2300      	movs	r3, #0
 8003534:	f04f 32ff 	mov.w	r2, #4294967295
 8003538:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800353c:	f10a 0a01 	add.w	sl, sl, #1
 8003540:	9304      	str	r3, [sp, #16]
 8003542:	9307      	str	r3, [sp, #28]
 8003544:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003548:	931a      	str	r3, [sp, #104]	; 0x68
 800354a:	4654      	mov	r4, sl
 800354c:	2205      	movs	r2, #5
 800354e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003552:	4854      	ldr	r0, [pc, #336]	; (80036a4 <_vfiprintf_r+0x220>)
 8003554:	f7fc fe3c 	bl	80001d0 <memchr>
 8003558:	9a04      	ldr	r2, [sp, #16]
 800355a:	b9d8      	cbnz	r0, 8003594 <_vfiprintf_r+0x110>
 800355c:	06d1      	lsls	r1, r2, #27
 800355e:	bf44      	itt	mi
 8003560:	2320      	movmi	r3, #32
 8003562:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003566:	0713      	lsls	r3, r2, #28
 8003568:	bf44      	itt	mi
 800356a:	232b      	movmi	r3, #43	; 0x2b
 800356c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003570:	f89a 3000 	ldrb.w	r3, [sl]
 8003574:	2b2a      	cmp	r3, #42	; 0x2a
 8003576:	d015      	beq.n	80035a4 <_vfiprintf_r+0x120>
 8003578:	9a07      	ldr	r2, [sp, #28]
 800357a:	4654      	mov	r4, sl
 800357c:	2000      	movs	r0, #0
 800357e:	f04f 0c0a 	mov.w	ip, #10
 8003582:	4621      	mov	r1, r4
 8003584:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003588:	3b30      	subs	r3, #48	; 0x30
 800358a:	2b09      	cmp	r3, #9
 800358c:	d94d      	bls.n	800362a <_vfiprintf_r+0x1a6>
 800358e:	b1b0      	cbz	r0, 80035be <_vfiprintf_r+0x13a>
 8003590:	9207      	str	r2, [sp, #28]
 8003592:	e014      	b.n	80035be <_vfiprintf_r+0x13a>
 8003594:	eba0 0308 	sub.w	r3, r0, r8
 8003598:	fa09 f303 	lsl.w	r3, r9, r3
 800359c:	4313      	orrs	r3, r2
 800359e:	9304      	str	r3, [sp, #16]
 80035a0:	46a2      	mov	sl, r4
 80035a2:	e7d2      	b.n	800354a <_vfiprintf_r+0xc6>
 80035a4:	9b03      	ldr	r3, [sp, #12]
 80035a6:	1d19      	adds	r1, r3, #4
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	9103      	str	r1, [sp, #12]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bfbb      	ittet	lt
 80035b0:	425b      	neglt	r3, r3
 80035b2:	f042 0202 	orrlt.w	r2, r2, #2
 80035b6:	9307      	strge	r3, [sp, #28]
 80035b8:	9307      	strlt	r3, [sp, #28]
 80035ba:	bfb8      	it	lt
 80035bc:	9204      	strlt	r2, [sp, #16]
 80035be:	7823      	ldrb	r3, [r4, #0]
 80035c0:	2b2e      	cmp	r3, #46	; 0x2e
 80035c2:	d10c      	bne.n	80035de <_vfiprintf_r+0x15a>
 80035c4:	7863      	ldrb	r3, [r4, #1]
 80035c6:	2b2a      	cmp	r3, #42	; 0x2a
 80035c8:	d134      	bne.n	8003634 <_vfiprintf_r+0x1b0>
 80035ca:	9b03      	ldr	r3, [sp, #12]
 80035cc:	1d1a      	adds	r2, r3, #4
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	9203      	str	r2, [sp, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	bfb8      	it	lt
 80035d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80035da:	3402      	adds	r4, #2
 80035dc:	9305      	str	r3, [sp, #20]
 80035de:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80036b4 <_vfiprintf_r+0x230>
 80035e2:	7821      	ldrb	r1, [r4, #0]
 80035e4:	2203      	movs	r2, #3
 80035e6:	4650      	mov	r0, sl
 80035e8:	f7fc fdf2 	bl	80001d0 <memchr>
 80035ec:	b138      	cbz	r0, 80035fe <_vfiprintf_r+0x17a>
 80035ee:	9b04      	ldr	r3, [sp, #16]
 80035f0:	eba0 000a 	sub.w	r0, r0, sl
 80035f4:	2240      	movs	r2, #64	; 0x40
 80035f6:	4082      	lsls	r2, r0
 80035f8:	4313      	orrs	r3, r2
 80035fa:	3401      	adds	r4, #1
 80035fc:	9304      	str	r3, [sp, #16]
 80035fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003602:	4829      	ldr	r0, [pc, #164]	; (80036a8 <_vfiprintf_r+0x224>)
 8003604:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003608:	2206      	movs	r2, #6
 800360a:	f7fc fde1 	bl	80001d0 <memchr>
 800360e:	2800      	cmp	r0, #0
 8003610:	d03f      	beq.n	8003692 <_vfiprintf_r+0x20e>
 8003612:	4b26      	ldr	r3, [pc, #152]	; (80036ac <_vfiprintf_r+0x228>)
 8003614:	bb1b      	cbnz	r3, 800365e <_vfiprintf_r+0x1da>
 8003616:	9b03      	ldr	r3, [sp, #12]
 8003618:	3307      	adds	r3, #7
 800361a:	f023 0307 	bic.w	r3, r3, #7
 800361e:	3308      	adds	r3, #8
 8003620:	9303      	str	r3, [sp, #12]
 8003622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003624:	443b      	add	r3, r7
 8003626:	9309      	str	r3, [sp, #36]	; 0x24
 8003628:	e768      	b.n	80034fc <_vfiprintf_r+0x78>
 800362a:	fb0c 3202 	mla	r2, ip, r2, r3
 800362e:	460c      	mov	r4, r1
 8003630:	2001      	movs	r0, #1
 8003632:	e7a6      	b.n	8003582 <_vfiprintf_r+0xfe>
 8003634:	2300      	movs	r3, #0
 8003636:	3401      	adds	r4, #1
 8003638:	9305      	str	r3, [sp, #20]
 800363a:	4619      	mov	r1, r3
 800363c:	f04f 0c0a 	mov.w	ip, #10
 8003640:	4620      	mov	r0, r4
 8003642:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003646:	3a30      	subs	r2, #48	; 0x30
 8003648:	2a09      	cmp	r2, #9
 800364a:	d903      	bls.n	8003654 <_vfiprintf_r+0x1d0>
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0c6      	beq.n	80035de <_vfiprintf_r+0x15a>
 8003650:	9105      	str	r1, [sp, #20]
 8003652:	e7c4      	b.n	80035de <_vfiprintf_r+0x15a>
 8003654:	fb0c 2101 	mla	r1, ip, r1, r2
 8003658:	4604      	mov	r4, r0
 800365a:	2301      	movs	r3, #1
 800365c:	e7f0      	b.n	8003640 <_vfiprintf_r+0x1bc>
 800365e:	ab03      	add	r3, sp, #12
 8003660:	9300      	str	r3, [sp, #0]
 8003662:	462a      	mov	r2, r5
 8003664:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <_vfiprintf_r+0x22c>)
 8003666:	a904      	add	r1, sp, #16
 8003668:	4630      	mov	r0, r6
 800366a:	f3af 8000 	nop.w
 800366e:	4607      	mov	r7, r0
 8003670:	1c78      	adds	r0, r7, #1
 8003672:	d1d6      	bne.n	8003622 <_vfiprintf_r+0x19e>
 8003674:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003676:	07d9      	lsls	r1, r3, #31
 8003678:	d405      	bmi.n	8003686 <_vfiprintf_r+0x202>
 800367a:	89ab      	ldrh	r3, [r5, #12]
 800367c:	059a      	lsls	r2, r3, #22
 800367e:	d402      	bmi.n	8003686 <_vfiprintf_r+0x202>
 8003680:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003682:	f7ff fcdf 	bl	8003044 <__retarget_lock_release_recursive>
 8003686:	89ab      	ldrh	r3, [r5, #12]
 8003688:	065b      	lsls	r3, r3, #25
 800368a:	f53f af1d 	bmi.w	80034c8 <_vfiprintf_r+0x44>
 800368e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003690:	e71c      	b.n	80034cc <_vfiprintf_r+0x48>
 8003692:	ab03      	add	r3, sp, #12
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	462a      	mov	r2, r5
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <_vfiprintf_r+0x22c>)
 800369a:	a904      	add	r1, sp, #16
 800369c:	4630      	mov	r0, r6
 800369e:	f000 f879 	bl	8003794 <_printf_i>
 80036a2:	e7e4      	b.n	800366e <_vfiprintf_r+0x1ea>
 80036a4:	08003d67 	.word	0x08003d67
 80036a8:	08003d71 	.word	0x08003d71
 80036ac:	00000000 	.word	0x00000000
 80036b0:	08003461 	.word	0x08003461
 80036b4:	08003d6d 	.word	0x08003d6d

080036b8 <_printf_common>:
 80036b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036bc:	4616      	mov	r6, r2
 80036be:	4699      	mov	r9, r3
 80036c0:	688a      	ldr	r2, [r1, #8]
 80036c2:	690b      	ldr	r3, [r1, #16]
 80036c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036c8:	4293      	cmp	r3, r2
 80036ca:	bfb8      	it	lt
 80036cc:	4613      	movlt	r3, r2
 80036ce:	6033      	str	r3, [r6, #0]
 80036d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036d4:	4607      	mov	r7, r0
 80036d6:	460c      	mov	r4, r1
 80036d8:	b10a      	cbz	r2, 80036de <_printf_common+0x26>
 80036da:	3301      	adds	r3, #1
 80036dc:	6033      	str	r3, [r6, #0]
 80036de:	6823      	ldr	r3, [r4, #0]
 80036e0:	0699      	lsls	r1, r3, #26
 80036e2:	bf42      	ittt	mi
 80036e4:	6833      	ldrmi	r3, [r6, #0]
 80036e6:	3302      	addmi	r3, #2
 80036e8:	6033      	strmi	r3, [r6, #0]
 80036ea:	6825      	ldr	r5, [r4, #0]
 80036ec:	f015 0506 	ands.w	r5, r5, #6
 80036f0:	d106      	bne.n	8003700 <_printf_common+0x48>
 80036f2:	f104 0a19 	add.w	sl, r4, #25
 80036f6:	68e3      	ldr	r3, [r4, #12]
 80036f8:	6832      	ldr	r2, [r6, #0]
 80036fa:	1a9b      	subs	r3, r3, r2
 80036fc:	42ab      	cmp	r3, r5
 80036fe:	dc26      	bgt.n	800374e <_printf_common+0x96>
 8003700:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003704:	1e13      	subs	r3, r2, #0
 8003706:	6822      	ldr	r2, [r4, #0]
 8003708:	bf18      	it	ne
 800370a:	2301      	movne	r3, #1
 800370c:	0692      	lsls	r2, r2, #26
 800370e:	d42b      	bmi.n	8003768 <_printf_common+0xb0>
 8003710:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003714:	4649      	mov	r1, r9
 8003716:	4638      	mov	r0, r7
 8003718:	47c0      	blx	r8
 800371a:	3001      	adds	r0, #1
 800371c:	d01e      	beq.n	800375c <_printf_common+0xa4>
 800371e:	6823      	ldr	r3, [r4, #0]
 8003720:	6922      	ldr	r2, [r4, #16]
 8003722:	f003 0306 	and.w	r3, r3, #6
 8003726:	2b04      	cmp	r3, #4
 8003728:	bf02      	ittt	eq
 800372a:	68e5      	ldreq	r5, [r4, #12]
 800372c:	6833      	ldreq	r3, [r6, #0]
 800372e:	1aed      	subeq	r5, r5, r3
 8003730:	68a3      	ldr	r3, [r4, #8]
 8003732:	bf0c      	ite	eq
 8003734:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003738:	2500      	movne	r5, #0
 800373a:	4293      	cmp	r3, r2
 800373c:	bfc4      	itt	gt
 800373e:	1a9b      	subgt	r3, r3, r2
 8003740:	18ed      	addgt	r5, r5, r3
 8003742:	2600      	movs	r6, #0
 8003744:	341a      	adds	r4, #26
 8003746:	42b5      	cmp	r5, r6
 8003748:	d11a      	bne.n	8003780 <_printf_common+0xc8>
 800374a:	2000      	movs	r0, #0
 800374c:	e008      	b.n	8003760 <_printf_common+0xa8>
 800374e:	2301      	movs	r3, #1
 8003750:	4652      	mov	r2, sl
 8003752:	4649      	mov	r1, r9
 8003754:	4638      	mov	r0, r7
 8003756:	47c0      	blx	r8
 8003758:	3001      	adds	r0, #1
 800375a:	d103      	bne.n	8003764 <_printf_common+0xac>
 800375c:	f04f 30ff 	mov.w	r0, #4294967295
 8003760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003764:	3501      	adds	r5, #1
 8003766:	e7c6      	b.n	80036f6 <_printf_common+0x3e>
 8003768:	18e1      	adds	r1, r4, r3
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	2030      	movs	r0, #48	; 0x30
 800376e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003772:	4422      	add	r2, r4
 8003774:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003778:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800377c:	3302      	adds	r3, #2
 800377e:	e7c7      	b.n	8003710 <_printf_common+0x58>
 8003780:	2301      	movs	r3, #1
 8003782:	4622      	mov	r2, r4
 8003784:	4649      	mov	r1, r9
 8003786:	4638      	mov	r0, r7
 8003788:	47c0      	blx	r8
 800378a:	3001      	adds	r0, #1
 800378c:	d0e6      	beq.n	800375c <_printf_common+0xa4>
 800378e:	3601      	adds	r6, #1
 8003790:	e7d9      	b.n	8003746 <_printf_common+0x8e>
	...

08003794 <_printf_i>:
 8003794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003798:	7e0f      	ldrb	r7, [r1, #24]
 800379a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800379c:	2f78      	cmp	r7, #120	; 0x78
 800379e:	4691      	mov	r9, r2
 80037a0:	4680      	mov	r8, r0
 80037a2:	460c      	mov	r4, r1
 80037a4:	469a      	mov	sl, r3
 80037a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80037aa:	d807      	bhi.n	80037bc <_printf_i+0x28>
 80037ac:	2f62      	cmp	r7, #98	; 0x62
 80037ae:	d80a      	bhi.n	80037c6 <_printf_i+0x32>
 80037b0:	2f00      	cmp	r7, #0
 80037b2:	f000 80d4 	beq.w	800395e <_printf_i+0x1ca>
 80037b6:	2f58      	cmp	r7, #88	; 0x58
 80037b8:	f000 80c0 	beq.w	800393c <_printf_i+0x1a8>
 80037bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80037c4:	e03a      	b.n	800383c <_printf_i+0xa8>
 80037c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80037ca:	2b15      	cmp	r3, #21
 80037cc:	d8f6      	bhi.n	80037bc <_printf_i+0x28>
 80037ce:	a101      	add	r1, pc, #4	; (adr r1, 80037d4 <_printf_i+0x40>)
 80037d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037d4:	0800382d 	.word	0x0800382d
 80037d8:	08003841 	.word	0x08003841
 80037dc:	080037bd 	.word	0x080037bd
 80037e0:	080037bd 	.word	0x080037bd
 80037e4:	080037bd 	.word	0x080037bd
 80037e8:	080037bd 	.word	0x080037bd
 80037ec:	08003841 	.word	0x08003841
 80037f0:	080037bd 	.word	0x080037bd
 80037f4:	080037bd 	.word	0x080037bd
 80037f8:	080037bd 	.word	0x080037bd
 80037fc:	080037bd 	.word	0x080037bd
 8003800:	08003945 	.word	0x08003945
 8003804:	0800386d 	.word	0x0800386d
 8003808:	080038ff 	.word	0x080038ff
 800380c:	080037bd 	.word	0x080037bd
 8003810:	080037bd 	.word	0x080037bd
 8003814:	08003967 	.word	0x08003967
 8003818:	080037bd 	.word	0x080037bd
 800381c:	0800386d 	.word	0x0800386d
 8003820:	080037bd 	.word	0x080037bd
 8003824:	080037bd 	.word	0x080037bd
 8003828:	08003907 	.word	0x08003907
 800382c:	682b      	ldr	r3, [r5, #0]
 800382e:	1d1a      	adds	r2, r3, #4
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	602a      	str	r2, [r5, #0]
 8003834:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003838:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800383c:	2301      	movs	r3, #1
 800383e:	e09f      	b.n	8003980 <_printf_i+0x1ec>
 8003840:	6820      	ldr	r0, [r4, #0]
 8003842:	682b      	ldr	r3, [r5, #0]
 8003844:	0607      	lsls	r7, r0, #24
 8003846:	f103 0104 	add.w	r1, r3, #4
 800384a:	6029      	str	r1, [r5, #0]
 800384c:	d501      	bpl.n	8003852 <_printf_i+0xbe>
 800384e:	681e      	ldr	r6, [r3, #0]
 8003850:	e003      	b.n	800385a <_printf_i+0xc6>
 8003852:	0646      	lsls	r6, r0, #25
 8003854:	d5fb      	bpl.n	800384e <_printf_i+0xba>
 8003856:	f9b3 6000 	ldrsh.w	r6, [r3]
 800385a:	2e00      	cmp	r6, #0
 800385c:	da03      	bge.n	8003866 <_printf_i+0xd2>
 800385e:	232d      	movs	r3, #45	; 0x2d
 8003860:	4276      	negs	r6, r6
 8003862:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003866:	485a      	ldr	r0, [pc, #360]	; (80039d0 <_printf_i+0x23c>)
 8003868:	230a      	movs	r3, #10
 800386a:	e012      	b.n	8003892 <_printf_i+0xfe>
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	6820      	ldr	r0, [r4, #0]
 8003870:	1d19      	adds	r1, r3, #4
 8003872:	6029      	str	r1, [r5, #0]
 8003874:	0605      	lsls	r5, r0, #24
 8003876:	d501      	bpl.n	800387c <_printf_i+0xe8>
 8003878:	681e      	ldr	r6, [r3, #0]
 800387a:	e002      	b.n	8003882 <_printf_i+0xee>
 800387c:	0641      	lsls	r1, r0, #25
 800387e:	d5fb      	bpl.n	8003878 <_printf_i+0xe4>
 8003880:	881e      	ldrh	r6, [r3, #0]
 8003882:	4853      	ldr	r0, [pc, #332]	; (80039d0 <_printf_i+0x23c>)
 8003884:	2f6f      	cmp	r7, #111	; 0x6f
 8003886:	bf0c      	ite	eq
 8003888:	2308      	moveq	r3, #8
 800388a:	230a      	movne	r3, #10
 800388c:	2100      	movs	r1, #0
 800388e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003892:	6865      	ldr	r5, [r4, #4]
 8003894:	60a5      	str	r5, [r4, #8]
 8003896:	2d00      	cmp	r5, #0
 8003898:	bfa2      	ittt	ge
 800389a:	6821      	ldrge	r1, [r4, #0]
 800389c:	f021 0104 	bicge.w	r1, r1, #4
 80038a0:	6021      	strge	r1, [r4, #0]
 80038a2:	b90e      	cbnz	r6, 80038a8 <_printf_i+0x114>
 80038a4:	2d00      	cmp	r5, #0
 80038a6:	d04b      	beq.n	8003940 <_printf_i+0x1ac>
 80038a8:	4615      	mov	r5, r2
 80038aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80038ae:	fb03 6711 	mls	r7, r3, r1, r6
 80038b2:	5dc7      	ldrb	r7, [r0, r7]
 80038b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80038b8:	4637      	mov	r7, r6
 80038ba:	42bb      	cmp	r3, r7
 80038bc:	460e      	mov	r6, r1
 80038be:	d9f4      	bls.n	80038aa <_printf_i+0x116>
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d10b      	bne.n	80038dc <_printf_i+0x148>
 80038c4:	6823      	ldr	r3, [r4, #0]
 80038c6:	07de      	lsls	r6, r3, #31
 80038c8:	d508      	bpl.n	80038dc <_printf_i+0x148>
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	6861      	ldr	r1, [r4, #4]
 80038ce:	4299      	cmp	r1, r3
 80038d0:	bfde      	ittt	le
 80038d2:	2330      	movle	r3, #48	; 0x30
 80038d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80038d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80038dc:	1b52      	subs	r2, r2, r5
 80038de:	6122      	str	r2, [r4, #16]
 80038e0:	f8cd a000 	str.w	sl, [sp]
 80038e4:	464b      	mov	r3, r9
 80038e6:	aa03      	add	r2, sp, #12
 80038e8:	4621      	mov	r1, r4
 80038ea:	4640      	mov	r0, r8
 80038ec:	f7ff fee4 	bl	80036b8 <_printf_common>
 80038f0:	3001      	adds	r0, #1
 80038f2:	d14a      	bne.n	800398a <_printf_i+0x1f6>
 80038f4:	f04f 30ff 	mov.w	r0, #4294967295
 80038f8:	b004      	add	sp, #16
 80038fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	f043 0320 	orr.w	r3, r3, #32
 8003904:	6023      	str	r3, [r4, #0]
 8003906:	4833      	ldr	r0, [pc, #204]	; (80039d4 <_printf_i+0x240>)
 8003908:	2778      	movs	r7, #120	; 0x78
 800390a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	6829      	ldr	r1, [r5, #0]
 8003912:	061f      	lsls	r7, r3, #24
 8003914:	f851 6b04 	ldr.w	r6, [r1], #4
 8003918:	d402      	bmi.n	8003920 <_printf_i+0x18c>
 800391a:	065f      	lsls	r7, r3, #25
 800391c:	bf48      	it	mi
 800391e:	b2b6      	uxthmi	r6, r6
 8003920:	07df      	lsls	r7, r3, #31
 8003922:	bf48      	it	mi
 8003924:	f043 0320 	orrmi.w	r3, r3, #32
 8003928:	6029      	str	r1, [r5, #0]
 800392a:	bf48      	it	mi
 800392c:	6023      	strmi	r3, [r4, #0]
 800392e:	b91e      	cbnz	r6, 8003938 <_printf_i+0x1a4>
 8003930:	6823      	ldr	r3, [r4, #0]
 8003932:	f023 0320 	bic.w	r3, r3, #32
 8003936:	6023      	str	r3, [r4, #0]
 8003938:	2310      	movs	r3, #16
 800393a:	e7a7      	b.n	800388c <_printf_i+0xf8>
 800393c:	4824      	ldr	r0, [pc, #144]	; (80039d0 <_printf_i+0x23c>)
 800393e:	e7e4      	b.n	800390a <_printf_i+0x176>
 8003940:	4615      	mov	r5, r2
 8003942:	e7bd      	b.n	80038c0 <_printf_i+0x12c>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	6826      	ldr	r6, [r4, #0]
 8003948:	6961      	ldr	r1, [r4, #20]
 800394a:	1d18      	adds	r0, r3, #4
 800394c:	6028      	str	r0, [r5, #0]
 800394e:	0635      	lsls	r5, r6, #24
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	d501      	bpl.n	8003958 <_printf_i+0x1c4>
 8003954:	6019      	str	r1, [r3, #0]
 8003956:	e002      	b.n	800395e <_printf_i+0x1ca>
 8003958:	0670      	lsls	r0, r6, #25
 800395a:	d5fb      	bpl.n	8003954 <_printf_i+0x1c0>
 800395c:	8019      	strh	r1, [r3, #0]
 800395e:	2300      	movs	r3, #0
 8003960:	6123      	str	r3, [r4, #16]
 8003962:	4615      	mov	r5, r2
 8003964:	e7bc      	b.n	80038e0 <_printf_i+0x14c>
 8003966:	682b      	ldr	r3, [r5, #0]
 8003968:	1d1a      	adds	r2, r3, #4
 800396a:	602a      	str	r2, [r5, #0]
 800396c:	681d      	ldr	r5, [r3, #0]
 800396e:	6862      	ldr	r2, [r4, #4]
 8003970:	2100      	movs	r1, #0
 8003972:	4628      	mov	r0, r5
 8003974:	f7fc fc2c 	bl	80001d0 <memchr>
 8003978:	b108      	cbz	r0, 800397e <_printf_i+0x1ea>
 800397a:	1b40      	subs	r0, r0, r5
 800397c:	6060      	str	r0, [r4, #4]
 800397e:	6863      	ldr	r3, [r4, #4]
 8003980:	6123      	str	r3, [r4, #16]
 8003982:	2300      	movs	r3, #0
 8003984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003988:	e7aa      	b.n	80038e0 <_printf_i+0x14c>
 800398a:	6923      	ldr	r3, [r4, #16]
 800398c:	462a      	mov	r2, r5
 800398e:	4649      	mov	r1, r9
 8003990:	4640      	mov	r0, r8
 8003992:	47d0      	blx	sl
 8003994:	3001      	adds	r0, #1
 8003996:	d0ad      	beq.n	80038f4 <_printf_i+0x160>
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	079b      	lsls	r3, r3, #30
 800399c:	d413      	bmi.n	80039c6 <_printf_i+0x232>
 800399e:	68e0      	ldr	r0, [r4, #12]
 80039a0:	9b03      	ldr	r3, [sp, #12]
 80039a2:	4298      	cmp	r0, r3
 80039a4:	bfb8      	it	lt
 80039a6:	4618      	movlt	r0, r3
 80039a8:	e7a6      	b.n	80038f8 <_printf_i+0x164>
 80039aa:	2301      	movs	r3, #1
 80039ac:	4632      	mov	r2, r6
 80039ae:	4649      	mov	r1, r9
 80039b0:	4640      	mov	r0, r8
 80039b2:	47d0      	blx	sl
 80039b4:	3001      	adds	r0, #1
 80039b6:	d09d      	beq.n	80038f4 <_printf_i+0x160>
 80039b8:	3501      	adds	r5, #1
 80039ba:	68e3      	ldr	r3, [r4, #12]
 80039bc:	9903      	ldr	r1, [sp, #12]
 80039be:	1a5b      	subs	r3, r3, r1
 80039c0:	42ab      	cmp	r3, r5
 80039c2:	dcf2      	bgt.n	80039aa <_printf_i+0x216>
 80039c4:	e7eb      	b.n	800399e <_printf_i+0x20a>
 80039c6:	2500      	movs	r5, #0
 80039c8:	f104 0619 	add.w	r6, r4, #25
 80039cc:	e7f5      	b.n	80039ba <_printf_i+0x226>
 80039ce:	bf00      	nop
 80039d0:	08003d78 	.word	0x08003d78
 80039d4:	08003d89 	.word	0x08003d89

080039d8 <__swbuf_r>:
 80039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039da:	460e      	mov	r6, r1
 80039dc:	4614      	mov	r4, r2
 80039de:	4605      	mov	r5, r0
 80039e0:	b118      	cbz	r0, 80039ea <__swbuf_r+0x12>
 80039e2:	6a03      	ldr	r3, [r0, #32]
 80039e4:	b90b      	cbnz	r3, 80039ea <__swbuf_r+0x12>
 80039e6:	f7ff fa39 	bl	8002e5c <__sinit>
 80039ea:	69a3      	ldr	r3, [r4, #24]
 80039ec:	60a3      	str	r3, [r4, #8]
 80039ee:	89a3      	ldrh	r3, [r4, #12]
 80039f0:	071a      	lsls	r2, r3, #28
 80039f2:	d525      	bpl.n	8003a40 <__swbuf_r+0x68>
 80039f4:	6923      	ldr	r3, [r4, #16]
 80039f6:	b31b      	cbz	r3, 8003a40 <__swbuf_r+0x68>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	6922      	ldr	r2, [r4, #16]
 80039fc:	1a98      	subs	r0, r3, r2
 80039fe:	6963      	ldr	r3, [r4, #20]
 8003a00:	b2f6      	uxtb	r6, r6
 8003a02:	4283      	cmp	r3, r0
 8003a04:	4637      	mov	r7, r6
 8003a06:	dc04      	bgt.n	8003a12 <__swbuf_r+0x3a>
 8003a08:	4621      	mov	r1, r4
 8003a0a:	4628      	mov	r0, r5
 8003a0c:	f7ff fcc0 	bl	8003390 <_fflush_r>
 8003a10:	b9e0      	cbnz	r0, 8003a4c <__swbuf_r+0x74>
 8003a12:	68a3      	ldr	r3, [r4, #8]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	60a3      	str	r3, [r4, #8]
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	6022      	str	r2, [r4, #0]
 8003a1e:	701e      	strb	r6, [r3, #0]
 8003a20:	6962      	ldr	r2, [r4, #20]
 8003a22:	1c43      	adds	r3, r0, #1
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d004      	beq.n	8003a32 <__swbuf_r+0x5a>
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	07db      	lsls	r3, r3, #31
 8003a2c:	d506      	bpl.n	8003a3c <__swbuf_r+0x64>
 8003a2e:	2e0a      	cmp	r6, #10
 8003a30:	d104      	bne.n	8003a3c <__swbuf_r+0x64>
 8003a32:	4621      	mov	r1, r4
 8003a34:	4628      	mov	r0, r5
 8003a36:	f7ff fcab 	bl	8003390 <_fflush_r>
 8003a3a:	b938      	cbnz	r0, 8003a4c <__swbuf_r+0x74>
 8003a3c:	4638      	mov	r0, r7
 8003a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a40:	4621      	mov	r1, r4
 8003a42:	4628      	mov	r0, r5
 8003a44:	f000 f806 	bl	8003a54 <__swsetup_r>
 8003a48:	2800      	cmp	r0, #0
 8003a4a:	d0d5      	beq.n	80039f8 <__swbuf_r+0x20>
 8003a4c:	f04f 37ff 	mov.w	r7, #4294967295
 8003a50:	e7f4      	b.n	8003a3c <__swbuf_r+0x64>
	...

08003a54 <__swsetup_r>:
 8003a54:	b538      	push	{r3, r4, r5, lr}
 8003a56:	4b2a      	ldr	r3, [pc, #168]	; (8003b00 <__swsetup_r+0xac>)
 8003a58:	4605      	mov	r5, r0
 8003a5a:	6818      	ldr	r0, [r3, #0]
 8003a5c:	460c      	mov	r4, r1
 8003a5e:	b118      	cbz	r0, 8003a68 <__swsetup_r+0x14>
 8003a60:	6a03      	ldr	r3, [r0, #32]
 8003a62:	b90b      	cbnz	r3, 8003a68 <__swsetup_r+0x14>
 8003a64:	f7ff f9fa 	bl	8002e5c <__sinit>
 8003a68:	89a3      	ldrh	r3, [r4, #12]
 8003a6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a6e:	0718      	lsls	r0, r3, #28
 8003a70:	d422      	bmi.n	8003ab8 <__swsetup_r+0x64>
 8003a72:	06d9      	lsls	r1, r3, #27
 8003a74:	d407      	bmi.n	8003a86 <__swsetup_r+0x32>
 8003a76:	2309      	movs	r3, #9
 8003a78:	602b      	str	r3, [r5, #0]
 8003a7a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a7e:	81a3      	strh	r3, [r4, #12]
 8003a80:	f04f 30ff 	mov.w	r0, #4294967295
 8003a84:	e034      	b.n	8003af0 <__swsetup_r+0x9c>
 8003a86:	0758      	lsls	r0, r3, #29
 8003a88:	d512      	bpl.n	8003ab0 <__swsetup_r+0x5c>
 8003a8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a8c:	b141      	cbz	r1, 8003aa0 <__swsetup_r+0x4c>
 8003a8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a92:	4299      	cmp	r1, r3
 8003a94:	d002      	beq.n	8003a9c <__swsetup_r+0x48>
 8003a96:	4628      	mov	r0, r5
 8003a98:	f7ff faf4 	bl	8003084 <_free_r>
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	6363      	str	r3, [r4, #52]	; 0x34
 8003aa0:	89a3      	ldrh	r3, [r4, #12]
 8003aa2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003aa6:	81a3      	strh	r3, [r4, #12]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	6063      	str	r3, [r4, #4]
 8003aac:	6923      	ldr	r3, [r4, #16]
 8003aae:	6023      	str	r3, [r4, #0]
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	f043 0308 	orr.w	r3, r3, #8
 8003ab6:	81a3      	strh	r3, [r4, #12]
 8003ab8:	6923      	ldr	r3, [r4, #16]
 8003aba:	b94b      	cbnz	r3, 8003ad0 <__swsetup_r+0x7c>
 8003abc:	89a3      	ldrh	r3, [r4, #12]
 8003abe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ac2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ac6:	d003      	beq.n	8003ad0 <__swsetup_r+0x7c>
 8003ac8:	4621      	mov	r1, r4
 8003aca:	4628      	mov	r0, r5
 8003acc:	f000 f884 	bl	8003bd8 <__smakebuf_r>
 8003ad0:	89a0      	ldrh	r0, [r4, #12]
 8003ad2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ad6:	f010 0301 	ands.w	r3, r0, #1
 8003ada:	d00a      	beq.n	8003af2 <__swsetup_r+0x9e>
 8003adc:	2300      	movs	r3, #0
 8003ade:	60a3      	str	r3, [r4, #8]
 8003ae0:	6963      	ldr	r3, [r4, #20]
 8003ae2:	425b      	negs	r3, r3
 8003ae4:	61a3      	str	r3, [r4, #24]
 8003ae6:	6923      	ldr	r3, [r4, #16]
 8003ae8:	b943      	cbnz	r3, 8003afc <__swsetup_r+0xa8>
 8003aea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003aee:	d1c4      	bne.n	8003a7a <__swsetup_r+0x26>
 8003af0:	bd38      	pop	{r3, r4, r5, pc}
 8003af2:	0781      	lsls	r1, r0, #30
 8003af4:	bf58      	it	pl
 8003af6:	6963      	ldrpl	r3, [r4, #20]
 8003af8:	60a3      	str	r3, [r4, #8]
 8003afa:	e7f4      	b.n	8003ae6 <__swsetup_r+0x92>
 8003afc:	2000      	movs	r0, #0
 8003afe:	e7f7      	b.n	8003af0 <__swsetup_r+0x9c>
 8003b00:	20000068 	.word	0x20000068

08003b04 <_raise_r>:
 8003b04:	291f      	cmp	r1, #31
 8003b06:	b538      	push	{r3, r4, r5, lr}
 8003b08:	4604      	mov	r4, r0
 8003b0a:	460d      	mov	r5, r1
 8003b0c:	d904      	bls.n	8003b18 <_raise_r+0x14>
 8003b0e:	2316      	movs	r3, #22
 8003b10:	6003      	str	r3, [r0, #0]
 8003b12:	f04f 30ff 	mov.w	r0, #4294967295
 8003b16:	bd38      	pop	{r3, r4, r5, pc}
 8003b18:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003b1a:	b112      	cbz	r2, 8003b22 <_raise_r+0x1e>
 8003b1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003b20:	b94b      	cbnz	r3, 8003b36 <_raise_r+0x32>
 8003b22:	4620      	mov	r0, r4
 8003b24:	f000 f830 	bl	8003b88 <_getpid_r>
 8003b28:	462a      	mov	r2, r5
 8003b2a:	4601      	mov	r1, r0
 8003b2c:	4620      	mov	r0, r4
 8003b2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b32:	f000 b817 	b.w	8003b64 <_kill_r>
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d00a      	beq.n	8003b50 <_raise_r+0x4c>
 8003b3a:	1c59      	adds	r1, r3, #1
 8003b3c:	d103      	bne.n	8003b46 <_raise_r+0x42>
 8003b3e:	2316      	movs	r3, #22
 8003b40:	6003      	str	r3, [r0, #0]
 8003b42:	2001      	movs	r0, #1
 8003b44:	e7e7      	b.n	8003b16 <_raise_r+0x12>
 8003b46:	2400      	movs	r4, #0
 8003b48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	4798      	blx	r3
 8003b50:	2000      	movs	r0, #0
 8003b52:	e7e0      	b.n	8003b16 <_raise_r+0x12>

08003b54 <raise>:
 8003b54:	4b02      	ldr	r3, [pc, #8]	; (8003b60 <raise+0xc>)
 8003b56:	4601      	mov	r1, r0
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	f7ff bfd3 	b.w	8003b04 <_raise_r>
 8003b5e:	bf00      	nop
 8003b60:	20000068 	.word	0x20000068

08003b64 <_kill_r>:
 8003b64:	b538      	push	{r3, r4, r5, lr}
 8003b66:	4d07      	ldr	r5, [pc, #28]	; (8003b84 <_kill_r+0x20>)
 8003b68:	2300      	movs	r3, #0
 8003b6a:	4604      	mov	r4, r0
 8003b6c:	4608      	mov	r0, r1
 8003b6e:	4611      	mov	r1, r2
 8003b70:	602b      	str	r3, [r5, #0]
 8003b72:	f7fd f997 	bl	8000ea4 <_kill>
 8003b76:	1c43      	adds	r3, r0, #1
 8003b78:	d102      	bne.n	8003b80 <_kill_r+0x1c>
 8003b7a:	682b      	ldr	r3, [r5, #0]
 8003b7c:	b103      	cbz	r3, 8003b80 <_kill_r+0x1c>
 8003b7e:	6023      	str	r3, [r4, #0]
 8003b80:	bd38      	pop	{r3, r4, r5, pc}
 8003b82:	bf00      	nop
 8003b84:	2000026c 	.word	0x2000026c

08003b88 <_getpid_r>:
 8003b88:	f7fd b984 	b.w	8000e94 <_getpid>

08003b8c <__swhatbuf_r>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	460c      	mov	r4, r1
 8003b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b94:	2900      	cmp	r1, #0
 8003b96:	b096      	sub	sp, #88	; 0x58
 8003b98:	4615      	mov	r5, r2
 8003b9a:	461e      	mov	r6, r3
 8003b9c:	da0d      	bge.n	8003bba <__swhatbuf_r+0x2e>
 8003b9e:	89a3      	ldrh	r3, [r4, #12]
 8003ba0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003ba4:	f04f 0100 	mov.w	r1, #0
 8003ba8:	bf0c      	ite	eq
 8003baa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003bae:	2340      	movne	r3, #64	; 0x40
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	6031      	str	r1, [r6, #0]
 8003bb4:	602b      	str	r3, [r5, #0]
 8003bb6:	b016      	add	sp, #88	; 0x58
 8003bb8:	bd70      	pop	{r4, r5, r6, pc}
 8003bba:	466a      	mov	r2, sp
 8003bbc:	f000 f848 	bl	8003c50 <_fstat_r>
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	dbec      	blt.n	8003b9e <__swhatbuf_r+0x12>
 8003bc4:	9901      	ldr	r1, [sp, #4]
 8003bc6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003bca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003bce:	4259      	negs	r1, r3
 8003bd0:	4159      	adcs	r1, r3
 8003bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bd6:	e7eb      	b.n	8003bb0 <__swhatbuf_r+0x24>

08003bd8 <__smakebuf_r>:
 8003bd8:	898b      	ldrh	r3, [r1, #12]
 8003bda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003bdc:	079d      	lsls	r5, r3, #30
 8003bde:	4606      	mov	r6, r0
 8003be0:	460c      	mov	r4, r1
 8003be2:	d507      	bpl.n	8003bf4 <__smakebuf_r+0x1c>
 8003be4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003be8:	6023      	str	r3, [r4, #0]
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	2301      	movs	r3, #1
 8003bee:	6163      	str	r3, [r4, #20]
 8003bf0:	b002      	add	sp, #8
 8003bf2:	bd70      	pop	{r4, r5, r6, pc}
 8003bf4:	ab01      	add	r3, sp, #4
 8003bf6:	466a      	mov	r2, sp
 8003bf8:	f7ff ffc8 	bl	8003b8c <__swhatbuf_r>
 8003bfc:	9900      	ldr	r1, [sp, #0]
 8003bfe:	4605      	mov	r5, r0
 8003c00:	4630      	mov	r0, r6
 8003c02:	f7ff fab3 	bl	800316c <_malloc_r>
 8003c06:	b948      	cbnz	r0, 8003c1c <__smakebuf_r+0x44>
 8003c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c0c:	059a      	lsls	r2, r3, #22
 8003c0e:	d4ef      	bmi.n	8003bf0 <__smakebuf_r+0x18>
 8003c10:	f023 0303 	bic.w	r3, r3, #3
 8003c14:	f043 0302 	orr.w	r3, r3, #2
 8003c18:	81a3      	strh	r3, [r4, #12]
 8003c1a:	e7e3      	b.n	8003be4 <__smakebuf_r+0xc>
 8003c1c:	89a3      	ldrh	r3, [r4, #12]
 8003c1e:	6020      	str	r0, [r4, #0]
 8003c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c24:	81a3      	strh	r3, [r4, #12]
 8003c26:	9b00      	ldr	r3, [sp, #0]
 8003c28:	6163      	str	r3, [r4, #20]
 8003c2a:	9b01      	ldr	r3, [sp, #4]
 8003c2c:	6120      	str	r0, [r4, #16]
 8003c2e:	b15b      	cbz	r3, 8003c48 <__smakebuf_r+0x70>
 8003c30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c34:	4630      	mov	r0, r6
 8003c36:	f000 f81d 	bl	8003c74 <_isatty_r>
 8003c3a:	b128      	cbz	r0, 8003c48 <__smakebuf_r+0x70>
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	f023 0303 	bic.w	r3, r3, #3
 8003c42:	f043 0301 	orr.w	r3, r3, #1
 8003c46:	81a3      	strh	r3, [r4, #12]
 8003c48:	89a3      	ldrh	r3, [r4, #12]
 8003c4a:	431d      	orrs	r5, r3
 8003c4c:	81a5      	strh	r5, [r4, #12]
 8003c4e:	e7cf      	b.n	8003bf0 <__smakebuf_r+0x18>

08003c50 <_fstat_r>:
 8003c50:	b538      	push	{r3, r4, r5, lr}
 8003c52:	4d07      	ldr	r5, [pc, #28]	; (8003c70 <_fstat_r+0x20>)
 8003c54:	2300      	movs	r3, #0
 8003c56:	4604      	mov	r4, r0
 8003c58:	4608      	mov	r0, r1
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	602b      	str	r3, [r5, #0]
 8003c5e:	f7fd f980 	bl	8000f62 <_fstat>
 8003c62:	1c43      	adds	r3, r0, #1
 8003c64:	d102      	bne.n	8003c6c <_fstat_r+0x1c>
 8003c66:	682b      	ldr	r3, [r5, #0]
 8003c68:	b103      	cbz	r3, 8003c6c <_fstat_r+0x1c>
 8003c6a:	6023      	str	r3, [r4, #0]
 8003c6c:	bd38      	pop	{r3, r4, r5, pc}
 8003c6e:	bf00      	nop
 8003c70:	2000026c 	.word	0x2000026c

08003c74 <_isatty_r>:
 8003c74:	b538      	push	{r3, r4, r5, lr}
 8003c76:	4d06      	ldr	r5, [pc, #24]	; (8003c90 <_isatty_r+0x1c>)
 8003c78:	2300      	movs	r3, #0
 8003c7a:	4604      	mov	r4, r0
 8003c7c:	4608      	mov	r0, r1
 8003c7e:	602b      	str	r3, [r5, #0]
 8003c80:	f7fd f97f 	bl	8000f82 <_isatty>
 8003c84:	1c43      	adds	r3, r0, #1
 8003c86:	d102      	bne.n	8003c8e <_isatty_r+0x1a>
 8003c88:	682b      	ldr	r3, [r5, #0]
 8003c8a:	b103      	cbz	r3, 8003c8e <_isatty_r+0x1a>
 8003c8c:	6023      	str	r3, [r4, #0]
 8003c8e:	bd38      	pop	{r3, r4, r5, pc}
 8003c90:	2000026c 	.word	0x2000026c

08003c94 <_init>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	bf00      	nop
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr

08003ca0 <_fini>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	bf00      	nop
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr
