{"vcs1":{"timestamp_begin":1712999741.967135279, "rt":8.36, "ut":5.41, "st":0.55}}
{"vcselab":{"timestamp_begin":1712999750.407215827, "rt":3.05, "ut":1.51, "st":0.17}}
{"link":{"timestamp_begin":1712999753.542463657, "rt":0.77, "ut":0.21, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712999741.268020108}
{"VCS_COMP_START_TIME": 1712999741.268020108}
{"VCS_COMP_END_TIME": 1712999755.598132633}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 469096}}
{"stitch_vcselab": {"peak_mem": 285672}}
