// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiAem_H__
#define __myip_v1_0_HLS_weiAem_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiAem_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiAem_ram) {
        ram[0] = "0b00111101111001010011110110000101";
        ram[1] = "0b10111101100010110000101000101011";
        ram[2] = "0b00111101101011011001111000010010";
        ram[3] = "0b10111110000001101001101110101001";
        ram[4] = "0b10111101100110001011101011111000";
        ram[5] = "0b00111100000011101101001101011000";
        ram[6] = "0b10111101010110000001010111110001";
        ram[7] = "0b10111100100110000000010111011010";
        ram[8] = "0b10111110000011011111110111010010";
        ram[9] = "0b10111110001010001011010001100000";
        ram[10] = "0b10111101000101001001011111010000";
        ram[11] = "0b10111101010010100100111101001101";
        ram[12] = "0b00111101010010001110100011011001";
        ram[13] = "0b00111101011100100000100100110100";
        ram[14] = "0b10111101000111111101011101010001";
        ram[15] = "0b10111110010011110111010011000110";
        ram[16] = "0b00111101001000110000101000001100";
        ram[17] = "0b00111110100101001100011000000100";
        ram[18] = "0b00111110011011110111001101111001";
        ram[19] = "0b00111110000001110011000110111001";
        ram[20] = "0b00111110011111111010110100110111";
        ram[21] = "0b00111110000110010000101001000001";
        ram[22] = "0b10111101110101011001001011011000";
        ram[23] = "0b10111110001110001111100100000111";
        ram[24] = "0b10111101110010110010010100011000";
        ram[25] = "0b10111101000110000001011000000100";
        ram[26] = "0b00111100111111111101001111001010";
        ram[27] = "0b00111110001111111101001001001101";
        ram[28] = "0b00111101100001001110110100100000";
        ram[29] = "0b00111110011000110011010001111110";
        ram[30] = "0b10111101100110100101111111111000";
        ram[31] = "0b00111100100010000111011001010110";
        ram[32] = "0b10111100011001001101001010001010";
        ram[33] = "0b10111101101000010000011111010011";
        ram[34] = "0b10111100000101111011000110001010";
        ram[35] = "0b00111110001100000001110000110110";
        ram[36] = "0b00111101110100000111110101111000";
        ram[37] = "0b00111011100110111011010110001110";
        ram[38] = "0b00111101000111110001101010000101";
        ram[39] = "0b00111110010001010001110110111101";
        ram[40] = "0b10111101110100110001110001000111";
        ram[41] = "0b10111101101001100111011110111100";
        ram[42] = "0b00111101000000101111000100001001";
        ram[43] = "0b00111101111100001001100011000100";
        ram[44] = "0b10111110010110011110001000001101";
        ram[45] = "0b00111110000101010110110011111001";
        ram[46] = "0b10111101100011110001000010101000";
        ram[47] = "0b00111101101011001011111111110101";
        ram[48] = "0b00111101110100011000001010101001";
        ram[49] = "0b00111101100111100010010110111100";
        ram[50] = "0b10111101101100110001100000001010";
        ram[51] = "0b00111101000100011101101111001000";
        ram[52] = "0b10111110100110010011101101010111";
        ram[53] = "0b00111011000110000010010101111010";
        ram[54] = "0b00111100101110000000101011001000";
        ram[55] = "0b10111110011110111011111010101110";
        ram[56] = "0b00111100101001110111000100010110";
        ram[57] = "0b10111101100110100100000001100001";
        ram[58] = "0b10111101110011000001010101110010";
        ram[59] = "0b10111110000100111000010101110001";
        ram[60] = "0b10111101001111010101010111100110";
        ram[61] = "0b00111100110001001110010111101010";
        ram[62] = "0b00111110000010011100001111011111";
        ram[63] = "0b00111110001101011100010000011100";
        ram[64] = "0b10111110000010001001111000001010";
        ram[65] = "0b00111100101011110110100100011001";
        ram[66] = "0b00111100100110000100110100111010";
        ram[67] = "0b10111101011101010110110010110001";
        ram[68] = "0b00111100001101101101011100110100";
        ram[69] = "0b00111110000001100000100001101111";
        ram[70] = "0b00111100100001000001100000011111";
        ram[71] = "0b00111110000001000011100010101001";
        ram[72] = "0b00111110010001011011000010000111";
        ram[73] = "0b00111110100101110001100101111111";
        ram[74] = "0b00111101101000011101011100111011";
        ram[75] = "0b00111101111001111000000011001100";
        ram[76] = "0b10111110100001101011101110011111";
        ram[77] = "0b00111101110101100011000101111011";
        ram[78] = "0b00111110100001000111100010010000";
        ram[79] = "0b00111101001111010101111100110101";
        ram[80] = "0b00111100100011001101110011011001";
        ram[81] = "0b10111100111011111011100010110011";
        ram[82] = "0b00111101010011001101000000111110";
        ram[83] = "0b10111100111000010111100001000101";
        ram[84] = "0b00111110001111001001100101000100";
        ram[85] = "0b10111110011101110000100101111110";
        ram[86] = "0b00111100110000111100111111000011";
        ram[87] = "0b00111010101111000100011100000101";
        ram[88] = "0b00111110000000110010101001101010";
        ram[89] = "0b00111110001101110001010010010100";
        ram[90] = "0b00111110001110110100011110001111";
        ram[91] = "0b00111110000010000110110110001101";
        ram[92] = "0b00111100110011011101001011011011";
        ram[93] = "0b10111110100000011011110000010011";
        ram[94] = "0b10111101011000011111010000111111";
        ram[95] = "0b10111110000001011010100011100101";
        ram[96] = "0b10111110000010110011110011101000";
        ram[97] = "0b10111101100000100000011111010111";
        ram[98] = "0b10111101100010010001001110010010";
        ram[99] = "0b00111110001000001000000001110001";
        ram[100] = "0b10111101101011010101001011111001";
        ram[101] = "0b00111101000111100011011001000110";
        ram[102] = "0b10111101101100000110110111000000";
        ram[103] = "0b10111110001010111000000010000110";
        ram[104] = "0b10111110001101010000111001100010";
        ram[105] = "0b10111100010000000111011110101100";
        ram[106] = "0b10111110010001101110000001100101";
        ram[107] = "0b10111110001100001100000010011000";
        ram[108] = "0b10111101011001000100010010100010";
        ram[109] = "0b00111101011101100010010110010001";
        ram[110] = "0b10111110001100011010010011100100";
        ram[111] = "0b00111110000100101000011111000111";
        ram[112] = "0b00111100110011110101111000010011";
        ram[113] = "0b10111101111001011111110101111110";
        ram[114] = "0b00111101101010101000001111011010";
        ram[115] = "0b10111101011001101011100111100111";
        ram[116] = "0b10111101010100100000100101010110";
        ram[117] = "0b10111100111001001011010110011000";
        ram[118] = "0b00111011111000100000100101011000";
        ram[119] = "0b10111101100100110001110100101001";
        ram[120] = "0b10111101101010000111000000101001";
        ram[121] = "0b00111100011100111111010110010111";
        ram[122] = "0b00111110010100000100010110000100";
        ram[123] = "0b00111110000010110101011100000000";
        ram[124] = "0b10111101010100111100101100011110";
        ram[125] = "0b00111101110101110101111010111110";
        ram[126] = "0b00111011110010001010010011010110";
        ram[127] = "0b10111110001100100000101111100000";
        ram[128] = "0b00111101001111011011100111111100";
        ram[129] = "0b10111101010010110001100100101001";
        ram[130] = "0b10111110001110000110000111011000";
        ram[131] = "0b00111101100011111011100011100000";
        ram[132] = "0b00111101110111101111111011010010";
        ram[133] = "0b10111101000101000111000110100101";
        ram[134] = "0b00111110000000100100101010110010";
        ram[135] = "0b00111101110010010000001011011010";
        ram[136] = "0b00111100101001101001011010011110";
        ram[137] = "0b10111110001000111111111111111111";
        ram[138] = "0b10111110001101001111101101100110";
        ram[139] = "0b00111101100110111110111111100111";
        ram[140] = "0b10111101101000000100100100010001";
        ram[141] = "0b10111101011100011100100000101101";
        ram[142] = "0b00111110000000011011111111000101";
        ram[143] = "0b10111101111110100001100001011011";
        ram[144] = "0b10111110000101111110100110110001";
        ram[145] = "0b10111110010011000010100111110101";
        ram[146] = "0b10111101101110011100010000011111";
        ram[147] = "0b00111110011001100110101010000101";
        ram[148] = "0b10111110001100110001111010111111";
        ram[149] = "0b00111101001110001000010010001111";
        ram[150] = "0b00111110001101101010101010010000";
        ram[151] = "0b10111110000101001110001100011000";
        ram[152] = "0b10111110000000010111010101000010";
        ram[153] = "0b00111100101000001100110011111111";
        ram[154] = "0b00111101100111110111011010011100";
        ram[155] = "0b10111101011001010010011011000011";
        ram[156] = "0b10111101100110000110111011110010";
        ram[157] = "0b00111011100010000111011011110000";
        ram[158] = "0b00111100011111001010011010101101";
        ram[159] = "0b00111101101100001000011010001111";
        ram[160] = "0b10111101111000001111001011001110";
        ram[161] = "0b10111110011000101000110011010101";
        ram[162] = "0b10111110000101111010010101000100";
        ram[163] = "0b00111110010111110011011101111011";
        ram[164] = "0b00111101011101110001101010001101";
        ram[165] = "0b00111110011001011011010111101111";
        ram[166] = "0b10111101110111101110011000101110";
        ram[167] = "0b10111101110001101101111110110011";
        ram[168] = "0b00111101001001000110011011011110";
        ram[169] = "0b00111101101010100010101011011101";
        ram[170] = "0b00111110010101101110001010011000";
        ram[171] = "0b10111100000101101111111010000001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiAem) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiAem_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiAem) {
meminst = new myip_v1_0_HLS_weiAem_ram("myip_v1_0_HLS_weiAem_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiAem() {
    delete meminst;
}


};//endmodule
#endif
