// Seed: 1505081199
module module_0 ();
  wire id_1;
  wire id_2;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  parameter id_6 = 1'd0;
endmodule
module module_2 #(
    parameter id_2 = 32'd2
) ();
  logic id_1;
  wire [-1 : -1 'b0] _id_2;
  assign id_1[id_2] = -1 ? id_2 : id_2;
endmodule
