// Seed: 2249616199
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  nor primCall (id_2, id_1, id_3);
  inout wire id_1;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  parameter id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_3 = 32'd3
) (
    _id_1
);
  input wire _id_1;
  logic id_2;
  assign id_2 = 1;
  logic _id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_4[id_3 : -1];
  wire [-1 : id_1] id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
