static void F_1 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_3 ;\r\nswitch ( V_2 -> V_4 ) {\r\ncase V_5 :\r\nV_3 = F_2 ( 0 , 1 ) ;\r\nbreak;\r\ncase V_6 :\r\nV_3 = F_2 ( 0 , 2 ) ;\r\nbreak;\r\ncase V_7 :\r\nV_3 = F_2 ( 0 , 3 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( L_1 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_3 , V_8 , 0xffffffff ) ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_3 ;\r\nint V_9 , V_4 ;\r\nV_4 = V_2 -> V_4 % V_10 ;\r\nV_9 = V_2 -> V_4 / V_10 ;\r\nswitch ( V_4 ) {\r\ncase V_11 :\r\nV_3 = F_2 ( V_9 , 1 ) ;\r\nbreak;\r\ncase V_12 :\r\nV_3 = F_2 ( V_9 , 2 ) ;\r\nbreak;\r\ncase V_13 :\r\nV_3 = F_2 ( V_9 , 3 ) ;\r\nbreak;\r\ndefault:\r\nF_3 ( L_2 , V_4 , V_9 ) ;\r\nreturn;\r\n}\r\nF_4 ( V_3 , V_8 , 0xffffffff ) ;\r\n}\r\nstatic void F_6 ( int V_9 , int V_14 )\r\n{\r\nT_1 V_3 , V_15 , V_16 ;\r\nvoid T_2 * V_17 ;\r\nT_3 V_18 ;\r\nV_3 = F_2 ( V_9 , V_14 ) ;\r\nV_18 = F_7 ( V_3 , V_19 ) ;\r\nV_18 &= ~ ( 0x3f << V_20 ) ;\r\nV_18 |= ( 0x27 << V_20 ) ;\r\nF_4 ( V_3 , V_19 , V_18 ) ;\r\nV_18 = F_7 ( V_3 , V_21 ) ;\r\nV_18 |= ( 1 << V_22 ) ;\r\nF_4 ( V_3 , V_21 , V_18 ) ;\r\nV_18 = F_7 ( V_3 , V_23 ) ;\r\nV_18 &= ( V_24 | V_25 | V_26\r\n| V_27 | V_28 ) ;\r\nF_4 ( V_3 , V_23 , V_18 ) ;\r\nV_18 = V_29 | V_30 | ( 1 << V_31 )\r\n| ( 1 << V_32 ) | V_33 | V_34\r\n| V_35 | V_36 ;\r\nF_4 ( V_3 , V_37 , V_18 ) ;\r\nF_4 ( V_3 , V_38 , 0x00000001 ) ;\r\nF_4 ( V_3 , V_8 , 0xffffffff ) ;\r\nF_8 ( 2000 ) ;\r\nV_16 = F_9 ( V_9 , V_14 ) ;\r\nV_15 = F_7 ( V_16 , 0x4 ) & ~ 0xf ;\r\nV_17 = F_10 ( V_15 , 0x10000 ) ;\r\nif ( ! V_17 )\r\nreturn;\r\nF_11 ( 0x240002 , V_17 + 0xc2c0 ) ;\r\nV_18 = F_12 ( V_17 + 0xc110 ) ;\r\nV_18 &= ~ ( 0x3 << 12 ) ;\r\nV_18 |= ( 1 << 12 ) ;\r\nF_11 ( V_18 , V_17 + 0xc110 ) ;\r\nF_8 ( 100 ) ;\r\nV_18 = F_12 ( V_17 + 0xc200 ) ;\r\nV_18 &= ~ ( 1 << 6 ) ;\r\nF_11 ( V_18 , V_17 + 0xc200 ) ;\r\nF_8 ( 100 ) ;\r\nV_18 = F_12 ( V_17 + 0xc2c0 ) ;\r\nV_18 &= ~ ( 1 << 17 ) ;\r\nF_11 ( V_18 , V_17 + 0xc2c0 ) ;\r\nF_13 ( V_17 ) ;\r\n}\r\nstatic int T_4 F_14 ( void )\r\n{\r\nint V_9 ;\r\nif ( ! F_15 () )\r\nreturn 0 ;\r\nif ( ! F_16 () ) {\r\nF_17 ( L_3 ) ;\r\nF_6 ( 0 , 1 ) ;\r\nF_6 ( 0 , 2 ) ;\r\nF_6 ( 0 , 3 ) ;\r\nF_18 ( 0 , V_5 , F_1 ) ;\r\nF_18 ( 0 , V_6 , F_1 ) ;\r\nF_18 ( 0 , V_7 , F_1 ) ;\r\nreturn 0 ;\r\n}\r\nF_17 ( L_4 ) ;\r\nfor ( V_9 = 0 ; V_9 < V_39 ; V_9 ++ ) {\r\nif ( ! F_19 ( V_9 ) )\r\ncontinue;\r\nF_6 ( V_9 , 1 ) ;\r\nF_6 ( V_9 , 2 ) ;\r\nF_6 ( V_9 , 3 ) ;\r\nF_18 ( V_9 , V_11 , F_5 ) ;\r\nF_18 ( V_9 , V_12 , F_5 ) ;\r\nF_18 ( V_9 , V_13 , F_5 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( struct V_40 * V_41 )\r\n{\r\nint V_9 ;\r\nV_9 = F_21 ( V_41 ) ;\r\nV_41 -> V_41 . V_42 = & V_43 ;\r\nV_41 -> V_41 . V_44 = F_22 ( 32 ) ;\r\nswitch ( V_41 -> V_45 ) {\r\ncase 0x21 :\r\nV_41 -> V_4 = F_23 ( V_9 , V_11 ) ;\r\nbreak;\r\ncase 0x22 :\r\nV_41 -> V_4 = F_23 ( V_9 , V_12 ) ;\r\nbreak;\r\ncase 0x23 :\r\nV_41 -> V_4 = F_23 ( V_9 , V_13 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_24 ( struct V_40 * V_41 )\r\n{\r\nV_41 -> V_41 . V_42 = & V_43 ;\r\nV_41 -> V_41 . V_44 = F_22 ( 32 ) ;\r\nswitch ( V_41 -> V_45 ) {\r\ncase 0x21 :\r\nV_41 -> V_4 = V_5 ;\r\nbreak;\r\ncase 0x22 :\r\nV_41 -> V_4 = V_6 ;\r\nbreak;\r\ncase 0x23 :\r\nV_41 -> V_4 = V_7 ;\r\nbreak;\r\n}\r\n}
