library ieee;
use ieee.std_logic_1164.all;

entity decoderToHabilita is
  port ( 
			enderecos: in std_logic_vector(8 downto 0);
			A5: in std_logic;
			habilita_LEDS: out std_logic_vector(7 downto 0);
			habilita_Led8, habilita_Led9: out std_logic;
  );
end entity;

architecture comportamento of decoderToHabilita is
  signal saida_dec1: std_logic_vector(7 downto 0);
  signal saida_dec2: std_logic_vector(7 downto 0);
  
  begin
  
  DECODER1: entity work.decoder3x8
	port map(
		entrada => enderecos(8 downto 6),
		saida => saida_dec1
	);
	
	DECODER2: entity work.decoder3x8
		port map(
			entrada => enderecos(2 downto 0),
			saida => saida_dec2
	);
	
	habilita_LEDS <= (saida_dec1(4) AND saida_dec2(0) AND Wr AND NOT(A5));
	habilita_Led8 <=(saida_dec1(4) AND saida_dec2(1) AND Wr AND NOT(A5));
	habilita_Led9 <=(saida_dec1(4) AND saida_dec2(2) AND WR AND NOT(A5));
end architecture;