<root><simulation><result_generated_time />2023-05-17 20:18:45<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('C', 2), ('C', 4), ('OX', 7)], [('FX', 3), ('FY', 3), ('C', 4), ('K', 3)], []]<I />[[('OY', 7), ('C', 2), ('C', 4)], [('OX', 7), ('FX', 3), ('FY', 3), ('C', 4), ('K', 3)], []]<O />[[('OY', 7), ('C', 2), ('C', 4)], [('OX', 7), ('FX', 3), ('FY', 3), ('C', 4), ('K', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [8.0, 1.0, 3.0, 1.0], 'O': [8.0, 8, 36, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 442368, 442368], 'I': [448, 903168, 903168], 'O': [56, 9408, 9408], 'O_partial': [56, 9408, 0], 'O_final': [0, 0, 9408]}<actual_mem_utilization_individual />{'W': [0.12, 0.05, 0.0], 'I': [0.88, 0.11, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.16, 0.0], 'I': [0.88, 0.16, 0.0], 'O': [0.11, 0.16, 0.0]}<effective_mem_size_bit />{'W': [64, 147456, 442368], 'I': [224, 903168, 903168], 'O': [56, 3136, 9408], 'O_partial': [56, 3136, 0], 'O_final': [0, 0, 9408]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[387072, 55296], [55296, 55296], [55296, 0]]<I />[[338688, 338688], [338688, 112896], [112896, 0]]<O />[[(337512, 338688), (42336, 41160)], [(41160, 42336), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(337512, 338688), (42336, 41160)], [(41160, 42336), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[48384, 6912], [3456, 3456], [216, 0]]<I />[[42336, 42336], [21168, 7056], [441, 0]]<O />[[(42189, 42336), (5292, 5145)], [(2572, 2646), (74, 0)], [(0, 5), (0, 0)]]<O_partial />[([42189, 42336], [5292, 5145]), ([2572, 2646], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [74, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />0</mac_count></basic_info><energy><total_energy />5924962.0<mem_energy_breakdown><W />[18.8, 171.2, 287.7]<I />[29.7, 721.0, 587.3]<O />[33.3, 131.1, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />0.0<total />5922975.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8007<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8007<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />52876<latency_cycle_without_data_loading />42336<ideal_computing_cycle />42336<data_loading><load_cycle_total />10540<load_cycle_individual />{'W': [32, 3456, 0], 'I': [28, 7056, 0]}<load_cycle_combined />{'W': 3456, 'I': 7056}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-42335], [-41837, -38520], [-42336, -42336]], 'I': [[-42335], [-36995, -21140], [-42336, -42336]], 'O': [[-42336], [-41580, -39312], [-42262, -42331]]}<mem_stall_cycle_shared />{'W': [[-42335], [-41837, 0], [0, 0]], 'I': [[-42335], [-36995, 0], [0, 0]], 'O': [[-42336], [-41580, -39312], [-42262, -42331]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 442368, 442368], 'I': [448, 903168, 903168], 'O': [56, 9408, 9408], 'O_partial': [56, 9408, 0], 'O_final': [0, 0, 9408]}<data_size_each_level_total />{'W': [4096, 442368, 442368], 'I': [3584, 903168, 903168], 'O': [448, 9408, 9408]}<loop_cycles_each_level />{'W': [392, 42336, 42336], 'I': [56, 42336, 42336], 'O': [56, 42336, 42336]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 3, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [10.4, 10.4], [10.4, 10.4]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 21.3]], 'O': [[8.0, 1.0], [8.0, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 21.3]], 'O': [[8.0, 8.0], [64.0, 0.2], [0.2, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [10.4, 10.4], [10.4, 0]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 0]], 'O': [[8.0, 1.0], [8.0, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [82.7, 39.8], [31.8, 0.2]], 'I': [[8.0, 8.0], [82.7, 39.8], [31.8, 0.2]], 'O': [[8.0, 1.0], [82.7, 39.8], [31.8, 0.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 42336], [392, 392, 108], [42336, 42336, 1]], 'I': [[1, 1, 42336], [56, 56, 756], [42336, 42336, 1]], 'O': [[1, 1, 42336], [56, 56, 756], [42336, 42336, 1]]}<trans_time_real />{'W': [[0, 1, 42336], [[1, 392, 108], [32, 392, 108]], [[3456, 42336, 1], [216, 42336, 1]]], 'I': [[0, 1, 42336], [[7, 56, 756], [28, 56, 756]], [[7056, 42336, 1], [441, 42336, 1]]], 'O': [[0, 1, 42336], [[1, 56, 756], [4, 56, 756]], [[74, 42336, 1], [5, 42336, 1]]]}<single_stall_cycle />{'W': [[-1], [-391, -360], [-38880, -42120]], 'I': [[-1], [-49, -28], [-35280, -41895]], 'O': [[-1], [-55, -52], [-42262, -42331]]}<single_stall_count />{'W': [42335, 107, 0], 'I': [42335, 755, 0], 'O': [42336, 756, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [74, 0]}, 1: {'W': [3424, 0], 'I': [21140, 0], 'O': [3024, 74]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-42336, -42336], [-42262, -42336]], 1: [[-14748, -42336], [-39312, -42262]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />5</simulation></root>