{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 17:16:44 2011 " "Info: Processing started: Thu Sep 15 17:16:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c120_niosII_standard -c cycloneIII_3c120_niosII_standard " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c120_niosII_standard -c cycloneIII_3c120_niosII_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cycloneIII_3c120_niosII_standard EP3C120F780C7 " "Info: Selected device EP3C120F780C7 for design \"cycloneIII_3c120_niosII_standard\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\] 6 5 0 0 " "Info: Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[3\] 1 20 0 0 " "Info: Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[3\] port" {  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[4\] 1 20 100 111042 " "Info: Implementing clock multiplication of 1, clock division of 20, and phase shift of 100 degrees (111042 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[4\] port" {  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] 16 13 -90 -1625 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of -90 degrees (-1625 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[1\] 1 2 101 11200 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 101 degrees (11200 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[2\] 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[3\] 5 2 99 2200 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 99 degrees (2200 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[3\] port" {  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\] 1 1 -90 -2000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2000 ps) for cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_b4a2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_b4a2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_b4a2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_b4a2.tdf" 32 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "altera_tse_sdpm_altsyncram.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "altera_tse_a_fifo_24.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_a_fifo_24.v" 102 0 0 } } { "altera_tse_loopback_ff.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_loopback_ff.v" 109 0 0 } } { "altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "altera_tse_top_gen_host.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_top_gen_host.v" 812 0 0 } } { "altera_tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/triple_speed_ethernet-library/altera_tse_mac.v" 376 0 0 } } { "tse_mac.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac.v" 152 0 0 } } { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 24097 0 0 } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 238 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Info: Device EP3C40F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Info: Device EP3C40F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Info: Device EP3C55F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Info: Device EP3C55F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Info: Device EP3C80F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Info: Device EP3C80F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Info: Device EP3C120F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53112 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53114 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1697 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1696 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 " "Warning: The parameters of the PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 and the PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: The values of the parameter \"M\" do not match for the PLL atoms cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 and PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 12 " "Info: The value of the parameter \"M\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 is 12" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 25 " "Info: The value of the parameter \"M\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 is 25" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: The values of the parameter \"N\" do not match for the PLL atoms cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 and PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 1 " "Info: The value of the parameter \"N\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 is 1" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 2 " "Info: The value of the parameter \"N\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 is 2" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 and PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 4000 " "Info: The value of the parameter \"LOOP FILTER R\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 is 4000" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 6000 " "Info: The value of the parameter \"LOOP FILTER R\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 is 6000" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: The values of the parameter \"Min Lock Period\" do not match for the PLL atoms cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 and PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 18456 " "Info: The value of the parameter \"Min Lock Period\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 is 18456" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 19225 " "Info: The value of the parameter \"Min Lock Period\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 is 19225" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 " "Info: The values of the parameter \"Max Lock Period\" do not match for the PLL atoms cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 and PLL cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 39996 " "Info: The value of the parameter \"Max Lock Period\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|pll1 is 39996" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 41662 " "Info: The value of the parameter \"Max Lock Period\" for the PLL atom cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|pll1 is 41662" {  } {  } 0 0 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1791 5573 6591 0} { 0 { 0 ""} 0 8779 5573 6591 0}  }  } } { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_reset_synchronizer " "Info: Entity altera_tse_reset_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " "Info:  set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " "Info:  set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0uf1 " "Info: Entity dcfifo_0uf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1tf1 " "Info: Entity dcfifo_1tf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u1g1 " "Info: Entity dcfifo_u1g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*altera_tse_reset_synchronizer_chain*\|aclr pin " "Warning: Ignored filter: *altera_tse_reset_synchronizer_chain*\|aclr could not be matched with a pin" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Warning: Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Warning: Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddr2_sdram_phy_ddr_timing.sdc " "Info: Reading SDC File: 'ddr2_sdram_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -phase -90.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -phase -90.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -phase 99.94 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -phase 99.94 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 100.80 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 100.80 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 99.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 99.00 -duty_cycle 50.00 -name \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cycloneIII_3c120_niosII_standard.sdc " "Info: Reading SDC File: 'cycloneIII_3c120_niosII_standard.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "top_clkin_125 " "Warning: Overwriting existing clock: top_clkin_125" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 53 *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(53): *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 53 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 53 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_clkin_50\}\] -to \[get_clocks \$DDR_Controller_Clock\] " "Info: set_false_path -from \[get_clocks \{top_clkin_50\}\] -to \[get_clocks \$DDR_Controller_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 53 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 53 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 54 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \{top_clkin_50\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \{top_clkin_50\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 54 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 54 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 56 *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(56): *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 56 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 56 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_clkin_50\}\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \{top_clkin_50\}\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 56 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 56 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 57 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_clkin_50\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_clkin_50\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 57 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 57 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 59 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_clkin_125\}\] -to \[get_clocks \$DDR_Controller_Clock\] " "Info: set_false_path -from \[get_clocks \{top_clkin_125\}\] -to \[get_clocks \$DDR_Controller_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 59 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 59 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 60 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \{top_clkin_125\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \{top_clkin_125\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 60 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 60 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 62 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_clkin_125\}\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \{top_clkin_125\}\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 62 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 62 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 63 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_clkin_125\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_clkin_125\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 63 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 63 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 70 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks \$DDR_Controller_Clock\] " "Info: set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks \$DDR_Controller_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 70 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 70 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 71 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \$System_Clock_int\] " "Info: set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \$System_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 71 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 71 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 73 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 73 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 73 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 74 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \$System_Clock_int\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \$System_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 74 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 74 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 77 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks \$DDR_Controller_Clock\] " "Info: set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks \$DDR_Controller_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 77 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 77 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 78 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \$Slow_Clock_int\] " "Info: set_false_path -from \[get_clocks \$DDR_Controller_Clock\] -to \[get_clocks \$Slow_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 78 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 78 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 80 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 80 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 80 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 81 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \$Slow_Clock_int\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \$Slow_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 81 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 81 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 96 top_enet_tx_clk keeper " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(96): top_enet_tx_clk could not be matched with a keeper" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 96 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cycloneIII_3c120_niosII_standard.sdc 96 Argument <targets> is an empty collection " "Warning: Ignored create_clock at cycloneIII_3c120_niosII_standard.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125 MHz\" -name top_tx_clk_to_the_tse_mac \[ get_keepers top_enet_tx_clk\] " "Info: create_clock -period \"125 MHz\" -name top_tx_clk_to_the_tse_mac \[ get_keepers top_enet_tx_clk\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 96 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 96 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 99 *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(99): *\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|alt_mem_phy_inst\|*\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 99 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 99 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 99 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 99 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 100 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 100 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 100 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 102 top_tx_clk_to_the_tse_mac clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(102): top_tx_clk_to_the_tse_mac could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 102 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 102 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{top_tx_clk_to_the_tse_mac\}\] -to \[get_clocks \$DDR_Local_Clock\] " "Info: set_false_path -from \[get_clocks \{top_tx_clk_to_the_tse_mac\}\] -to \[get_clocks \$DDR_Local_Clock\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 102 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 102 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 102 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(102): Argument <to> is an empty collection" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 102 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 103 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_tx_clk_to_the_tse_mac\}\] " "Info: set_false_path -from \[get_clocks \$DDR_Local_Clock\] -to \[get_clocks \{top_tx_clk_to_the_tse_mac\}\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 103 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 103 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 103 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(103): Argument <to> is an empty collection" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 103 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 109 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks top_tx_clk_to_the_tse_mac\] -to \[get_clocks \$System_Clock_int\] " "Info: set_false_path -from \[get_clocks top_tx_clk_to_the_tse_mac\] -to \[get_clocks \$System_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 109 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 109 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 110 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(110): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks top_tx_clk_to_the_tse_mac\] " "Info: set_false_path -from \[get_clocks \$System_Clock_int\] -to \[get_clocks top_tx_clk_to_the_tse_mac\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 110 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 110 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 115 Argument <from> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks top_tx_clk_to_the_tse_mac\] -to \[get_clocks \$Slow_Clock_int\] " "Info: set_false_path -from \[get_clocks top_tx_clk_to_the_tse_mac\] -to \[get_clocks \$Slow_Clock_int\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 115 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 115 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_standard.sdc 116 Argument <to> is an empty collection " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_standard.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks top_tx_clk_to_the_tse_mac\] " "Info: set_false_path -from \[get_clocks \$Slow_Clock_int\] -to \[get_clocks top_tx_clk_to_the_tse_mac\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 116 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 116 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cycloneIII_3c120_niosII_standard.sdc 139 Incorrect assignment for clock.  Source node: altera_reserved_tck already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Warning: Ignored create_clock at cycloneIII_3c120_niosII_standard.sdc(139): Incorrect assignment for clock.  Source node: altera_reserved_tck already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 100.00 -name JTAG_clk \[get_ports altera_reserved_tck\] " "Info: create_clock -period 100.00 -name JTAG_clk \[get_ports altera_reserved_tck\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 139 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 139 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 140 JTAG_clk clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(140): JTAG_clk could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 140 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_standard.sdc 141 altera_internal_jtag\|tckutap clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_standard.sdc(141): altera_internal_jtag\|tckutap could not be matched with a clock" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.sdc" 141 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "pll.sdc " "Info: Reading SDC File: 'pll.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tse_pll.sdc " "Info: Reading SDC File: 'tse_pll.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tse_tx_pll.sdc " "Info: Reading SDC File: 'tse_tx_pll.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info: Reading SDC File: 'cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tse_mac_constraints.sdc " "Info: Reading SDC File: 'tse_mac_constraints.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 146 clk port " "Warning: Ignored filter at tse_mac_constraints.sdc(146): clk could not be matched with a port" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 146 Argument <targets> is an empty collection " "Warning: Ignored create_clock at tse_mac_constraints.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "Info: create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 149 ff_tx_clk port " "Warning: Ignored filter at tse_mac_constraints.sdc(149): ff_tx_clk could not be matched with a port" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 149 Argument <targets> is an empty collection " "Warning: Ignored create_clock at tse_mac_constraints.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "Info: create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 150 ff_rx_clk port " "Warning: Ignored filter at tse_mac_constraints.sdc(150): ff_rx_clk could not be matched with a port" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 150 Argument <targets> is an empty collection " "Warning: Ignored create_clock at tse_mac_constraints.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "Info: create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 153 tx_clk port " "Warning: Ignored filter at tse_mac_constraints.sdc(153): tx_clk could not be matched with a port" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 153 Argument <targets> is an empty collection " "Warning: Ignored create_clock at tse_mac_constraints.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$TX_CLK\] " "Info: create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$TX_CLK\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 154 rx_clk port " "Warning: Ignored filter at tse_mac_constraints.sdc(154): rx_clk could not be matched with a port" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 154 Argument <targets> is an empty collection " "Warning: Ignored create_clock at tse_mac_constraints.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$RX_CLK\] " "Info: create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$RX_CLK\]" {  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "c:/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info: Reading SDC File: 'c:/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_rx_clk_to_the_tse_mac\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 61 clocks " "Info: Found 61 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Info:   13.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_capture" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_ddr_mimic" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_1 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_2 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_3 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_4 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_5 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_6 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_7 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_8 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_9 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_10 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_11 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_12 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_12" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_13 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_14 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_14" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_15 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_15" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_16 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_17 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_17" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_18 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_18" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_19 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_19" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_20 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_20" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_21 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_21" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_22 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_22" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_23 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_23" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_24 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_24" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_25 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_26 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_26" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_27 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_28 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_28" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_29 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_30 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_30" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_31 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_32 " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_dq_32" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock " "Info:    6.500 cycloneIII_3c120_niosII_standard_sopc_instance\|the_ddr2_sdram\|ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy_inst\|ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   10.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   16.666 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:  400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:  400.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   40.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    8.000 cycloneIII_3c120_niosII_standard_sopc_instance\|the_tse_tx_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 top_clkin_50 " "Info:   20.000 top_clkin_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 top_clkin_125 " "Info:    8.000 top_clkin_125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 top_rx_clk_to_the_tse_mac " "Info:    8.000 top_rx_clk_to_the_tse_mac" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_3) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10244 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10244 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10244 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_3) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10244 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 8779 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 8779 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 8779 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[4\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|altpll_i5v2:auto_generated\|clk\[4\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_i5v2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_i5v2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_i5v2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 8779 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|altplltse_pll:the_pll\|altpll:altpll_component\|altpll_b4a2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_b4a2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_b4a2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|altpll_b4a2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1858 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1791 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1791 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1791 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|altplltse_tx_pll:the_pll\|altpll:altpll_component\|altpll_but2:auto_generated\|clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_but2.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/altpll_but2.tdf" 32 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_tx_pll:the_tse_tx_pll|altplltse_tx_pll:the_pll|altpll:altpll_component|altpll_but2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1791 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clkin_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Info: Automatically promoted node top_clkin_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 95 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_clkin_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53064 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_enet_rx_clk~input (placed in PIN B14 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node top_enet_rx_clk~input (placed in PIN B14 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 96 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rx_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53066 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_tx_clk_to_the_tse_mac  " "Info: Automatically promoted node top_tx_clk_to_the_tse_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 172 0 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_tx_clk_to_the_tse_mac" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_tx_clk_to_the_tse_mac } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1051 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 21294 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Info: Destination node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 24407 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10289 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_enet_tx_clk_phy~1  " "Info: Automatically promoted node top_enet_tx_clk_phy~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 127 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_tx_clk_phy~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 23747 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\|data_out  " "Info: Automatically promoted node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Info: Destination node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 587 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 26399 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Info: Destination node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cpu.v" 570 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 32342 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_standard_sopc.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard_sopc.v" 21443 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\|data_out" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1784 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11675 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11676 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11677 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X79_Y0_N8 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X79_Y0_N8 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11818 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[0\] PIN AG22 " "Info: Node \"top_ddr2bot_dq\[0\]\" is constrained to location PIN AG22 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[0\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 941 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20915 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20917 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20913 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X74_Y0_N1 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N1 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11817 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[1\] PIN AH21 " "Info: Node \"top_ddr2bot_dq\[1\]\" is constrained to location PIN AH21 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 942 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20909 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20911 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X79_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20907 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X79_Y0_N1 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X79_Y0_N1 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11816 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[2\] PIN AH22 " "Info: Node \"top_ddr2bot_dq\[2\]\" is constrained to location PIN AH22 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[2\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 943 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20903 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20905 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20901 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X74_Y0_N8 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N8 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11815 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[3\] PIN AG21 " "Info: Node \"top_ddr2bot_dq\[3\]\" is constrained to location PIN AG21 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[3\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 944 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20897 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20899 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20895 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X74_Y0_N15 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N15 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11814 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[4\] PIN AD17 " "Info: Node \"top_ddr2bot_dq\[4\]\" is constrained to location PIN AD17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[4\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 945 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X81_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20889 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X81_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20891 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X81_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20893 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X81_Y0_N15 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X81_Y0_N15 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11813 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[5\] PIN AH23 " "Info: Node \"top_ddr2bot_dq\[5\]\" is constrained to location PIN AH23 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[5\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 946 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20883 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20885 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20887 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X83_Y0_N22 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X83_Y0_N22 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11812 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[6\] PIN AE19 " "Info: Node \"top_ddr2bot_dq\[6\]\" is constrained to location PIN AE19 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[6\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 947 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20877 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20879 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20881 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X83_Y0_N8 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X83_Y0_N8 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11811 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[7\] PIN AF24 " "Info: Node \"top_ddr2bot_dq\[7\]\" is constrained to location PIN AF24 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[7\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 948 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20871 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20873 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20875 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X69_Y0_N8 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X69_Y0_N8 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11810 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[8\] PIN AG18 " "Info: Node \"top_ddr2bot_dq\[8\]\" is constrained to location PIN AG18 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[8\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 949 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20865 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20867 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20869 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X62_Y0_N22 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X62_Y0_N22 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11809 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[9\] PIN AG17 " "Info: Node \"top_ddr2bot_dq\[9\]\" is constrained to location PIN AG17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[9\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 950 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20859 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20861 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20863 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X69_Y0_N1 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X69_Y0_N1 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11808 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[10\] PIN AH18 " "Info: Node \"top_ddr2bot_dq\[10\]\" is constrained to location PIN AH18 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[10\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 951 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20853 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20855 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20857 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X62_Y0_N15 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X62_Y0_N15 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11807 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[11\] PIN AH17 " "Info: Node \"top_ddr2bot_dq\[11\]\" is constrained to location PIN AH17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[11\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 952 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X60_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20847 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X60_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20849 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X60_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20851 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X60_Y0_N1 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X60_Y0_N1 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11806 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[12\] PIN AF15 " "Info: Node \"top_ddr2bot_dq\[12\]\" is constrained to location PIN AF15 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[12\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 953 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X67_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20841 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X67_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20843 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X67_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20845 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X67_Y0_N8 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X67_Y0_N8 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11805 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[13\] PIN AE17 " "Info: Node \"top_ddr2bot_dq\[13\]\" is constrained to location PIN AE17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[13\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 954 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20835 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20837 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20839 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X65_Y0_N15 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X65_Y0_N15 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11804 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[14\] PIN AF16 " "Info: Node \"top_ddr2bot_dq\[14\]\" is constrained to location PIN AF16 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[14\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 955 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20829 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20831 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 20833 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X65_Y0_N1 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X65_Y0_N1 to improve DDIO timing" {  } { { "ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 11803 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[15\] PIN AB16 " "Info: Node \"top_ddr2bot_dq\[15\]\" is constrained to location PIN AB16 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[15\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 73 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 956 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\] LAB_X49_Y1_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X49_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_bidir_e4h.tdf" 41 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 10228 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[0\]~input IOIBUF_X49_Y0_N22 " "Info: Node \"top_ddr2_ck_p\[0\]~input\" is constrained to location IOIBUF_X49_Y0_N22 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53027 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[0\] PIN AE14 " "Info: Node \"top_ddr2_ck_p\[0\]\" is constrained to location PIN AE14 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[0\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 922 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_h\[0\] LAB_X1_Y8_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_l3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_l3e.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1955 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_l\[0\] LAB_X1_Y8_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_l3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_l3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1956 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_latch_l\[0\] LAB_X1_Y8_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y8_N0 to improve DDIO timing" {  } { { "db/ddio_in_l3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_l3e.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1957 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rx_dv~input IOIBUF_X0_Y8_N22 " "Info: Node \"top_enet_rx_dv~input\" is constrained to location IOIBUF_X0_Y8_N22 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 97 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rx_dv~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53071 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rx_dv PIN AB4 " "Info: Node \"top_enet_rx_dv\" is constrained to location PIN AB4 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_enet_rx_dv } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rx_dv" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 97 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rx_dv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1032 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[2\] LAB_X1_Y12_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1962 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[2\] LAB_X1_Y12_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1966 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[2\] LAB_X1_Y12_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X1_Y12_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1970 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[2\]~input IOIBUF_X0_Y12_N22 " "Info: Node \"top_enet_rxd\[2\]~input\" is constrained to location IOIBUF_X0_Y12_N22 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53072 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[2\] PIN W7 " "Info: Node \"top_enet_rxd\[2\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_enet_rxd[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[2\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 918 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[1\] LAB_X1_Y10_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1963 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[1\] LAB_X1_Y10_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1967 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[1\] LAB_X1_Y10_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X1_Y10_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1971 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[1\]~input IOIBUF_X0_Y10_N15 " "Info: Node \"top_enet_rxd\[1\]~input\" is constrained to location IOIBUF_X0_Y10_N15 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53073 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[1\] PIN AA6 " "Info: Node \"top_enet_rxd\[1\]\" is constrained to location PIN AA6 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_enet_rxd[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 917 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[3\] LAB_X1_Y13_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1961 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[3\] LAB_X1_Y13_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1965 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[3\] LAB_X1_Y13_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X1_Y13_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1969 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[3\]~input IOIBUF_X0_Y13_N8 " "Info: Node \"top_enet_rxd\[3\]~input\" is constrained to location IOIBUF_X0_Y13_N8 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[3]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53074 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[3\] PIN Y6 " "Info: Node \"top_enet_rxd\[3\]\" is constrained to location PIN Y6 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_enet_rxd[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[3\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 919 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[0\] LAB_X1_Y11_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1964 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[0\] LAB_X1_Y11_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1968 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[0\] LAB_X1_Y11_N0 " "Info: Node \"cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_o3e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X1_Y11_N0 to improve DDIO timing" {  } { { "db/ddio_in_o3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_o3e.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1972 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[0\]~input IOIBUF_X0_Y11_N15 " "Info: Node \"top_enet_rxd\[0\]~input\" is constrained to location IOIBUF_X0_Y11_N15 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 53075 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_enet_rxd\[0\] PIN W8 " "Info: Node \"top_enet_rxd\[0\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_enet_rxd[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[0\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 98 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_enet_rxd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 916 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1}  } {  } 0 0 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_l\[0\] " "Warning: Can't pack node cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_l3e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_l3e.tdf" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/db/ddio_in_l3e.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 1956 5573 6591 0}  }  } }  } 2 0 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 EC " "Extra Info: Packed 14 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Extra Info: Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "111 I/O Output Buffer " "Extra Info: Packed 111 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "63 " "Extra Info: Created 63 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "Info: altmemphy pin placement was successful" {  } {  } 0 0 "altmemphy pin placement was successful" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\|data_out~clkctrl " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c0_out_domain_synch\|data_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Info: Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 0 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|clr_reg " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[14\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[14\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|not_areset " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|pll:the_pll\|not_areset" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|not_areset " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_pll:the_tse_pll\|not_areset" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|not_areset " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_tx_pll:the_tse_tx_pll\|not_areset" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[5\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[5\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[11\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[11\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_rx:the_sgdma_rx\|reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[9\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[9\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|sgdma_tx:the_sgdma_tx\|reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[8\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch\|data_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_pll_c2_out_domain_synch\|data_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|top_reset_n~input " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|top_reset_n~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|reset_n_sources~1 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|reset_n_sources~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[17\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[17\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[16\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[16\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[12\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[12\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch\|data_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_ddr2_sdram_phy_clk_out_domain_synch\|data_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Info: Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 0 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[7\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[7\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[3\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[3\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[4\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[4\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[10\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_alt_ddrx_controller_wrapper:ddr2_sdram_alt_ddrx_controller_wrapper_inst\|alt_ddrx_controller:alt_ddrx_controller_inst\|alt_ddrx_clock_and_reset:clock_and_reset_inst\|alt_ddrx_reset_sync:reset_sync_inst\|reset_reg\[10\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch\|data_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_domain_synch\|data_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch\|data_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch_module:cycloneIII_3c120_niosII_standard_sopc_reset_clk_to_tse_pll_domain_synch\|data_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|resetn_ff_rx_clk~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|tse_mac:the_tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|resetn_ff_rx_clk~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|comb~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|comb~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|cycloneIII_3c120_niosII_standard_sopc:cycloneIII_3c120_niosII_standard_sopc_instance\|ddr2_sdram:the_ddr2_sdram\|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst\|ddr2_sdram_phy:ddr2_sdram_phy_inst\|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst\|ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_standard\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "45 0 " "Info: Found 45 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:14" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ddr2bot_active " "Warning: Ignored I/O standard assignment to node \"ddr2bot_active\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2bot_active" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ddr2top_active " "Warning: Ignored I/O standard assignment to node \"ddr2top_active\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2top_active" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "enet_led_link1000 " "Warning: Ignored I/O standard assignment to node \"enet_led_link1000\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_led_link1000" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "max2_clk " "Warning: Ignored I/O standard assignment to node \"max2_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max2_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rdn_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rup_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk1~_rdn_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk1~_rdn_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rdn_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk1~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk1~_rup_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clk " "Warning: Ignored I/O standard assignment to node \"top_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clkin_sma " "Warning: Ignored I/O standard assignment to node \"top_clkin_sma\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkin_sma" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clkout_sma " "Warning: Ignored I/O standard assignment to node \"top_clkout_sma\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkout_sma" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_a " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_a\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_ba " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_ba\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_casn " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_casn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_casn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_cke " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_cke\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_cke" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_csn " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_csn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_csn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_dm " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_dm\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_dq " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_dq\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_dqs " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_dqs\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_odt " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_odt\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_odt" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_rasn " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_rasn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_rasn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_ddr2top_wen " "Warning: Ignored I/O standard assignment to node \"top_ddr2top_wen\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_wen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_flash_rdybsyn " "Warning: Ignored I/O standard assignment to node \"top_flash_rdybsyn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_flash_rdybsyn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_clk_in0 " "Warning: Ignored I/O standard assignment to node \"top_hsma_clk_in0\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_rx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsma_rx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_tx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsma_tx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_in0 " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_in0\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_in_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_in_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_out_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_out_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_rx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_rx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_tx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_tx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_out_port_from_the_led_pio " "Warning: Ignored I/O standard assignment to node \"top_out_port_from_the_led_pio\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_a " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_a\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_a" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_b " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_b\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_b" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_c " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_c\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_c" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_d " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_d\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_d" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_dp " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_dp\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_dp" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_e " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_e\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_e" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_f " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_f\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_f" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_g " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_g\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_g" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_minus " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_minus\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_minus" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_sel " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_sel\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_speaker_out " "Warning: Ignored I/O standard assignment to node \"top_speaker_out\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_speaker_out" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_advn " "Warning: Ignored I/O standard assignment to node \"top_sram_advn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_advn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_ben " "Warning: Ignored I/O standard assignment to node \"top_sram_ben\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_clk " "Warning: Ignored I/O standard assignment to node \"top_sram_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_csn " "Warning: Ignored I/O standard assignment to node \"top_sram_csn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_csn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_oen " "Warning: Ignored I/O standard assignment to node \"top_sram_oen\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_oen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_psn " "Warning: Ignored I/O standard assignment to node \"top_sram_psn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_psn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_wait " "Warning: Ignored I/O standard assignment to node \"top_sram_wait\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_wen " "Warning: Ignored I/O standard assignment to node \"top_sram_wen\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_usb_ifclk " "Warning: Ignored I/O standard assignment to node \"top_usb_ifclk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ifclk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_dipsw " "Warning: Ignored I/O standard assignment to node \"top_user_dipsw\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_led " "Warning: Ignored I/O standard assignment to node \"top_user_led\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_pb " "Warning: Ignored I/O standard assignment to node \"top_user_pb\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr2bot_active " "Warning: Node \"ddr2bot_active\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2bot_active" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr2top_active " "Warning: Node \"ddr2top_active\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2top_active" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_led_link1000 " "Warning: Node \"enet_led_link1000\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_led_link1000" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "max2_clk " "Warning: Node \"max2_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max2_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk1~_rdn_pad " "Warning: Node \"termination_blk1~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk1~_rup_pad " "Warning: Node \"termination_blk1~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk2~_rdn_pad " "Warning: Node \"termination_blk2~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk2~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk2~_rup_pad " "Warning: Node \"termination_blk2~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk2~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk3~_rdn_pad " "Warning: Node \"termination_blk3~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk3~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk3~_rup_pad " "Warning: Node \"termination_blk3~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk3~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_BUSY " "Warning: Node \"top_HSMA_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_BUSY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_CS_N " "Warning: Node \"top_HSMA_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DCLK " "Warning: Node \"top_HSMA_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DIN " "Warning: Node \"top_HSMA_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DOUT " "Warning: Node \"top_HSMA_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_PENIRQ_N " "Warning: Node \"top_HSMA_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_PENIRQ_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_ADCDAT " "Warning: Node \"top_HSMA_AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_ADCLRCK " "Warning: Node \"top_HSMA_AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_BCLK " "Warning: Node \"top_HSMA_AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_DACDAT " "Warning: Node \"top_HSMA_AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_DACLRCK " "Warning: Node \"top_HSMA_AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_XCK " "Warning: Node \"top_HSMA_AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_DEN " "Warning: Node \"top_HSMA_DEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_DEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ETH_RESET_N " "Warning: Node \"top_HSMA_ETH_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ETH_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_GREST " "Warning: Node \"top_HSMA_GREST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_GREST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_HSYNC " "Warning: Node \"top_HSMA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_I2C_SCLK " "Warning: Node \"top_HSMA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_I2C_SDAT " "Warning: Node \"top_HSMA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ID_I2CDAT " "Warning: Node \"top_HSMA_ID_I2CDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ID_I2CDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ID_I2CSCL " "Warning: Node \"top_HSMA_ID_I2CSCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ID_I2CSCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[0\] " "Warning: Node \"top_HSMA_LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[1\] " "Warning: Node \"top_HSMA_LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[2\] " "Warning: Node \"top_HSMA_LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[3\] " "Warning: Node \"top_HSMA_LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[4\] " "Warning: Node \"top_HSMA_LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[5\] " "Warning: Node \"top_HSMA_LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[6\] " "Warning: Node \"top_HSMA_LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[7\] " "Warning: Node \"top_HSMA_LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_NCLK " "Warning: Node \"top_HSMA_LCD_NCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_NCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_MDC " "Warning: Node \"top_HSMA_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_MDIO " "Warning: Node \"top_HSMA_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_PS2_CLK " "Warning: Node \"top_HSMA_PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_PS2_DAT " "Warning: Node \"top_HSMA_PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_CLK " "Warning: Node \"top_HSMA_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_COL " "Warning: Node \"top_HSMA_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_CRS " "Warning: Node \"top_HSMA_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_DV " "Warning: Node \"top_HSMA_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[0\] " "Warning: Node \"top_HSMA_RX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[1\] " "Warning: Node \"top_HSMA_RX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[2\] " "Warning: Node \"top_HSMA_RX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[3\] " "Warning: Node \"top_HSMA_RX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_ERR " "Warning: Node \"top_HSMA_RX_ERR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_ERR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SCEN " "Warning: Node \"top_HSMA_SCEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SCEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SDAT " "Warning: Node \"top_HSMA_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_CLK " "Warning: Node \"top_HSMA_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_CMD " "Warning: Node \"top_HSMA_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT0 " "Warning: Node \"top_HSMA_SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT1 " "Warning: Node \"top_HSMA_SD_DAT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT2 " "Warning: Node \"top_HSMA_SD_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT3 " "Warning: Node \"top_HSMA_SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_27MHZ " "Warning: Node \"top_HSMA_TD_27MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_27MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[0\] " "Warning: Node \"top_HSMA_TD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[1\] " "Warning: Node \"top_HSMA_TD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[2\] " "Warning: Node \"top_HSMA_TD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[3\] " "Warning: Node \"top_HSMA_TD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[4\] " "Warning: Node \"top_HSMA_TD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[5\] " "Warning: Node \"top_HSMA_TD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[6\] " "Warning: Node \"top_HSMA_TD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[7\] " "Warning: Node \"top_HSMA_TD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_HS " "Warning: Node \"top_HSMA_TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_RESET " "Warning: Node \"top_HSMA_TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_VS " "Warning: Node \"top_HSMA_TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_CLK " "Warning: Node \"top_HSMA_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[0\] " "Warning: Node \"top_HSMA_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[1\] " "Warning: Node \"top_HSMA_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[2\] " "Warning: Node \"top_HSMA_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[3\] " "Warning: Node \"top_HSMA_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_EN " "Warning: Node \"top_HSMA_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_UART_RXD " "Warning: Node \"top_HSMA_UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_UART_TXD " "Warning: Node \"top_HSMA_UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_BLANK " "Warning: Node \"top_HSMA_VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_CLOCK " "Warning: Node \"top_HSMA_VGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[0\] " "Warning: Node \"top_HSMA_VGA_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[1\] " "Warning: Node \"top_HSMA_VGA_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[2\] " "Warning: Node \"top_HSMA_VGA_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[3\] " "Warning: Node \"top_HSMA_VGA_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[4\] " "Warning: Node \"top_HSMA_VGA_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[5\] " "Warning: Node \"top_HSMA_VGA_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[6\] " "Warning: Node \"top_HSMA_VGA_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[7\] " "Warning: Node \"top_HSMA_VGA_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[8\] " "Warning: Node \"top_HSMA_VGA_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[9\] " "Warning: Node \"top_HSMA_VGA_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_HS " "Warning: Node \"top_HSMA_VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_SYNC " "Warning: Node \"top_HSMA_VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_VS " "Warning: Node \"top_HSMA_VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VSYNC " "Warning: Node \"top_HSMA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_BUSY " "Warning: Node \"top_HSMB_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_BUSY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_CS_N " "Warning: Node \"top_HSMB_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_DCLK " "Warning: Node \"top_HSMB_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_DIN " "Warning: Node \"top_HSMB_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_DIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_DOUT " "Warning: Node \"top_HSMB_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_DOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_PENIRQ_N " "Warning: Node \"top_HSMB_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_PENIRQ_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_ADCDAT " "Warning: Node \"top_HSMB_AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_ADCLRCK " "Warning: Node \"top_HSMB_AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_BCLK " "Warning: Node \"top_HSMB_AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_DACDAT " "Warning: Node \"top_HSMB_AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_DACLRCK " "Warning: Node \"top_HSMB_AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_XCK " "Warning: Node \"top_HSMB_AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_DEN " "Warning: Node \"top_HSMB_DEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_DEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ETH_RESET_N " "Warning: Node \"top_HSMB_ETH_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ETH_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_GREST " "Warning: Node \"top_HSMB_GREST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_GREST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_HSYNC " "Warning: Node \"top_HSMB_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_I2C_SCLK " "Warning: Node \"top_HSMB_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_I2C_SDAT " "Warning: Node \"top_HSMB_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ID_I2CDAT " "Warning: Node \"top_HSMB_ID_I2CDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ID_I2CDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ID_I2CSCL " "Warning: Node \"top_HSMB_ID_I2CSCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ID_I2CSCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[0\] " "Warning: Node \"top_HSMB_LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[1\] " "Warning: Node \"top_HSMB_LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[2\] " "Warning: Node \"top_HSMB_LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[3\] " "Warning: Node \"top_HSMB_LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[4\] " "Warning: Node \"top_HSMB_LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[5\] " "Warning: Node \"top_HSMB_LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[6\] " "Warning: Node \"top_HSMB_LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_DATA\[7\] " "Warning: Node \"top_HSMB_LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_LCD_NCLK " "Warning: Node \"top_HSMB_LCD_NCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_LCD_NCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_MDC " "Warning: Node \"top_HSMB_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_MDIO " "Warning: Node \"top_HSMB_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_PS2_CLK " "Warning: Node \"top_HSMB_PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_PS2_DAT " "Warning: Node \"top_HSMB_PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_CLK " "Warning: Node \"top_HSMB_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_COL " "Warning: Node \"top_HSMB_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_CRS " "Warning: Node \"top_HSMB_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_DV " "Warning: Node \"top_HSMB_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_D\[0\] " "Warning: Node \"top_HSMB_RX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_D\[1\] " "Warning: Node \"top_HSMB_RX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_D\[2\] " "Warning: Node \"top_HSMB_RX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_D\[3\] " "Warning: Node \"top_HSMB_RX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_RX_ERR " "Warning: Node \"top_HSMB_RX_ERR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_RX_ERR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SCEN " "Warning: Node \"top_HSMB_SCEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SCEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SDAT " "Warning: Node \"top_HSMB_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_CLK " "Warning: Node \"top_HSMB_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_CMD " "Warning: Node \"top_HSMB_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_DAT0 " "Warning: Node \"top_HSMB_SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_DAT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_DAT1 " "Warning: Node \"top_HSMB_SD_DAT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_DAT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_DAT2 " "Warning: Node \"top_HSMB_SD_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_SD_DAT3 " "Warning: Node \"top_HSMB_SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_27MHZ " "Warning: Node \"top_HSMB_TD_27MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_27MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[0\] " "Warning: Node \"top_HSMB_TD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[1\] " "Warning: Node \"top_HSMB_TD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[2\] " "Warning: Node \"top_HSMB_TD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[3\] " "Warning: Node \"top_HSMB_TD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[4\] " "Warning: Node \"top_HSMB_TD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[5\] " "Warning: Node \"top_HSMB_TD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[6\] " "Warning: Node \"top_HSMB_TD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[7\] " "Warning: Node \"top_HSMB_TD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_HS " "Warning: Node \"top_HSMB_TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_RESET " "Warning: Node \"top_HSMB_TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_VS " "Warning: Node \"top_HSMB_TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_CLK " "Warning: Node \"top_HSMB_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_D\[0\] " "Warning: Node \"top_HSMB_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_D\[1\] " "Warning: Node \"top_HSMB_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_D\[2\] " "Warning: Node \"top_HSMB_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_D\[3\] " "Warning: Node \"top_HSMB_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TX_EN " "Warning: Node \"top_HSMB_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_UART_RXD " "Warning: Node \"top_HSMB_UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_UART_TXD " "Warning: Node \"top_HSMB_UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_BLANK " "Warning: Node \"top_HSMB_VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_CLOCK " "Warning: Node \"top_HSMB_VGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[0\] " "Warning: Node \"top_HSMB_VGA_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[1\] " "Warning: Node \"top_HSMB_VGA_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[2\] " "Warning: Node \"top_HSMB_VGA_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[3\] " "Warning: Node \"top_HSMB_VGA_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[4\] " "Warning: Node \"top_HSMB_VGA_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[5\] " "Warning: Node \"top_HSMB_VGA_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[6\] " "Warning: Node \"top_HSMB_VGA_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[7\] " "Warning: Node \"top_HSMB_VGA_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[8\] " "Warning: Node \"top_HSMB_VGA_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[9\] " "Warning: Node \"top_HSMB_VGA_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_HS " "Warning: Node \"top_HSMB_VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_SYNC " "Warning: Node \"top_HSMB_VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_VS " "Warning: Node \"top_HSMB_VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VSYNC " "Warning: Node \"top_HSMB_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clk " "Warning: Node \"top_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clkin_sma " "Warning: Node \"top_clkin_sma\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkin_sma" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clkout_sma " "Warning: Node \"top_clkout_sma\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkout_sma" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2_ck_n\[2\] " "Warning: Node \"top_ddr2_ck_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2_ck_p\[2\] " "Warning: Node \"top_ddr2_ck_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a " "Warning: Node \"top_ddr2bot_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[13\] " "Warning: Node \"top_ddr2bot_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[14\] " "Warning: Node \"top_ddr2bot_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[15\] " "Warning: Node \"top_ddr2bot_a\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_ba " "Warning: Node \"top_ddr2bot_ba\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_ba" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_ba\[2\] " "Warning: Node \"top_ddr2bot_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_ba\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dm\[2\] " "Warning: Node \"top_ddr2bot_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dm\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dm\[3\] " "Warning: Node \"top_ddr2bot_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dm\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[16\] " "Warning: Node \"top_ddr2bot_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[17\] " "Warning: Node \"top_ddr2bot_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[18\] " "Warning: Node \"top_ddr2bot_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[19\] " "Warning: Node \"top_ddr2bot_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[20\] " "Warning: Node \"top_ddr2bot_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[21\] " "Warning: Node \"top_ddr2bot_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[22\] " "Warning: Node \"top_ddr2bot_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[23\] " "Warning: Node \"top_ddr2bot_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[24\] " "Warning: Node \"top_ddr2bot_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[25\] " "Warning: Node \"top_ddr2bot_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[26\] " "Warning: Node \"top_ddr2bot_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[27\] " "Warning: Node \"top_ddr2bot_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[28\] " "Warning: Node \"top_ddr2bot_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[29\] " "Warning: Node \"top_ddr2bot_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[30\] " "Warning: Node \"top_ddr2bot_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[31\] " "Warning: Node \"top_ddr2bot_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dqs\[2\] " "Warning: Node \"top_ddr2bot_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dqs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dqs\[3\] " "Warning: Node \"top_ddr2bot_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dqs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a " "Warning: Node \"top_ddr2top_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[0\] " "Warning: Node \"top_ddr2top_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[10\] " "Warning: Node \"top_ddr2top_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[11\] " "Warning: Node \"top_ddr2top_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[12\] " "Warning: Node \"top_ddr2top_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[13\] " "Warning: Node \"top_ddr2top_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[14\] " "Warning: Node \"top_ddr2top_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[15\] " "Warning: Node \"top_ddr2top_a\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[1\] " "Warning: Node \"top_ddr2top_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[2\] " "Warning: Node \"top_ddr2top_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[3\] " "Warning: Node \"top_ddr2top_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[4\] " "Warning: Node \"top_ddr2top_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[5\] " "Warning: Node \"top_ddr2top_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[6\] " "Warning: Node \"top_ddr2top_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[7\] " "Warning: Node \"top_ddr2top_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[8\] " "Warning: Node \"top_ddr2top_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[9\] " "Warning: Node \"top_ddr2top_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba " "Warning: Node \"top_ddr2top_ba\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba\[0\] " "Warning: Node \"top_ddr2top_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba\[1\] " "Warning: Node \"top_ddr2top_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba\[2\] " "Warning: Node \"top_ddr2top_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_casn " "Warning: Node \"top_ddr2top_casn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_casn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_cke " "Warning: Node \"top_ddr2top_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_cke" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_csn " "Warning: Node \"top_ddr2top_csn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_csn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[0\] " "Warning: Node \"top_ddr2top_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[1\] " "Warning: Node \"top_ddr2top_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[2\] " "Warning: Node \"top_ddr2top_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[3\] " "Warning: Node \"top_ddr2top_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[4\] " "Warning: Node \"top_ddr2top_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[0\] " "Warning: Node \"top_ddr2top_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[10\] " "Warning: Node \"top_ddr2top_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[11\] " "Warning: Node \"top_ddr2top_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[12\] " "Warning: Node \"top_ddr2top_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[13\] " "Warning: Node \"top_ddr2top_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[14\] " "Warning: Node \"top_ddr2top_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[15\] " "Warning: Node \"top_ddr2top_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[16\] " "Warning: Node \"top_ddr2top_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[17\] " "Warning: Node \"top_ddr2top_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[18\] " "Warning: Node \"top_ddr2top_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[19\] " "Warning: Node \"top_ddr2top_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[1\] " "Warning: Node \"top_ddr2top_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[20\] " "Warning: Node \"top_ddr2top_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[21\] " "Warning: Node \"top_ddr2top_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[22\] " "Warning: Node \"top_ddr2top_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[23\] " "Warning: Node \"top_ddr2top_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[24\] " "Warning: Node \"top_ddr2top_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[25\] " "Warning: Node \"top_ddr2top_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[26\] " "Warning: Node \"top_ddr2top_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[27\] " "Warning: Node \"top_ddr2top_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[28\] " "Warning: Node \"top_ddr2top_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[29\] " "Warning: Node \"top_ddr2top_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[2\] " "Warning: Node \"top_ddr2top_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[30\] " "Warning: Node \"top_ddr2top_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[31\] " "Warning: Node \"top_ddr2top_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[32\] " "Warning: Node \"top_ddr2top_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[33\] " "Warning: Node \"top_ddr2top_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[34\] " "Warning: Node \"top_ddr2top_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[35\] " "Warning: Node \"top_ddr2top_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[36\] " "Warning: Node \"top_ddr2top_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[37\] " "Warning: Node \"top_ddr2top_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[38\] " "Warning: Node \"top_ddr2top_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[39\] " "Warning: Node \"top_ddr2top_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[3\] " "Warning: Node \"top_ddr2top_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[4\] " "Warning: Node \"top_ddr2top_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[5\] " "Warning: Node \"top_ddr2top_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[6\] " "Warning: Node \"top_ddr2top_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[7\] " "Warning: Node \"top_ddr2top_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[8\] " "Warning: Node \"top_ddr2top_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[9\] " "Warning: Node \"top_ddr2top_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[0\] " "Warning: Node \"top_ddr2top_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[1\] " "Warning: Node \"top_ddr2top_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[2\] " "Warning: Node \"top_ddr2top_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[3\] " "Warning: Node \"top_ddr2top_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[4\] " "Warning: Node \"top_ddr2top_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_odt " "Warning: Node \"top_ddr2top_odt\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_odt" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_rasn " "Warning: Node \"top_ddr2top_rasn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_rasn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_wen " "Warning: Node \"top_ddr2top_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_flash_rdybsyn " "Warning: Node \"top_flash_rdybsyn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_flash_rdybsyn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_fsa " "Warning: Node \"top_fsa\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_fsa" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_fsd " "Warning: Node \"top_fsd\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_fsd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in0 " "Warning: Node \"top_hsma_clk_in0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_n\[1\] " "Warning: Node \"top_hsma_clk_in_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_n\[2\] " "Warning: Node \"top_hsma_clk_in_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_p\[1\] " "Warning: Node \"top_hsma_clk_in_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_p\[2\] " "Warning: Node \"top_hsma_clk_in_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out0 " "Warning: Node \"top_hsma_clk_out0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_n\[1\] " "Warning: Node \"top_hsma_clk_out_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_n\[2\] " "Warning: Node \"top_hsma_clk_out_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_p\[1\] " "Warning: Node \"top_hsma_clk_out_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_p\[2\] " "Warning: Node \"top_hsma_clk_out_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[0\] " "Warning: Node \"top_hsma_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[1\] " "Warning: Node \"top_hsma_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[2\] " "Warning: Node \"top_hsma_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[3\] " "Warning: Node \"top_hsma_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[0\] " "Warning: Node \"top_hsma_rx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[10\] " "Warning: Node \"top_hsma_rx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[11\] " "Warning: Node \"top_hsma_rx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[12\] " "Warning: Node \"top_hsma_rx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[13\] " "Warning: Node \"top_hsma_rx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[14\] " "Warning: Node \"top_hsma_rx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[15\] " "Warning: Node \"top_hsma_rx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[16\] " "Warning: Node \"top_hsma_rx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[1\] " "Warning: Node \"top_hsma_rx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[2\] " "Warning: Node \"top_hsma_rx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[3\] " "Warning: Node \"top_hsma_rx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[4\] " "Warning: Node \"top_hsma_rx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[5\] " "Warning: Node \"top_hsma_rx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[6\] " "Warning: Node \"top_hsma_rx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[7\] " "Warning: Node \"top_hsma_rx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[8\] " "Warning: Node \"top_hsma_rx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[9\] " "Warning: Node \"top_hsma_rx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[0\] " "Warning: Node \"top_hsma_rx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[10\] " "Warning: Node \"top_hsma_rx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[11\] " "Warning: Node \"top_hsma_rx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[12\] " "Warning: Node \"top_hsma_rx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[13\] " "Warning: Node \"top_hsma_rx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[14\] " "Warning: Node \"top_hsma_rx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[15\] " "Warning: Node \"top_hsma_rx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[16\] " "Warning: Node \"top_hsma_rx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[1\] " "Warning: Node \"top_hsma_rx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[2\] " "Warning: Node \"top_hsma_rx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[3\] " "Warning: Node \"top_hsma_rx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[4\] " "Warning: Node \"top_hsma_rx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[5\] " "Warning: Node \"top_hsma_rx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[6\] " "Warning: Node \"top_hsma_rx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[7\] " "Warning: Node \"top_hsma_rx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[8\] " "Warning: Node \"top_hsma_rx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[9\] " "Warning: Node \"top_hsma_rx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_led " "Warning: Node \"top_hsma_rx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_scl " "Warning: Node \"top_hsma_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_sda " "Warning: Node \"top_hsma_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[0\] " "Warning: Node \"top_hsma_tx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[10\] " "Warning: Node \"top_hsma_tx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[11\] " "Warning: Node \"top_hsma_tx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[12\] " "Warning: Node \"top_hsma_tx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[13\] " "Warning: Node \"top_hsma_tx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[14\] " "Warning: Node \"top_hsma_tx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[15\] " "Warning: Node \"top_hsma_tx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[16\] " "Warning: Node \"top_hsma_tx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[1\] " "Warning: Node \"top_hsma_tx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[2\] " "Warning: Node \"top_hsma_tx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[3\] " "Warning: Node \"top_hsma_tx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[4\] " "Warning: Node \"top_hsma_tx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[5\] " "Warning: Node \"top_hsma_tx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[6\] " "Warning: Node \"top_hsma_tx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[7\] " "Warning: Node \"top_hsma_tx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[8\] " "Warning: Node \"top_hsma_tx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[9\] " "Warning: Node \"top_hsma_tx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[0\] " "Warning: Node \"top_hsma_tx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[10\] " "Warning: Node \"top_hsma_tx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[11\] " "Warning: Node \"top_hsma_tx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[12\] " "Warning: Node \"top_hsma_tx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[13\] " "Warning: Node \"top_hsma_tx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[14\] " "Warning: Node \"top_hsma_tx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[15\] " "Warning: Node \"top_hsma_tx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[16\] " "Warning: Node \"top_hsma_tx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[1\] " "Warning: Node \"top_hsma_tx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[2\] " "Warning: Node \"top_hsma_tx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[3\] " "Warning: Node \"top_hsma_tx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[4\] " "Warning: Node \"top_hsma_tx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[5\] " "Warning: Node \"top_hsma_tx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[6\] " "Warning: Node \"top_hsma_tx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[7\] " "Warning: Node \"top_hsma_tx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[8\] " "Warning: Node \"top_hsma_tx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[9\] " "Warning: Node \"top_hsma_tx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_led " "Warning: Node \"top_hsma_tx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in0 " "Warning: Node \"top_hsmb_clk_in0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_n\[1\] " "Warning: Node \"top_hsmb_clk_in_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_n\[2\] " "Warning: Node \"top_hsmb_clk_in_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_p\[1\] " "Warning: Node \"top_hsmb_clk_in_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_p\[2\] " "Warning: Node \"top_hsmb_clk_in_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out0 " "Warning: Node \"top_hsmb_clk_out0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_n\[1\] " "Warning: Node \"top_hsmb_clk_out_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_n\[2\] " "Warning: Node \"top_hsmb_clk_out_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_p\[1\] " "Warning: Node \"top_hsmb_clk_out_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_p\[2\] " "Warning: Node \"top_hsmb_clk_out_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d " "Warning: Node \"top_hsmb_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[0\] " "Warning: Node \"top_hsmb_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[1\] " "Warning: Node \"top_hsmb_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[2\] " "Warning: Node \"top_hsmb_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[3\] " "Warning: Node \"top_hsmb_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[0\] " "Warning: Node \"top_hsmb_rx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[10\] " "Warning: Node \"top_hsmb_rx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[11\] " "Warning: Node \"top_hsmb_rx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[12\] " "Warning: Node \"top_hsmb_rx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[13\] " "Warning: Node \"top_hsmb_rx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[14\] " "Warning: Node \"top_hsmb_rx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[15\] " "Warning: Node \"top_hsmb_rx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[16\] " "Warning: Node \"top_hsmb_rx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[1\] " "Warning: Node \"top_hsmb_rx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[2\] " "Warning: Node \"top_hsmb_rx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[3\] " "Warning: Node \"top_hsmb_rx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[4\] " "Warning: Node \"top_hsmb_rx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[5\] " "Warning: Node \"top_hsmb_rx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[6\] " "Warning: Node \"top_hsmb_rx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[7\] " "Warning: Node \"top_hsmb_rx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[8\] " "Warning: Node \"top_hsmb_rx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[9\] " "Warning: Node \"top_hsmb_rx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[0\] " "Warning: Node \"top_hsmb_rx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[10\] " "Warning: Node \"top_hsmb_rx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[11\] " "Warning: Node \"top_hsmb_rx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[12\] " "Warning: Node \"top_hsmb_rx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[13\] " "Warning: Node \"top_hsmb_rx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[14\] " "Warning: Node \"top_hsmb_rx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[15\] " "Warning: Node \"top_hsmb_rx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[16\] " "Warning: Node \"top_hsmb_rx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[1\] " "Warning: Node \"top_hsmb_rx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[2\] " "Warning: Node \"top_hsmb_rx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[3\] " "Warning: Node \"top_hsmb_rx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[4\] " "Warning: Node \"top_hsmb_rx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[5\] " "Warning: Node \"top_hsmb_rx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[6\] " "Warning: Node \"top_hsmb_rx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[7\] " "Warning: Node \"top_hsmb_rx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[8\] " "Warning: Node \"top_hsmb_rx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[9\] " "Warning: Node \"top_hsmb_rx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_led " "Warning: Node \"top_hsmb_rx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_scl " "Warning: Node \"top_hsmb_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_sda " "Warning: Node \"top_hsmb_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[0\] " "Warning: Node \"top_hsmb_tx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[10\] " "Warning: Node \"top_hsmb_tx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[11\] " "Warning: Node \"top_hsmb_tx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[12\] " "Warning: Node \"top_hsmb_tx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[13\] " "Warning: Node \"top_hsmb_tx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[14\] " "Warning: Node \"top_hsmb_tx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[15\] " "Warning: Node \"top_hsmb_tx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[16\] " "Warning: Node \"top_hsmb_tx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[1\] " "Warning: Node \"top_hsmb_tx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[2\] " "Warning: Node \"top_hsmb_tx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[3\] " "Warning: Node \"top_hsmb_tx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[4\] " "Warning: Node \"top_hsmb_tx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[5\] " "Warning: Node \"top_hsmb_tx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[6\] " "Warning: Node \"top_hsmb_tx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[7\] " "Warning: Node \"top_hsmb_tx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[8\] " "Warning: Node \"top_hsmb_tx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[9\] " "Warning: Node \"top_hsmb_tx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[0\] " "Warning: Node \"top_hsmb_tx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[10\] " "Warning: Node \"top_hsmb_tx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[11\] " "Warning: Node \"top_hsmb_tx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[12\] " "Warning: Node \"top_hsmb_tx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[13\] " "Warning: Node \"top_hsmb_tx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[14\] " "Warning: Node \"top_hsmb_tx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[15\] " "Warning: Node \"top_hsmb_tx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[16\] " "Warning: Node \"top_hsmb_tx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[1\] " "Warning: Node \"top_hsmb_tx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[2\] " "Warning: Node \"top_hsmb_tx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[3\] " "Warning: Node \"top_hsmb_tx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[4\] " "Warning: Node \"top_hsmb_tx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[5\] " "Warning: Node \"top_hsmb_tx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[6\] " "Warning: Node \"top_hsmb_tx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[7\] " "Warning: Node \"top_hsmb_tx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[8\] " "Warning: Node \"top_hsmb_tx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[9\] " "Warning: Node \"top_hsmb_tx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_led " "Warning: Node \"top_hsmb_tx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_csn " "Warning: Node \"top_lcd_csn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_csn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_d_cn " "Warning: Node \"top_lcd_d_cn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_d_cn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[0\] " "Warning: Node \"top_lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[1\] " "Warning: Node \"top_lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[2\] " "Warning: Node \"top_lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[3\] " "Warning: Node \"top_lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[4\] " "Warning: Node \"top_lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[5\] " "Warning: Node \"top_lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[6\] " "Warning: Node \"top_lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[7\] " "Warning: Node \"top_lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_e_rdn " "Warning: Node \"top_lcd_e_rdn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_e_rdn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_en " "Warning: Node \"top_lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_rstn " "Warning: Node \"top_lcd_rstn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_rstn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_wen " "Warning: Node \"top_lcd_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_led " "Warning: Node \"top_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio " "Warning: Node \"top_out_port_from_the_led_pio\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[0\] " "Warning: Node \"top_out_port_from_the_led_pio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[1\] " "Warning: Node \"top_out_port_from_the_led_pio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[2\] " "Warning: Node \"top_out_port_from_the_led_pio\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[3\] " "Warning: Node \"top_out_port_from_the_led_pio\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[4\] " "Warning: Node \"top_out_port_from_the_led_pio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[5\] " "Warning: Node \"top_out_port_from_the_led_pio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[6\] " "Warning: Node \"top_out_port_from_the_led_pio\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[7\] " "Warning: Node \"top_out_port_from_the_led_pio\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_a " "Warning: Node \"top_seven_seg_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_b " "Warning: Node \"top_seven_seg_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_b" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_c " "Warning: Node \"top_seven_seg_c\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_c" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_d " "Warning: Node \"top_seven_seg_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_d" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_dp " "Warning: Node \"top_seven_seg_dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_dp" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_e " "Warning: Node \"top_seven_seg_e\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_e" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_f " "Warning: Node \"top_seven_seg_f\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_f" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_g " "Warning: Node \"top_seven_seg_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_g" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_minus " "Warning: Node \"top_seven_seg_minus\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_minus" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[1\] " "Warning: Node \"top_seven_seg_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[2\] " "Warning: Node \"top_seven_seg_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[3\] " "Warning: Node \"top_seven_seg_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[4\] " "Warning: Node \"top_seven_seg_sel\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_speaker_out " "Warning: Node \"top_speaker_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_speaker_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_advn " "Warning: Node \"top_sram_advn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_advn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[0\] " "Warning: Node \"top_sram_ben\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[1\] " "Warning: Node \"top_sram_ben\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[2\] " "Warning: Node \"top_sram_ben\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[3\] " "Warning: Node \"top_sram_ben\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_clk " "Warning: Node \"top_sram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_csn " "Warning: Node \"top_sram_csn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_csn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_oen " "Warning: Node \"top_sram_oen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_oen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_psn " "Warning: Node \"top_sram_psn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_psn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wait\[0\] " "Warning: Node \"top_sram_wait\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wait\[1\] " "Warning: Node \"top_sram_wait\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wen " "Warning: Node \"top_sram_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_cmd_data " "Warning: Node \"top_usb_cmd_data\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_cmd_data" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_empty " "Warning: Node \"top_usb_empty\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_empty" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[0\] " "Warning: Node \"top_usb_fd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[1\] " "Warning: Node \"top_usb_fd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[2\] " "Warning: Node \"top_usb_fd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[3\] " "Warning: Node \"top_usb_fd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[4\] " "Warning: Node \"top_usb_fd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[5\] " "Warning: Node \"top_usb_fd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[6\] " "Warning: Node \"top_usb_fd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[7\] " "Warning: Node \"top_usb_fd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_full " "Warning: Node \"top_usb_full\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_full" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_ifclk " "Warning: Node \"top_usb_ifclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ifclk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_ren " "Warning: Node \"top_usb_ren\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ren" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_wen " "Warning: Node \"top_usb_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[0\] " "Warning: Node \"top_user_dipsw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[1\] " "Warning: Node \"top_user_dipsw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[2\] " "Warning: Node \"top_user_dipsw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[3\] " "Warning: Node \"top_user_dipsw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[4\] " "Warning: Node \"top_user_dipsw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[5\] " "Warning: Node \"top_user_dipsw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[6\] " "Warning: Node \"top_user_dipsw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[7\] " "Warning: Node \"top_user_dipsw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led " "Warning: Node \"top_user_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[0\] " "Warning: Node \"top_user_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[1\] " "Warning: Node \"top_user_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[2\] " "Warning: Node \"top_user_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[3\] " "Warning: Node \"top_user_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[4\] " "Warning: Node \"top_user_led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[5\] " "Warning: Node \"top_user_led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[6\] " "Warning: Node \"top_user_led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[7\] " "Warning: Node \"top_user_led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[0\] " "Warning: Node \"top_user_pb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[1\] " "Warning: Node \"top_user_pb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[2\] " "Warning: Node \"top_user_pb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[3\] " "Warning: Node \"top_user_pb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_resetn " "Warning: Node \"top_user_resetn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_resetn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:26 " "Info: Fitter preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:55 " "Info: Fitter placement operations ending: elapsed time is 00:01:55" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:02:58 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:02:58" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.29 " "Info: Router is attempting to preserve 0.29 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 0 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Info: Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_n\[1\] a permanently disabled " "Info: Pin top_ddr2_ck_n\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_n[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 65 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 921 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_p\[1\] a permanently disabled " "Info: Pin top_ddr2_ck_p\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 923 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_n\[0\] a permanently enabled " "Info: Pin top_ddr2_ck_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_n[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[0\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 65 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 920 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_p\[0\] a permanently enabled " "Info: Pin top_ddr2_ck_p\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[0\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 922 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "top_ddr2_ck_n\[1\] VCC " "Info: Pin top_ddr2_ck_n\[1\] has VCC driving its datain port" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_n[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 65 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 921 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "top_ddr2_ck_p\[1\] VCC " "Info: Pin top_ddr2_ck_p\[1\] has VCC driving its datain port" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[1\]" } } } } { "cycloneiii_3c120_niosii_standard.v" "" { Text "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneiii_3c120_niosii_standard.v" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/" { { 0 { 0 ""} 0 923 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.fit.smsg " "Info: Generated suppressed messages file D:/11.0_format/For Testing/cycloneIII_3c120_embedded/examples/standard/cycloneIII_3c120_niosII_standard.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 677 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 677 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Info: Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 17:24:16 2011 " "Info: Processing ended: Thu Sep 15 17:24:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:07:32 " "Info: Elapsed time: 00:07:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:40 " "Info: Total CPU time (on all processors): 00:08:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
