# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 2884
attribute \dynports 1
attribute \hdlname "\\mod_counter"
attribute \src "counter/mod_counter.sv:17.1-35.10"
module $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
  parameter \MOD_VALUE 500001
  parameter \COUNTER_WIDTH 19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.12-84.14"
  wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:84.16-84.18"
  wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:78.16-78.18"
  wire $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
  attribute \src "counter/mod_counter.sv:27.7-27.28"
  wire $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  attribute \force_downto 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25"
  attribute \unused_bits "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18"
  wire width 19 $auto$alumacc.cc:485:replace_alu$1863.CO
  attribute \force_downto 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.23-112.24"
  wire width 19 $auto$alumacc.cc:485:replace_alu$1863.X
  attribute \force_downto 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27"
  wire width 19 $auto$alumacc.cc:485:replace_alu$1863.Y
  attribute \force_downto 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24"
  attribute \unused_bits "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 19"
  wire width 20 $auto$alumacc.cc:485:replace_alu$1863.genblk1.C
  attribute \force_downto 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24"
  attribute \unused_bits "19"
  wire width 20 $auto$alumacc.cc:485:replace_alu$1863.genblk1.O
  attribute \force_downto 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22"
  wire width 6 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A
  attribute \src "counter/mod_counter.sv:18.19-18.22"
  wire input 1 \clk
  attribute \src "counter/mod_counter.sv:22.36-22.41"
  wire width 19 output 5 \count
  attribute \src "counter/mod_counter.sv:20.19-20.28"
  wire input 3 \increment
  attribute \src "counter/mod_counter.sv:19.19-19.24"
  wire input 2 \reset
  attribute \src "counter/mod_counter.sv:21.15-21.27"
  wire output 4 \rolling_over
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30"
  cell \LUT5 $abc$2738$auto$blifparse.cc:515:parse_blif$2739
    parameter \INIT 32'10000000000000000000000000000000
    connect \I0 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [4]
    connect \I1 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [0]
    connect \I2 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [1]
    connect \I3 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [2]
    connect \I4 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [3]
    connect \O \rolling_over
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52"
  cell \MUXF7 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
    connect \I0 1'0
    connect \I1 1'0
    connect \O $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
    connect \S \count [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
  cell \LUT6 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1
    parameter \INIT 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \I0 \count [0]
    connect \I1 \count [1]
    connect \I2 \count [2]
    connect \I3 \count [3]
    connect \I4 \count [4]
    connect \I5 \count [15]
    connect \O $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:81.13-81.52"
  cell \MUXF7 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7
    connect \I0 1'0
    connect \I1 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
    connect \O $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
    connect \S \count [16]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:87.13-87.52"
  cell \MUXF8 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8
    connect \I0 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0
    connect \I1 $abc$2738$auto$blifparse.cc:515:parse_blif$2740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1
    connect \O $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [4]
    connect \S \count [13]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
  cell \LUT4 $abc$2738$auto$blifparse.cc:515:parse_blif$2741
    parameter \INIT 16'1000000000000000
    connect \I0 \count [5]
    connect \I1 \count [8]
    connect \I2 \count [17]
    connect \I3 \count [18]
    connect \O $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30"
  cell \LUT2 $abc$2738$auto$blifparse.cc:515:parse_blif$2742
    parameter \INIT 4'0001
    connect \I0 \count [11]
    connect \I1 \count [12]
    connect \O $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30"
  cell \LUT2 $abc$2738$auto$blifparse.cc:515:parse_blif$2743
    parameter \INIT 4'0100
    connect \I0 \count [14]
    connect \I1 \increment
    connect \O $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:51.26-53.19"
  cell \LUT4 $abc$2738$auto$blifparse.cc:515:parse_blif$2744
    parameter \INIT 16'0000000000000001
    connect \I0 \count [6]
    connect \I1 \count [7]
    connect \I2 \count [9]
    connect \I3 \count [10]
    connect \O $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
  cell \LUT6 $abc$2738$auto$blifparse.cc:515:parse_blif$2745
    parameter \INIT 64'1111111111111111111111111111111110000000000000000000000000000000
    connect \I0 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [0]
    connect \I1 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [1]
    connect \I2 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [2]
    connect \I3 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [3]
    connect \I4 $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [4]
    connect \I5 \reset
    connect \O $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2738$auto$blifparse.cc:515:parse_blif$2746
    connect \I \count [0]
    connect \O $auto$alumacc.cc:485:replace_alu$1863.X [0]
  end
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[0].genblk1.carry4
    connect \CI 1'0
    connect \CO $auto$alumacc.cc:485:replace_alu$1863.CO [3:0]
    connect \CYINIT 1'0
    connect \DI 4'0001
    connect \O $auto$alumacc.cc:485:replace_alu$1863.Y [3:0]
    connect \S { \count [3:1] $auto$alumacc.cc:485:replace_alu$1863.X [0] }
  end
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[1].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1863.CO [3]
    connect \CO $auto$alumacc.cc:485:replace_alu$1863.CO [7:4]
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O $auto$alumacc.cc:485:replace_alu$1863.Y [7:4]
    connect \S \count [7:4]
  end
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[2].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1863.CO [7]
    connect \CO $auto$alumacc.cc:485:replace_alu$1863.CO [11:8]
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O $auto$alumacc.cc:485:replace_alu$1863.Y [11:8]
    connect \S \count [11:8]
  end
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[3].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1863.CO [11]
    connect \CO $auto$alumacc.cc:485:replace_alu$1863.CO [15:12]
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O $auto$alumacc.cc:485:replace_alu$1863.Y [15:12]
    connect \S \count [15:12]
  end
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:30.13-30.20|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1863.genblk1.slice[4].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1863.CO [15]
    connect \CO { $auto$alumacc.cc:485:replace_alu$1863.genblk1.C [19] $auto$alumacc.cc:485:replace_alu$1863.CO [18:16] }
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O { $auto$alumacc.cc:485:replace_alu$1863.genblk1.O [19] $auto$alumacc.cc:485:replace_alu$1863.Y [18:16] }
    connect \S { 1'0 \count [18:16] }
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2522
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [0]
    connect \Q \count [0]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2523
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [1]
    connect \Q \count [1]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2524
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [2]
    connect \Q \count [2]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2525
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [3]
    connect \Q \count [3]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2526
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [4]
    connect \Q \count [4]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2527
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [5]
    connect \Q \count [5]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2528
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [6]
    connect \Q \count [6]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2529
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [7]
    connect \Q \count [7]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2530
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [8]
    connect \Q \count [8]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2531
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [9]
    connect \Q \count [9]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2532
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [10]
    connect \Q \count [10]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2533
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [11]
    connect \Q \count [11]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2534
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [12]
    connect \Q \count [12]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2535
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [13]
    connect \Q \count [13]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2536
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [14]
    connect \Q \count [14]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2537
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [15]
    connect \Q \count [15]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2538
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [16]
    connect \Q \count [16]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2539
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [17]
    connect \Q \count [17]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/mod_counter.sv:26.2-30.21|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2540
    parameter \INIT 1'x
    connect \C \clk
    connect \CE \increment
    connect \D $auto$alumacc.cc:485:replace_alu$1863.Y [18]
    connect \Q \count [18]
    connect \R $abc$2738$logic_or$counter/mod_counter.sv:27$32_Y
  end
  connect $techmap2875$abc$2738$auto$blifparse.cc:515:parse_blif$2745.A [5] \reset
  connect $auto$alumacc.cc:485:replace_alu$1863.X [18:1] \count [18:1]
  connect $auto$alumacc.cc:485:replace_alu$1863.genblk1.C [18:0] $auto$alumacc.cc:485:replace_alu$1863.CO
  connect $auto$alumacc.cc:485:replace_alu$1863.genblk1.O [18:0] $auto$alumacc.cc:485:replace_alu$1863.Y
end
attribute \blackbox 1
attribute \abc9_lut 10
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.1-303.10"
module \$__ABC9_LUT7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.39-290.41"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.43-290.45"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.47-290.49"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.51-290.53"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.55-290.57"
  wire input 6 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.59-290.61"
  wire input 7 \I5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.63-290.65"
  wire input 8 \I6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:290.30-290.31"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:294.5-294.66"
  cell $specify2 $specify$65
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1039
    parameter signed \T_FALL_MIN 1039
    parameter signed \T_FALL_TYP 1039
    parameter signed \T_RISE_MAX 1039
    parameter signed \T_RISE_MIN 1039
    parameter signed \T_RISE_TYP 1039
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:295.5-295.66"
  cell $specify2 $specify$66
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1028
    parameter signed \T_FALL_MIN 1028
    parameter signed \T_FALL_TYP 1028
    parameter signed \T_RISE_MAX 1028
    parameter signed \T_RISE_MIN 1028
    parameter signed \T_RISE_TYP 1028
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:296.5-296.66"
  cell $specify2 $specify$67
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 869
    parameter signed \T_FALL_MIN 869
    parameter signed \T_FALL_TYP 869
    parameter signed \T_RISE_MAX 869
    parameter signed \T_RISE_MIN 869
    parameter signed \T_RISE_TYP 869
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:297.5-297.66"
  cell $specify2 $specify$68
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 804
    parameter signed \T_FALL_MIN 804
    parameter signed \T_FALL_TYP 804
    parameter signed \T_RISE_MAX 804
    parameter signed \T_RISE_MIN 804
    parameter signed \T_RISE_TYP 804
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:298.5-298.66"
  cell $specify2 $specify$69
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 635
    parameter signed \T_FALL_MIN 635
    parameter signed \T_FALL_TYP 635
    parameter signed \T_RISE_MAX 635
    parameter signed \T_RISE_MIN 635
    parameter signed \T_RISE_TYP 635
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I4
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:299.5-299.66"
  cell $specify2 $specify$70
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 524
    parameter signed \T_FALL_MIN 524
    parameter signed \T_FALL_TYP 524
    parameter signed \T_RISE_MAX 524
    parameter signed \T_RISE_MIN 524
    parameter signed \T_RISE_TYP 524
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I5
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:300.5-300.65"
  cell $specify2 $specify$71
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 470
    parameter signed \T_FALL_MIN 470
    parameter signed \T_FALL_TYP 470
    parameter signed \T_RISE_MAX 470
    parameter signed \T_RISE_MIN 470
    parameter signed \T_RISE_TYP 470
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I6
  end
end
attribute \blackbox 1
attribute \abc9_lut 20
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.1-322.10"
module \$__ABC9_LUT8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.39-308.41"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.43-308.45"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.47-308.49"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.51-308.53"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.55-308.57"
  wire input 6 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.59-308.61"
  wire input 7 \I5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.63-308.65"
  wire input 8 \I6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.67-308.69"
  wire input 9 \I7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:308.30-308.31"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:312.5-312.93"
  cell $specify2 $specify$72
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1161
    parameter signed \T_FALL_MIN 1161
    parameter signed \T_FALL_TYP 1161
    parameter signed \T_RISE_MAX 1161
    parameter signed \T_RISE_MIN 1161
    parameter signed \T_RISE_TYP 1161
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:313.5-313.93"
  cell $specify2 $specify$73
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1150
    parameter signed \T_FALL_MIN 1150
    parameter signed \T_FALL_TYP 1150
    parameter signed \T_RISE_MAX 1150
    parameter signed \T_RISE_MIN 1150
    parameter signed \T_RISE_TYP 1150
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:314.5-314.93"
  cell $specify2 $specify$74
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 991
    parameter signed \T_FALL_MIN 991
    parameter signed \T_FALL_TYP 991
    parameter signed \T_RISE_MAX 991
    parameter signed \T_RISE_MIN 991
    parameter signed \T_RISE_TYP 991
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:315.5-315.93"
  cell $specify2 $specify$75
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 926
    parameter signed \T_FALL_MIN 926
    parameter signed \T_FALL_TYP 926
    parameter signed \T_RISE_MAX 926
    parameter signed \T_RISE_MIN 926
    parameter signed \T_RISE_TYP 926
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:316.5-316.93"
  cell $specify2 $specify$76
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 757
    parameter signed \T_FALL_MIN 757
    parameter signed \T_FALL_TYP 757
    parameter signed \T_RISE_MAX 757
    parameter signed \T_RISE_MIN 757
    parameter signed \T_RISE_TYP 757
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I4
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:317.5-317.93"
  cell $specify2 $specify$77
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 646
    parameter signed \T_FALL_MIN 646
    parameter signed \T_FALL_TYP 646
    parameter signed \T_RISE_MAX 646
    parameter signed \T_RISE_MIN 646
    parameter signed \T_RISE_TYP 646
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I5
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:318.5-318.93"
  cell $specify2 $specify$78
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 592
    parameter signed \T_FALL_MIN 592
    parameter signed \T_FALL_TYP 592
    parameter signed \T_RISE_MAX 592
    parameter signed \T_RISE_MIN 592
    parameter signed \T_RISE_TYP 592
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I6
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:319.5-319.68"
  cell $specify2 $specify$79
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 465
    parameter signed \T_FALL_MIN 465
    parameter signed \T_FALL_TYP 465
    parameter signed \T_RISE_MAX 465
    parameter signed \T_RISE_MIN 465
    parameter signed \T_RISE_TYP 465
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I7
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:995.1-1003.10"
module \AND2B1L
  parameter \IS_SRI_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:997.9-997.11"
  wire input 2 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:996.10-996.11"
  wire output 1 \O
  attribute \invertible_pin "IS_SRI_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:999.9-999.12"
  wire input 3 \SRI
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7066.1-7148.10"
module \BITSLICE_CONTROL
  parameter \CTRL_CLK "EXTERNAL"
  parameter \DIV_MODE "DIV2"
  parameter \EN_CLK_TO_EXT_NORTH "DISABLE"
  parameter \EN_CLK_TO_EXT_SOUTH "DISABLE"
  parameter \EN_DYN_ODLY_MODE "FALSE"
  parameter \EN_OTHER_NCLK "FALSE"
  parameter \EN_OTHER_PCLK "FALSE"
  parameter \IDLY_VT_TRACK "TRUE"
  parameter \INV_RXCLK "FALSE"
  parameter \ODLY_VT_TRACK "TRUE"
  parameter \QDLY_VT_TRACK "TRUE"
  parameter \READ_IDLE_COUNT 6'000000
  parameter \REFCLK_SRC "PLLCLK"
  parameter \ROUNDING_FACTOR 16
  parameter \RXGATE_EXTEND "FALSE"
  parameter \RX_CLK_PHASE_N "SHIFT_0"
  parameter \RX_CLK_PHASE_P "SHIFT_0"
  parameter \RX_GATING "DISABLE"
  parameter \SELF_CALIBRATE "ENABLE"
  parameter \SERIAL_MODE "FALSE"
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_SPEEDUP "FAST"
  parameter \SIM_VERSION
  parameter \TX_GATING "DISABLE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7115.11-7115.23"
  wire input 25 \CLK_FROM_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7091.12-7091.28"
  wire output 1 \CLK_TO_EXT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7092.12-7092.28"
  wire output 2 \CLK_TO_EXT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7093.12-7093.19"
  wire output 3 \DLY_RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7094.18-7094.25"
  wire width 7 output 4 \DYN_DCI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7116.11-7116.17"
  wire input 26 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7117.11-7117.25"
  wire input 27 \NCLK_NIBBLE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7095.12-7095.27"
  wire output 5 \NCLK_NIBBLE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7118.11-7118.25"
  wire input 28 \PCLK_NIBBLE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7096.12-7096.27"
  wire output 6 \PCLK_NIBBLE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7119.17-7119.26"
  wire width 4 input 29 \PHY_RDCS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7120.17-7120.26"
  wire width 4 input 30 \PHY_RDCS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7121.17-7121.25"
  wire width 4 input 31 \PHY_RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7122.17-7122.26"
  wire width 4 input 32 \PHY_WRCS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7123.17-7123.26"
  wire width 4 input 33 \PHY_WRCS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7124.11-7124.18"
  wire input 34 \PLL_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7125.11-7125.17"
  wire input 35 \REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7126.17-7126.25"
  wire width 6 input 36 \RIU_ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7127.11-7127.18"
  wire input 37 \RIU_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7128.11-7128.25"
  wire input 38 \RIU_NIBBLE_SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7097.19-7097.30"
  wire width 16 output 7 \RIU_RD_DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7098.12-7098.21"
  wire output 8 \RIU_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7129.18-7129.29"
  wire width 16 input 39 \RIU_WR_DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7130.11-7130.20"
  wire input 40 \RIU_WR_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7131.11-7131.14"
  wire input 41 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7132.18-7132.33"
  wire width 40 input 42 \RX_BIT_CTRL_IN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7133.18-7133.33"
  wire width 40 input 43 \RX_BIT_CTRL_IN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7134.18-7134.33"
  wire width 40 input 44 \RX_BIT_CTRL_IN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7135.18-7135.33"
  wire width 40 input 45 \RX_BIT_CTRL_IN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7136.18-7136.33"
  wire width 40 input 46 \RX_BIT_CTRL_IN4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7137.18-7137.33"
  wire width 40 input 47 \RX_BIT_CTRL_IN5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7138.18-7138.33"
  wire width 40 input 48 \RX_BIT_CTRL_IN6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7099.19-7099.35"
  wire width 40 output 9 \RX_BIT_CTRL_OUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7100.19-7100.35"
  wire width 40 output 10 \RX_BIT_CTRL_OUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7101.19-7101.35"
  wire width 40 output 11 \RX_BIT_CTRL_OUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7102.19-7102.35"
  wire width 40 output 12 \RX_BIT_CTRL_OUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7103.19-7103.35"
  wire width 40 output 13 \RX_BIT_CTRL_OUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7104.19-7104.35"
  wire width 40 output 14 \RX_BIT_CTRL_OUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7105.19-7105.35"
  wire width 40 output 15 \RX_BIT_CTRL_OUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7139.17-7139.25"
  wire width 4 input 49 \TBYTE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7140.18-7140.33"
  wire width 40 input 50 \TX_BIT_CTRL_IN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7141.18-7141.33"
  wire width 40 input 51 \TX_BIT_CTRL_IN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7142.18-7142.33"
  wire width 40 input 52 \TX_BIT_CTRL_IN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7143.18-7143.33"
  wire width 40 input 53 \TX_BIT_CTRL_IN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7144.18-7144.33"
  wire width 40 input 54 \TX_BIT_CTRL_IN4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7145.18-7145.33"
  wire width 40 input 55 \TX_BIT_CTRL_IN5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7146.18-7146.33"
  wire width 40 input 56 \TX_BIT_CTRL_IN6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7147.18-7147.36"
  wire width 40 input 57 \TX_BIT_CTRL_IN_TRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7106.19-7106.35"
  wire width 40 output 16 \TX_BIT_CTRL_OUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7107.19-7107.35"
  wire width 40 output 17 \TX_BIT_CTRL_OUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7108.19-7108.35"
  wire width 40 output 18 \TX_BIT_CTRL_OUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7109.19-7109.35"
  wire width 40 output 19 \TX_BIT_CTRL_OUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7110.19-7110.35"
  wire width 40 output 20 \TX_BIT_CTRL_OUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7111.19-7111.35"
  wire width 40 output 21 \TX_BIT_CTRL_OUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7112.19-7112.35"
  wire width 40 output 22 \TX_BIT_CTRL_OUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7113.19-7113.38"
  wire width 40 output 23 \TX_BIT_CTRL_OUT_TRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7114.12-7114.19"
  wire output 24 \VTC_RDY
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9833.1-9847.10"
module \BSCANE2
  parameter \DISABLE_JTAG "FALSE"
  parameter \JTAG_CHAIN 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9836.12-9836.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9837.12-9837.16"
  wire output 2 \DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9838.12-9838.17"
  wire output 3 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9839.12-9839.19"
  wire output 4 \RUNTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9840.12-9840.15"
  wire output 5 \SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9841.12-9841.17"
  wire output 6 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9842.12-9842.15"
  wire output 7 \TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9843.12-9843.15"
  wire output 8 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9846.11-9846.14"
  wire input 11 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9844.12-9844.15"
  wire output 9 \TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9845.12-9845.18"
  wire output 10 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9742.1-9754.10"
module \BSCAN_SPARTAN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9743.12-9743.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9744.12-9744.17"
  wire output 2 \DRCK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9745.12-9745.17"
  wire output 3 \DRCK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9746.12-9746.17"
  wire output 4 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9747.12-9747.16"
  wire output 5 \SEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9748.12-9748.16"
  wire output 6 \SEL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9749.12-9749.17"
  wire output 7 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9750.12-9750.15"
  wire output 8 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9752.11-9752.15"
  wire input 10 \TDO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9753.11-9753.15"
  wire input 11 \TDO2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9751.12-9751.18"
  wire output 9 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9757.1-9771.10"
module \BSCAN_SPARTAN3A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9758.12-9758.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9759.12-9759.17"
  wire output 2 \DRCK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9760.12-9760.17"
  wire output 3 \DRCK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9761.12-9761.17"
  wire output 4 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9762.12-9762.16"
  wire output 5 \SEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9763.12-9763.16"
  wire output 6 \SEL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9764.12-9764.17"
  wire output 7 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9765.12-9765.15"
  wire output 8 \TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9766.12-9766.15"
  wire output 9 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9769.11-9769.15"
  wire input 12 \TDO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9770.11-9770.15"
  wire input 13 \TDO2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9767.12-9767.15"
  wire output 10 \TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9768.12-9768.18"
  wire output 11 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9774.1-9787.10"
module \BSCAN_SPARTAN6
  parameter \JTAG_CHAIN 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9776.12-9776.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9777.12-9777.16"
  wire output 2 \DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9778.12-9778.17"
  wire output 3 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9779.12-9779.19"
  wire output 4 \RUNTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9780.12-9780.15"
  wire output 5 \SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9781.12-9781.17"
  wire output 6 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9782.12-9782.15"
  wire output 7 \TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9783.12-9783.15"
  wire output 8 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9786.11-9786.14"
  wire input 11 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9784.12-9784.15"
  wire output 9 \TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9785.12-9785.18"
  wire output 10 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9790.1-9800.10"
module \BSCAN_VIRTEX4
  parameter \JTAG_CHAIN 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9792.12-9792.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9793.12-9793.16"
  wire output 2 \DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9794.12-9794.17"
  wire output 3 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9795.12-9795.15"
  wire output 4 \SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9796.12-9796.17"
  wire output 5 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9797.12-9797.15"
  wire output 6 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9799.11-9799.14"
  wire input 8 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9798.12-9798.18"
  wire output 7 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9803.1-9813.10"
module \BSCAN_VIRTEX5
  parameter \JTAG_CHAIN 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9805.12-9805.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9806.12-9806.16"
  wire output 2 \DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9807.12-9807.17"
  wire output 3 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9808.12-9808.15"
  wire output 4 \SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9809.12-9809.17"
  wire output 5 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9810.12-9810.15"
  wire output 6 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9812.11-9812.14"
  wire input 8 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9811.12-9811.18"
  wire output 7 \UPDATE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9816.1-9830.10"
module \BSCAN_VIRTEX6
  parameter \DISABLE_JTAG "FALSE"
  parameter \JTAG_CHAIN 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9819.12-9819.19"
  wire output 1 \CAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9820.12-9820.16"
  wire output 2 \DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9821.12-9821.17"
  wire output 3 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9822.12-9822.19"
  wire output 4 \RUNTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9823.12-9823.15"
  wire output 5 \SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9824.12-9824.17"
  wire output 6 \SHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9825.12-9825.15"
  wire output 7 \TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9826.12-9826.15"
  wire output 8 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9829.11-9829.14"
  wire input 11 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9827.12-9827.15"
  wire output 9 \TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9828.12-9828.18"
  wire output 10 \UPDATE
end
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:103.1-112.10"
module \BUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:106.11-106.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:105.12-105.13"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:110.5-110.19"
  cell $specify2 $specify$42
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 96
    parameter signed \T_FALL_MIN 96
    parameter signed \T_FALL_TYP 96
    parameter signed \T_RISE_MAX 96
    parameter signed \T_RISE_MIN 96
    parameter signed \T_RISE_TYP 96
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7967.1-7979.10"
module \BUFGCE
  parameter \CE_TYPE "SYNC"
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_I_INVERTED 1'0
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \STARTUP_SYNC "FALSE"
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7976.11-7976.13"
  wire input 2 \CE
  attribute \invertible_pin "IS_I_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7978.11-7978.12"
  wire input 3 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7974.12-7974.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7981.1-7986.10"
module \BUFGCE_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7984.11-7984.13"
  wire input 2 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7985.11-7985.12"
  wire input 3 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7983.12-7983.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8051.1-8068.10"
module \BUFGCE_DIV
  parameter \BUFGCE_DIVIDE 1
  parameter \CE_TYPE "SYNC"
  parameter \HARDSYNC_CLR "FALSE"
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_I_INVERTED 1'0
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \STARTUP_SYNC "FALSE"
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8063.11-8063.13"
  wire input 2 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8065.11-8065.14"
  wire input 3 \CLR
  attribute \invertible_pin "IS_I_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8067.11-8067.12"
  wire input 4 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8061.12-8061.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:114.1-148.10"
module \BUFGCTRL
  parameter \INIT_OUT 1'0
  parameter \PRESELECT_I0 "FALSE"
  parameter \PRESELECT_I1 "FALSE"
  parameter \IS_CE0_INVERTED 1'0
  parameter \IS_CE1_INVERTED 1'0
  parameter \IS_S0_INVERTED 1'0
  parameter \IS_S1_INVERTED 1'0
  parameter \IS_IGNORE0_INVERTED 1'0
  parameter \IS_IGNORE1_INVERTED 1'0
  attribute \invertible_pin "IS_CE0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:123.11-123.14"
  wire input 6 \CE0
  attribute \invertible_pin "IS_CE1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:125.11-125.14"
  wire input 7 \CE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:117.11-117.13"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:117.21-117.23"
  wire input 3 \I1
  attribute \invertible_pin "IS_IGNORE0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:127.11-127.18"
  wire input 8 \IGNORE0
  attribute \invertible_pin "IS_IGNORE1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:129.11-129.18"
  wire input 9 \IGNORE1
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:116.12-116.13"
  wire output 1 \O
  attribute \invertible_pin "IS_S0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:119.11-119.13"
  wire input 4 \S0
  attribute \invertible_pin "IS_S1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:121.11-121.13"
  wire input 5 \S1
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7988.1-7995.10"
module \BUFGMUX
  parameter \CLK_SEL_TYPE "SYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7992.11-7992.13"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7993.11-7993.13"
  wire input 3 \I1
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7991.12-7991.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7994.11-7994.12"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7997.1-8004.10"
module \BUFGMUX_1
  parameter \CLK_SEL_TYPE "SYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8001.11-8001.13"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8002.11-8002.13"
  wire input 3 \I1
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8000.12-8000.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8003.11-8003.12"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8006.1-8012.10"
module \BUFGMUX_CTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8009.11-8009.13"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8010.11-8010.13"
  wire input 3 \I1
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8008.12-8008.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8011.11-8011.12"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8014.1-8020.10"
module \BUFGMUX_VIRTEX4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8017.11-8017.13"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8018.11-8018.13"
  wire input 3 \I1
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8016.12-8016.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8019.11-8019.12"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8022.1-8033.10"
module \BUFG_GT
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \STARTUP_SYNC "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8027.11-8027.13"
  wire input 2 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8028.11-8028.17"
  wire input 3 \CEMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8029.11-8029.14"
  wire input 4 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8030.11-8030.18"
  wire input 5 \CLRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8031.17-8031.20"
  wire width 3 input 6 \DIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8032.11-8032.12"
  wire input 7 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8026.12-8026.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8035.1-8041.10"
module \BUFG_GT_SYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8038.11-8038.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8036.12-8036.18"
  wire output 1 \CESYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8039.11-8039.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8040.11-8040.14"
  wire input 5 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8037.12-8037.19"
  wire output 2 \CLRSYNC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8043.1-8049.10"
module \BUFG_PS
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \STARTUP_SYNC "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8048.11-8048.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8047.12-8047.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8070.1-8074.10"
module \BUFH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8073.11-8073.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8072.12-8072.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:150.1-163.10"
module \BUFHCE
  parameter \INIT_OUT 1'0
  parameter \CE_TYPE "SYNC"
  parameter \IS_CE_INVERTED 1'0
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:155.11-155.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:153.11-153.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:152.12-152.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8135.1-8139.10"
module \BUFIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8138.11-8138.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8137.12-8137.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8076.1-8087.10"
module \BUFIO2
  parameter \DIVIDE_BYPASS "TRUE"
  parameter \DIVIDE 1
  parameter \I_INVERT "FALSE"
  parameter \USE_DOUBLER "FALSE"
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8082.12-8082.18"
  wire output 1 \DIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8086.11-8086.12"
  wire input 4 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8084.12-8084.17"
  wire output 2 \IOCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8085.12-8085.24"
  wire output 3 \SERDESSTROBE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8100.1-8105.10"
module \BUFIO2FB
  parameter \DIVIDE_BYPASS "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8104.11-8104.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8103.12-8103.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8089.1-8098.10"
module \BUFIO2_2CLK
  parameter \DIVIDE 2
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8092.12-8092.18"
  wire output 1 \DIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8096.11-8096.12"
  wire input 4 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8097.11-8097.13"
  wire input 5 \IB
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8094.12-8094.17"
  wire output 2 \IOCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8095.12-8095.24"
  wire output 3 \SERDESSTROBE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8141.1-8147.10"
module \BUFIODQS
  parameter \DQSMASK_ENABLE "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8145.11-8145.18"
  wire input 2 \DQSMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8146.11-8146.12"
  wire input 3 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8144.12-8144.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8159.1-8163.10"
module \BUFMR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8162.11-8162.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8161.12-8161.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8165.1-8174.10"
module \BUFMRCE
  parameter \CE_TYPE "SYNC"
  parameter \INIT_OUT 0
  parameter \IS_CE_INVERTED 1'0
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8172.11-8172.13"
  wire input 2 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8173.11-8173.12"
  wire input 3 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8170.12-8170.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8107.1-8117.10"
module \BUFPLL
  parameter \DIVIDE 1
  parameter \ENABLE_SYNC "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8114.11-8114.15"
  wire input 4 \GCLK
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8111.12-8111.17"
  wire output 1 \IOCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8112.12-8112.16"
  wire output 2 \LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8115.11-8115.17"
  wire input 5 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8116.11-8116.16"
  wire input 6 \PLLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8113.12-8113.24"
  wire output 3 \SERDESSTROBE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8119.1-8133.10"
module \BUFPLL_MCB
  parameter \DIVIDE 2
  parameter \LOCK_SRC "LOCK_TO_0"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8129.11-8129.15"
  wire input 6 \GCLK
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8123.12-8123.18"
  wire output 1 \IOCLK0
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8125.12-8125.18"
  wire output 2 \IOCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8126.12-8126.16"
  wire output 3 \LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8130.11-8130.17"
  wire input 7 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8131.11-8131.17"
  wire input 8 \PLLIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8132.11-8132.17"
  wire input 9 \PLLIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8127.12-8127.25"
  wire output 4 \SERDESSTROBE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8128.12-8128.25"
  wire output 5 \SERDESSTROBE1
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8149.1-8157.10"
module \BUFR
  parameter \BUFR_DIVIDE "BYPASS"
  parameter \SIM_DEVICE "7SERIES"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8154.11-8154.13"
  wire input 2 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8155.11-8155.14"
  wire input 3 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8156.11-8156.12"
  wire input 4 \I
  attribute \clkbuf_driver 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8153.12-8153.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9398.1-9402.10"
module \BUFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9400.11-9400.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9399.12-9399.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9401.11-9401.12"
  wire input 3 \T
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9651.1-9655.10"
module \CAPTUREE2
  parameter \ONESHOT "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9653.11-9653.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9654.11-9654.14"
  wire input 2 \CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9616.1-9620.10"
module \CAPTURE_SPARTAN3
  parameter \ONESHOT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9618.11-9618.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9619.11-9619.14"
  wire input 2 \CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9623.1-9627.10"
module \CAPTURE_SPARTAN3A
  parameter \ONESHOT "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9625.11-9625.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9626.11-9626.14"
  wire input 2 \CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9630.1-9634.10"
module \CAPTURE_VIRTEX4
  parameter \ONESHOT "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9632.11-9632.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9633.11-9633.14"
  wire input 2 \CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9637.1-9641.10"
module \CAPTURE_VIRTEX5
  parameter \ONESHOT "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9639.11-9639.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9640.11-9640.14"
  wire input 2 \CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9644.1-9648.10"
module \CAPTURE_VIRTEX6
  parameter \ONESHOT "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9646.11-9646.14"
  wire input 1 \CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9647.11-9647.14"
  wire input 2 \CLK
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:367.1-436.10"
module \CARRY4
  attribute \abc9_carry 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:372.16-372.18"
  wire input 3 \CI
  attribute \abc9_carry 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:369.16-369.18"
  wire width 4 output 1 \CO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:373.16-373.22"
  wire input 4 \CYINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:374.16-374.18"
  wire width 4 input 5 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:370.16-370.17"
  wire width 4 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:374.20-374.21"
  wire width 4 input 6 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:438.1-456.10"
module \CARRY8
  parameter \CARRY_TYPE "SINGLE_CY8"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:441.16-441.18"
  wire input 3 \CI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:442.16-442.22"
  wire input 4 \CI_TOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:439.16-439.18"
  wire width 8 output 1 \CO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:443.16-443.18"
  wire width 8 input 5 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:440.16-440.17"
  wire width 8 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:443.20-443.21"
  wire width 8 input 6 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2431.1-2454.10"
module \CFGLUT5
  parameter \INIT 0
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2440.9-2440.12"
  wire input 9 \CDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2432.10-2432.13"
  wire output 1 \CDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2441.9-2441.11"
  wire input 10 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2444.9-2444.12"
  wire input 11 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2439.9-2439.11"
  wire input 8 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2438.9-2438.11"
  wire input 7 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2437.9-2437.11"
  wire input 6 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2436.9-2436.11"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2435.9-2435.11"
  wire input 4 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2433.10-2433.12"
  wire output 2 \O5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2434.10-2434.12"
  wire output 3 \O6
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27086.1-27529.10"
module \CMAC
  parameter \CTL_PTP_TRANSPCLK_MODE "FALSE"
  parameter \CTL_RX_CHECK_ACK "TRUE"
  parameter \CTL_RX_CHECK_PREAMBLE "FALSE"
  parameter \CTL_RX_CHECK_SFD "FALSE"
  parameter \CTL_RX_DELETE_FCS "TRUE"
  parameter \CTL_RX_ETYPE_GCP 16'1000100000001000
  parameter \CTL_RX_ETYPE_GPP 16'1000100000001000
  parameter \CTL_RX_ETYPE_PCP 16'1000100000001000
  parameter \CTL_RX_ETYPE_PPP 16'1000100000001000
  parameter \CTL_RX_FORWARD_CONTROL "FALSE"
  parameter \CTL_RX_IGNORE_FCS "FALSE"
  parameter \CTL_RX_MAX_PACKET_LEN 15'010010110000000
  parameter \CTL_RX_MIN_PACKET_LEN 8'01000000
  parameter \CTL_RX_OPCODE_GPP 16'0000000000000001
  parameter \CTL_RX_OPCODE_MAX_GCP 16'1111111111111111
  parameter \CTL_RX_OPCODE_MAX_PCP 16'1111111111111111
  parameter \CTL_RX_OPCODE_MIN_GCP 16'0000000000000000
  parameter \CTL_RX_OPCODE_MIN_PCP 16'0000000000000000
  parameter \CTL_RX_OPCODE_PPP 16'0000000000000001
  parameter \CTL_RX_PAUSE_DA_MCAST 48'000000011000000011000010000000000000000000000001
  parameter \CTL_RX_PAUSE_DA_UCAST 48'000000000000000000000000000000000000000000000000
  parameter \CTL_RX_PAUSE_SA 48'000000000000000000000000000000000000000000000000
  parameter \CTL_RX_PROCESS_LFI "FALSE"
  parameter \CTL_RX_VL_LENGTH_MINUS1 16'0011111111111111
  parameter \CTL_RX_VL_MARKER_ID0 64'1100000101101000001000010000000000111110100101111101111000000000
  parameter \CTL_RX_VL_MARKER_ID1 64'1001110101110001100011100000000001100010100011100111000100000000
  parameter \CTL_RX_VL_MARKER_ID10 64'1111110101101100100110010000000000000010100100110110011000000000
  parameter \CTL_RX_VL_MARKER_ID11 64'1011100110010001010101010000000001000110011011101010101000000000
  parameter \CTL_RX_VL_MARKER_ID12 64'0101110010111001101100100000000010100011010001100100110100000000
  parameter \CTL_RX_VL_MARKER_ID13 64'0001101011111000101111010000000011100101000001110100001000000000
  parameter \CTL_RX_VL_MARKER_ID14 64'1000001111000111110010100000000001111100001110000011010100000000
  parameter \CTL_RX_VL_MARKER_ID15 64'0011010100110110110011010000000011001010110010010011001000000000
  parameter \CTL_RX_VL_MARKER_ID16 64'1100010000110001010011000000000000111011110011101011001100000000
  parameter \CTL_RX_VL_MARKER_ID17 64'1010110111010110101101110000000001010010001010010100100000000000
  parameter \CTL_RX_VL_MARKER_ID18 64'0101111101100110001010100000000010100000100110011101010100000000
  parameter \CTL_RX_VL_MARKER_ID19 64'1100000011110000111001010000000000111111000011110001101000000000
  parameter \CTL_RX_VL_MARKER_ID2 64'0101100101001011111010000000000010100110101101000001011100000000
  parameter \CTL_RX_VL_MARKER_ID3 64'0100110110010101011110110000000010110010011010101000010000000000
  parameter \CTL_RX_VL_MARKER_ID4 64'1111010100000111000010010000000000001010111110001111011000000000
  parameter \CTL_RX_VL_MARKER_ID5 64'1101110100010100110000100000000000100010111010110011110100000000
  parameter \CTL_RX_VL_MARKER_ID6 64'1001101001001010001001100000000001100101101101011101100100000000
  parameter \CTL_RX_VL_MARKER_ID7 64'0111101101000101011001100000000010000100101110101001100100000000
  parameter \CTL_RX_VL_MARKER_ID8 64'1010000000100100011101100000000001011111110110111000100100000000
  parameter \CTL_RX_VL_MARKER_ID9 64'0110100011001001111110110000000010010111001101100000010000000000
  parameter \CTL_TEST_MODE_PIN_CHAR "FALSE"
  parameter \CTL_TX_DA_GPP 48'000000011000000011000010000000000000000000000001
  parameter \CTL_TX_DA_PPP 48'000000011000000011000010000000000000000000000001
  parameter \CTL_TX_ETHERTYPE_GPP 16'1000100000001000
  parameter \CTL_TX_ETHERTYPE_PPP 16'1000100000001000
  parameter \CTL_TX_FCS_INS_ENABLE "TRUE"
  parameter \CTL_TX_IGNORE_FCS "FALSE"
  parameter \CTL_TX_OPCODE_GPP 16'0000000000000001
  parameter \CTL_TX_OPCODE_PPP 16'0000000000000001
  parameter \CTL_TX_PTP_1STEP_ENABLE "FALSE"
  parameter \CTL_TX_PTP_LATENCY_ADJUST 11'01011000001
  parameter \CTL_TX_SA_GPP 48'000000000000000000000000000000000000000000000000
  parameter \CTL_TX_SA_PPP 48'000000000000000000000000000000000000000000000000
  parameter \CTL_TX_VL_LENGTH_MINUS1 16'0011111111111111
  parameter \CTL_TX_VL_MARKER_ID0 64'1100000101101000001000010000000000111110100101111101111000000000
  parameter \CTL_TX_VL_MARKER_ID1 64'1001110101110001100011100000000001100010100011100111000100000000
  parameter \CTL_TX_VL_MARKER_ID10 64'1111110101101100100110010000000000000010100100110110011000000000
  parameter \CTL_TX_VL_MARKER_ID11 64'1011100110010001010101010000000001000110011011101010101000000000
  parameter \CTL_TX_VL_MARKER_ID12 64'0101110010111001101100100000000010100011010001100100110100000000
  parameter \CTL_TX_VL_MARKER_ID13 64'0001101011111000101111010000000011100101000001110100001000000000
  parameter \CTL_TX_VL_MARKER_ID14 64'1000001111000111110010100000000001111100001110000011010100000000
  parameter \CTL_TX_VL_MARKER_ID15 64'0011010100110110110011010000000011001010110010010011001000000000
  parameter \CTL_TX_VL_MARKER_ID16 64'1100010000110001010011000000000000111011110011101011001100000000
  parameter \CTL_TX_VL_MARKER_ID17 64'1010110111010110101101110000000001010010001010010100100000000000
  parameter \CTL_TX_VL_MARKER_ID18 64'0101111101100110001010100000000010100000100110011101010100000000
  parameter \CTL_TX_VL_MARKER_ID19 64'1100000011110000111001010000000000111111000011110001101000000000
  parameter \CTL_TX_VL_MARKER_ID2 64'0101100101001011111010000000000010100110101101000001011100000000
  parameter \CTL_TX_VL_MARKER_ID3 64'0100110110010101011110110000000010110010011010101000010000000000
  parameter \CTL_TX_VL_MARKER_ID4 64'1111010100000111000010010000000000001010111110001111011000000000
  parameter \CTL_TX_VL_MARKER_ID5 64'1101110100010100110000100000000000100010111010110011110100000000
  parameter \CTL_TX_VL_MARKER_ID6 64'1001101001001010001001100000000001100101101101011101100100000000
  parameter \CTL_TX_VL_MARKER_ID7 64'0111101101000101011001100000000010000100101110101001100100000000
  parameter \CTL_TX_VL_MARKER_ID8 64'1010000000100100011101100000000001011111110110111000100100000000
  parameter \CTL_TX_VL_MARKER_ID9 64'0110100011001001111110110000000010010111001101100000010000000000
  parameter \SIM_VERSION "2.0"
  parameter \TEST_MODE_PIN_CHAR "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27414.11-27414.25"
  wire input 248 \CTL_CAUI4_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27415.11-27415.33"
  wire input 249 \CTL_RX_CHECK_ETYPE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27416.11-27416.33"
  wire input 250 \CTL_RX_CHECK_ETYPE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27417.11-27417.33"
  wire input 251 \CTL_RX_CHECK_ETYPE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27418.11-27418.33"
  wire input 252 \CTL_RX_CHECK_ETYPE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27419.11-27419.33"
  wire input 253 \CTL_RX_CHECK_MCAST_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27420.11-27420.33"
  wire input 254 \CTL_RX_CHECK_MCAST_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27421.11-27421.33"
  wire input 255 \CTL_RX_CHECK_MCAST_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27422.11-27422.33"
  wire input 256 \CTL_RX_CHECK_MCAST_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27423.11-27423.34"
  wire input 257 \CTL_RX_CHECK_OPCODE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27424.11-27424.34"
  wire input 258 \CTL_RX_CHECK_OPCODE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27425.11-27425.34"
  wire input 259 \CTL_RX_CHECK_OPCODE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27426.11-27426.34"
  wire input 260 \CTL_RX_CHECK_OPCODE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27427.11-27427.30"
  wire input 261 \CTL_RX_CHECK_SA_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27428.11-27428.30"
  wire input 262 \CTL_RX_CHECK_SA_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27429.11-27429.30"
  wire input 263 \CTL_RX_CHECK_SA_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27430.11-27430.30"
  wire input 264 \CTL_RX_CHECK_SA_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27431.11-27431.33"
  wire input 265 \CTL_RX_CHECK_UCAST_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27432.11-27432.33"
  wire input 266 \CTL_RX_CHECK_UCAST_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27433.11-27433.33"
  wire input 267 \CTL_RX_CHECK_UCAST_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27434.11-27434.33"
  wire input 268 \CTL_RX_CHECK_UCAST_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27435.11-27435.24"
  wire input 269 \CTL_RX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27436.11-27436.28"
  wire input 270 \CTL_RX_ENABLE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27437.11-27437.28"
  wire input 271 \CTL_RX_ENABLE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27438.11-27438.28"
  wire input 272 \CTL_RX_ENABLE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27439.11-27439.28"
  wire input 273 \CTL_RX_ENABLE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27440.11-27440.30"
  wire input 274 \CTL_RX_FORCE_RESYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27441.17-27441.33"
  wire width 9 input 275 \CTL_RX_PAUSE_ACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27442.17-27442.36"
  wire width 9 input 276 \CTL_RX_PAUSE_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27443.18-27443.38"
  wire width 80 input 277 \CTL_RX_SYSTEMTIMERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27444.11-27444.30"
  wire input 278 \CTL_RX_TEST_PATTERN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27445.11-27445.24"
  wire input 279 \CTL_TX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27446.11-27446.41"
  wire input 280 \CTL_TX_LANE0_VLM_BIP7_OVERRIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27447.17-27447.53"
  wire width 8 input 281 \CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27448.17-27448.36"
  wire width 9 input 282 \CTL_TX_PAUSE_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27449.18-27449.38"
  wire width 16 input 283 \CTL_TX_PAUSE_QUANTA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27450.18-27450.38"
  wire width 16 input 284 \CTL_TX_PAUSE_QUANTA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27451.18-27451.38"
  wire width 16 input 285 \CTL_TX_PAUSE_QUANTA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27452.18-27452.38"
  wire width 16 input 286 \CTL_TX_PAUSE_QUANTA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27453.18-27453.38"
  wire width 16 input 287 \CTL_TX_PAUSE_QUANTA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27454.18-27454.38"
  wire width 16 input 288 \CTL_TX_PAUSE_QUANTA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27455.18-27455.38"
  wire width 16 input 289 \CTL_TX_PAUSE_QUANTA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27456.18-27456.38"
  wire width 16 input 290 \CTL_TX_PAUSE_QUANTA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27457.18-27457.38"
  wire width 16 input 291 \CTL_TX_PAUSE_QUANTA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27458.18-27458.45"
  wire width 16 input 292 \CTL_TX_PAUSE_REFRESH_TIMER0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27459.18-27459.45"
  wire width 16 input 293 \CTL_TX_PAUSE_REFRESH_TIMER1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27460.18-27460.45"
  wire width 16 input 294 \CTL_TX_PAUSE_REFRESH_TIMER2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27461.18-27461.45"
  wire width 16 input 295 \CTL_TX_PAUSE_REFRESH_TIMER3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27462.18-27462.45"
  wire width 16 input 296 \CTL_TX_PAUSE_REFRESH_TIMER4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27463.18-27463.45"
  wire width 16 input 297 \CTL_TX_PAUSE_REFRESH_TIMER5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27464.18-27464.45"
  wire width 16 input 298 \CTL_TX_PAUSE_REFRESH_TIMER6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27465.18-27465.45"
  wire width 16 input 299 \CTL_TX_PAUSE_REFRESH_TIMER7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27466.18-27466.45"
  wire width 16 input 300 \CTL_TX_PAUSE_REFRESH_TIMER8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27467.17-27467.33"
  wire width 9 input 301 \CTL_TX_PAUSE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27468.11-27468.39"
  wire input 302 \CTL_TX_PTP_VLANE_ADJUST_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27469.11-27469.30"
  wire input 303 \CTL_TX_RESEND_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27470.11-27470.27"
  wire input 304 \CTL_TX_SEND_IDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27471.11-27471.26"
  wire input 305 \CTL_TX_SEND_RFI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27472.18-27472.38"
  wire width 80 input 306 \CTL_TX_SYSTEMTIMERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27473.11-27473.30"
  wire input 307 \CTL_TX_TEST_PATTERN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27474.17-27474.25"
  wire width 10 input 308 \DRP_ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27475.11-27475.18"
  wire input 309 \DRP_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27476.18-27476.24"
  wire width 16 input 310 \DRP_DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27167.19-27167.25"
  wire width 16 output 1 \DRP_DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27477.11-27477.17"
  wire input 311 \DRP_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27168.12-27168.19"
  wire output 2 \DRP_RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27478.11-27478.17"
  wire input 312 \DRP_WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27479.11-27479.17"
  wire input 313 \RX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27169.20-27169.31"
  wire width 128 output 3 \RX_DATAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27170.20-27170.31"
  wire width 128 output 4 \RX_DATAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27171.20-27171.31"
  wire width 128 output 5 \RX_DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27172.20-27172.31"
  wire width 128 output 6 \RX_DATAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27173.12-27173.22"
  wire output 7 \RX_ENAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27174.12-27174.22"
  wire output 8 \RX_ENAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27175.12-27175.22"
  wire output 9 \RX_ENAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27176.12-27176.22"
  wire output 10 \RX_ENAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27177.12-27177.22"
  wire output 11 \RX_EOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27178.12-27178.22"
  wire output 12 \RX_EOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27179.12-27179.22"
  wire output 13 \RX_EOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27180.12-27180.22"
  wire output 14 \RX_EOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27181.12-27181.22"
  wire output 15 \RX_ERROUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27182.12-27182.22"
  wire output 16 \RX_ERROUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27183.12-27183.22"
  wire output 17 \RX_ERROUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27184.12-27184.22"
  wire output 18 \RX_ERROUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27185.18-27185.40"
  wire width 7 output 19 \RX_LANE_ALIGNER_FILL_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27186.18-27186.40"
  wire width 7 output 20 \RX_LANE_ALIGNER_FILL_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27187.18-27187.41"
  wire width 7 output 21 \RX_LANE_ALIGNER_FILL_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27188.18-27188.41"
  wire width 7 output 22 \RX_LANE_ALIGNER_FILL_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27189.18-27189.41"
  wire width 7 output 23 \RX_LANE_ALIGNER_FILL_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27190.18-27190.41"
  wire width 7 output 24 \RX_LANE_ALIGNER_FILL_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27191.18-27191.41"
  wire width 7 output 25 \RX_LANE_ALIGNER_FILL_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27192.18-27192.41"
  wire width 7 output 26 \RX_LANE_ALIGNER_FILL_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27193.18-27193.41"
  wire width 7 output 27 \RX_LANE_ALIGNER_FILL_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27194.18-27194.41"
  wire width 7 output 28 \RX_LANE_ALIGNER_FILL_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27195.18-27195.41"
  wire width 7 output 29 \RX_LANE_ALIGNER_FILL_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27196.18-27196.41"
  wire width 7 output 30 \RX_LANE_ALIGNER_FILL_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27197.18-27197.40"
  wire width 7 output 31 \RX_LANE_ALIGNER_FILL_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27198.18-27198.40"
  wire width 7 output 32 \RX_LANE_ALIGNER_FILL_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27199.18-27199.40"
  wire width 7 output 33 \RX_LANE_ALIGNER_FILL_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27200.18-27200.40"
  wire width 7 output 34 \RX_LANE_ALIGNER_FILL_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27201.18-27201.40"
  wire width 7 output 35 \RX_LANE_ALIGNER_FILL_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27202.18-27202.40"
  wire width 7 output 36 \RX_LANE_ALIGNER_FILL_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27203.18-27203.40"
  wire width 7 output 37 \RX_LANE_ALIGNER_FILL_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27204.18-27204.40"
  wire width 7 output 38 \RX_LANE_ALIGNER_FILL_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27205.18-27205.28"
  wire width 4 output 39 \RX_MTYOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27206.18-27206.28"
  wire width 4 output 40 \RX_MTYOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27207.18-27207.28"
  wire width 4 output 41 \RX_MTYOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27208.18-27208.28"
  wire width 4 output 42 \RX_MTYOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27209.18-27209.36"
  wire width 5 output 43 \RX_PTP_PCSLANE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27210.19-27210.36"
  wire width 80 output 44 \RX_PTP_TSTAMP_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27480.11-27480.19"
  wire input 314 \RX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27481.18-27481.37"
  wire width 16 input 315 \RX_SERDES_ALT_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27482.18-27482.37"
  wire width 16 input 316 \RX_SERDES_ALT_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27483.18-27483.37"
  wire width 16 input 317 \RX_SERDES_ALT_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27484.18-27484.37"
  wire width 16 input 318 \RX_SERDES_ALT_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27485.17-27485.30"
  wire width 10 input 319 \RX_SERDES_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27486.18-27486.33"
  wire width 64 input 320 \RX_SERDES_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27487.18-27487.33"
  wire width 64 input 321 \RX_SERDES_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27488.18-27488.33"
  wire width 64 input 322 \RX_SERDES_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27489.18-27489.33"
  wire width 64 input 323 \RX_SERDES_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27490.18-27490.33"
  wire width 32 input 324 \RX_SERDES_DATA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27491.18-27491.33"
  wire width 32 input 325 \RX_SERDES_DATA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27492.18-27492.33"
  wire width 32 input 326 \RX_SERDES_DATA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27493.18-27493.33"
  wire width 32 input 327 \RX_SERDES_DATA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27494.18-27494.33"
  wire width 32 input 328 \RX_SERDES_DATA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27495.18-27495.33"
  wire width 32 input 329 \RX_SERDES_DATA9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27496.17-27496.32"
  wire width 10 input 330 \RX_SERDES_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27211.12-27211.22"
  wire output 45 \RX_SOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27212.12-27212.22"
  wire output 46 \RX_SOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27213.12-27213.22"
  wire output 47 \RX_SOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27214.12-27214.22"
  wire output 48 \RX_SOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27215.12-27215.27"
  wire output 49 \STAT_RX_ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27216.12-27216.31"
  wire output 50 \STAT_RX_ALIGNED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27217.18-27217.34"
  wire width 7 output 51 \STAT_RX_BAD_CODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27218.18-27218.33"
  wire width 4 output 52 \STAT_RX_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27219.12-27219.32"
  wire output 53 \STAT_RX_BAD_PREAMBLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27220.12-27220.27"
  wire output 54 \STAT_RX_BAD_SFD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27221.12-27221.29"
  wire output 55 \STAT_RX_BIP_ERR_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27222.12-27222.29"
  wire output 56 \STAT_RX_BIP_ERR_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27223.12-27223.30"
  wire output 57 \STAT_RX_BIP_ERR_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27224.12-27224.30"
  wire output 58 \STAT_RX_BIP_ERR_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27225.12-27225.30"
  wire output 59 \STAT_RX_BIP_ERR_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27226.12-27226.30"
  wire output 60 \STAT_RX_BIP_ERR_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27227.12-27227.30"
  wire output 61 \STAT_RX_BIP_ERR_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27228.12-27228.30"
  wire output 62 \STAT_RX_BIP_ERR_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27229.12-27229.30"
  wire output 63 \STAT_RX_BIP_ERR_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27230.12-27230.30"
  wire output 64 \STAT_RX_BIP_ERR_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27231.12-27231.30"
  wire output 65 \STAT_RX_BIP_ERR_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27232.12-27232.30"
  wire output 66 \STAT_RX_BIP_ERR_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27233.12-27233.29"
  wire output 67 \STAT_RX_BIP_ERR_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27234.12-27234.29"
  wire output 68 \STAT_RX_BIP_ERR_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27235.12-27235.29"
  wire output 69 \STAT_RX_BIP_ERR_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27236.12-27236.29"
  wire output 70 \STAT_RX_BIP_ERR_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27237.12-27237.29"
  wire output 71 \STAT_RX_BIP_ERR_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27238.12-27238.29"
  wire output 72 \STAT_RX_BIP_ERR_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27239.12-27239.29"
  wire output 73 \STAT_RX_BIP_ERR_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27240.12-27240.29"
  wire output 74 \STAT_RX_BIP_ERR_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27241.19-27241.37"
  wire width 20 output 75 \STAT_RX_BLOCK_LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27242.12-27242.29"
  wire output 76 \STAT_RX_BROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27243.18-27243.34"
  wire width 4 output 77 \STAT_RX_FRAGMENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27244.18-27244.39"
  wire width 4 output 78 \STAT_RX_FRAMING_ERR_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27245.18-27245.39"
  wire width 4 output 79 \STAT_RX_FRAMING_ERR_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27246.18-27246.40"
  wire width 4 output 80 \STAT_RX_FRAMING_ERR_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27247.18-27247.40"
  wire width 4 output 81 \STAT_RX_FRAMING_ERR_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27248.18-27248.40"
  wire width 4 output 82 \STAT_RX_FRAMING_ERR_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27249.18-27249.40"
  wire width 4 output 83 \STAT_RX_FRAMING_ERR_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27250.18-27250.40"
  wire width 4 output 84 \STAT_RX_FRAMING_ERR_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27251.18-27251.40"
  wire width 4 output 85 \STAT_RX_FRAMING_ERR_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27252.18-27252.40"
  wire width 4 output 86 \STAT_RX_FRAMING_ERR_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27253.18-27253.40"
  wire width 4 output 87 \STAT_RX_FRAMING_ERR_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27254.18-27254.40"
  wire width 4 output 88 \STAT_RX_FRAMING_ERR_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27255.18-27255.40"
  wire width 4 output 89 \STAT_RX_FRAMING_ERR_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27256.18-27256.39"
  wire width 4 output 90 \STAT_RX_FRAMING_ERR_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27257.18-27257.39"
  wire width 4 output 91 \STAT_RX_FRAMING_ERR_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27258.18-27258.39"
  wire width 4 output 92 \STAT_RX_FRAMING_ERR_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27259.18-27259.39"
  wire width 4 output 93 \STAT_RX_FRAMING_ERR_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27260.18-27260.39"
  wire width 4 output 94 \STAT_RX_FRAMING_ERR_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27261.18-27261.39"
  wire width 4 output 95 \STAT_RX_FRAMING_ERR_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27262.18-27262.39"
  wire width 4 output 96 \STAT_RX_FRAMING_ERR_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27263.18-27263.39"
  wire width 4 output 97 \STAT_RX_FRAMING_ERR_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27264.12-27264.39"
  wire output 98 \STAT_RX_FRAMING_ERR_VALID_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27265.12-27265.39"
  wire output 99 \STAT_RX_FRAMING_ERR_VALID_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27266.12-27266.40"
  wire output 100 \STAT_RX_FRAMING_ERR_VALID_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27267.12-27267.40"
  wire output 101 \STAT_RX_FRAMING_ERR_VALID_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27268.12-27268.40"
  wire output 102 \STAT_RX_FRAMING_ERR_VALID_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27269.12-27269.40"
  wire output 103 \STAT_RX_FRAMING_ERR_VALID_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27270.12-27270.40"
  wire output 104 \STAT_RX_FRAMING_ERR_VALID_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27271.12-27271.40"
  wire output 105 \STAT_RX_FRAMING_ERR_VALID_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27272.12-27272.40"
  wire output 106 \STAT_RX_FRAMING_ERR_VALID_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27273.12-27273.40"
  wire output 107 \STAT_RX_FRAMING_ERR_VALID_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27274.12-27274.40"
  wire output 108 \STAT_RX_FRAMING_ERR_VALID_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27275.12-27275.40"
  wire output 109 \STAT_RX_FRAMING_ERR_VALID_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27276.12-27276.39"
  wire output 110 \STAT_RX_FRAMING_ERR_VALID_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27277.12-27277.39"
  wire output 111 \STAT_RX_FRAMING_ERR_VALID_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27278.12-27278.39"
  wire output 112 \STAT_RX_FRAMING_ERR_VALID_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27279.12-27279.39"
  wire output 113 \STAT_RX_FRAMING_ERR_VALID_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27280.12-27280.39"
  wire output 114 \STAT_RX_FRAMING_ERR_VALID_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27281.12-27281.39"
  wire output 115 \STAT_RX_FRAMING_ERR_VALID_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27282.12-27282.39"
  wire output 116 \STAT_RX_FRAMING_ERR_VALID_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27283.12-27283.39"
  wire output 117 \STAT_RX_FRAMING_ERR_VALID_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27284.12-27284.33"
  wire output 118 \STAT_RX_GOT_SIGNAL_OS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27285.12-27285.26"
  wire output 119 \STAT_RX_HI_BER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27286.12-27286.30"
  wire output 120 \STAT_RX_INRANGEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27287.12-27287.40"
  wire output 121 \STAT_RX_INTERNAL_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27288.12-27288.26"
  wire output 122 \STAT_RX_JABBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27289.18-27289.40"
  wire width 8 output 123 \STAT_RX_LANE0_VLM_BIP7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27290.12-27290.40"
  wire output 124 \STAT_RX_LANE0_VLM_BIP7_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27291.12-27291.31"
  wire output 125 \STAT_RX_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27292.19-27292.33"
  wire width 20 output 126 \STAT_RX_MF_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27293.19-27293.37"
  wire width 20 output 127 \STAT_RX_MF_LEN_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27294.19-27294.40"
  wire width 20 output 128 \STAT_RX_MF_REPEAT_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27295.12-27295.30"
  wire output 129 \STAT_RX_MISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27296.12-27296.29"
  wire output 130 \STAT_RX_MULTICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27297.12-27297.28"
  wire output 131 \STAT_RX_OVERSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27298.12-27298.42"
  wire output 132 \STAT_RX_PACKET_1024_1518_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27299.12-27299.40"
  wire output 133 \STAT_RX_PACKET_128_255_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27300.12-27300.42"
  wire output 134 \STAT_RX_PACKET_1519_1522_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27301.12-27301.42"
  wire output 135 \STAT_RX_PACKET_1523_1548_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27302.12-27302.42"
  wire output 136 \STAT_RX_PACKET_1549_2047_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27303.12-27303.42"
  wire output 137 \STAT_RX_PACKET_2048_4095_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27304.12-27304.40"
  wire output 138 \STAT_RX_PACKET_256_511_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27305.12-27305.42"
  wire output 139 \STAT_RX_PACKET_4096_8191_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27306.12-27306.41"
  wire output 140 \STAT_RX_PACKET_512_1023_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27307.12-27307.35"
  wire output 141 \STAT_RX_PACKET_64_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27308.12-27308.39"
  wire output 142 \STAT_RX_PACKET_65_127_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27309.12-27309.42"
  wire output 143 \STAT_RX_PACKET_8192_9215_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27310.12-27310.34"
  wire output 144 \STAT_RX_PACKET_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27311.12-27311.32"
  wire output 145 \STAT_RX_PACKET_LARGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27312.18-27312.38"
  wire width 4 output 146 \STAT_RX_PACKET_SMALL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27313.12-27313.25"
  wire output 147 \STAT_RX_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27314.19-27314.40"
  wire width 16 output 148 \STAT_RX_PAUSE_QUANTA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27315.19-27315.40"
  wire width 16 output 149 \STAT_RX_PAUSE_QUANTA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27316.19-27316.40"
  wire width 16 output 150 \STAT_RX_PAUSE_QUANTA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27317.19-27317.40"
  wire width 16 output 151 \STAT_RX_PAUSE_QUANTA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27318.19-27318.40"
  wire width 16 output 152 \STAT_RX_PAUSE_QUANTA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27319.19-27319.40"
  wire width 16 output 153 \STAT_RX_PAUSE_QUANTA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27320.19-27320.40"
  wire width 16 output 154 \STAT_RX_PAUSE_QUANTA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27321.19-27321.40"
  wire width 16 output 155 \STAT_RX_PAUSE_QUANTA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27322.19-27322.40"
  wire width 16 output 156 \STAT_RX_PAUSE_QUANTA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27323.18-27323.35"
  wire width 9 output 157 \STAT_RX_PAUSE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27324.18-27324.37"
  wire width 9 output 158 \STAT_RX_PAUSE_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27325.12-27325.40"
  wire output 159 \STAT_RX_RECEIVED_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27326.12-27326.32"
  wire output 160 \STAT_RX_REMOTE_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27327.12-27327.26"
  wire output 161 \STAT_RX_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27328.18-27328.37"
  wire width 4 output 162 \STAT_RX_STOMPED_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27329.19-27329.33"
  wire width 20 output 163 \STAT_RX_SYNCED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27330.19-27330.37"
  wire width 20 output 164 \STAT_RX_SYNCED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27331.18-27331.47"
  wire width 3 output 165 \STAT_RX_TEST_PATTERN_MISMATCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27332.12-27332.27"
  wire output 166 \STAT_RX_TOOLONG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27333.18-27333.37"
  wire width 8 output 167 \STAT_RX_TOTAL_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27334.19-27334.43"
  wire width 14 output 168 \STAT_RX_TOTAL_GOOD_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27335.12-27335.38"
  wire output 169 \STAT_RX_TOTAL_GOOD_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27336.18-27336.39"
  wire width 4 output 170 \STAT_RX_TOTAL_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27337.12-27337.29"
  wire output 171 \STAT_RX_TRUNCATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27338.18-27338.35"
  wire width 4 output 172 \STAT_RX_UNDERSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27339.12-27339.27"
  wire output 173 \STAT_RX_UNICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27340.12-27340.30"
  wire output 174 \STAT_RX_USER_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27341.12-27341.24"
  wire output 175 \STAT_RX_VLAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27342.19-27342.37"
  wire width 20 output 176 \STAT_RX_VL_DEMUXED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27343.18-27343.37"
  wire width 5 output 177 \STAT_RX_VL_NUMBER_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27344.18-27344.37"
  wire width 5 output 178 \STAT_RX_VL_NUMBER_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27345.18-27345.38"
  wire width 5 output 179 \STAT_RX_VL_NUMBER_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27346.18-27346.38"
  wire width 5 output 180 \STAT_RX_VL_NUMBER_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27347.18-27347.38"
  wire width 5 output 181 \STAT_RX_VL_NUMBER_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27348.18-27348.38"
  wire width 5 output 182 \STAT_RX_VL_NUMBER_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27349.18-27349.38"
  wire width 5 output 183 \STAT_RX_VL_NUMBER_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27350.18-27350.38"
  wire width 5 output 184 \STAT_RX_VL_NUMBER_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27351.18-27351.38"
  wire width 5 output 185 \STAT_RX_VL_NUMBER_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27352.18-27352.38"
  wire width 5 output 186 \STAT_RX_VL_NUMBER_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27353.18-27353.38"
  wire width 5 output 187 \STAT_RX_VL_NUMBER_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27354.18-27354.38"
  wire width 5 output 188 \STAT_RX_VL_NUMBER_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27355.18-27355.37"
  wire width 5 output 189 \STAT_RX_VL_NUMBER_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27356.18-27356.37"
  wire width 5 output 190 \STAT_RX_VL_NUMBER_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27357.18-27357.37"
  wire width 5 output 191 \STAT_RX_VL_NUMBER_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27358.18-27358.37"
  wire width 5 output 192 \STAT_RX_VL_NUMBER_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27359.18-27359.37"
  wire width 5 output 193 \STAT_RX_VL_NUMBER_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27360.18-27360.37"
  wire width 5 output 194 \STAT_RX_VL_NUMBER_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27361.18-27361.37"
  wire width 5 output 195 \STAT_RX_VL_NUMBER_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27362.18-27362.37"
  wire width 5 output 196 \STAT_RX_VL_NUMBER_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27363.12-27363.27"
  wire output 197 \STAT_TX_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27364.12-27364.29"
  wire output 198 \STAT_TX_BROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27365.12-27365.31"
  wire output 199 \STAT_TX_FRAME_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27366.12-27366.31"
  wire output 200 \STAT_TX_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27367.12-27367.29"
  wire output 201 \STAT_TX_MULTICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27368.12-27368.42"
  wire output 202 \STAT_TX_PACKET_1024_1518_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27369.12-27369.40"
  wire output 203 \STAT_TX_PACKET_128_255_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27370.12-27370.42"
  wire output 204 \STAT_TX_PACKET_1519_1522_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27371.12-27371.42"
  wire output 205 \STAT_TX_PACKET_1523_1548_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27372.12-27372.42"
  wire output 206 \STAT_TX_PACKET_1549_2047_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27373.12-27373.42"
  wire output 207 \STAT_TX_PACKET_2048_4095_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27374.12-27374.40"
  wire output 208 \STAT_TX_PACKET_256_511_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27375.12-27375.42"
  wire output 209 \STAT_TX_PACKET_4096_8191_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27376.12-27376.41"
  wire output 210 \STAT_TX_PACKET_512_1023_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27377.12-27377.35"
  wire output 211 \STAT_TX_PACKET_64_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27378.12-27378.39"
  wire output 212 \STAT_TX_PACKET_65_127_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27379.12-27379.42"
  wire output 213 \STAT_TX_PACKET_8192_9215_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27380.12-27380.32"
  wire output 214 \STAT_TX_PACKET_LARGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27381.12-27381.32"
  wire output 215 \STAT_TX_PACKET_SMALL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27382.12-27382.25"
  wire output 216 \STAT_TX_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27383.18-27383.37"
  wire width 9 output 217 \STAT_TX_PAUSE_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27384.12-27384.39"
  wire output 218 \STAT_TX_PTP_FIFO_READ_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27385.12-27385.40"
  wire output 219 \STAT_TX_PTP_FIFO_WRITE_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27386.18-27386.37"
  wire width 7 output 220 \STAT_TX_TOTAL_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27387.19-27387.43"
  wire width 14 output 221 \STAT_TX_TOTAL_GOOD_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27388.12-27388.38"
  wire output 222 \STAT_TX_TOTAL_GOOD_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27389.12-27389.33"
  wire output 223 \STAT_TX_TOTAL_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27390.12-27390.27"
  wire output 224 \STAT_TX_UNICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27391.12-27391.30"
  wire output 225 \STAT_TX_USER_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27392.12-27392.24"
  wire output 226 \STAT_TX_VLAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27497.11-27497.17"
  wire input 331 \TX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27498.19-27498.29"
  wire width 128 input 332 \TX_DATAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27499.19-27499.29"
  wire width 128 input 333 \TX_DATAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27500.19-27500.29"
  wire width 128 input 334 \TX_DATAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27501.19-27501.29"
  wire width 128 input 335 \TX_DATAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27502.11-27502.20"
  wire input 336 \TX_ENAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27503.11-27503.20"
  wire input 337 \TX_ENAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27504.11-27504.20"
  wire input 338 \TX_ENAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27505.11-27505.20"
  wire input 339 \TX_ENAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27506.11-27506.20"
  wire input 340 \TX_EOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27507.11-27507.20"
  wire input 341 \TX_EOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27508.11-27508.20"
  wire input 342 \TX_EOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27509.11-27509.20"
  wire input 343 \TX_EOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27510.11-27510.20"
  wire input 344 \TX_ERRIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27511.11-27511.20"
  wire input 345 \TX_ERRIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27512.11-27512.20"
  wire input 346 \TX_ERRIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27513.11-27513.20"
  wire input 347 \TX_ERRIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27514.17-27514.26"
  wire width 4 input 348 \TX_MTYIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27515.17-27515.26"
  wire width 4 input 349 \TX_MTYIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27516.17-27516.26"
  wire width 4 input 350 \TX_MTYIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27517.17-27517.26"
  wire width 4 input 351 \TX_MTYIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27393.12-27393.21"
  wire output 227 \TX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27518.17-27518.33"
  wire width 2 input 352 \TX_PTP_1588OP_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27519.18-27519.41"
  wire width 16 input 353 \TX_PTP_CHKSUM_OFFSET_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27394.18-27394.36"
  wire width 5 output 228 \TX_PTP_PCSLANE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27520.18-27520.36"
  wire width 64 input 354 \TX_PTP_RXTSTAMP_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27521.18-27521.37"
  wire width 16 input 355 \TX_PTP_TAG_FIELD_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27522.18-27522.41"
  wire width 16 input 356 \TX_PTP_TSTAMP_OFFSET_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27395.19-27395.36"
  wire width 80 output 229 \TX_PTP_TSTAMP_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27396.19-27396.40"
  wire width 16 output 230 \TX_PTP_TSTAMP_TAG_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27397.12-27397.35"
  wire output 231 \TX_PTP_TSTAMP_VALID_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27523.11-27523.31"
  wire input 357 \TX_PTP_UPD_CHKSUM_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27398.12-27398.21"
  wire output 232 \TX_RDYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27524.11-27524.19"
  wire input 358 \TX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27399.19-27399.38"
  wire width 16 output 233 \TX_SERDES_ALT_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27400.19-27400.38"
  wire width 16 output 234 \TX_SERDES_ALT_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27401.19-27401.38"
  wire width 16 output 235 \TX_SERDES_ALT_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27402.19-27402.38"
  wire width 16 output 236 \TX_SERDES_ALT_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27403.19-27403.34"
  wire width 64 output 237 \TX_SERDES_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27404.19-27404.34"
  wire width 64 output 238 \TX_SERDES_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27405.19-27405.34"
  wire width 64 output 239 \TX_SERDES_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27406.19-27406.34"
  wire width 64 output 240 \TX_SERDES_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27407.19-27407.34"
  wire width 32 output 241 \TX_SERDES_DATA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27408.19-27408.34"
  wire width 32 output 242 \TX_SERDES_DATA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27409.19-27409.34"
  wire width 32 output 243 \TX_SERDES_DATA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27410.19-27410.34"
  wire width 32 output 244 \TX_SERDES_DATA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27411.19-27411.34"
  wire width 32 output 245 \TX_SERDES_DATA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27412.19-27412.34"
  wire width 32 output 246 \TX_SERDES_DATA9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27525.11-27525.20"
  wire input 359 \TX_SOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27526.11-27526.20"
  wire input 360 \TX_SOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27527.11-27527.20"
  wire input 361 \TX_SOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27528.11-27528.20"
  wire input 362 \TX_SOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27413.12-27413.21"
  wire output 247 \TX_UNFOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27531.1-28029.10"
module \CMACE4
  parameter \CTL_PTP_TRANSPCLK_MODE "FALSE"
  parameter \CTL_RX_CHECK_ACK "TRUE"
  parameter \CTL_RX_CHECK_PREAMBLE "FALSE"
  parameter \CTL_RX_CHECK_SFD "FALSE"
  parameter \CTL_RX_DELETE_FCS "TRUE"
  parameter \CTL_RX_ETYPE_GCP 16'1000100000001000
  parameter \CTL_RX_ETYPE_GPP 16'1000100000001000
  parameter \CTL_RX_ETYPE_PCP 16'1000100000001000
  parameter \CTL_RX_ETYPE_PPP 16'1000100000001000
  parameter \CTL_RX_FORWARD_CONTROL "FALSE"
  parameter \CTL_RX_IGNORE_FCS "FALSE"
  parameter \CTL_RX_MAX_PACKET_LEN 15'010010110000000
  parameter \CTL_RX_MIN_PACKET_LEN 8'01000000
  parameter \CTL_RX_OPCODE_GPP 16'0000000000000001
  parameter \CTL_RX_OPCODE_MAX_GCP 16'1111111111111111
  parameter \CTL_RX_OPCODE_MAX_PCP 16'1111111111111111
  parameter \CTL_RX_OPCODE_MIN_GCP 16'0000000000000000
  parameter \CTL_RX_OPCODE_MIN_PCP 16'0000000000000000
  parameter \CTL_RX_OPCODE_PPP 16'0000000000000001
  parameter \CTL_RX_PAUSE_DA_MCAST 48'000000011000000011000010000000000000000000000001
  parameter \CTL_RX_PAUSE_DA_UCAST 48'000000000000000000000000000000000000000000000000
  parameter \CTL_RX_PAUSE_SA 48'000000000000000000000000000000000000000000000000
  parameter \CTL_RX_PROCESS_LFI "FALSE"
  parameter \CTL_RX_RSFEC_AM_THRESHOLD 9'001000110
  parameter \CTL_RX_RSFEC_FILL_ADJUST 2'00
  parameter \CTL_RX_VL_LENGTH_MINUS1 16'0011111111111111
  parameter \CTL_RX_VL_MARKER_ID0 64'1100000101101000001000010000000000111110100101111101111000000000
  parameter \CTL_RX_VL_MARKER_ID1 64'1001110101110001100011100000000001100010100011100111000100000000
  parameter \CTL_RX_VL_MARKER_ID10 64'1111110101101100100110010000000000000010100100110110011000000000
  parameter \CTL_RX_VL_MARKER_ID11 64'1011100110010001010101010000000001000110011011101010101000000000
  parameter \CTL_RX_VL_MARKER_ID12 64'0101110010111001101100100000000010100011010001100100110100000000
  parameter \CTL_RX_VL_MARKER_ID13 64'0001101011111000101111010000000011100101000001110100001000000000
  parameter \CTL_RX_VL_MARKER_ID14 64'1000001111000111110010100000000001111100001110000011010100000000
  parameter \CTL_RX_VL_MARKER_ID15 64'0011010100110110110011010000000011001010110010010011001000000000
  parameter \CTL_RX_VL_MARKER_ID16 64'1100010000110001010011000000000000111011110011101011001100000000
  parameter \CTL_RX_VL_MARKER_ID17 64'1010110111010110101101110000000001010010001010010100100000000000
  parameter \CTL_RX_VL_MARKER_ID18 64'0101111101100110001010100000000010100000100110011101010100000000
  parameter \CTL_RX_VL_MARKER_ID19 64'1100000011110000111001010000000000111111000011110001101000000000
  parameter \CTL_RX_VL_MARKER_ID2 64'0101100101001011111010000000000010100110101101000001011100000000
  parameter \CTL_RX_VL_MARKER_ID3 64'0100110110010101011110110000000010110010011010101000010000000000
  parameter \CTL_RX_VL_MARKER_ID4 64'1111010100000111000010010000000000001010111110001111011000000000
  parameter \CTL_RX_VL_MARKER_ID5 64'1101110100010100110000100000000000100010111010110011110100000000
  parameter \CTL_RX_VL_MARKER_ID6 64'1001101001001010001001100000000001100101101101011101100100000000
  parameter \CTL_RX_VL_MARKER_ID7 64'0111101101000101011001100000000010000100101110101001100100000000
  parameter \CTL_RX_VL_MARKER_ID8 64'1010000000100100011101100000000001011111110110111000100100000000
  parameter \CTL_RX_VL_MARKER_ID9 64'0110100011001001111110110000000010010111001101100000010000000000
  parameter \CTL_TEST_MODE_PIN_CHAR "FALSE"
  parameter \CTL_TX_CUSTOM_PREAMBLE_ENABLE "FALSE"
  parameter \CTL_TX_DA_GPP 48'000000011000000011000010000000000000000000000001
  parameter \CTL_TX_DA_PPP 48'000000011000000011000010000000000000000000000001
  parameter \CTL_TX_ETHERTYPE_GPP 16'1000100000001000
  parameter \CTL_TX_ETHERTYPE_PPP 16'1000100000001000
  parameter \CTL_TX_FCS_INS_ENABLE "TRUE"
  parameter \CTL_TX_IGNORE_FCS "FALSE"
  parameter \CTL_TX_IPG_VALUE 4'1100
  parameter \CTL_TX_OPCODE_GPP 16'0000000000000001
  parameter \CTL_TX_OPCODE_PPP 16'0000000000000001
  parameter \CTL_TX_PTP_1STEP_ENABLE "FALSE"
  parameter \CTL_TX_PTP_LATENCY_ADJUST 11'01011000001
  parameter \CTL_TX_SA_GPP 48'000000000000000000000000000000000000000000000000
  parameter \CTL_TX_SA_PPP 48'000000000000000000000000000000000000000000000000
  parameter \CTL_TX_VL_LENGTH_MINUS1 16'0011111111111111
  parameter \CTL_TX_VL_MARKER_ID0 64'1100000101101000001000010000000000111110100101111101111000000000
  parameter \CTL_TX_VL_MARKER_ID1 64'1001110101110001100011100000000001100010100011100111000100000000
  parameter \CTL_TX_VL_MARKER_ID10 64'1111110101101100100110010000000000000010100100110110011000000000
  parameter \CTL_TX_VL_MARKER_ID11 64'1011100110010001010101010000000001000110011011101010101000000000
  parameter \CTL_TX_VL_MARKER_ID12 64'0101110010111001101100100000000010100011010001100100110100000000
  parameter \CTL_TX_VL_MARKER_ID13 64'0001101011111000101111010000000011100101000001110100001000000000
  parameter \CTL_TX_VL_MARKER_ID14 64'1000001111000111110010100000000001111100001110000011010100000000
  parameter \CTL_TX_VL_MARKER_ID15 64'0011010100110110110011010000000011001010110010010011001000000000
  parameter \CTL_TX_VL_MARKER_ID16 64'1100010000110001010011000000000000111011110011101011001100000000
  parameter \CTL_TX_VL_MARKER_ID17 64'1010110111010110101101110000000001010010001010010100100000000000
  parameter \CTL_TX_VL_MARKER_ID18 64'0101111101100110001010100000000010100000100110011101010100000000
  parameter \CTL_TX_VL_MARKER_ID19 64'1100000011110000111001010000000000111111000011110001101000000000
  parameter \CTL_TX_VL_MARKER_ID2 64'0101100101001011111010000000000010100110101101000001011100000000
  parameter \CTL_TX_VL_MARKER_ID3 64'0100110110010101011110110000000010110010011010101000010000000000
  parameter \CTL_TX_VL_MARKER_ID4 64'1111010100000111000010010000000000001010111110001111011000000000
  parameter \CTL_TX_VL_MARKER_ID5 64'1101110100010100110000100000000000100010111010110011110100000000
  parameter \CTL_TX_VL_MARKER_ID6 64'1001101001001010001001100000000001100101101101011101100100000000
  parameter \CTL_TX_VL_MARKER_ID7 64'0111101101000101011001100000000010000100101110101001100100000000
  parameter \CTL_TX_VL_MARKER_ID8 64'1010000000100100011101100000000001011111110110111000100100000000
  parameter \CTL_TX_VL_MARKER_ID9 64'0110100011001001111110110000000010010111001101100000010000000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \TEST_MODE_PIN_CHAR "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27902.11-27902.25"
  wire input 287 \CTL_CAUI4_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27903.11-27903.50"
  wire input 288 \CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27904.11-27904.47"
  wire input 289 \CTL_RSFEC_IEEE_ERROR_INDICATION_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27905.11-27905.33"
  wire input 290 \CTL_RX_CHECK_ETYPE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27906.11-27906.33"
  wire input 291 \CTL_RX_CHECK_ETYPE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27907.11-27907.33"
  wire input 292 \CTL_RX_CHECK_ETYPE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27908.11-27908.33"
  wire input 293 \CTL_RX_CHECK_ETYPE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27909.11-27909.33"
  wire input 294 \CTL_RX_CHECK_MCAST_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27910.11-27910.33"
  wire input 295 \CTL_RX_CHECK_MCAST_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27911.11-27911.33"
  wire input 296 \CTL_RX_CHECK_MCAST_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27912.11-27912.33"
  wire input 297 \CTL_RX_CHECK_MCAST_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27913.11-27913.34"
  wire input 298 \CTL_RX_CHECK_OPCODE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27914.11-27914.34"
  wire input 299 \CTL_RX_CHECK_OPCODE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27915.11-27915.34"
  wire input 300 \CTL_RX_CHECK_OPCODE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27916.11-27916.34"
  wire input 301 \CTL_RX_CHECK_OPCODE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27917.11-27917.30"
  wire input 302 \CTL_RX_CHECK_SA_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27918.11-27918.30"
  wire input 303 \CTL_RX_CHECK_SA_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27919.11-27919.30"
  wire input 304 \CTL_RX_CHECK_SA_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27920.11-27920.30"
  wire input 305 \CTL_RX_CHECK_SA_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27921.11-27921.33"
  wire input 306 \CTL_RX_CHECK_UCAST_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27922.11-27922.33"
  wire input 307 \CTL_RX_CHECK_UCAST_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27923.11-27923.33"
  wire input 308 \CTL_RX_CHECK_UCAST_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27924.11-27924.33"
  wire input 309 \CTL_RX_CHECK_UCAST_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27925.11-27925.24"
  wire input 310 \CTL_RX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27926.11-27926.28"
  wire input 311 \CTL_RX_ENABLE_GCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27927.11-27927.28"
  wire input 312 \CTL_RX_ENABLE_GPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27928.11-27928.28"
  wire input 313 \CTL_RX_ENABLE_PCP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27929.11-27929.28"
  wire input 314 \CTL_RX_ENABLE_PPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27930.11-27930.30"
  wire input 315 \CTL_RX_FORCE_RESYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27931.17-27931.33"
  wire width 9 input 316 \CTL_RX_PAUSE_ACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27932.17-27932.36"
  wire width 9 input 317 \CTL_RX_PAUSE_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27933.11-27933.30"
  wire input 318 \CTL_RX_RSFEC_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27934.11-27934.41"
  wire input 319 \CTL_RX_RSFEC_ENABLE_CORRECTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27935.11-27935.41"
  wire input 320 \CTL_RX_RSFEC_ENABLE_INDICATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27936.18-27936.38"
  wire width 80 input 321 \CTL_RX_SYSTEMTIMERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27937.11-27937.30"
  wire input 322 \CTL_RX_TEST_PATTERN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27938.11-27938.24"
  wire input 323 \CTL_TX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27939.11-27939.41"
  wire input 324 \CTL_TX_LANE0_VLM_BIP7_OVERRIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27940.17-27940.53"
  wire width 8 input 325 \CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27941.17-27941.36"
  wire width 9 input 326 \CTL_TX_PAUSE_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27942.18-27942.38"
  wire width 16 input 327 \CTL_TX_PAUSE_QUANTA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27943.18-27943.38"
  wire width 16 input 328 \CTL_TX_PAUSE_QUANTA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27944.18-27944.38"
  wire width 16 input 329 \CTL_TX_PAUSE_QUANTA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27945.18-27945.38"
  wire width 16 input 330 \CTL_TX_PAUSE_QUANTA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27946.18-27946.38"
  wire width 16 input 331 \CTL_TX_PAUSE_QUANTA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27947.18-27947.38"
  wire width 16 input 332 \CTL_TX_PAUSE_QUANTA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27948.18-27948.38"
  wire width 16 input 333 \CTL_TX_PAUSE_QUANTA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27949.18-27949.38"
  wire width 16 input 334 \CTL_TX_PAUSE_QUANTA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27950.18-27950.38"
  wire width 16 input 335 \CTL_TX_PAUSE_QUANTA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27951.18-27951.45"
  wire width 16 input 336 \CTL_TX_PAUSE_REFRESH_TIMER0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27952.18-27952.45"
  wire width 16 input 337 \CTL_TX_PAUSE_REFRESH_TIMER1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27953.18-27953.45"
  wire width 16 input 338 \CTL_TX_PAUSE_REFRESH_TIMER2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27954.18-27954.45"
  wire width 16 input 339 \CTL_TX_PAUSE_REFRESH_TIMER3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27955.18-27955.45"
  wire width 16 input 340 \CTL_TX_PAUSE_REFRESH_TIMER4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27956.18-27956.45"
  wire width 16 input 341 \CTL_TX_PAUSE_REFRESH_TIMER5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27957.18-27957.45"
  wire width 16 input 342 \CTL_TX_PAUSE_REFRESH_TIMER6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27958.18-27958.45"
  wire width 16 input 343 \CTL_TX_PAUSE_REFRESH_TIMER7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27959.18-27959.45"
  wire width 16 input 344 \CTL_TX_PAUSE_REFRESH_TIMER8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27960.17-27960.33"
  wire width 9 input 345 \CTL_TX_PAUSE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27961.11-27961.39"
  wire input 346 \CTL_TX_PTP_VLANE_ADJUST_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27962.11-27962.30"
  wire input 347 \CTL_TX_RESEND_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27963.11-27963.30"
  wire input 348 \CTL_TX_RSFEC_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27964.11-27964.27"
  wire input 349 \CTL_TX_SEND_IDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27965.11-27965.26"
  wire input 350 \CTL_TX_SEND_LFI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27966.11-27966.26"
  wire input 351 \CTL_TX_SEND_RFI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27967.18-27967.38"
  wire width 80 input 352 \CTL_TX_SYSTEMTIMERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27968.11-27968.30"
  wire input 353 \CTL_TX_TEST_PATTERN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27969.17-27969.25"
  wire width 10 input 354 \DRP_ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27970.11-27970.18"
  wire input 355 \DRP_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27971.18-27971.24"
  wire width 16 input 356 \DRP_DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27616.19-27616.25"
  wire width 16 output 1 \DRP_DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27972.11-27972.17"
  wire input 357 \DRP_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27617.12-27617.19"
  wire output 2 \DRP_RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27973.11-27973.17"
  wire input 358 \DRP_WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27974.19-27974.38"
  wire width 330 input 359 \RSFEC_BYPASS_RX_DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27975.11-27975.39"
  wire input 360 \RSFEC_BYPASS_RX_DIN_CW_START
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27618.20-27618.40"
  wire width 330 output 3 \RSFEC_BYPASS_RX_DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27619.12-27619.41"
  wire output 4 \RSFEC_BYPASS_RX_DOUT_CW_START
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27620.12-27620.38"
  wire output 5 \RSFEC_BYPASS_RX_DOUT_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27976.19-27976.38"
  wire width 330 input 361 \RSFEC_BYPASS_TX_DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27977.11-27977.39"
  wire input 362 \RSFEC_BYPASS_TX_DIN_CW_START
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27621.20-27621.40"
  wire width 330 output 6 \RSFEC_BYPASS_TX_DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27622.12-27622.41"
  wire output 7 \RSFEC_BYPASS_TX_DOUT_CW_START
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27623.12-27623.38"
  wire output 8 \RSFEC_BYPASS_TX_DOUT_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27978.11-27978.17"
  wire input 363 \RX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27624.20-27624.31"
  wire width 128 output 9 \RX_DATAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27625.20-27625.31"
  wire width 128 output 10 \RX_DATAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27626.20-27626.31"
  wire width 128 output 11 \RX_DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27627.20-27627.31"
  wire width 128 output 12 \RX_DATAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27628.12-27628.22"
  wire output 13 \RX_ENAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27629.12-27629.22"
  wire output 14 \RX_ENAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27630.12-27630.22"
  wire output 15 \RX_ENAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27631.12-27631.22"
  wire output 16 \RX_ENAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27632.12-27632.22"
  wire output 17 \RX_EOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27633.12-27633.22"
  wire output 18 \RX_EOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27634.12-27634.22"
  wire output 19 \RX_EOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27635.12-27635.22"
  wire output 20 \RX_EOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27636.12-27636.22"
  wire output 21 \RX_ERROUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27637.12-27637.22"
  wire output 22 \RX_ERROUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27638.12-27638.22"
  wire output 23 \RX_ERROUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27639.12-27639.22"
  wire output 24 \RX_ERROUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27640.18-27640.40"
  wire width 7 output 25 \RX_LANE_ALIGNER_FILL_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27641.18-27641.40"
  wire width 7 output 26 \RX_LANE_ALIGNER_FILL_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27642.18-27642.41"
  wire width 7 output 27 \RX_LANE_ALIGNER_FILL_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27643.18-27643.41"
  wire width 7 output 28 \RX_LANE_ALIGNER_FILL_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27644.18-27644.41"
  wire width 7 output 29 \RX_LANE_ALIGNER_FILL_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27645.18-27645.41"
  wire width 7 output 30 \RX_LANE_ALIGNER_FILL_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27646.18-27646.41"
  wire width 7 output 31 \RX_LANE_ALIGNER_FILL_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27647.18-27647.41"
  wire width 7 output 32 \RX_LANE_ALIGNER_FILL_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27648.18-27648.41"
  wire width 7 output 33 \RX_LANE_ALIGNER_FILL_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27649.18-27649.41"
  wire width 7 output 34 \RX_LANE_ALIGNER_FILL_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27650.18-27650.41"
  wire width 7 output 35 \RX_LANE_ALIGNER_FILL_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27651.18-27651.41"
  wire width 7 output 36 \RX_LANE_ALIGNER_FILL_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27652.18-27652.40"
  wire width 7 output 37 \RX_LANE_ALIGNER_FILL_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27653.18-27653.40"
  wire width 7 output 38 \RX_LANE_ALIGNER_FILL_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27654.18-27654.40"
  wire width 7 output 39 \RX_LANE_ALIGNER_FILL_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27655.18-27655.40"
  wire width 7 output 40 \RX_LANE_ALIGNER_FILL_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27656.18-27656.40"
  wire width 7 output 41 \RX_LANE_ALIGNER_FILL_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27657.18-27657.40"
  wire width 7 output 42 \RX_LANE_ALIGNER_FILL_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27658.18-27658.40"
  wire width 7 output 43 \RX_LANE_ALIGNER_FILL_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27659.18-27659.40"
  wire width 7 output 44 \RX_LANE_ALIGNER_FILL_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27660.18-27660.28"
  wire width 4 output 45 \RX_MTYOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27661.18-27661.28"
  wire width 4 output 46 \RX_MTYOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27662.18-27662.28"
  wire width 4 output 47 \RX_MTYOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27663.18-27663.28"
  wire width 4 output 48 \RX_MTYOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27664.18-27664.31"
  wire width 8 output 49 \RX_OTN_BIP8_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27665.18-27665.31"
  wire width 8 output 50 \RX_OTN_BIP8_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27666.18-27666.31"
  wire width 8 output 51 \RX_OTN_BIP8_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27667.18-27667.31"
  wire width 8 output 52 \RX_OTN_BIP8_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27668.18-27668.31"
  wire width 8 output 53 \RX_OTN_BIP8_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27669.19-27669.32"
  wire width 66 output 54 \RX_OTN_DATA_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27670.19-27670.32"
  wire width 66 output 55 \RX_OTN_DATA_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27671.19-27671.32"
  wire width 66 output 56 \RX_OTN_DATA_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27672.19-27672.32"
  wire width 66 output 57 \RX_OTN_DATA_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27673.19-27673.32"
  wire width 66 output 58 \RX_OTN_DATA_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27674.12-27674.22"
  wire output 59 \RX_OTN_ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27675.12-27675.24"
  wire output 60 \RX_OTN_LANE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27676.12-27676.27"
  wire output 61 \RX_OTN_VLMARKER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27677.19-27677.28"
  wire width 56 output 62 \RX_PREOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27678.18-27678.36"
  wire width 5 output 63 \RX_PTP_PCSLANE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27679.19-27679.36"
  wire width 80 output 64 \RX_PTP_TSTAMP_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27979.11-27979.19"
  wire input 364 \RX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27980.18-27980.37"
  wire width 16 input 365 \RX_SERDES_ALT_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27981.18-27981.37"
  wire width 16 input 366 \RX_SERDES_ALT_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27982.18-27982.37"
  wire width 16 input 367 \RX_SERDES_ALT_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27983.18-27983.37"
  wire width 16 input 368 \RX_SERDES_ALT_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27984.17-27984.30"
  wire width 10 input 369 \RX_SERDES_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27985.18-27985.33"
  wire width 64 input 370 \RX_SERDES_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27986.18-27986.33"
  wire width 64 input 371 \RX_SERDES_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27987.18-27987.33"
  wire width 64 input 372 \RX_SERDES_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27988.18-27988.33"
  wire width 64 input 373 \RX_SERDES_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27989.18-27989.33"
  wire width 32 input 374 \RX_SERDES_DATA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27990.18-27990.33"
  wire width 32 input 375 \RX_SERDES_DATA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27991.18-27991.33"
  wire width 32 input 376 \RX_SERDES_DATA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27992.18-27992.33"
  wire width 32 input 377 \RX_SERDES_DATA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27993.18-27993.33"
  wire width 32 input 378 \RX_SERDES_DATA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27994.18-27994.33"
  wire width 32 input 379 \RX_SERDES_DATA9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27995.17-27995.32"
  wire width 10 input 380 \RX_SERDES_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27680.12-27680.22"
  wire output 65 \RX_SOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27681.12-27681.22"
  wire output 66 \RX_SOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27682.12-27682.22"
  wire output 67 \RX_SOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27683.12-27683.22"
  wire output 68 \RX_SOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27684.12-27684.27"
  wire output 69 \STAT_RX_ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27685.12-27685.31"
  wire output 70 \STAT_RX_ALIGNED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27686.18-27686.34"
  wire width 3 output 71 \STAT_RX_BAD_CODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27687.18-27687.33"
  wire width 3 output 72 \STAT_RX_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27688.12-27688.32"
  wire output 73 \STAT_RX_BAD_PREAMBLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27689.12-27689.27"
  wire output 74 \STAT_RX_BAD_SFD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27690.12-27690.29"
  wire output 75 \STAT_RX_BIP_ERR_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27691.12-27691.29"
  wire output 76 \STAT_RX_BIP_ERR_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27692.12-27692.30"
  wire output 77 \STAT_RX_BIP_ERR_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27693.12-27693.30"
  wire output 78 \STAT_RX_BIP_ERR_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27694.12-27694.30"
  wire output 79 \STAT_RX_BIP_ERR_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27695.12-27695.30"
  wire output 80 \STAT_RX_BIP_ERR_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27696.12-27696.30"
  wire output 81 \STAT_RX_BIP_ERR_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27697.12-27697.30"
  wire output 82 \STAT_RX_BIP_ERR_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27698.12-27698.30"
  wire output 83 \STAT_RX_BIP_ERR_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27699.12-27699.30"
  wire output 84 \STAT_RX_BIP_ERR_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27700.12-27700.30"
  wire output 85 \STAT_RX_BIP_ERR_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27701.12-27701.30"
  wire output 86 \STAT_RX_BIP_ERR_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27702.12-27702.29"
  wire output 87 \STAT_RX_BIP_ERR_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27703.12-27703.29"
  wire output 88 \STAT_RX_BIP_ERR_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27704.12-27704.29"
  wire output 89 \STAT_RX_BIP_ERR_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27705.12-27705.29"
  wire output 90 \STAT_RX_BIP_ERR_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27706.12-27706.29"
  wire output 91 \STAT_RX_BIP_ERR_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27707.12-27707.29"
  wire output 92 \STAT_RX_BIP_ERR_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27708.12-27708.29"
  wire output 93 \STAT_RX_BIP_ERR_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27709.12-27709.29"
  wire output 94 \STAT_RX_BIP_ERR_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27710.19-27710.37"
  wire width 20 output 95 \STAT_RX_BLOCK_LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27711.12-27711.29"
  wire output 96 \STAT_RX_BROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27712.18-27712.34"
  wire width 3 output 97 \STAT_RX_FRAGMENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27713.18-27713.39"
  wire width 2 output 98 \STAT_RX_FRAMING_ERR_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27714.18-27714.39"
  wire width 2 output 99 \STAT_RX_FRAMING_ERR_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27715.18-27715.40"
  wire width 2 output 100 \STAT_RX_FRAMING_ERR_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27716.18-27716.40"
  wire width 2 output 101 \STAT_RX_FRAMING_ERR_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27717.18-27717.40"
  wire width 2 output 102 \STAT_RX_FRAMING_ERR_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27718.18-27718.40"
  wire width 2 output 103 \STAT_RX_FRAMING_ERR_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27719.18-27719.40"
  wire width 2 output 104 \STAT_RX_FRAMING_ERR_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27720.18-27720.40"
  wire width 2 output 105 \STAT_RX_FRAMING_ERR_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27721.18-27721.40"
  wire width 2 output 106 \STAT_RX_FRAMING_ERR_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27722.18-27722.40"
  wire width 2 output 107 \STAT_RX_FRAMING_ERR_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27723.18-27723.40"
  wire width 2 output 108 \STAT_RX_FRAMING_ERR_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27724.18-27724.40"
  wire width 2 output 109 \STAT_RX_FRAMING_ERR_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27725.18-27725.39"
  wire width 2 output 110 \STAT_RX_FRAMING_ERR_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27726.18-27726.39"
  wire width 2 output 111 \STAT_RX_FRAMING_ERR_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27727.18-27727.39"
  wire width 2 output 112 \STAT_RX_FRAMING_ERR_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27728.18-27728.39"
  wire width 2 output 113 \STAT_RX_FRAMING_ERR_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27729.18-27729.39"
  wire width 2 output 114 \STAT_RX_FRAMING_ERR_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27730.18-27730.39"
  wire width 2 output 115 \STAT_RX_FRAMING_ERR_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27731.18-27731.39"
  wire width 2 output 116 \STAT_RX_FRAMING_ERR_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27732.18-27732.39"
  wire width 2 output 117 \STAT_RX_FRAMING_ERR_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27733.12-27733.39"
  wire output 118 \STAT_RX_FRAMING_ERR_VALID_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27734.12-27734.39"
  wire output 119 \STAT_RX_FRAMING_ERR_VALID_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27735.12-27735.40"
  wire output 120 \STAT_RX_FRAMING_ERR_VALID_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27736.12-27736.40"
  wire output 121 \STAT_RX_FRAMING_ERR_VALID_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27737.12-27737.40"
  wire output 122 \STAT_RX_FRAMING_ERR_VALID_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27738.12-27738.40"
  wire output 123 \STAT_RX_FRAMING_ERR_VALID_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27739.12-27739.40"
  wire output 124 \STAT_RX_FRAMING_ERR_VALID_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27740.12-27740.40"
  wire output 125 \STAT_RX_FRAMING_ERR_VALID_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27741.12-27741.40"
  wire output 126 \STAT_RX_FRAMING_ERR_VALID_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27742.12-27742.40"
  wire output 127 \STAT_RX_FRAMING_ERR_VALID_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27743.12-27743.40"
  wire output 128 \STAT_RX_FRAMING_ERR_VALID_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27744.12-27744.40"
  wire output 129 \STAT_RX_FRAMING_ERR_VALID_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27745.12-27745.39"
  wire output 130 \STAT_RX_FRAMING_ERR_VALID_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27746.12-27746.39"
  wire output 131 \STAT_RX_FRAMING_ERR_VALID_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27747.12-27747.39"
  wire output 132 \STAT_RX_FRAMING_ERR_VALID_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27748.12-27748.39"
  wire output 133 \STAT_RX_FRAMING_ERR_VALID_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27749.12-27749.39"
  wire output 134 \STAT_RX_FRAMING_ERR_VALID_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27750.12-27750.39"
  wire output 135 \STAT_RX_FRAMING_ERR_VALID_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27751.12-27751.39"
  wire output 136 \STAT_RX_FRAMING_ERR_VALID_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27752.12-27752.39"
  wire output 137 \STAT_RX_FRAMING_ERR_VALID_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27753.12-27753.33"
  wire output 138 \STAT_RX_GOT_SIGNAL_OS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27754.12-27754.26"
  wire output 139 \STAT_RX_HI_BER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27755.12-27755.30"
  wire output 140 \STAT_RX_INRANGEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27756.12-27756.40"
  wire output 141 \STAT_RX_INTERNAL_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27757.12-27757.26"
  wire output 142 \STAT_RX_JABBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27758.18-27758.40"
  wire width 8 output 143 \STAT_RX_LANE0_VLM_BIP7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27759.12-27759.40"
  wire output 144 \STAT_RX_LANE0_VLM_BIP7_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27760.12-27760.31"
  wire output 145 \STAT_RX_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27761.19-27761.33"
  wire width 20 output 146 \STAT_RX_MF_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27762.19-27762.37"
  wire width 20 output 147 \STAT_RX_MF_LEN_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27763.19-27763.40"
  wire width 20 output 148 \STAT_RX_MF_REPEAT_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27764.12-27764.30"
  wire output 149 \STAT_RX_MISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27765.12-27765.29"
  wire output 150 \STAT_RX_MULTICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27766.12-27766.28"
  wire output 151 \STAT_RX_OVERSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27767.12-27767.42"
  wire output 152 \STAT_RX_PACKET_1024_1518_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27768.12-27768.40"
  wire output 153 \STAT_RX_PACKET_128_255_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27769.12-27769.42"
  wire output 154 \STAT_RX_PACKET_1519_1522_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27770.12-27770.42"
  wire output 155 \STAT_RX_PACKET_1523_1548_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27771.12-27771.42"
  wire output 156 \STAT_RX_PACKET_1549_2047_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27772.12-27772.42"
  wire output 157 \STAT_RX_PACKET_2048_4095_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27773.12-27773.40"
  wire output 158 \STAT_RX_PACKET_256_511_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27774.12-27774.42"
  wire output 159 \STAT_RX_PACKET_4096_8191_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27775.12-27775.41"
  wire output 160 \STAT_RX_PACKET_512_1023_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27776.12-27776.35"
  wire output 161 \STAT_RX_PACKET_64_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27777.12-27777.39"
  wire output 162 \STAT_RX_PACKET_65_127_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27778.12-27778.42"
  wire output 163 \STAT_RX_PACKET_8192_9215_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27779.12-27779.34"
  wire output 164 \STAT_RX_PACKET_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27780.12-27780.32"
  wire output 165 \STAT_RX_PACKET_LARGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27781.18-27781.38"
  wire width 3 output 166 \STAT_RX_PACKET_SMALL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27782.12-27782.25"
  wire output 167 \STAT_RX_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27783.19-27783.40"
  wire width 16 output 168 \STAT_RX_PAUSE_QUANTA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27784.19-27784.40"
  wire width 16 output 169 \STAT_RX_PAUSE_QUANTA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27785.19-27785.40"
  wire width 16 output 170 \STAT_RX_PAUSE_QUANTA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27786.19-27786.40"
  wire width 16 output 171 \STAT_RX_PAUSE_QUANTA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27787.19-27787.40"
  wire width 16 output 172 \STAT_RX_PAUSE_QUANTA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27788.19-27788.40"
  wire width 16 output 173 \STAT_RX_PAUSE_QUANTA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27789.19-27789.40"
  wire width 16 output 174 \STAT_RX_PAUSE_QUANTA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27790.19-27790.40"
  wire width 16 output 175 \STAT_RX_PAUSE_QUANTA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27791.19-27791.40"
  wire width 16 output 176 \STAT_RX_PAUSE_QUANTA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27792.18-27792.35"
  wire width 9 output 177 \STAT_RX_PAUSE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27793.18-27793.37"
  wire width 9 output 178 \STAT_RX_PAUSE_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27794.12-27794.40"
  wire output 179 \STAT_RX_RECEIVED_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27795.12-27795.32"
  wire output 180 \STAT_RX_REMOTE_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27796.12-27796.34"
  wire output 181 \STAT_RX_RSFEC_AM_LOCK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27797.12-27797.34"
  wire output 182 \STAT_RX_RSFEC_AM_LOCK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27798.12-27798.34"
  wire output 183 \STAT_RX_RSFEC_AM_LOCK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27799.12-27799.34"
  wire output 184 \STAT_RX_RSFEC_AM_LOCK3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27800.12-27800.42"
  wire output 185 \STAT_RX_RSFEC_CORRECTED_CW_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27801.12-27801.32"
  wire output 186 \STAT_RX_RSFEC_CW_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27802.18-27802.46"
  wire width 3 output 187 \STAT_RX_RSFEC_ERR_COUNT0_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27803.18-27803.46"
  wire width 3 output 188 \STAT_RX_RSFEC_ERR_COUNT1_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27804.18-27804.46"
  wire width 3 output 189 \STAT_RX_RSFEC_ERR_COUNT2_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27805.18-27805.46"
  wire width 3 output 190 \STAT_RX_RSFEC_ERR_COUNT3_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27806.12-27806.32"
  wire output 191 \STAT_RX_RSFEC_HI_SER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27807.12-27807.47"
  wire output 192 \STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27808.19-27808.44"
  wire width 14 output 193 \STAT_RX_RSFEC_LANE_FILL_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27809.19-27809.44"
  wire width 14 output 194 \STAT_RX_RSFEC_LANE_FILL_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27810.19-27810.44"
  wire width 14 output 195 \STAT_RX_RSFEC_LANE_FILL_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27811.19-27811.44"
  wire width 14 output 196 \STAT_RX_RSFEC_LANE_FILL_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27812.18-27812.44"
  wire width 8 output 197 \STAT_RX_RSFEC_LANE_MAPPING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27813.19-27813.37"
  wire width 32 output 198 \STAT_RX_RSFEC_RSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27814.12-27814.44"
  wire output 199 \STAT_RX_RSFEC_UNCORRECTED_CW_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27815.12-27815.26"
  wire output 200 \STAT_RX_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27816.18-27816.37"
  wire width 3 output 201 \STAT_RX_STOMPED_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27817.19-27817.33"
  wire width 20 output 202 \STAT_RX_SYNCED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27818.19-27818.37"
  wire width 20 output 203 \STAT_RX_SYNCED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27819.18-27819.47"
  wire width 3 output 204 \STAT_RX_TEST_PATTERN_MISMATCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27820.12-27820.27"
  wire output 205 \STAT_RX_TOOLONG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27821.18-27821.37"
  wire width 7 output 206 \STAT_RX_TOTAL_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27822.19-27822.43"
  wire width 14 output 207 \STAT_RX_TOTAL_GOOD_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27823.12-27823.38"
  wire output 208 \STAT_RX_TOTAL_GOOD_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27824.18-27824.39"
  wire width 3 output 209 \STAT_RX_TOTAL_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27825.12-27825.29"
  wire output 210 \STAT_RX_TRUNCATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27826.18-27826.35"
  wire width 3 output 211 \STAT_RX_UNDERSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27827.12-27827.27"
  wire output 212 \STAT_RX_UNICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27828.12-27828.30"
  wire output 213 \STAT_RX_USER_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27829.12-27829.24"
  wire output 214 \STAT_RX_VLAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27830.19-27830.37"
  wire width 20 output 215 \STAT_RX_VL_DEMUXED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27831.18-27831.37"
  wire width 5 output 216 \STAT_RX_VL_NUMBER_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27832.18-27832.37"
  wire width 5 output 217 \STAT_RX_VL_NUMBER_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27833.18-27833.38"
  wire width 5 output 218 \STAT_RX_VL_NUMBER_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27834.18-27834.38"
  wire width 5 output 219 \STAT_RX_VL_NUMBER_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27835.18-27835.38"
  wire width 5 output 220 \STAT_RX_VL_NUMBER_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27836.18-27836.38"
  wire width 5 output 221 \STAT_RX_VL_NUMBER_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27837.18-27837.38"
  wire width 5 output 222 \STAT_RX_VL_NUMBER_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27838.18-27838.38"
  wire width 5 output 223 \STAT_RX_VL_NUMBER_15
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27839.18-27839.38"
  wire width 5 output 224 \STAT_RX_VL_NUMBER_16
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27840.18-27840.38"
  wire width 5 output 225 \STAT_RX_VL_NUMBER_17
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27841.18-27841.38"
  wire width 5 output 226 \STAT_RX_VL_NUMBER_18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27842.18-27842.38"
  wire width 5 output 227 \STAT_RX_VL_NUMBER_19
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27843.18-27843.37"
  wire width 5 output 228 \STAT_RX_VL_NUMBER_2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27844.18-27844.37"
  wire width 5 output 229 \STAT_RX_VL_NUMBER_3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27845.18-27845.37"
  wire width 5 output 230 \STAT_RX_VL_NUMBER_4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27846.18-27846.37"
  wire width 5 output 231 \STAT_RX_VL_NUMBER_5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27847.18-27847.37"
  wire width 5 output 232 \STAT_RX_VL_NUMBER_6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27848.18-27848.37"
  wire width 5 output 233 \STAT_RX_VL_NUMBER_7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27849.18-27849.37"
  wire width 5 output 234 \STAT_RX_VL_NUMBER_8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27850.18-27850.37"
  wire width 5 output 235 \STAT_RX_VL_NUMBER_9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27851.12-27851.27"
  wire output 236 \STAT_TX_BAD_FCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27852.12-27852.29"
  wire output 237 \STAT_TX_BROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27853.12-27853.31"
  wire output 238 \STAT_TX_FRAME_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27854.12-27854.31"
  wire output 239 \STAT_TX_LOCAL_FAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27855.12-27855.29"
  wire output 240 \STAT_TX_MULTICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27856.12-27856.42"
  wire output 241 \STAT_TX_PACKET_1024_1518_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27857.12-27857.40"
  wire output 242 \STAT_TX_PACKET_128_255_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27858.12-27858.42"
  wire output 243 \STAT_TX_PACKET_1519_1522_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27859.12-27859.42"
  wire output 244 \STAT_TX_PACKET_1523_1548_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27860.12-27860.42"
  wire output 245 \STAT_TX_PACKET_1549_2047_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27861.12-27861.42"
  wire output 246 \STAT_TX_PACKET_2048_4095_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27862.12-27862.40"
  wire output 247 \STAT_TX_PACKET_256_511_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27863.12-27863.42"
  wire output 248 \STAT_TX_PACKET_4096_8191_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27864.12-27864.41"
  wire output 249 \STAT_TX_PACKET_512_1023_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27865.12-27865.35"
  wire output 250 \STAT_TX_PACKET_64_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27866.12-27866.39"
  wire output 251 \STAT_TX_PACKET_65_127_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27867.12-27867.42"
  wire output 252 \STAT_TX_PACKET_8192_9215_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27868.12-27868.32"
  wire output 253 \STAT_TX_PACKET_LARGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27869.12-27869.32"
  wire output 254 \STAT_TX_PACKET_SMALL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27870.12-27870.25"
  wire output 255 \STAT_TX_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27871.18-27871.37"
  wire width 9 output 256 \STAT_TX_PAUSE_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27872.12-27872.39"
  wire output 257 \STAT_TX_PTP_FIFO_READ_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27873.12-27873.40"
  wire output 258 \STAT_TX_PTP_FIFO_WRITE_ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27874.18-27874.37"
  wire width 6 output 259 \STAT_TX_TOTAL_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27875.19-27875.43"
  wire width 14 output 260 \STAT_TX_TOTAL_GOOD_BYTES
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27876.12-27876.38"
  wire output 261 \STAT_TX_TOTAL_GOOD_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27877.12-27877.33"
  wire output 262 \STAT_TX_TOTAL_PACKETS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27878.12-27878.27"
  wire output 263 \STAT_TX_UNICAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27879.12-27879.30"
  wire output 264 \STAT_TX_USER_PAUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27880.12-27880.24"
  wire output 265 \STAT_TX_VLAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27996.11-27996.17"
  wire input 381 \TX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27997.19-27997.29"
  wire width 128 input 382 \TX_DATAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27998.19-27998.29"
  wire width 128 input 383 \TX_DATAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27999.19-27999.29"
  wire width 128 input 384 \TX_DATAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28000.19-28000.29"
  wire width 128 input 385 \TX_DATAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28001.11-28001.20"
  wire input 386 \TX_ENAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28002.11-28002.20"
  wire input 387 \TX_ENAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28003.11-28003.20"
  wire input 388 \TX_ENAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28004.11-28004.20"
  wire input 389 \TX_ENAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28005.11-28005.20"
  wire input 390 \TX_EOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28006.11-28006.20"
  wire input 391 \TX_EOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28007.11-28007.20"
  wire input 392 \TX_EOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28008.11-28008.20"
  wire input 393 \TX_EOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28009.11-28009.20"
  wire input 394 \TX_ERRIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28010.11-28010.20"
  wire input 395 \TX_ERRIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28011.11-28011.20"
  wire input 396 \TX_ERRIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28012.11-28012.20"
  wire input 397 \TX_ERRIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28013.17-28013.26"
  wire width 4 input 398 \TX_MTYIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28014.17-28014.26"
  wire width 4 input 399 \TX_MTYIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28015.17-28015.26"
  wire width 4 input 400 \TX_MTYIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28016.17-28016.26"
  wire width 4 input 401 \TX_MTYIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27881.12-27881.21"
  wire output 266 \TX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28017.18-28017.26"
  wire width 56 input 402 \TX_PREIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28018.17-28018.33"
  wire width 2 input 403 \TX_PTP_1588OP_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28019.18-28019.41"
  wire width 16 input 404 \TX_PTP_CHKSUM_OFFSET_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27882.18-27882.36"
  wire width 5 output 267 \TX_PTP_PCSLANE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28020.18-28020.36"
  wire width 64 input 405 \TX_PTP_RXTSTAMP_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28021.18-28021.37"
  wire width 16 input 406 \TX_PTP_TAG_FIELD_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28022.18-28022.41"
  wire width 16 input 407 \TX_PTP_TSTAMP_OFFSET_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27883.19-27883.36"
  wire width 80 output 268 \TX_PTP_TSTAMP_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27884.19-27884.40"
  wire width 16 output 269 \TX_PTP_TSTAMP_TAG_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27885.12-27885.35"
  wire output 270 \TX_PTP_TSTAMP_VALID_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28023.11-28023.31"
  wire input 408 \TX_PTP_UPD_CHKSUM_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27886.12-27886.21"
  wire output 271 \TX_RDYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28024.11-28024.19"
  wire input 409 \TX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27887.19-27887.38"
  wire width 16 output 272 \TX_SERDES_ALT_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27888.19-27888.38"
  wire width 16 output 273 \TX_SERDES_ALT_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27889.19-27889.38"
  wire width 16 output 274 \TX_SERDES_ALT_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27890.19-27890.38"
  wire width 16 output 275 \TX_SERDES_ALT_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27891.19-27891.34"
  wire width 64 output 276 \TX_SERDES_DATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27892.19-27892.34"
  wire width 64 output 277 \TX_SERDES_DATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27893.19-27893.34"
  wire width 64 output 278 \TX_SERDES_DATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27894.19-27894.34"
  wire width 64 output 279 \TX_SERDES_DATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27895.19-27895.34"
  wire width 32 output 280 \TX_SERDES_DATA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27896.19-27896.34"
  wire width 32 output 281 \TX_SERDES_DATA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27897.19-27897.34"
  wire width 32 output 282 \TX_SERDES_DATA6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27898.19-27898.34"
  wire width 32 output 283 \TX_SERDES_DATA7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27899.19-27899.34"
  wire width 32 output 284 \TX_SERDES_DATA8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27900.19-27900.34"
  wire width 32 output 285 \TX_SERDES_DATA9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28025.11-28025.20"
  wire input 410 \TX_SOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28026.11-28026.20"
  wire input 411 \TX_SOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28027.11-28027.20"
  wire input 412 \TX_SOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28028.11-28028.20"
  wire input 413 \TX_SOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27901.12-27901.21"
  wire output 286 \TX_UNFOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12417.1-12426.10"
module \CRC32
  parameter \CRC_INIT 32'11111111111111111111111111111111
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12421.11-12421.17"
  wire input 2 \CRCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12422.11-12422.23"
  wire input 3 \CRCDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12423.17-12423.29"
  wire width 3 input 4 \CRCDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12424.18-12424.23"
  wire width 32 input 5 \CRCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12419.19-12419.25"
  wire width 32 output 1 \CRCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12425.11-12425.19"
  wire input 6 \CRCRESET
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12428.1-12437.10"
module \CRC64
  parameter \CRC_INIT 32'11111111111111111111111111111111
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12432.11-12432.17"
  wire input 2 \CRCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12433.11-12433.23"
  wire input 3 \CRCDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12434.17-12434.29"
  wire width 3 input 4 \CRCDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12435.18-12435.23"
  wire width 64 input 5 \CRCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12430.19-12430.25"
  wire width 32 output 1 \CRCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12436.11-12436.19"
  wire input 6 \CRCRESET
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7955.1-7958.10"
module \DCIRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7956.12-7956.18"
  wire output 1 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7957.11-7957.14"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8176.1-8212.10"
module \DCM
  parameter \CLKDV_DIVIDE
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKIN_DIVIDE_BY_2 "FALSE"
  parameter \CLKIN_PERIOD
  parameter \CLKOUT_PHASE_SHIFT "NONE"
  parameter \CLK_FEEDBACK "1X"
  parameter \DESKEW_ADJUST "SYSTEM_SYNCHRONOUS"
  parameter \DFS_FREQUENCY_MODE "LOW"
  parameter \DLL_FREQUENCY_MODE "LOW"
  parameter \DSS_MODE "NONE"
  parameter \DUTY_CYCLE_CORRECTION "TRUE"
  parameter \FACTORY_JF 16'1100000010000000
  parameter \PHASE_SHIFT 0
  parameter \SIM_MODE "SAFE"
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8200.12-8200.16"
  wire output 8 \CLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8201.12-8201.18"
  wire output 9 \CLK180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8202.12-8202.18"
  wire output 10 \CLK270
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8203.12-8203.17"
  wire output 11 \CLK2X
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8204.12-8204.20"
  wire output 12 \CLK2X180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8205.12-8205.17"
  wire output 13 \CLK90
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8206.12-8206.17"
  wire output 14 \CLKDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8193.11-8193.16"
  wire input 1 \CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8207.12-8207.17"
  wire output 15 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8208.12-8208.20"
  wire output 16 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8194.11-8194.16"
  wire input 2 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8195.11-8195.16"
  wire input 3 \DSSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8209.12-8209.18"
  wire output 17 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8196.11-8196.16"
  wire input 4 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8210.12-8210.18"
  wire output 18 \PSDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8197.11-8197.15"
  wire input 5 \PSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8198.11-8198.19"
  wire input 6 \PSINCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8199.11-8199.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8211.18-8211.24"
  wire width 8 output 19 \STATUS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8273.1-8315.10"
module \DCM_ADV
  parameter \CLKDV_DIVIDE
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKIN_DIVIDE_BY_2 "FALSE"
  parameter \CLKIN_PERIOD
  parameter \CLKOUT_PHASE_SHIFT "NONE"
  parameter \CLK_FEEDBACK "1X"
  parameter \DCM_AUTOCALIBRATION "TRUE"
  parameter \DCM_PERFORMANCE_MODE "MAX_SPEED"
  parameter \DESKEW_ADJUST "SYSTEM_SYNCHRONOUS"
  parameter \DFS_FREQUENCY_MODE "LOW"
  parameter \DLL_FREQUENCY_MODE "LOW"
  parameter \DUTY_CYCLE_CORRECTION "TRUE"
  parameter \FACTORY_JF 16'1111000011110000
  parameter \PHASE_SHIFT 0
  parameter \SIM_DEVICE "VIRTEX4"
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8291.12-8291.16"
  wire output 1 \CLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8292.12-8292.18"
  wire output 2 \CLK180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8293.12-8293.18"
  wire output 3 \CLK270
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8295.12-8295.17"
  wire output 5 \CLK2X
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8294.12-8294.20"
  wire output 4 \CLK2X180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8296.12-8296.17"
  wire output 6 \CLK90
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8297.12-8297.17"
  wire output 7 \CLKDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8304.11-8304.16"
  wire input 14 \CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8299.12-8299.17"
  wire output 9 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8298.12-8298.20"
  wire output 8 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8305.11-8305.16"
  wire input 15 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8314.17-8314.22"
  wire width 7 input 24 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8306.11-8306.15"
  wire input 16 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8307.11-8307.14"
  wire input 17 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8313.18-8313.20"
  wire width 16 input 23 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8303.19-8303.21"
  wire width 16 output 13 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8300.12-8300.16"
  wire output 10 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8308.11-8308.14"
  wire input 18 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8301.12-8301.18"
  wire output 11 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8309.11-8309.16"
  wire input 19 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8302.12-8302.18"
  wire output 12 \PSDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8310.11-8310.15"
  wire input 20 \PSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8311.11-8311.19"
  wire input 21 \PSINCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8312.11-8312.14"
  wire input 22 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8317.1-8347.10"
module \DCM_BASE
  parameter \CLKDV_DIVIDE
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKIN_DIVIDE_BY_2 "FALSE"
  parameter \CLKIN_PERIOD
  parameter \CLKOUT_PHASE_SHIFT "NONE"
  parameter \CLK_FEEDBACK "1X"
  parameter \DCM_AUTOCALIBRATION "TRUE"
  parameter \DCM_PERFORMANCE_MODE "MAX_SPEED"
  parameter \DESKEW_ADJUST "SYSTEM_SYNCHRONOUS"
  parameter \DFS_FREQUENCY_MODE "LOW"
  parameter \DLL_FREQUENCY_MODE "LOW"
  parameter \DUTY_CYCLE_CORRECTION "TRUE"
  parameter \FACTORY_JF 16'1111000011110000
  parameter \PHASE_SHIFT 0
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8334.12-8334.16"
  wire output 1 \CLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8335.12-8335.18"
  wire output 2 \CLK180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8336.12-8336.18"
  wire output 3 \CLK270
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8338.12-8338.17"
  wire output 5 \CLK2X
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8337.12-8337.20"
  wire output 4 \CLK2X180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8339.12-8339.17"
  wire output 6 \CLK90
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8340.12-8340.17"
  wire output 7 \CLKDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8344.11-8344.16"
  wire input 11 \CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8342.12-8342.17"
  wire output 9 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8341.12-8341.20"
  wire output 8 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8345.11-8345.16"
  wire input 12 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8343.12-8343.18"
  wire output 10 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8346.11-8346.14"
  wire input 13 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8251.1-8271.10"
module \DCM_CLKGEN
  parameter \SPREAD_SPECTRUM "NONE"
  parameter \STARTUP_WAIT "FALSE"
  parameter \CLKFXDV_DIVIDE 2
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKFX_MD_MAX
  parameter \CLKIN_PERIOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8260.12-8260.17"
  wire output 2 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8259.12-8259.20"
  wire output 1 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8261.12-8261.19"
  wire output 3 \CLKFXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8265.11-8265.16"
  wire input 7 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8266.11-8266.20"
  wire input 8 \FREEZEDCM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8262.12-8262.18"
  wire output 4 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8267.11-8267.18"
  wire input 9 \PROGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8268.11-8268.19"
  wire input 10 \PROGDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8263.12-8263.20"
  wire output 5 \PROGDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8269.11-8269.17"
  wire input 11 \PROGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8270.11-8270.14"
  wire input 12 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8264.18-8264.24"
  wire width 2 offset 1 output 6 \STATUS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8349.1-8384.10"
module \DCM_PS
  parameter \CLKDV_DIVIDE
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKIN_DIVIDE_BY_2 "FALSE"
  parameter \CLKIN_PERIOD
  parameter \CLKOUT_PHASE_SHIFT "NONE"
  parameter \CLK_FEEDBACK "1X"
  parameter \DCM_AUTOCALIBRATION "TRUE"
  parameter \DCM_PERFORMANCE_MODE "MAX_SPEED"
  parameter \DESKEW_ADJUST "SYSTEM_SYNCHRONOUS"
  parameter \DFS_FREQUENCY_MODE "LOW"
  parameter \DLL_FREQUENCY_MODE "LOW"
  parameter \DUTY_CYCLE_CORRECTION "TRUE"
  parameter \FACTORY_JF 16'1111000011110000
  parameter \PHASE_SHIFT 0
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8366.12-8366.16"
  wire output 1 \CLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8367.12-8367.18"
  wire output 2 \CLK180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8368.12-8368.18"
  wire output 3 \CLK270
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8370.12-8370.17"
  wire output 5 \CLK2X
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8369.12-8369.20"
  wire output 4 \CLK2X180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8371.12-8371.17"
  wire output 6 \CLK90
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8372.12-8372.17"
  wire output 7 \CLKDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8378.11-8378.16"
  wire input 13 \CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8374.12-8374.17"
  wire output 9 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8373.12-8373.20"
  wire output 8 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8379.11-8379.16"
  wire input 14 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8377.19-8377.21"
  wire width 16 output 12 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8375.12-8375.18"
  wire output 10 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8380.11-8380.16"
  wire input 15 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8376.12-8376.18"
  wire output 11 \PSDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8381.11-8381.15"
  wire input 16 \PSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8382.11-8382.19"
  wire input 17 \PSINCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8383.11-8383.14"
  wire input 18 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8214.1-8249.10"
module \DCM_SP
  parameter \CLKDV_DIVIDE
  parameter \CLKFX_DIVIDE 1
  parameter \CLKFX_MULTIPLY 4
  parameter \CLKIN_DIVIDE_BY_2 "FALSE"
  parameter \CLKIN_PERIOD
  parameter \CLKOUT_PHASE_SHIFT "NONE"
  parameter \CLK_FEEDBACK "1X"
  parameter \DESKEW_ADJUST "SYSTEM_SYNCHRONOUS"
  parameter \DFS_FREQUENCY_MODE "LOW"
  parameter \DLL_FREQUENCY_MODE "LOW"
  parameter \DSS_MODE "NONE"
  parameter \DUTY_CYCLE_CORRECTION "TRUE"
  parameter \FACTORY_JF 16'1100000010000000
  parameter \PHASE_SHIFT 0
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8237.12-8237.16"
  wire output 8 \CLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8238.12-8238.18"
  wire output 9 \CLK180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8239.12-8239.18"
  wire output 10 \CLK270
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8240.12-8240.17"
  wire output 11 \CLK2X
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8241.12-8241.20"
  wire output 12 \CLK2X180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8242.12-8242.17"
  wire output 13 \CLK90
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8243.12-8243.17"
  wire output 14 \CLKDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8230.11-8230.16"
  wire input 1 \CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8244.12-8244.17"
  wire output 15 \CLKFX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8245.12-8245.20"
  wire output 16 \CLKFX180
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8231.11-8231.16"
  wire input 2 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8232.11-8232.16"
  wire input 3 \DSSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8246.12-8246.18"
  wire output 17 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8233.11-8233.16"
  wire input 4 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8247.12-8247.18"
  wire output 18 \PSDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8234.11-8234.15"
  wire input 5 \PSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8235.11-8235.19"
  wire input 6 \PSINCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8236.11-8236.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8248.18-8248.24"
  wire width 8 output 19 \STATUS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9849.1-9856.10"
module \DNA_PORT
  parameter \SIM_DNA_VALUE 57'000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9852.11-9852.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9853.11-9853.14"
  wire input 3 \DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9851.12-9851.16"
  wire output 1 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9854.11-9854.15"
  wire input 4 \READ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9855.11-9855.16"
  wire input 5 \SHIFT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9858.1-9865.10"
module \DNA_PORTE2
  parameter \SIM_DNA_VALUE 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9861.11-9861.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9862.11-9862.14"
  wire input 3 \DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9860.12-9860.16"
  wire output 1 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9863.11-9863.15"
  wire input 4 \READ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9864.11-9864.16"
  wire input 5 \SHIFT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2961.1-3189.10"
module \DSP48
  parameter \AREG 1
  parameter \BREG 1
  parameter \CREG 1
  parameter \MREG 1
  parameter \PREG 1
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \OPMODEREG 1
  parameter \SUBTRACTREG 1
  parameter \B_INPUT "DIRECT"
  parameter \LEGACY_MODE "MULT18X18S"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2962.25-2962.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2963.25-2963.26"
  wire width 18 input 2 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2965.25-2965.29"
  wire width 18 input 4 signed \BCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2972.26-2972.31"
  wire width 18 output 11 signed \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2964.25-2964.26"
  wire width 48 input 3 signed \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2967.11-2967.18"
  wire input 6 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2970.17-2970.27"
  wire width 2 input 9 \CARRYINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2976.11-2976.14"
  wire input 14 \CEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2977.11-2977.14"
  wire input 15 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2978.11-2978.14"
  wire input 16 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2980.11-2980.20"
  wire input 18 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2981.11-2981.19"
  wire input 19 \CECINSUB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2982.11-2982.17"
  wire input 20 \CECTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2979.11-2979.14"
  wire input 17 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2983.11-2983.14"
  wire input 21 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2975.11-2975.14"
  wire input 13 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2968.17-2968.23"
  wire width 7 input 7 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2971.26-2971.27"
  wire width 48 output 10 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2966.25-2966.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2973.26-2973.31"
  wire width 48 output 12 signed \PCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2984.11-2984.15"
  wire input 22 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2985.11-2985.15"
  wire input 23 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2986.11-2986.15"
  wire input 24 \RSTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2988.11-2988.21"
  wire input 26 \RSTCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2989.11-2989.18"
  wire input 27 \RSTCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2987.11-2987.15"
  wire input 25 \RSTM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2990.11-2990.15"
  wire input 28 \RSTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2969.11-2969.19"
  wire input 8 \SUBTRACT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2565.1-2661.10"
module \DSP48A
  parameter \A0REG 0
  parameter \A1REG 1
  parameter \B0REG 0
  parameter \B1REG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \MREG 1
  parameter \CARRYINREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \CARRYINSEL "CARRYIN"
  parameter \RSTTYPE "SYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2566.25-2566.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2567.25-2567.26"
  wire width 18 input 2 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2574.26-2574.31"
  wire width 18 output 9 signed \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2568.25-2568.26"
  wire width 48 input 3 signed \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2571.11-2571.18"
  wire input 6 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2576.12-2576.20"
  wire output 11 \CARRYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2579.11-2579.14"
  wire input 13 \CEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2580.11-2580.14"
  wire input 14 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2581.11-2581.14"
  wire input 15 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2584.11-2584.20"
  wire input 18 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2582.11-2582.14"
  wire input 16 \CED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2583.11-2583.14"
  wire input 17 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2585.11-2585.19"
  wire input 19 \CEOPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2586.11-2586.14"
  wire input 20 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2578.11-2578.14"
  wire input 12 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2569.25-2569.26"
  wire width 18 input 4 signed \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2572.17-2572.23"
  wire width 8 input 7 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2573.26-2573.27"
  wire width 48 output 8 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2570.25-2570.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2575.26-2575.31"
  wire width 48 output 10 signed \PCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2587.11-2587.15"
  wire input 21 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2588.11-2588.15"
  wire input 22 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2589.11-2589.15"
  wire input 23 \RSTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2592.11-2592.21"
  wire input 26 \RSTCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2590.11-2590.15"
  wire input 24 \RSTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2591.11-2591.15"
  wire input 25 \RSTM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2593.11-2593.20"
  wire input 27 \RSTOPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2594.11-2594.15"
  wire input 28 \RSTP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2665.1-2959.10"
module \DSP48A1
  parameter \A0REG 0
  parameter \A1REG 1
  parameter \B0REG 0
  parameter \B1REG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \MREG 1
  parameter \CARRYINREG 1
  parameter \CARRYOUTREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \CARRYINSEL "OPMODE5"
  parameter \RSTTYPE "SYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2666.25-2666.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2667.25-2667.26"
  wire width 18 input 2 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2675.26-2675.31"
  wire width 18 output 10 signed \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2668.25-2668.26"
  wire width 48 input 3 signed \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2671.11-2671.18"
  wire input 6 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2677.12-2677.20"
  wire output 12 \CARRYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2678.12-2678.21"
  wire output 13 \CARRYOUTF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2681.11-2681.14"
  wire input 15 \CEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2682.11-2682.14"
  wire input 16 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2683.11-2683.14"
  wire input 17 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2686.11-2686.20"
  wire input 20 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2684.11-2684.14"
  wire input 18 \CED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2685.11-2685.14"
  wire input 19 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2687.11-2687.19"
  wire input 21 \CEOPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2688.11-2688.14"
  wire input 22 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2680.11-2680.14"
  wire input 14 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2669.25-2669.26"
  wire width 18 input 4 signed \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2673.26-2673.27"
  wire width 36 output 8 signed \M
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2672.17-2672.23"
  wire width 8 input 7 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2674.26-2674.27"
  wire width 48 output 9 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2670.25-2670.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2676.26-2676.31"
  wire width 48 output 11 signed \PCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2689.11-2689.15"
  wire input 23 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2690.11-2690.15"
  wire input 24 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2691.11-2691.15"
  wire input 25 \RSTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2694.11-2694.21"
  wire input 28 \RSTCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2692.11-2692.15"
  wire input 26 \RSTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2693.11-2693.15"
  wire input 27 \RSTM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2695.11-2695.20"
  wire input 29 \RSTOPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2696.11-2696.15"
  wire input 30 \RSTP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5792.1-5862.10"
module \DSP48E
  parameter \SIM_MODE "SAFE"
  parameter \ACASCREG 1
  parameter \ALUMODEREG 1
  parameter \AREG 1
  parameter \AUTORESET_PATTERN_DETECT "FALSE"
  parameter \AUTORESET_PATTERN_DETECT_OPTINV "MATCH"
  parameter \A_INPUT "DIRECT"
  parameter \BCASCREG 1
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \CREG 1
  parameter \MASK 48'001111111111111111111111111111111111111111111111
  parameter \MREG 1
  parameter \MULTCARRYINREG 1
  parameter \OPMODEREG 1
  parameter \PATTERN 48'000000000000000000000000000000000000000000000000
  parameter \PREG 1
  parameter \SEL_MASK "MASK"
  parameter \SEL_PATTERN "PATTERN"
  parameter \SEL_ROUNDING_MASK "SEL_MASK"
  parameter \USE_MULT "MULT_S"
  parameter \USE_PATTERN_DETECT "NO_PATDET"
  parameter \USE_SIMD "ONE48"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5829.18-5829.19"
  wire width 30 input 12 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5830.18-5830.22"
  wire width 30 input 13 \ACIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5818.19-5818.24"
  wire width 30 output 1 \ACOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5831.17-5831.24"
  wire width 4 input 14 \ALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5832.18-5832.19"
  wire width 18 input 15 \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5833.18-5833.22"
  wire width 18 input 16 \BCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5819.19-5819.24"
  wire width 18 output 2 \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5834.18-5834.19"
  wire width 48 input 17 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5835.11-5835.22"
  wire input 18 \CARRYCASCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5820.12-5820.24"
  wire output 3 \CARRYCASCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5836.11-5836.18"
  wire input 19 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5837.17-5837.27"
  wire width 3 input 20 \CARRYINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5821.18-5821.26"
  wire width 4 output 4 \CARRYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5838.11-5838.15"
  wire input 21 \CEA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5839.11-5839.15"
  wire input 22 \CEA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5840.11-5840.20"
  wire input 23 \CEALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5841.11-5841.15"
  wire input 24 \CEB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5842.11-5842.15"
  wire input 25 \CEB2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5843.11-5843.14"
  wire input 26 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5844.11-5844.20"
  wire input 27 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5845.11-5845.17"
  wire input 28 \CECTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5846.11-5846.14"
  wire input 29 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5847.11-5847.24"
  wire input 30 \CEMULTCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5848.11-5848.14"
  wire input 31 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5850.11-5850.14"
  wire input 32 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5851.11-5851.21"
  wire input 33 \MULTSIGNIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5822.12-5822.23"
  wire output 5 \MULTSIGNOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5852.17-5852.23"
  wire width 7 input 34 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5823.12-5823.20"
  wire output 6 \OVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5824.19-5824.20"
  wire width 48 output 7 \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5825.12-5825.26"
  wire output 8 \PATTERNBDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5826.12-5826.25"
  wire output 9 \PATTERNDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5853.18-5853.22"
  wire width 48 input 35 \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5827.19-5827.24"
  wire width 48 output 10 \PCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5854.11-5854.15"
  wire input 36 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5855.11-5855.24"
  wire input 37 \RSTALLCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5856.11-5856.21"
  wire input 38 \RSTALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5857.11-5857.15"
  wire input 39 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5858.11-5858.15"
  wire input 40 \RSTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5859.11-5859.18"
  wire input 41 \RSTCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5860.11-5860.15"
  wire input 42 \RSTM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5861.11-5861.15"
  wire input 43 \RSTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5828.12-5828.21"
  wire output 11 \UNDERFLOW
end
attribute \blackbox 1
attribute \abc9_box 1'0
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3203.1-3946.10"
module \DSP48E1
  parameter \ACASCREG 1
  parameter \ADREG 1
  parameter \ALUMODEREG 1
  parameter \AREG 1
  parameter \AUTORESET_PATDET "NO_RESET"
  parameter \A_INPUT "DIRECT"
  parameter \BCASCREG 1
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \INMODEREG 1
  parameter \MREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \SEL_MASK "MASK"
  parameter \SEL_PATTERN "PATTERN"
  parameter \USE_DPORT "FALSE"
  parameter \USE_MULT "MULTIPLY"
  parameter \USE_PATTERN_DETECT "NO_PATDET"
  parameter \USE_SIMD "ONE48"
  parameter \MASK 48'001111111111111111111111111111111111111111111111
  parameter \PATTERN 48'000000000000000000000000000000000000000000000000
  parameter \IS_ALUMODE_INVERTED 4'0000
  parameter \IS_CARRYIN_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_INMODE_INVERTED 5'00000
  parameter \IS_OPMODE_INVERTED 7'0000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513.21-3513.44"
  wire $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513$1389_Y
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514.22-3514.44"
  wire $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514$1390_Y
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515.21-3515.44"
  wire $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515$1391_Y
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516.22-3516.44"
  wire $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516$1392_Y
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3215.25-3215.26"
  wire width 30 input 12 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3216.18-3216.22"
  wire width 30 input 13 \ACIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3204.19-3204.24"
  wire width 30 output 1 \ACOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3217.17-3217.24"
  wire width 4 input 14 \ALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3218.25-3218.26"
  wire width 18 input 15 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3219.18-3219.22"
  wire width 18 input 16 \BCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3205.19-3205.24"
  wire width 18 output 2 \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3220.18-3220.19"
  wire width 48 input 17 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3221.11-3221.22"
  wire input 18 \CARRYCASCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3206.16-3206.28"
  wire output 3 \CARRYCASCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3222.11-3222.18"
  wire input 19 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3223.17-3223.27"
  wire width 3 input 20 \CARRYINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3207.22-3207.30"
  wire width 4 output 4 \CARRYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3224.11-3224.15"
  wire input 21 \CEA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3225.11-3225.15"
  wire input 22 \CEA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3226.11-3226.15"
  wire input 23 \CEAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3227.11-3227.20"
  wire input 24 \CEALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3228.11-3228.15"
  wire input 25 \CEB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3229.11-3229.15"
  wire input 26 \CEB2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3230.11-3230.14"
  wire input 27 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3231.11-3231.20"
  wire input 28 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3232.11-3232.17"
  wire input 29 \CECTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3233.11-3233.14"
  wire input 30 \CED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3234.11-3234.19"
  wire input 31 \CEINMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3235.11-3235.14"
  wire input 32 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3236.11-3236.14"
  wire input 33 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3237.29-3237.32"
  wire input 34 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3238.18-3238.19"
  wire width 25 input 35 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3239.17-3239.23"
  wire width 5 input 36 \INMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3240.11-3240.21"
  wire input 37 \MULTSIGNIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3208.16-3208.27"
  wire output 5 \MULTSIGNOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3241.17-3241.23"
  wire width 7 input 38 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3209.12-3209.20"
  wire output 6 \OVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3210.30-3210.31"
  wire width 48 output 7 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3211.16-3211.30"
  wire output 8 \PATTERNBDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3212.16-3212.29"
  wire output 9 \PATTERNDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3242.18-3242.22"
  wire width 48 input 39 \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3213.19-3213.24"
  wire width 48 output 10 \PCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3243.11-3243.15"
  wire input 40 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3244.11-3244.24"
  wire input 41 \RSTALLCARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3245.11-3245.21"
  wire input 42 \RSTALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3246.11-3246.15"
  wire input 43 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3247.11-3247.15"
  wire input 44 \RSTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3248.11-3248.18"
  wire input 45 \RSTCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3249.11-3249.15"
  wire input 46 \RSTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3250.11-3250.20"
  wire input 47 \RSTINMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3251.11-3251.15"
  wire input 48 \RSTM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3252.11-3252.15"
  wire input 49 \RSTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3214.12-3214.21"
  wire output 11 \UNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513.21-3513.44"
  cell $logic_and $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513$1389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \CEP
    connect \Y $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513$1389_Y
  end
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514.22-3514.44"
  cell $logic_and $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514$1390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \CEP
    connect \Y $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514$1390_Y
  end
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515.21-3515.44"
  cell $logic_and $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B \CEP
    connect \Y $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515$1391_Y
  end
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516.22-3516.44"
  cell $logic_and $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516$1392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B \CEP
    connect \Y $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516$1392_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3463.17-3463.78"
  cell $specrule \genblk1.$specify$495
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 30
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 254
    parameter signed \T_LIMIT_MIN 254
    parameter signed \T_LIMIT_TYP 254
    connect \DST \CLK
    connect \DST_EN 1'1
    connect \SRC \A
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3464.17-3464.78"
  cell $specrule \genblk1.$specify$496
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 30
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 254
    parameter signed \T_LIMIT_MIN 254
    parameter signed \T_LIMIT_TYP 254
    connect \DST \CLK
    connect \DST_EN 1'0
    connect \SRC \A
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3474.17-3474.78"
  cell $specrule \genblk2.$specify$499
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 18
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 324
    parameter signed \T_LIMIT_MIN 324
    parameter signed \T_LIMIT_TYP 324
    connect \DST \CLK
    connect \DST_EN 1'1
    connect \SRC \B
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3475.17-3475.78"
  cell $specrule \genblk2.$specify$500
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 18
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 324
    parameter signed \T_LIMIT_MIN 324
    parameter signed \T_LIMIT_TYP 324
    connect \DST \CLK
    connect \DST_EN 1'0
    connect \SRC \B
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3485.17-3485.78"
  cell $specrule \genblk3.$specify$503
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 48
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 168
    parameter signed \T_LIMIT_MIN 168
    parameter signed \T_LIMIT_TYP 168
    connect \DST \CLK
    connect \DST_EN 1'1
    connect \SRC \C
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3486.17-3486.78"
  cell $specrule \genblk3.$specify$504
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 48
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 168
    parameter signed \T_LIMIT_MIN 168
    parameter signed \T_LIMIT_TYP 168
    connect \DST \CLK
    connect \DST_EN 1'0
    connect \SRC \C
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3496.17-3496.78"
  cell $specrule \genblk4.$specify$507
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 25
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 32'x
    parameter signed \T_LIMIT_MIN 32'x
    parameter signed \T_LIMIT_TYP 32'x
    connect \DST \CLK
    connect \DST_EN 1'1
    connect \SRC \D
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3497.17-3497.78"
  cell $specrule \genblk4.$specify$508
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 25
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 32'x
    parameter signed \T_LIMIT_MIN 32'x
    parameter signed \T_LIMIT_TYP 32'x
    connect \DST \CLK
    connect \DST_EN 1'0
    connect \SRC \D
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3507.17-3507.113"
  cell $specrule \genblk5.$specify$511
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 48
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 1025
    parameter signed \T_LIMIT_MIN 1025
    parameter signed \T_LIMIT_TYP 1025
    connect \DST \CLK
    connect \DST_EN 1'1
    connect \SRC \PCIN
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3508.17-3508.113"
  cell $specrule \genblk5.$specify$512
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 48
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 1025
    parameter signed \T_LIMIT_MIN 1025
    parameter signed \T_LIMIT_TYP 1025
    connect \DST \CLK
    connect \DST_EN 1'0
    connect \SRC \PCIN
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513.17-3513.92"
  cell $specify3 \genblk6.$specify$513
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 48
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 329
    parameter signed \T_FALL_MIN 329
    parameter signed \T_FALL_TYP 329
    parameter signed \T_RISE_MAX 329
    parameter signed \T_RISE_MIN 329
    parameter signed \T_RISE_TYP 329
    connect \DAT 48'x
    connect \DST \P
    connect \EN $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3513$1389_Y
    connect \SRC \CLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514.17-3514.92"
  cell $specify3 \genblk6.$specify$514
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 48
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'0
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 329
    parameter signed \T_FALL_MIN 329
    parameter signed \T_FALL_TYP 329
    parameter signed \T_RISE_MAX 329
    parameter signed \T_RISE_MIN 329
    parameter signed \T_RISE_TYP 329
    connect \DAT 48'x
    connect \DST \P
    connect \EN $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3514$1390_Y
    connect \SRC \CLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515.17-3515.100"
  cell $specify3 \genblk6.$specify$515
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 48
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 435
    parameter signed \T_FALL_MIN 435
    parameter signed \T_FALL_TYP 435
    parameter signed \T_RISE_MAX 435
    parameter signed \T_RISE_MIN 435
    parameter signed \T_RISE_TYP 435
    connect \DAT 48'x
    connect \DST \PCOUT
    connect \EN $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3515$1391_Y
    connect \SRC \CLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516.17-3516.100"
  cell $specify3 \genblk6.$specify$516
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 48
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'0
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 435
    parameter signed \T_FALL_MIN 435
    parameter signed \T_FALL_TYP 435
    parameter signed \T_RISE_MAX 435
    parameter signed \T_RISE_MIN 435
    parameter signed \T_RISE_TYP 435
    connect \DAT 48'x
    connect \DST \PCOUT
    connect \EN $logic_and$/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3516$1392_Y
    connect \SRC \CLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5864.1-5977.10"
module \DSP48E2
  parameter \ACASCREG 1
  parameter \ADREG 1
  parameter \ALUMODEREG 1
  parameter \AMULTSEL "A"
  parameter \AREG 1
  parameter \AUTORESET_PATDET "NO_RESET"
  parameter \AUTORESET_PRIORITY "RESET"
  parameter \A_INPUT "DIRECT"
  parameter \BCASCREG 1
  parameter \BMULTSEL "B"
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \INMODEREG 1
  parameter \IS_ALUMODE_INVERTED 4'0000
  parameter \IS_CARRYIN_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_INMODE_INVERTED 5'00000
  parameter \IS_OPMODE_INVERTED 9'000000000
  parameter \IS_RSTALLCARRYIN_INVERTED 1'0
  parameter \IS_RSTALUMODE_INVERTED 1'0
  parameter \IS_RSTA_INVERTED 1'0
  parameter \IS_RSTB_INVERTED 1'0
  parameter \IS_RSTCTRL_INVERTED 1'0
  parameter \IS_RSTC_INVERTED 1'0
  parameter \IS_RSTD_INVERTED 1'0
  parameter \IS_RSTINMODE_INVERTED 1'0
  parameter \IS_RSTM_INVERTED 1'0
  parameter \IS_RSTP_INVERTED 1'0
  parameter \MASK 48'001111111111111111111111111111111111111111111111
  parameter \MREG 1
  parameter \OPMODEREG 1
  parameter \PATTERN 48'000000000000000000000000000000000000000000000000
  parameter \PREADDINSEL "A"
  parameter \PREG 1
  parameter \RND 48'000000000000000000000000000000000000000000000000
  parameter \SEL_MASK "MASK"
  parameter \SEL_PATTERN "PATTERN"
  parameter \USE_MULT "MULTIPLY"
  parameter \USE_PATTERN_DETECT "NO_PATDET"
  parameter \USE_SIMD "ONE48"
  parameter \USE_WIDEXOR "FALSE"
  parameter \XORSIMD "XOR24_48_96"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5923.18-5923.19"
  wire width 30 input 13 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5924.18-5924.22"
  wire width 30 input 14 \ACIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5911.19-5911.24"
  wire width 30 output 1 \ACOUT
  attribute \invertible_pin "IS_ALUMODE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5926.17-5926.24"
  wire width 4 input 15 \ALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5927.18-5927.19"
  wire width 18 input 16 \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5928.18-5928.22"
  wire width 18 input 17 \BCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5912.19-5912.24"
  wire width 18 output 2 \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5929.18-5929.19"
  wire width 48 input 18 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5930.11-5930.22"
  wire input 19 \CARRYCASCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5913.12-5913.24"
  wire output 3 \CARRYCASCOUT
  attribute \invertible_pin "IS_CARRYIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5932.11-5932.18"
  wire input 20 \CARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5933.17-5933.27"
  wire width 3 input 21 \CARRYINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5914.18-5914.26"
  wire width 4 output 4 \CARRYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5934.11-5934.15"
  wire input 22 \CEA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5935.11-5935.15"
  wire input 23 \CEA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5936.11-5936.15"
  wire input 24 \CEAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5937.11-5937.20"
  wire input 25 \CEALUMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5938.11-5938.15"
  wire input 26 \CEB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5939.11-5939.15"
  wire input 27 \CEB2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5940.11-5940.14"
  wire input 28 \CEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5941.11-5941.20"
  wire input 29 \CECARRYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5942.11-5942.17"
  wire input 30 \CECTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5943.11-5943.14"
  wire input 31 \CED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5944.11-5944.19"
  wire input 32 \CEINMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5945.11-5945.14"
  wire input 33 \CEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5946.11-5946.14"
  wire input 34 \CEP
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5949.11-5949.14"
  wire input 35 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5950.18-5950.19"
  wire width 27 input 36 \D
  attribute \invertible_pin "IS_INMODE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5952.17-5952.23"
  wire width 5 input 37 \INMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5953.11-5953.21"
  wire input 38 \MULTSIGNIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5915.12-5915.23"
  wire output 5 \MULTSIGNOUT
  attribute \invertible_pin "IS_OPMODE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5955.17-5955.23"
  wire width 9 input 39 \OPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5916.12-5916.20"
  wire output 6 \OVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5917.19-5917.20"
  wire width 48 output 7 \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5918.12-5918.26"
  wire output 8 \PATTERNBDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5919.12-5919.25"
  wire output 9 \PATTERNDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5956.18-5956.22"
  wire width 48 input 40 \PCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5920.19-5920.24"
  wire width 48 output 10 \PCOUT
  attribute \invertible_pin "IS_RSTA_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5958.11-5958.15"
  wire input 41 \RSTA
  attribute \invertible_pin "IS_RSTALLCARRYIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5960.11-5960.24"
  wire input 42 \RSTALLCARRYIN
  attribute \invertible_pin "IS_RSTALUMODE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5962.11-5962.21"
  wire input 43 \RSTALUMODE
  attribute \invertible_pin "IS_RSTB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5964.11-5964.15"
  wire input 44 \RSTB
  attribute \invertible_pin "IS_RSTC_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5966.11-5966.15"
  wire input 45 \RSTC
  attribute \invertible_pin "IS_RSTCTRL_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5968.11-5968.18"
  wire input 46 \RSTCTRL
  attribute \invertible_pin "IS_RSTD_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5970.11-5970.15"
  wire input 47 \RSTD
  attribute \invertible_pin "IS_RSTINMODE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5972.11-5972.20"
  wire input 48 \RSTINMODE
  attribute \invertible_pin "IS_RSTM_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5974.11-5974.15"
  wire input 49 \RSTM
  attribute \invertible_pin "IS_RSTP_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5976.11-5976.15"
  wire input 50 \RSTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5921.12-5921.21"
  wire output 11 \UNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5922.18-5922.24"
  wire width 8 output 12 \XOROUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9990.1-9993.10"
module \EFUSE_USR
  parameter \SIM_EFUSE_VALUE 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9992.19-9992.27"
  wire width 32 output 1 \EFUSEUSR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26537.1-26707.10"
module \EMAC
  parameter \EMAC0_MODE "RGMII"
  parameter \EMAC1_MODE "RGMII"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26617.11-26617.31"
  wire input 78 \CLIENTEMAC0DCMLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26618.11-26618.30"
  wire input 79 \CLIENTEMAC0PAUSEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26683.18-26683.37"
  wire width 16 input 144 \CLIENTEMAC0PAUSEVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26619.11-26619.35"
  wire input 80 \CLIENTEMAC0RXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26620.11-26620.35"
  wire input 81 \CLIENTEMAC0TXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26684.18-26684.32"
  wire width 16 input 145 \CLIENTEMAC0TXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26621.11-26621.28"
  wire input 82 \CLIENTEMAC0TXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26622.11-26622.31"
  wire input 83 \CLIENTEMAC0TXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26623.11-26623.33"
  wire input 84 \CLIENTEMAC0TXFIRSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26624.11-26624.36"
  wire input 85 \CLIENTEMAC0TXGMIIMIICLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26701.17-26701.38"
  wire width 8 input 162 \CLIENTEMAC0TXIFGDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26625.11-26625.32"
  wire input 86 \CLIENTEMAC0TXUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26626.11-26626.31"
  wire input 87 \CLIENTEMAC1DCMLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26627.11-26627.30"
  wire input 88 \CLIENTEMAC1PAUSEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26685.18-26685.37"
  wire width 16 input 146 \CLIENTEMAC1PAUSEVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26628.11-26628.35"
  wire input 89 \CLIENTEMAC1RXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26629.11-26629.35"
  wire input 90 \CLIENTEMAC1TXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26686.18-26686.32"
  wire width 16 input 147 \CLIENTEMAC1TXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26630.11-26630.28"
  wire input 91 \CLIENTEMAC1TXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26631.11-26631.31"
  wire input 92 \CLIENTEMAC1TXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26632.11-26632.33"
  wire input 93 \CLIENTEMAC1TXFIRSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26633.11-26633.36"
  wire input 94 \CLIENTEMAC1TXGMIIMIICLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26702.17-26702.38"
  wire width 8 input 163 \CLIENTEMAC1TXIFGDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26634.11-26634.32"
  wire input 95 \CLIENTEMAC1TXUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26705.17-26705.28"
  wire width 2 upto offset 8 input 166 \DCREMACABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26635.11-26635.21"
  wire input 96 \DCREMACCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26682.18-26682.29"
  wire width 32 upto input 143 \DCREMACDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26636.11-26636.24"
  wire input 97 \DCREMACENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26637.11-26637.22"
  wire input 98 \DCREMACREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26638.11-26638.23"
  wire input 99 \DCREMACWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26540.12-26540.25"
  wire output 1 \DCRHOSTDONEIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26541.12-26541.34"
  wire output 2 \EMAC0CLIENTANINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26542.12-26542.33"
  wire output 3 \EMAC0CLIENTRXBADFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26543.12-26543.37"
  wire output 4 \EMAC0CLIENTRXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26610.19-26610.33"
  wire width 16 output 71 \EMAC0CLIENTRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26544.12-26544.29"
  wire output 5 \EMAC0CLIENTRXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26545.12-26545.32"
  wire output 6 \EMAC0CLIENTRXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26546.12-26546.31"
  wire output 7 \EMAC0CLIENTRXDVREG6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26547.12-26547.34"
  wire output 8 \EMAC0CLIENTRXFRAMEDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26548.12-26548.34"
  wire output 9 \EMAC0CLIENTRXGOODFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26613.18-26613.36"
  wire width 7 output 74 \EMAC0CLIENTRXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26549.12-26549.37"
  wire output 10 \EMAC0CLIENTRXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26550.12-26550.33"
  wire output 11 \EMAC0CLIENTRXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26551.12-26551.28"
  wire output 12 \EMAC0CLIENTTXACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26552.12-26552.37"
  wire output 13 \EMAC0CLIENTTXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26553.12-26553.34"
  wire output 14 \EMAC0CLIENTTXCOLLISION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26554.12-26554.38"
  wire output 15 \EMAC0CLIENTTXGMIIMIICLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26555.12-26555.35"
  wire output 16 \EMAC0CLIENTTXRETRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26556.12-26556.30"
  wire output 17 \EMAC0CLIENTTXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26557.12-26557.37"
  wire output 18 \EMAC0CLIENTTXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26558.12-26558.33"
  wire output 19 \EMAC0CLIENTTXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26559.12-26559.32"
  wire output 20 \EMAC0PHYENCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26560.12-26560.31"
  wire output 21 \EMAC0PHYLOOPBACKMSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26561.12-26561.27"
  wire output 22 \EMAC0PHYMCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26562.12-26562.25"
  wire output 23 \EMAC0PHYMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26563.12-26563.25"
  wire output 24 \EMAC0PHYMDTRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26564.12-26564.30"
  wire output 25 \EMAC0PHYMGTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26565.12-26565.30"
  wire output 26 \EMAC0PHYMGTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26566.12-26566.29"
  wire output 27 \EMAC0PHYPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26567.12-26567.33"
  wire output 28 \EMAC0PHYSYNCACQSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26568.12-26568.34"
  wire output 29 \EMAC0PHYTXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26569.12-26569.33"
  wire output 30 \EMAC0PHYTXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26570.12-26570.29"
  wire output 31 \EMAC0PHYTXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26571.12-26571.25"
  wire output 32 \EMAC0PHYTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26615.18-26615.29"
  wire width 8 output 76 \EMAC0PHYTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26572.12-26572.24"
  wire output 33 \EMAC0PHYTXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26573.12-26573.24"
  wire output 34 \EMAC0PHYTXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26574.12-26574.34"
  wire output 35 \EMAC1CLIENTANINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26575.12-26575.33"
  wire output 36 \EMAC1CLIENTRXBADFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26576.12-26576.37"
  wire output 37 \EMAC1CLIENTRXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26611.19-26611.33"
  wire width 16 output 72 \EMAC1CLIENTRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26577.12-26577.29"
  wire output 38 \EMAC1CLIENTRXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26578.12-26578.32"
  wire output 39 \EMAC1CLIENTRXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26579.12-26579.31"
  wire output 40 \EMAC1CLIENTRXDVREG6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26580.12-26580.34"
  wire output 41 \EMAC1CLIENTRXFRAMEDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26581.12-26581.34"
  wire output 42 \EMAC1CLIENTRXGOODFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26614.18-26614.36"
  wire width 7 output 75 \EMAC1CLIENTRXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26582.12-26582.37"
  wire output 43 \EMAC1CLIENTRXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26583.12-26583.33"
  wire output 44 \EMAC1CLIENTRXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26584.12-26584.28"
  wire output 45 \EMAC1CLIENTTXACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26585.12-26585.37"
  wire output 46 \EMAC1CLIENTTXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26586.12-26586.34"
  wire output 47 \EMAC1CLIENTTXCOLLISION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26587.12-26587.38"
  wire output 48 \EMAC1CLIENTTXGMIIMIICLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26588.12-26588.35"
  wire output 49 \EMAC1CLIENTTXRETRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26589.12-26589.30"
  wire output 50 \EMAC1CLIENTTXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26590.12-26590.37"
  wire output 51 \EMAC1CLIENTTXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26591.12-26591.33"
  wire output 52 \EMAC1CLIENTTXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26592.12-26592.32"
  wire output 53 \EMAC1PHYENCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26593.12-26593.31"
  wire output 54 \EMAC1PHYLOOPBACKMSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26594.12-26594.27"
  wire output 55 \EMAC1PHYMCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26595.12-26595.25"
  wire output 56 \EMAC1PHYMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26596.12-26596.25"
  wire output 57 \EMAC1PHYMDTRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26597.12-26597.30"
  wire output 58 \EMAC1PHYMGTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26598.12-26598.30"
  wire output 59 \EMAC1PHYMGTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26599.12-26599.29"
  wire output 60 \EMAC1PHYPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26600.12-26600.33"
  wire output 61 \EMAC1PHYSYNCACQSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26601.12-26601.34"
  wire output 62 \EMAC1PHYTXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26602.12-26602.33"
  wire output 63 \EMAC1PHYTXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26603.12-26603.29"
  wire output 64 \EMAC1PHYTXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26604.12-26604.25"
  wire output 65 \EMAC1PHYTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26616.18-26616.29"
  wire width 8 output 77 \EMAC1PHYTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26605.12-26605.24"
  wire output 66 \EMAC1PHYTXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26606.12-26606.24"
  wire output 67 \EMAC1PHYTXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26607.12-26607.22"
  wire output 68 \EMACDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26609.19-26609.30"
  wire width 32 upto output 70 \EMACDCRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26706.17-26706.25"
  wire width 10 input 167 \HOSTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26639.11-26639.18"
  wire input 100 \HOSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26640.11-26640.23"
  wire input 101 \HOSTEMAC1SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26608.12-26608.23"
  wire output 69 \HOSTMIIMRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26641.11-26641.22"
  wire input 102 \HOSTMIIMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26687.17-26687.27"
  wire width 2 input 148 \HOSTOPCODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26612.19-26612.29"
  wire width 32 output 73 \HOSTRDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26642.11-26642.18"
  wire input 103 \HOSTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26694.18-26694.28"
  wire width 32 input 155 \HOSTWRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26643.11-26643.22"
  wire input 104 \PHYEMAC0COL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26644.11-26644.22"
  wire input 105 \PHYEMAC0CRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26645.11-26645.25"
  wire input 106 \PHYEMAC0GTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26646.11-26646.25"
  wire input 107 \PHYEMAC0MCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26647.11-26647.23"
  wire input 108 \PHYEMAC0MDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26648.11-26648.27"
  wire input 109 \PHYEMAC0MIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26697.17-26697.30"
  wire width 5 input 158 \PHYEMAC0PHYAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26649.11-26649.27"
  wire input 110 \PHYEMAC0RXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26688.17-26688.36"
  wire width 2 input 149 \PHYEMAC0RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26650.11-26650.32"
  wire input 111 \PHYEMAC0RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26651.11-26651.28"
  wire input 112 \PHYEMAC0RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26652.11-26652.32"
  wire input 113 \PHYEMAC0RXCHECKINGCRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26653.11-26653.24"
  wire input 114 \PHYEMAC0RXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26692.17-26692.36"
  wire width 3 input 153 \PHYEMAC0RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26654.11-26654.29"
  wire input 115 \PHYEMAC0RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26703.17-26703.28"
  wire width 8 input 164 \PHYEMAC0RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26655.11-26655.28"
  wire input 116 \PHYEMAC0RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26656.11-26656.23"
  wire input 117 \PHYEMAC0RXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26657.11-26657.23"
  wire input 118 \PHYEMAC0RXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26689.17-26689.37"
  wire width 2 input 150 \PHYEMAC0RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26658.11-26658.31"
  wire input 119 \PHYEMAC0RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26659.11-26659.28"
  wire input 120 \PHYEMAC0RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26660.11-26660.28"
  wire input 121 \PHYEMAC0SIGNALDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26661.11-26661.27"
  wire input 122 \PHYEMAC0TXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26662.11-26662.22"
  wire input 123 \PHYEMAC1COL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26663.11-26663.22"
  wire input 124 \PHYEMAC1CRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26664.11-26664.25"
  wire input 125 \PHYEMAC1GTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26665.11-26665.25"
  wire input 126 \PHYEMAC1MCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26666.11-26666.23"
  wire input 127 \PHYEMAC1MDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26667.11-26667.27"
  wire input 128 \PHYEMAC1MIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26698.17-26698.30"
  wire width 5 input 159 \PHYEMAC1PHYAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26668.11-26668.27"
  wire input 129 \PHYEMAC1RXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26690.17-26690.36"
  wire width 2 input 151 \PHYEMAC1RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26669.11-26669.32"
  wire input 130 \PHYEMAC1RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26670.11-26670.28"
  wire input 131 \PHYEMAC1RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26671.11-26671.32"
  wire input 132 \PHYEMAC1RXCHECKINGCRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26672.11-26672.24"
  wire input 133 \PHYEMAC1RXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26693.17-26693.36"
  wire width 3 input 154 \PHYEMAC1RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26673.11-26673.29"
  wire input 134 \PHYEMAC1RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26704.17-26704.28"
  wire width 8 input 165 \PHYEMAC1RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26674.11-26674.28"
  wire input 135 \PHYEMAC1RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26675.11-26675.23"
  wire input 136 \PHYEMAC1RXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26676.11-26676.23"
  wire input 137 \PHYEMAC1RXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26691.17-26691.37"
  wire width 2 input 152 \PHYEMAC1RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26677.11-26677.31"
  wire input 138 \PHYEMAC1RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26678.11-26678.28"
  wire input 139 \PHYEMAC1RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26679.11-26679.28"
  wire input 140 \PHYEMAC1SIGNALDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26680.11-26680.27"
  wire input 141 \PHYEMAC1TXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26681.11-26681.16"
  wire input 142 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26699.18-26699.35"
  wire width 80 input 160 \TIEEMAC0CONFIGVEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26695.18-26695.37"
  wire width 48 input 156 \TIEEMAC0UNICASTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26700.18-26700.35"
  wire width 80 input 161 \TIEEMAC1CONFIGVEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26696.18-26696.37"
  wire width 48 input 157 \TIEEMAC1UNICASTADDR
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:672.1-718.10"
module \FDCE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:676.9-676.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:677.9-677.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:679.9-679.12"
  wire input 4 \CLR
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:681.9-681.10"
  wire input 5 \D
  attribute \init 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:673.14-673.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:721.1-749.10"
module \FDCE_1
  parameter \INIT 1'0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:724.9-724.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:725.9-725.11"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:726.9-726.12"
  wire input 4 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:727.9-727.10"
  wire input 5 \D
  attribute \init 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:722.14-722.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:830.1-873.10"
module \FDCPE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:834.9-834.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:835.9-835.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:837.9-837.12"
  wire input 4 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:838.9-838.10"
  wire input 5 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:840.9-840.12"
  wire input 6 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:831.15-831.16"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:875.1-918.10"
module \FDCPE_1
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:879.9-879.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:880.9-880.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:882.9-882.12"
  wire input 4 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:883.9-883.10"
  wire input 5 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:885.9-885.12"
  wire input 6 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:876.15-876.16"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5979.1-5991.10"
module \FDDRCPE
  parameter \INIT 1'0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5982.11-5982.13"
  wire input 1 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5984.11-5984.13"
  wire input 2 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5985.11-5985.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5988.11-5988.14"
  wire input 6 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5986.11-5986.13"
  wire input 4 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5987.11-5987.13"
  wire input 5 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5989.11-5989.14"
  wire input 7 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5990.12-5990.13"
  wire output 8 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5993.1-6005.10"
module \FDDRRSE
  parameter \INIT 1'0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5997.11-5997.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5999.11-5999.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6000.11-6000.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6001.11-6001.13"
  wire input 5 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6002.11-6002.13"
  wire input 6 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5995.12-5995.13"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6003.11-6003.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6004.11-6004.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:752.1-797.10"
module \FDPE
  parameter \INIT 1'1
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:756.9-756.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:757.9-757.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:759.9-759.10"
  wire input 4 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:761.9-761.12"
  wire input 5 \PRE
  attribute \init 1'1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:753.14-753.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:800.1-828.10"
module \FDPE_1
  parameter \INIT 1'1
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:803.9-803.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:804.9-804.11"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:805.9-805.10"
  wire input 4 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:806.9-806.12"
  wire input 5 \PRE
  attribute \init 1'1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:801.14-801.15"
  wire output 1 \Q
end
attribute \abc9_flop 1
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:471.1-509.10"
module \FDRE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:475.9-475.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:476.9-476.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:478.9-478.10"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:472.14-472.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:480.9-480.10"
  wire input 5 \R
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:512.1-533.10"
module \FDRE_1
  parameter \INIT 1'0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:515.9-515.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:516.9-516.11"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:517.9-517.10"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:513.14-513.15"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:518.9-518.10"
  wire input 5 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:601.1-634.10"
module \FDRSE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:605.9-605.10"
  wire input 2 \C
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:607.9-607.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:609.9-609.10"
  wire input 4 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:602.14-602.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:611.9-611.10"
  wire input 5 \R
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:613.9-613.10"
  wire input 6 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:636.1-669.10"
module \FDRSE_1
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:640.9-640.10"
  wire input 2 \C
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:642.9-642.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:644.9-644.10"
  wire input 4 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:637.14-637.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:646.9-646.10"
  wire input 5 \R
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:648.9-648.10"
  wire input 6 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:536.1-574.10"
module \FDSE
  parameter \INIT 1'1
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:540.9-540.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:541.9-541.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:543.9-543.10"
  wire input 4 \D
  attribute \init 1'1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:537.14-537.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:545.9-545.10"
  wire input 5 \S
end
attribute \blackbox 1
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:577.1-599.10"
module \FDSE_1
  parameter \INIT 1'1
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:580.9-580.10"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:581.9-581.11"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:582.9-582.10"
  wire input 4 \D
  attribute \init 1'1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:578.14-578.15"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:583.9-583.10"
  wire input 5 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34055.1-34114.10"
module \FE
  parameter \MODE "TURBO_DECODE"
  parameter \PHYSICAL_UTILIZATION
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \STANDARD "LTE"
  parameter \THROUGHPUT_UTILIZATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34080.11-34080.19"
  wire input 20 \CORE_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34081.11-34081.23"
  wire input 21 \DEBUG_CLK_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34061.20-34061.30"
  wire width 400 output 1 \DEBUG_DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34082.11-34082.19"
  wire input 22 \DEBUG_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34062.12-34062.23"
  wire output 2 \DEBUG_PHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34083.17-34083.29"
  wire width 4 input 23 \DEBUG_SEL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34063.12-34063.21"
  wire output 3 \INTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34084.11-34084.27"
  wire input 24 \M_AXIS_DOUT_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34064.20-34064.37"
  wire width 512 output 4 \M_AXIS_DOUT_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34065.12-34065.29"
  wire output 5 \M_AXIS_DOUT_TLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34085.11-34085.29"
  wire input 25 \M_AXIS_DOUT_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34066.12-34066.30"
  wire output 6 \M_AXIS_DOUT_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34086.11-34086.29"
  wire input 26 \M_AXIS_STATUS_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34067.19-34067.38"
  wire width 32 output 7 \M_AXIS_STATUS_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34087.11-34087.31"
  wire input 27 \M_AXIS_STATUS_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34068.12-34068.32"
  wire output 8 \M_AXIS_STATUS_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34088.11-34088.18"
  wire input 28 \RESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34089.18-34089.26"
  wire width 16 input 29 \SPARE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34069.19-34069.28"
  wire width 16 output 9 \SPARE_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34090.11-34090.27"
  wire input 30 \S_AXIS_CTRL_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34091.18-34091.35"
  wire width 32 input 31 \S_AXIS_CTRL_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34070.12-34070.30"
  wire output 10 \S_AXIS_CTRL_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34092.11-34092.29"
  wire input 32 \S_AXIS_CTRL_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34093.11-34093.26"
  wire input 33 \S_AXIS_DIN_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34094.19-34094.35"
  wire width 512 input 34 \S_AXIS_DIN_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34095.11-34095.27"
  wire input 35 \S_AXIS_DIN_TLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34071.12-34071.29"
  wire output 11 \S_AXIS_DIN_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34096.11-34096.28"
  wire input 36 \S_AXIS_DIN_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34097.11-34097.32"
  wire input 37 \S_AXIS_DIN_WORDS_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34098.18-34098.40"
  wire width 32 input 38 \S_AXIS_DIN_WORDS_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34099.11-34099.33"
  wire input 39 \S_AXIS_DIN_WORDS_TLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34072.12-34072.35"
  wire output 12 \S_AXIS_DIN_WORDS_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34100.11-34100.34"
  wire input 40 \S_AXIS_DIN_WORDS_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34101.11-34101.33"
  wire input 41 \S_AXIS_DOUT_WORDS_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34102.18-34102.41"
  wire width 32 input 42 \S_AXIS_DOUT_WORDS_TDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34103.11-34103.34"
  wire input 43 \S_AXIS_DOUT_WORDS_TLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34073.12-34073.36"
  wire output 13 \S_AXIS_DOUT_WORDS_TREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34104.11-34104.35"
  wire input 44 \S_AXIS_DOUT_WORDS_TVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34105.11-34105.21"
  wire input 45 \S_AXI_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34106.18-34106.30"
  wire width 18 input 46 \S_AXI_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34074.12-34074.25"
  wire output 14 \S_AXI_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34107.11-34107.24"
  wire input 47 \S_AXI_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34108.18-34108.30"
  wire width 18 input 48 \S_AXI_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34075.12-34075.25"
  wire output 15 \S_AXI_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34109.11-34109.24"
  wire input 49 \S_AXI_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34110.11-34110.23"
  wire input 50 \S_AXI_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34076.12-34076.24"
  wire output 16 \S_AXI_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34077.19-34077.30"
  wire width 32 output 17 \S_AXI_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34111.11-34111.23"
  wire input 51 \S_AXI_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34078.12-34078.24"
  wire output 18 \S_AXI_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34112.18-34112.29"
  wire width 32 input 52 \S_AXI_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34079.12-34079.24"
  wire output 19 \S_AXI_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34113.11-34113.23"
  wire input 53 \S_AXI_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4112.1-4136.10"
module \FIFO16
  parameter \ALMOST_FULL_OFFSET 12'000010000000
  parameter \ALMOST_EMPTY_OFFSET 12'000010000000
  parameter \DATA_WIDTH 36
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4117.12-4117.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4118.12-4118.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4127.18-4127.20"
  wire width 32 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4128.17-4128.20"
  wire width 4 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4119.19-4119.21"
  wire width 32 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4120.18-4120.21"
  wire width 4 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4121.12-4121.17"
  wire output 5 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4122.12-4122.16"
  wire output 6 \FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4130.11-4130.16"
  wire input 13 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4123.19-4123.26"
  wire width 12 output 7 \RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4131.11-4131.15"
  wire input 14 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4124.12-4124.17"
  wire output 8 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4132.11-4132.14"
  wire input 15 \RST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4134.11-4134.16"
  wire input 16 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4125.19-4125.26"
  wire width 12 output 9 \WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4135.11-4135.15"
  wire input 17 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4126.12-4126.17"
  wire output 10 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4274.1-4301.10"
module \FIFO18
  parameter \ALMOST_EMPTY_OFFSET 12'000010000000
  parameter \ALMOST_FULL_OFFSET 12'000010000000
  parameter \DATA_WIDTH 4
  parameter \DO_REG 1
  parameter \EN_SYN "FALSE"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \SIM_MODE "SAFE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4282.12-4282.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4283.12-4283.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4292.18-4292.20"
  wire width 16 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4293.17-4293.20"
  wire width 2 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4284.19-4284.21"
  wire width 16 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4285.18-4285.21"
  wire width 2 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4286.12-4286.17"
  wire output 5 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4287.12-4287.16"
  wire output 6 \FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4295.11-4295.16"
  wire input 13 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4288.19-4288.26"
  wire width 12 output 7 \RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4296.11-4296.15"
  wire input 14 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4289.12-4289.17"
  wire output 8 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4297.11-4297.14"
  wire input 15 \RST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4299.11-4299.16"
  wire input 16 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4290.19-4290.26"
  wire width 12 output 9 \WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4300.11-4300.15"
  wire input 17 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4291.12-4291.17"
  wire output 10 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4969.1-5013.10"
module \FIFO18E1
  parameter \ALMOST_EMPTY_OFFSET 13'0000010000000
  parameter \ALMOST_FULL_OFFSET 13'0000010000000
  parameter \DATA_WIDTH 4
  parameter \DO_REG 1
  parameter \EN_SYN "FALSE"
  parameter \FIFO_MODE "FIFO18"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \INIT 36'000000000000000000000000000000000000
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL 36'000000000000000000000000000000000000
  parameter \IS_RDCLK_INVERTED 1'0
  parameter \IS_RDEN_INVERTED 1'0
  parameter \IS_RSTREG_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \IS_WRCLK_INVERTED 1'0
  parameter \IS_WREN_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4986.12-4986.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4987.12-4987.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4996.18-4996.20"
  wire width 32 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4997.17-4997.20"
  wire width 4 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4988.19-4988.21"
  wire width 32 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4989.18-4989.21"
  wire width 4 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4990.12-4990.17"
  wire output 5 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4991.12-4991.16"
  wire output 6 \FULL
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_RDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5000.11-5000.16"
  wire input 13 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4992.19-4992.26"
  wire width 12 output 7 \RDCOUNT
  attribute \invertible_pin "IS_RDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5002.11-5002.15"
  wire input 14 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4993.12-4993.17"
  wire output 8 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5003.11-5003.16"
  wire input 15 \REGCE
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5005.11-5005.14"
  wire input 16 \RST
  attribute \invertible_pin "IS_RSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5007.11-5007.17"
  wire input 17 \RSTREG
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5010.11-5010.16"
  wire input 18 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4994.19-4994.26"
  wire width 12 output 9 \WRCOUNT
  attribute \invertible_pin "IS_WREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5012.11-5012.15"
  wire input 19 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4995.12-4995.17"
  wire output 10 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5068.1-5131.10"
module \FIFO18E2
  parameter \CASCADE_ORDER "NONE"
  parameter \CLOCK_DOMAINS "INDEPENDENT"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \INIT 36'000000000000000000000000000000000000
  parameter \IS_RDCLK_INVERTED 1'0
  parameter \IS_RDEN_INVERTED 1'0
  parameter \IS_RSTREG_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \IS_WRCLK_INVERTED 1'0
  parameter \IS_WREN_INVERTED 1'0
  parameter \PROG_EMPTY_THRESH 256
  parameter \PROG_FULL_THRESH 256
  parameter \RDCOUNT_TYPE "RAW_PNTR"
  parameter \READ_WIDTH 4
  parameter \REGISTER_MODE "UNREGISTERED"
  parameter \RSTREG_PRIORITY "RSTREG"
  parameter \SLEEP_ASYNC "FALSE"
  parameter \SRVAL 36'000000000000000000000000000000000000
  parameter \WRCOUNT_TYPE "RAW_PNTR"
  parameter \WRITE_WIDTH 4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5105.18-5105.24"
  wire width 32 input 17 \CASDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5106.17-5106.24"
  wire width 4 input 18 \CASDINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5107.11-5107.19"
  wire input 19 \CASDOMUX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5108.11-5108.21"
  wire input 20 \CASDOMUXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5089.19-5089.26"
  wire width 32 output 1 \CASDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5090.18-5090.26"
  wire width 4 output 2 \CASDOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5091.12-5091.23"
  wire output 3 \CASNXTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5109.11-5109.21"
  wire input 21 \CASNXTRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5110.11-5110.22"
  wire input 22 \CASOREGIMUX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5111.11-5111.24"
  wire input 23 \CASOREGIMUXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5112.11-5112.22"
  wire input 24 \CASPRVEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5092.12-5092.22"
  wire output 4 \CASPRVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5113.18-5113.21"
  wire width 32 input 25 \DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5114.17-5114.21"
  wire width 4 input 26 \DINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5093.19-5093.23"
  wire width 32 output 5 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5094.18-5094.23"
  wire width 4 output 6 \DOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5095.12-5095.17"
  wire output 7 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5096.12-5096.16"
  wire output 8 \FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5097.12-5097.21"
  wire output 9 \PROGEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5098.12-5098.20"
  wire output 10 \PROGFULL
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_RDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5117.11-5117.16"
  wire input 27 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5099.19-5099.26"
  wire width 13 output 11 \RDCOUNT
  attribute \invertible_pin "IS_RDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5119.11-5119.15"
  wire input 28 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5100.12-5100.17"
  wire output 12 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5101.12-5101.21"
  wire output 13 \RDRSTBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5120.11-5120.16"
  wire input 29 \REGCE
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5122.11-5122.14"
  wire input 30 \RST
  attribute \invertible_pin "IS_RSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5124.11-5124.17"
  wire input 31 \RSTREG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5125.11-5125.16"
  wire input 32 \SLEEP
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5128.11-5128.16"
  wire input 33 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5102.19-5102.26"
  wire width 13 output 14 \WRCOUNT
  attribute \invertible_pin "IS_WREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5130.11-5130.15"
  wire input 34 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5103.12-5103.17"
  wire output 15 \WRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5104.12-5104.21"
  wire output 16 \WRRSTBUSY
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4303.1-4329.10"
module \FIFO18_36
  parameter \ALMOST_EMPTY_OFFSET 9'010000000
  parameter \ALMOST_FULL_OFFSET 9'010000000
  parameter \DO_REG 1
  parameter \EN_SYN "FALSE"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \SIM_MODE "SAFE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4310.12-4310.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4311.12-4311.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4320.18-4320.20"
  wire width 32 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4321.17-4321.20"
  wire width 4 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4312.19-4312.21"
  wire width 32 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4313.18-4313.21"
  wire width 4 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4314.12-4314.17"
  wire output 5 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4315.12-4315.16"
  wire output 6 \FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4323.11-4323.16"
  wire input 13 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4316.18-4316.25"
  wire width 9 output 7 \RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4324.11-4324.15"
  wire input 14 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4317.12-4317.17"
  wire output 8 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4325.11-4325.14"
  wire input 15 \RST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4327.11-4327.16"
  wire input 16 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4318.18-4318.25"
  wire width 9 output 9 \WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4328.11-4328.15"
  wire input 17 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4319.12-4319.17"
  wire output 10 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4331.1-4358.10"
module \FIFO36
  parameter \ALMOST_EMPTY_OFFSET 13'0000010000000
  parameter \ALMOST_FULL_OFFSET 13'0000010000000
  parameter \DATA_WIDTH 4
  parameter \DO_REG 1
  parameter \EN_SYN "FALSE"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \SIM_MODE "SAFE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4339.12-4339.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4340.12-4340.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4349.18-4349.20"
  wire width 32 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4350.17-4350.20"
  wire width 4 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4341.19-4341.21"
  wire width 32 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4342.18-4342.21"
  wire width 4 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4343.12-4343.17"
  wire output 5 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4344.12-4344.16"
  wire output 6 \FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4352.11-4352.16"
  wire input 13 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4345.19-4345.26"
  wire width 13 output 7 \RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4353.11-4353.15"
  wire input 14 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4346.12-4346.17"
  wire output 8 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4354.11-4354.14"
  wire input 15 \RST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4356.11-4356.16"
  wire input 16 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4347.19-4347.26"
  wire width 13 output 9 \WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4357.11-4357.15"
  wire input 17 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4348.12-4348.17"
  wire output 10 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5015.1-5066.10"
module \FIFO36E1
  parameter \ALMOST_EMPTY_OFFSET 13'0000010000000
  parameter \ALMOST_FULL_OFFSET 13'0000010000000
  parameter \DATA_WIDTH 4
  parameter \DO_REG 1
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \EN_SYN "FALSE"
  parameter \FIFO_MODE "FIFO36"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \INIT 72'000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL 72'000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_RDCLK_INVERTED 1'0
  parameter \IS_RDEN_INVERTED 1'0
  parameter \IS_RSTREG_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \IS_WRCLK_INVERTED 1'0
  parameter \IS_WREN_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5034.12-5034.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5035.12-5035.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5036.12-5036.19"
  wire output 3 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5047.18-5047.20"
  wire width 64 input 14 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5048.17-5048.20"
  wire width 8 input 15 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5037.19-5037.21"
  wire width 64 output 4 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5038.18-5038.21"
  wire width 8 output 5 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5039.18-5039.27"
  wire width 8 output 6 \ECCPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5040.12-5040.17"
  wire output 7 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5041.12-5041.16"
  wire output 8 \FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5049.11-5049.24"
  wire input 16 \INJECTDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5050.11-5050.24"
  wire input 17 \INJECTSBITERR
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_RDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5053.11-5053.16"
  wire input 18 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5042.19-5042.26"
  wire width 13 output 9 \RDCOUNT
  attribute \invertible_pin "IS_RDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5055.11-5055.15"
  wire input 19 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5043.12-5043.17"
  wire output 10 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5056.11-5056.16"
  wire input 20 \REGCE
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5058.11-5058.14"
  wire input 21 \RST
  attribute \invertible_pin "IS_RSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5060.11-5060.17"
  wire input 22 \RSTREG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5044.12-5044.19"
  wire output 11 \SBITERR
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5063.11-5063.16"
  wire input 23 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5045.19-5045.26"
  wire width 13 output 12 \WRCOUNT
  attribute \invertible_pin "IS_WREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5065.11-5065.15"
  wire input 24 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5046.12-5046.17"
  wire output 13 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5133.1-5204.10"
module \FIFO36E2
  parameter \CASCADE_ORDER "NONE"
  parameter \CLOCK_DOMAINS "INDEPENDENT"
  parameter \EN_ECC_PIPE "FALSE"
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \INIT 72'000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_RDCLK_INVERTED 1'0
  parameter \IS_RDEN_INVERTED 1'0
  parameter \IS_RSTREG_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \IS_WRCLK_INVERTED 1'0
  parameter \IS_WREN_INVERTED 1'0
  parameter \PROG_EMPTY_THRESH 256
  parameter \PROG_FULL_THRESH 256
  parameter \RDCOUNT_TYPE "RAW_PNTR"
  parameter \READ_WIDTH 4
  parameter \REGISTER_MODE "UNREGISTERED"
  parameter \RSTREG_PRIORITY "RSTREG"
  parameter \SLEEP_ASYNC "FALSE"
  parameter \SRVAL 72'000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRCOUNT_TYPE "RAW_PNTR"
  parameter \WRITE_WIDTH 4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5176.18-5176.24"
  wire width 64 input 20 \CASDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5177.17-5177.24"
  wire width 8 input 21 \CASDINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5178.11-5178.19"
  wire input 22 \CASDOMUX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5179.11-5179.21"
  wire input 23 \CASDOMUXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5157.19-5157.26"
  wire width 64 output 1 \CASDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5158.18-5158.26"
  wire width 8 output 2 \CASDOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5159.12-5159.23"
  wire output 3 \CASNXTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5180.11-5180.21"
  wire input 24 \CASNXTRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5181.11-5181.22"
  wire input 25 \CASOREGIMUX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5182.11-5182.24"
  wire input 26 \CASOREGIMUXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5183.11-5183.22"
  wire input 27 \CASPRVEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5160.12-5160.22"
  wire output 4 \CASPRVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5161.12-5161.19"
  wire output 5 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5184.18-5184.21"
  wire width 64 input 28 \DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5185.17-5185.21"
  wire width 8 input 29 \DINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5162.19-5162.23"
  wire width 64 output 6 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5163.18-5163.23"
  wire width 8 output 7 \DOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5164.18-5164.27"
  wire width 8 output 8 \ECCPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5165.12-5165.17"
  wire output 9 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5166.12-5166.16"
  wire output 10 \FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5186.11-5186.24"
  wire input 30 \INJECTDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5187.11-5187.24"
  wire input 31 \INJECTSBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5167.12-5167.21"
  wire output 11 \PROGEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5168.12-5168.20"
  wire output 12 \PROGFULL
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_RDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5190.11-5190.16"
  wire input 32 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5169.19-5169.26"
  wire width 14 output 13 \RDCOUNT
  attribute \invertible_pin "IS_RDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5192.11-5192.15"
  wire input 33 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5170.12-5170.17"
  wire output 14 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5171.12-5171.21"
  wire output 15 \RDRSTBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5193.11-5193.16"
  wire input 34 \REGCE
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5195.11-5195.14"
  wire input 35 \RST
  attribute \invertible_pin "IS_RSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5197.11-5197.17"
  wire input 36 \RSTREG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5172.12-5172.19"
  wire output 16 \SBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5198.11-5198.16"
  wire input 37 \SLEEP
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5201.11-5201.16"
  wire input 38 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5173.19-5173.26"
  wire width 14 output 17 \WRCOUNT
  attribute \invertible_pin "IS_WREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5203.11-5203.15"
  wire input 39 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5174.12-5174.17"
  wire output 18 \WRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5175.12-5175.21"
  wire output 19 \WRRSTBUSY
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4360.1-4391.10"
module \FIFO36_72
  parameter \ALMOST_EMPTY_OFFSET 9'010000000
  parameter \ALMOST_FULL_OFFSET 9'010000000
  parameter \DO_REG 1
  parameter \EN_ECC_WRITE "FALSE"
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_SYN "FALSE"
  parameter \FIRST_WORD_FALL_THROUGH "FALSE"
  parameter \SIM_MODE "SAFE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4369.12-4369.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4370.12-4370.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4371.12-4371.19"
  wire output 3 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4382.18-4382.20"
  wire width 64 input 14 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4383.17-4383.20"
  wire width 8 input 15 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4372.19-4372.21"
  wire width 64 output 4 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4373.18-4373.21"
  wire width 8 output 5 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4374.18-4374.27"
  wire width 8 output 6 \ECCPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4375.12-4375.17"
  wire output 7 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4376.12-4376.16"
  wire output 8 \FULL
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4385.11-4385.16"
  wire input 16 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4377.18-4377.25"
  wire width 9 output 9 \RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4386.11-4386.15"
  wire input 17 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4378.12-4378.17"
  wire output 10 \RDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4387.11-4387.14"
  wire input 18 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4379.12-4379.19"
  wire output 11 \SBITERR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4389.11-4389.16"
  wire input 19 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4380.18-4380.25"
  wire width 9 output 12 \WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4390.11-4390.15"
  wire input 20 \WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4381.12-4381.17"
  wire output 13 \WRERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9893.1-9904.10"
module \FRAME_ECCE2
  parameter \FARSRC "EFAR"
  parameter \FRAME_RBT_IN_FILENAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9896.12-9896.20"
  wire output 1 \CRCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9897.12-9897.20"
  wire output 2 \ECCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9898.12-9898.26"
  wire output 3 \ECCERRORSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9901.19-9901.22"
  wire width 26 output 6 \FAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9902.18-9902.24"
  wire width 5 output 7 \SYNBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9900.19-9900.27"
  wire width 13 output 5 \SYNDROME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9899.12-9899.25"
  wire output 4 \SYNDROMEVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9903.18-9903.25"
  wire width 7 output 8 \SYNWORD
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9906.1-9916.10"
module \FRAME_ECCE3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9907.12-9907.20"
  wire output 1 \CRCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9908.12-9908.29"
  wire output 2 \ECCERRORNOTSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9909.12-9909.26"
  wire output 3 \ECCERRORSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9910.12-9910.22"
  wire output 4 \ENDOFFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9911.12-9911.21"
  wire output 5 \ENDOFSCAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9912.19-9912.22"
  wire width 26 output 6 \FAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9913.17-9913.23"
  wire width 2 input 7 \FARSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9914.11-9914.21"
  wire input 8 \ICAPBOTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9915.11-9915.21"
  wire input 9 \ICAPTOPCLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9918.1-9928.10"
module \FRAME_ECCE4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9919.12-9919.20"
  wire output 1 \CRCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9920.12-9920.29"
  wire output 2 \ECCERRORNOTSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9921.12-9921.26"
  wire output 3 \ECCERRORSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9922.12-9922.22"
  wire output 4 \ENDOFFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9923.12-9923.21"
  wire output 5 \ENDOFSCAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9924.19-9924.22"
  wire width 27 output 6 \FAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9925.17-9925.23"
  wire width 2 input 7 \FARSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9926.11-9926.21"
  wire input 8 \ICAPBOTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9927.11-9927.21"
  wire input 9 \ICAPTOPCLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9867.1-9871.10"
module \FRAME_ECC_VIRTEX4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9868.12-9868.17"
  wire output 1 \ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9869.19-9869.27"
  wire width 12 output 2 \SYNDROME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9870.12-9870.25"
  wire output 3 \SYNDROMEVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9873.1-9878.10"
module \FRAME_ECC_VIRTEX5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9874.12-9874.20"
  wire output 1 \CRCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9875.12-9875.20"
  wire output 2 \ECCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9877.19-9877.27"
  wire width 12 output 4 \SYNDROME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9876.12-9876.25"
  wire output 3 \SYNDROMEVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9880.1-9891.10"
module \FRAME_ECC_VIRTEX6
  parameter \FARSRC "EFAR"
  parameter \FRAME_RBT_IN_FILENAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9883.12-9883.20"
  wire output 1 \CRCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9884.12-9884.20"
  wire output 2 \ECCERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9885.12-9885.26"
  wire output 3 \ECCERRORSINGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9888.19-9888.22"
  wire width 24 output 6 \FAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9889.18-9889.24"
  wire width 5 output 7 \SYNBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9887.19-9887.27"
  wire width 13 output 5 \SYNDROME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9886.12-9886.25"
  wire output 4 \SYNDROMEVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9890.18-9890.25"
  wire width 7 output 8 \SYNWORD
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:28.1-30.10"
module \GND
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:28.19-28.20"
  wire output 1 \G
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11601.1-11613.10"
module \GT11CLK
  parameter \REFCLKSEL "MGTCLK"
  parameter \SYNCLK1OUTEN "ENABLE"
  parameter \SYNCLK2OUTEN "DISABLE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11607.11-11607.18"
  wire input 3 \MGTCLKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11608.11-11608.18"
  wire input 4 \MGTCLKP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11609.11-11609.17"
  wire input 5 \REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11610.11-11610.17"
  wire input 6 \RXBCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11611.11-11611.20"
  wire input 7 \SYNCLK1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11605.12-11605.22"
  wire output 1 \SYNCLK1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11612.11-11612.20"
  wire input 8 \SYNCLK2IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11606.12-11606.22"
  wire output 2 \SYNCLK2OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11615.1-11622.10"
module \GT11CLK_MGT
  parameter \SYNCLK1OUTEN "ENABLE"
  parameter \SYNCLK2OUTEN "DISABLE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11620.11-11620.18"
  wire input 3 \MGTCLKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11621.11-11621.18"
  wire input 4 \MGTCLKP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11618.12-11618.22"
  wire output 1 \SYNCLK1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11619.12-11619.22"
  wire output 2 \SYNCLK2OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10788.1-11058.10"
module \GT11_CUSTOM
  parameter \ALIGN_COMMA_WORD 1
  parameter \BANDGAPSEL "FALSE"
  parameter \BIASRESSEL "TRUE"
  parameter \CCCB_ARBITRATOR_DISABLE "FALSE"
  parameter \CHAN_BOND_LIMIT 16
  parameter \CHAN_BOND_MODE "NONE"
  parameter \CHAN_BOND_ONE_SHOT "FALSE"
  parameter \CHAN_BOND_SEQ_1_1 11'00000000000
  parameter \CHAN_BOND_SEQ_1_2 11'00000000000
  parameter \CHAN_BOND_SEQ_1_3 11'00000000000
  parameter \CHAN_BOND_SEQ_1_4 11'00000000000
  parameter \CHAN_BOND_SEQ_1_MASK 4'0000
  parameter \CHAN_BOND_SEQ_2_1 11'00000000000
  parameter \CHAN_BOND_SEQ_2_2 11'00000000000
  parameter \CHAN_BOND_SEQ_2_3 11'00000000000
  parameter \CHAN_BOND_SEQ_2_4 11'00000000000
  parameter \CHAN_BOND_SEQ_2_MASK 4'0000
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 1
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_8B10B_DE "FALSE"
  parameter \CLK_COR_MAX_LAT 36
  parameter \CLK_COR_MIN_LAT 28
  parameter \CLK_COR_SEQ_1_1 11'00000000000
  parameter \CLK_COR_SEQ_1_2 11'00000000000
  parameter \CLK_COR_SEQ_1_3 11'00000000000
  parameter \CLK_COR_SEQ_1_4 11'00000000000
  parameter \CLK_COR_SEQ_1_MASK 4'0000
  parameter \CLK_COR_SEQ_2_1 11'00000000000
  parameter \CLK_COR_SEQ_2_2 11'00000000000
  parameter \CLK_COR_SEQ_2_3 11'00000000000
  parameter \CLK_COR_SEQ_2_4 11'00000000000
  parameter \CLK_COR_SEQ_2_MASK 4'0000
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_DROP "FALSE"
  parameter \CLK_COR_SEQ_LEN 1
  parameter \COMMA32 "FALSE"
  parameter \COMMA_10B_MASK 10'1111111111
  parameter \CYCLE_LIMIT_SEL 2'00
  parameter \DCDR_FILTER 3'010
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DIGRX_FWDCLK 2'00
  parameter \DIGRX_SYNC_MODE "FALSE"
  parameter \ENABLE_DCDR "FALSE"
  parameter \FDET_HYS_CAL 3'110
  parameter \FDET_HYS_SEL 3'110
  parameter \FDET_LCK_CAL 3'101
  parameter \FDET_LCK_SEL 3'101
  parameter \GT11_MODE "SINGLE"
  parameter \IREFBIASMODE 2'11
  parameter \LOOPCAL_WAIT 2'00
  parameter \MCOMMA_32B_VALUE 246
  parameter \MCOMMA_DETECT "TRUE"
  parameter \OPPOSITE_SELECT "FALSE"
  parameter \PCOMMA_32B_VALUE 32'11110110111101100010100000101000
  parameter \PCOMMA_DETECT "TRUE"
  parameter \PCS_BIT_SLIP "FALSE"
  parameter \PMACLKENABLE "TRUE"
  parameter \PMACOREPWRENABLE "TRUE"
  parameter \PMAIREFTRIM 4'0111
  parameter \PMAVBGCTRL 5'00000
  parameter \PMAVREFTRIM 4'0111
  parameter \PMA_BIT_SLIP "FALSE"
  parameter \REPEATER "FALSE"
  parameter \RXACTST "FALSE"
  parameter \RXAFEEQ 9'000000000
  parameter \RXAFEPD "FALSE"
  parameter \RXAFETST "FALSE"
  parameter \RXAPD "FALSE"
  parameter \RXASYNCDIVIDE 2'11
  parameter \RXBY_32 "TRUE"
  parameter \RXCDRLOS 6'000000
  parameter \RXCLK0_FORCE_PMACLK "FALSE"
  parameter \RXCLKMODE 6'110001
  parameter \RXCMADJ 2'10
  parameter \RXCPSEL "TRUE"
  parameter \RXCPTST "FALSE"
  parameter \RXCRCCLOCKDOUBLE "FALSE"
  parameter \RXCRCENABLE "FALSE"
  parameter \RXCRCINITVAL 0
  parameter \RXCRCINVERTGEN "FALSE"
  parameter \RXCRCSAMECLOCK "FALSE"
  parameter \RXCTRL1 10'1000000000
  parameter \RXCYCLE_LIMIT_SEL 2'00
  parameter \RXDATA_SEL 2'00
  parameter \RXDCCOUPLE "FALSE"
  parameter \RXDIGRESET "FALSE"
  parameter \RXDIGRX "FALSE"
  parameter \RXEQ 64'0100000000000000000000000000000000000000000000000000000000000000
  parameter \RXFDCAL_CLOCK_DIVIDE "NONE"
  parameter \RXFDET_HYS_CAL 3'110
  parameter \RXFDET_HYS_SEL 3'110
  parameter \RXFDET_LCK_CAL 3'101
  parameter \RXFDET_LCK_SEL 3'101
  parameter \RXFECONTROL1 2'00
  parameter \RXFECONTROL2 3'000
  parameter \RXFETUNE 2'01
  parameter \RXLB "FALSE"
  parameter \RXLKADJ 5'00000
  parameter \RXLKAPD "FALSE"
  parameter \RXLOOPCAL_WAIT 2'00
  parameter \RXLOOPFILT 4'0111
  parameter \RXOUTDIV2SEL 1
  parameter \RXPD "FALSE"
  parameter \RXPDDTST "FALSE"
  parameter \RXPLLNDIVSEL 8
  parameter \RXPMACLKSEL "REFCLK1"
  parameter \RXRCPADJ 3'011
  parameter \RXRCPPD "FALSE"
  parameter \RXRECCLK1_USE_SYNC "FALSE"
  parameter \RXRIBADJ 2'11
  parameter \RXRPDPD "FALSE"
  parameter \RXRSDPD "FALSE"
  parameter \RXSLOWDOWN_CAL 2'00
  parameter \RXUSRDIVISOR 1
  parameter \RXVCODAC_INIT 10'1010000000
  parameter \RXVCO_CTRL_ENABLE "TRUE"
  parameter \RX_BUFFER_USE "TRUE"
  parameter \RX_CLOCK_DIVIDER 2'00
  parameter \RX_LOS_INVALID_INCR 1
  parameter \RX_LOS_THRESHOLD 4
  parameter \SAMPLE_8X "FALSE"
  parameter \SH_CNT_MAX 64
  parameter \SH_INVALID_CNT_MAX 16
  parameter \SLOWDOWN_CAL 2'00
  parameter \TXABPMACLKSEL "REFCLK1"
  parameter \TXAPD "FALSE"
  parameter \TXAREFBIASSEL "FALSE"
  parameter \TXASYNCDIVIDE 2'11
  parameter \TXCLK0_FORCE_PMACLK "FALSE"
  parameter \TXCLKMODE 4'1001
  parameter \TXCPSEL "TRUE"
  parameter \TXCRCCLOCKDOUBLE "FALSE"
  parameter \TXCRCENABLE "FALSE"
  parameter \TXCRCINITVAL 0
  parameter \TXCRCINVERTGEN "FALSE"
  parameter \TXCRCSAMECLOCK "FALSE"
  parameter \TXCTRL1 10'1000000000
  parameter \TXDATA_SEL 2'00
  parameter \TXDAT_PRDRV_DAC 3'111
  parameter \TXDAT_TAP_DAC 5'10110
  parameter \TXDIGPD "FALSE"
  parameter \TXFDCAL_CLOCK_DIVIDE "NONE"
  parameter \TXHIGHSIGNALEN "TRUE"
  parameter \TXLOOPFILT 4'0111
  parameter \TXLVLSHFTPD "FALSE"
  parameter \TXOUTCLK1_USE_SYNC "FALSE"
  parameter \TXOUTDIV2SEL 1
  parameter \TXPD "FALSE"
  parameter \TXPHASESEL "FALSE"
  parameter \TXPLLNDIVSEL 8
  parameter \TXPOST_PRDRV_DAC 3'111
  parameter \TXPOST_TAP_DAC 5'01110
  parameter \TXPOST_TAP_PD "TRUE"
  parameter \TXPRE_PRDRV_DAC 3'111
  parameter \TXPRE_TAP_DAC 5'00000
  parameter \TXPRE_TAP_PD "TRUE"
  parameter \TXSLEWRATE "FALSE"
  parameter \TXTERMTRIM 4'1100
  parameter \TX_BUFFER_USE "TRUE"
  parameter \TX_CLOCK_DIVIDER 2'00
  parameter \VCODAC_INIT 10'1010000000
  parameter \VCO_CTRL_ENABLE "TRUE"
  parameter \VREFBIASMODE 2'11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11049.17-11049.24"
  wire width 5 input 95 \CHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10980.18-10980.25"
  wire width 5 output 26 \CHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11053.17-11053.22"
  wire width 8 input 99 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10990.11-10990.15"
  wire input 36 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10991.11-10991.14"
  wire input 37 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11041.18-11041.20"
  wire width 16 input 87 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10976.19-10976.21"
  wire width 16 output 22 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10955.12-10955.16"
  wire output 1 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10992.11-10992.14"
  wire input 38 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10993.11-10993.21"
  wire input 39 \ENCHANSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10994.11-10994.24"
  wire input 40 \ENMCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10995.11-10995.24"
  wire input 41 \ENPCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10996.11-10996.18"
  wire input 42 \GREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11042.17-11042.25"
  wire width 2 input 88 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10997.11-10997.20"
  wire input 43 \POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10998.11-10998.18"
  wire input 44 \REFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10999.11-10999.18"
  wire input 45 \REFCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11000.11-11000.15"
  wire input 46 \RX1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11001.11-11001.15"
  wire input 47 \RX1P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11002.11-11002.31"
  wire input 48 \RXBLOCKSYNC64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10956.12-10956.20"
  wire output 2 \RXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10957.12-10957.21"
  wire output 3 \RXCALFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10983.18-10983.31"
  wire width 8 output 29 \RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10984.18-10984.27"
  wire width 8 output 30 \RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11003.11-11003.22"
  wire input 49 \RXCLKSTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10958.12-10958.22"
  wire output 4 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11004.11-11004.24"
  wire input 50 \RXCOMMADETUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11005.11-11005.19"
  wire input 51 \RXCRCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11006.11-11006.25"
  wire input 52 \RXCRCDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11047.17-11047.31"
  wire width 3 input 93 \RXCRCDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11050.18-11050.25"
  wire width 64 input 96 \RXCRCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11007.11-11007.20"
  wire input 53 \RXCRCINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11008.11-11008.22"
  wire input 54 \RXCRCINTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10978.19-10978.27"
  wire width 32 output 24 \RXCRCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11009.11-11009.18"
  wire input 55 \RXCRCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11010.11-11010.21"
  wire input 56 \RXCRCRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10959.12-10959.24"
  wire output 5 \RXCYCLELIMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10982.19-10982.25"
  wire width 64 output 28 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11043.17-11043.28"
  wire width 2 input 89 \RXDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11011.11-11011.25"
  wire input 57 \RXDEC64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11012.11-11012.24"
  wire input 58 \RXDEC8B10BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11013.11-11013.29"
  wire input 59 \RXDESCRAM64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10985.18-10985.27"
  wire width 8 output 31 \RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11014.11-11014.22"
  wire input 60 \RXIGNOREBTF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11044.17-11044.31"
  wire width 2 input 90 \RXINTDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10960.12-10960.18"
  wire output 6 \RXLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10977.18-10977.30"
  wire width 2 output 23 \RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10961.12-10961.18"
  wire output 7 \RXMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10986.18-10986.30"
  wire width 8 output 32 \RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10962.12-10962.24"
  wire output 8 \RXPCSHCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11015.11-11015.21"
  wire input 61 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11016.11-11016.21"
  wire input 62 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10963.12-10963.21"
  wire output 9 \RXREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10964.12-10964.21"
  wire output 10 \RXRECCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10965.12-10965.21"
  wire output 11 \RXRECCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11017.11-11017.18"
  wire input 63 \RXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10987.18-10987.27"
  wire width 8 output 33 \RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10966.12-10966.20"
  wire output 12 \RXSIGDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11018.11-11018.18"
  wire input 64 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10981.18-10981.26"
  wire width 6 output 27 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11019.11-11019.17"
  wire input 65 \RXSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11021.11-11021.19"
  wire input 67 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11020.11-11020.20"
  wire input 66 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10967.12-10967.16"
  wire output 13 \TX1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10968.12-10968.16"
  wire output 14 \TX1P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10969.12-10969.20"
  wire output 15 \TXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11054.17-11054.30"
  wire width 8 input 100 \TXBYPASS8B10B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10970.12-10970.21"
  wire output 16 \TXCALFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11055.17-11055.31"
  wire width 8 input 101 \TXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11056.17-11056.30"
  wire width 8 input 102 \TXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11057.17-11057.26"
  wire width 8 input 103 \TXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11022.11-11022.22"
  wire input 68 \TXCLKSTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11023.11-11023.19"
  wire input 69 \TXCRCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11024.11-11024.25"
  wire input 70 \TXCRCDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11048.17-11048.31"
  wire width 3 input 94 \TXCRCDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11051.18-11051.25"
  wire width 64 input 97 \TXCRCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11025.11-11025.20"
  wire input 71 \TXCRCINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11026.11-11026.22"
  wire input 72 \TXCRCINTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10979.19-10979.27"
  wire width 32 output 25 \TXCRCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11027.11-11027.18"
  wire input 73 \TXCRCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11028.11-11028.21"
  wire input 74 \TXCRCRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10971.12-10971.24"
  wire output 17 \TXCYCLELIMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11052.18-11052.24"
  wire width 64 input 98 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11045.17-11045.28"
  wire width 2 input 91 \TXDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11029.11-11029.25"
  wire input 75 \TXENC64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11030.11-11030.24"
  wire input 76 \TXENC8B10BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11031.11-11031.18"
  wire input 77 \TXENOOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11032.11-11032.29"
  wire input 78 \TXGEARBOX64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11033.11-11033.20"
  wire input 79 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11046.17-11046.31"
  wire width 2 input 92 \TXINTDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10988.18-10988.24"
  wire width 8 output 34 \TXKERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10972.12-10972.18"
  wire output 18 \TXLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10973.12-10973.21"
  wire output 19 \TXOUTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10974.12-10974.21"
  wire output 20 \TXOUTCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10975.12-10975.24"
  wire output 21 \TXPCSHCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11034.11-11034.21"
  wire input 80 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11035.11-11035.21"
  wire input 81 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11036.11-11036.18"
  wire input 82 \TXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10989.18-10989.27"
  wire width 8 output 35 \TXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11037.11-11037.27"
  wire input 83 \TXSCRAM64B66BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11038.11-11038.17"
  wire input 84 \TXSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11040.11-11040.19"
  wire input 86 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11039.11-11039.20"
  wire input 85 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11060.1-11599.10"
module \GT11_DUAL
  parameter \ALIGN_COMMA_WORD_A 1
  parameter \ALIGN_COMMA_WORD_B 1
  parameter \BANDGAPSEL_A "FALSE"
  parameter \BANDGAPSEL_B "FALSE"
  parameter \BIASRESSEL_A "TRUE"
  parameter \BIASRESSEL_B "TRUE"
  parameter \CCCB_ARBITRATOR_DISABLE_A "FALSE"
  parameter \CCCB_ARBITRATOR_DISABLE_B "FALSE"
  parameter \CHAN_BOND_LIMIT_A 16
  parameter \CHAN_BOND_LIMIT_B 16
  parameter \CHAN_BOND_MODE_A "NONE"
  parameter \CHAN_BOND_MODE_B "NONE"
  parameter \CHAN_BOND_ONE_SHOT_A "FALSE"
  parameter \CHAN_BOND_ONE_SHOT_B "FALSE"
  parameter \CHAN_BOND_SEQ_1_1_A 11'00000000000
  parameter \CHAN_BOND_SEQ_1_1_B 11'00000000000
  parameter \CHAN_BOND_SEQ_1_2_A 11'00000000000
  parameter \CHAN_BOND_SEQ_1_2_B 11'00000000000
  parameter \CHAN_BOND_SEQ_1_3_A 11'00000000000
  parameter \CHAN_BOND_SEQ_1_3_B 11'00000000000
  parameter \CHAN_BOND_SEQ_1_4_A 11'00000000000
  parameter \CHAN_BOND_SEQ_1_4_B 11'00000000000
  parameter \CHAN_BOND_SEQ_1_MASK_A 4'0000
  parameter \CHAN_BOND_SEQ_1_MASK_B 4'0000
  parameter \CHAN_BOND_SEQ_2_1_A 11'00000000000
  parameter \CHAN_BOND_SEQ_2_1_B 11'00000000000
  parameter \CHAN_BOND_SEQ_2_2_A 11'00000000000
  parameter \CHAN_BOND_SEQ_2_2_B 11'00000000000
  parameter \CHAN_BOND_SEQ_2_3_A 11'00000000000
  parameter \CHAN_BOND_SEQ_2_3_B 11'00000000000
  parameter \CHAN_BOND_SEQ_2_4_A 11'00000000000
  parameter \CHAN_BOND_SEQ_2_4_B 11'00000000000
  parameter \CHAN_BOND_SEQ_2_MASK_A 4'0000
  parameter \CHAN_BOND_SEQ_2_MASK_B 4'0000
  parameter \CHAN_BOND_SEQ_2_USE_A "FALSE"
  parameter \CHAN_BOND_SEQ_2_USE_B "FALSE"
  parameter \CHAN_BOND_SEQ_LEN_A 1
  parameter \CHAN_BOND_SEQ_LEN_B 1
  parameter \CLK_CORRECT_USE_A "TRUE"
  parameter \CLK_CORRECT_USE_B "TRUE"
  parameter \CLK_COR_8B10B_DE_A "FALSE"
  parameter \CLK_COR_8B10B_DE_B "FALSE"
  parameter \CLK_COR_MAX_LAT_A 36
  parameter \CLK_COR_MAX_LAT_B 36
  parameter \CLK_COR_MIN_LAT_A 28
  parameter \CLK_COR_MIN_LAT_B 28
  parameter \CLK_COR_SEQ_1_1_A 11'00000000000
  parameter \CLK_COR_SEQ_1_1_B 11'00000000000
  parameter \CLK_COR_SEQ_1_2_A 11'00000000000
  parameter \CLK_COR_SEQ_1_2_B 11'00000000000
  parameter \CLK_COR_SEQ_1_3_A 11'00000000000
  parameter \CLK_COR_SEQ_1_3_B 11'00000000000
  parameter \CLK_COR_SEQ_1_4_A 11'00000000000
  parameter \CLK_COR_SEQ_1_4_B 11'00000000000
  parameter \CLK_COR_SEQ_1_MASK_A 4'0000
  parameter \CLK_COR_SEQ_1_MASK_B 4'0000
  parameter \CLK_COR_SEQ_2_1_A 11'00000000000
  parameter \CLK_COR_SEQ_2_1_B 11'00000000000
  parameter \CLK_COR_SEQ_2_2_A 11'00000000000
  parameter \CLK_COR_SEQ_2_2_B 11'00000000000
  parameter \CLK_COR_SEQ_2_3_A 11'00000000000
  parameter \CLK_COR_SEQ_2_3_B 11'00000000000
  parameter \CLK_COR_SEQ_2_4_A 11'00000000000
  parameter \CLK_COR_SEQ_2_4_B 11'00000000000
  parameter \CLK_COR_SEQ_2_MASK_A 4'0000
  parameter \CLK_COR_SEQ_2_MASK_B 4'0000
  parameter \CLK_COR_SEQ_2_USE_A "FALSE"
  parameter \CLK_COR_SEQ_2_USE_B "FALSE"
  parameter \CLK_COR_SEQ_DROP_A "FALSE"
  parameter \CLK_COR_SEQ_DROP_B "FALSE"
  parameter \CLK_COR_SEQ_LEN_A 1
  parameter \CLK_COR_SEQ_LEN_B 1
  parameter \COMMA32_A "FALSE"
  parameter \COMMA32_B "FALSE"
  parameter \COMMA_10B_MASK_A 10'1111111111
  parameter \COMMA_10B_MASK_B 10'1111111111
  parameter \CYCLE_LIMIT_SEL_A 2'00
  parameter \CYCLE_LIMIT_SEL_B 2'00
  parameter \DCDR_FILTER_A 3'010
  parameter \DCDR_FILTER_B 3'010
  parameter \DEC_MCOMMA_DETECT_A "TRUE"
  parameter \DEC_MCOMMA_DETECT_B "TRUE"
  parameter \DEC_PCOMMA_DETECT_A "TRUE"
  parameter \DEC_PCOMMA_DETECT_B "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_A "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_B "TRUE"
  parameter \DIGRX_FWDCLK_A 2'00
  parameter \DIGRX_FWDCLK_B 2'00
  parameter \DIGRX_SYNC_MODE_A "FALSE"
  parameter \DIGRX_SYNC_MODE_B "FALSE"
  parameter \ENABLE_DCDR_A "FALSE"
  parameter \ENABLE_DCDR_B "FALSE"
  parameter \FDET_HYS_CAL_A 3'110
  parameter \FDET_HYS_CAL_B 3'110
  parameter \FDET_HYS_SEL_A 3'110
  parameter \FDET_HYS_SEL_B 3'110
  parameter \FDET_LCK_CAL_A 3'101
  parameter \FDET_LCK_CAL_B 3'101
  parameter \FDET_LCK_SEL_A 3'101
  parameter \FDET_LCK_SEL_B 3'101
  parameter \IREFBIASMODE_A 2'11
  parameter \IREFBIASMODE_B 2'11
  parameter \LOOPCAL_WAIT_A 2'00
  parameter \LOOPCAL_WAIT_B 2'00
  parameter \MCOMMA_32B_VALUE_A 32'10100001101000011010001010100010
  parameter \MCOMMA_32B_VALUE_B 32'10100001101000011010001010100010
  parameter \MCOMMA_DETECT_A "TRUE"
  parameter \MCOMMA_DETECT_B "TRUE"
  parameter \OPPOSITE_SELECT_A "FALSE"
  parameter \OPPOSITE_SELECT_B "FALSE"
  parameter \PCOMMA_32B_VALUE_A 32'10100001101000011010001010100010
  parameter \PCOMMA_32B_VALUE_B 32'10100001101000011010001010100010
  parameter \PCOMMA_DETECT_A "TRUE"
  parameter \PCOMMA_DETECT_B "TRUE"
  parameter \PCS_BIT_SLIP_A "FALSE"
  parameter \PCS_BIT_SLIP_B "FALSE"
  parameter \PMACLKENABLE_A "TRUE"
  parameter \PMACLKENABLE_B "TRUE"
  parameter \PMACOREPWRENABLE_A "TRUE"
  parameter \PMACOREPWRENABLE_B "TRUE"
  parameter \PMAIREFTRIM_A 4'0111
  parameter \PMAIREFTRIM_B 4'0111
  parameter \PMAVBGCTRL_A 5'00000
  parameter \PMAVBGCTRL_B 5'00000
  parameter \PMAVREFTRIM_A 4'0111
  parameter \PMAVREFTRIM_B 4'0111
  parameter \PMA_BIT_SLIP_A "FALSE"
  parameter \PMA_BIT_SLIP_B "FALSE"
  parameter \POWER_ENABLE_A "TRUE"
  parameter \POWER_ENABLE_B "TRUE"
  parameter \REPEATER_A "FALSE"
  parameter \REPEATER_B "FALSE"
  parameter \RXACTST_A "FALSE"
  parameter \RXACTST_B "FALSE"
  parameter \RXAFEEQ_A 9'000000000
  parameter \RXAFEEQ_B 9'000000000
  parameter \RXAFEPD_A "FALSE"
  parameter \RXAFEPD_B "FALSE"
  parameter \RXAFETST_A "FALSE"
  parameter \RXAFETST_B "FALSE"
  parameter \RXAPD_A "FALSE"
  parameter \RXAPD_B "FALSE"
  parameter \RXASYNCDIVIDE_A 2'00
  parameter \RXASYNCDIVIDE_B 2'00
  parameter \RXBY_32_A "TRUE"
  parameter \RXBY_32_B "TRUE"
  parameter \RXCDRLOS_A 6'000000
  parameter \RXCDRLOS_B 6'000000
  parameter \RXCLK0_FORCE_PMACLK_A "FALSE"
  parameter \RXCLK0_FORCE_PMACLK_B "FALSE"
  parameter \RXCLKMODE_A 6'110001
  parameter \RXCLKMODE_B 6'110001
  parameter \RXCMADJ_A 2'10
  parameter \RXCMADJ_B 2'10
  parameter \RXCPSEL_A "TRUE"
  parameter \RXCPSEL_B "TRUE"
  parameter \RXCPTST_A "FALSE"
  parameter \RXCPTST_B "FALSE"
  parameter \RXCRCCLOCKDOUBLE_A "FALSE"
  parameter \RXCRCCLOCKDOUBLE_B "FALSE"
  parameter \RXCRCENABLE_A "FALSE"
  parameter \RXCRCENABLE_B "FALSE"
  parameter \RXCRCINITVAL_A 0
  parameter \RXCRCINITVAL_B 0
  parameter \RXCRCINVERTGEN_A "FALSE"
  parameter \RXCRCINVERTGEN_B "FALSE"
  parameter \RXCRCSAMECLOCK_A "FALSE"
  parameter \RXCRCSAMECLOCK_B "FALSE"
  parameter \RXCTRL1_A 10'0000000110
  parameter \RXCTRL1_B 10'0000000110
  parameter \RXCYCLE_LIMIT_SEL_A 2'00
  parameter \RXCYCLE_LIMIT_SEL_B 2'00
  parameter \RXDATA_SEL_A 2'00
  parameter \RXDATA_SEL_B 2'00
  parameter \RXDCCOUPLE_A "FALSE"
  parameter \RXDCCOUPLE_B "FALSE"
  parameter \RXDIGRESET_A "FALSE"
  parameter \RXDIGRESET_B "FALSE"
  parameter \RXDIGRX_A "FALSE"
  parameter \RXDIGRX_B "FALSE"
  parameter \RXEQ_A 64'0100000000000000000000000000000000000000000000000000000000000000
  parameter \RXEQ_B 64'0100000000000000000000000000000000000000000000000000000000000000
  parameter \RXFDCAL_CLOCK_DIVIDE_A "NONE"
  parameter \RXFDCAL_CLOCK_DIVIDE_B "NONE"
  parameter \RXFDET_HYS_CAL_A 3'110
  parameter \RXFDET_HYS_CAL_B 3'110
  parameter \RXFDET_HYS_SEL_A 3'110
  parameter \RXFDET_HYS_SEL_B 3'110
  parameter \RXFDET_LCK_CAL_A 3'101
  parameter \RXFDET_LCK_CAL_B 3'101
  parameter \RXFDET_LCK_SEL_A 3'101
  parameter \RXFDET_LCK_SEL_B 3'101
  parameter \RXFECONTROL1_A 2'00
  parameter \RXFECONTROL1_B 2'00
  parameter \RXFECONTROL2_A 3'000
  parameter \RXFECONTROL2_B 3'000
  parameter \RXFETUNE_A 2'01
  parameter \RXFETUNE_B 2'01
  parameter \RXLB_A "FALSE"
  parameter \RXLB_B "FALSE"
  parameter \RXLKADJ_A 5'00000
  parameter \RXLKADJ_B 5'00000
  parameter \RXLKAPD_A "FALSE"
  parameter \RXLKAPD_B "FALSE"
  parameter \RXLOOPCAL_WAIT_A 2'00
  parameter \RXLOOPCAL_WAIT_B 2'00
  parameter \RXLOOPFILT_A 4'0111
  parameter \RXLOOPFILT_B 4'0111
  parameter \RXOUTDIV2SEL_A 1
  parameter \RXOUTDIV2SEL_B 1
  parameter \RXPDDTST_A "FALSE"
  parameter \RXPDDTST_B "FALSE"
  parameter \RXPD_A "FALSE"
  parameter \RXPD_B "FALSE"
  parameter \RXPLLNDIVSEL_A 8
  parameter \RXPLLNDIVSEL_B 8
  parameter \RXPMACLKSEL_A "REFCLK1"
  parameter \RXPMACLKSEL_B "REFCLK1"
  parameter \RXRCPADJ_A 3'011
  parameter \RXRCPADJ_B 3'011
  parameter \RXRCPPD_A "FALSE"
  parameter \RXRCPPD_B "FALSE"
  parameter \RXRECCLK1_USE_SYNC_A "FALSE"
  parameter \RXRECCLK1_USE_SYNC_B "FALSE"
  parameter \RXRIBADJ_A 2'11
  parameter \RXRIBADJ_B 2'11
  parameter \RXRPDPD_A "FALSE"
  parameter \RXRPDPD_B "FALSE"
  parameter \RXRSDPD_A "FALSE"
  parameter \RXRSDPD_B "FALSE"
  parameter \RXSLOWDOWN_CAL_A 2'00
  parameter \RXSLOWDOWN_CAL_B 2'00
  parameter \RXUSRDIVISOR_A 1
  parameter \RXUSRDIVISOR_B 1
  parameter \RXVCODAC_INIT_A 10'1010000000
  parameter \RXVCODAC_INIT_B 10'1010000000
  parameter \RXVCO_CTRL_ENABLE_A "TRUE"
  parameter \RXVCO_CTRL_ENABLE_B "TRUE"
  parameter \RX_BUFFER_USE_A "TRUE"
  parameter \RX_BUFFER_USE_B "TRUE"
  parameter \RX_CLOCK_DIVIDER_A 2'00
  parameter \RX_CLOCK_DIVIDER_B 2'00
  parameter \RX_LOS_INVALID_INCR_A 1
  parameter \RX_LOS_INVALID_INCR_B 1
  parameter \RX_LOS_THRESHOLD_A 4
  parameter \RX_LOS_THRESHOLD_B 4
  parameter \SAMPLE_8X_A "FALSE"
  parameter \SAMPLE_8X_B "FALSE"
  parameter \SH_CNT_MAX_A 64
  parameter \SH_CNT_MAX_B 64
  parameter \SH_INVALID_CNT_MAX_A 16
  parameter \SH_INVALID_CNT_MAX_B 16
  parameter \SLOWDOWN_CAL_A 2'00
  parameter \SLOWDOWN_CAL_B 2'00
  parameter \TXABPMACLKSEL_A "REFCLK1"
  parameter \TXABPMACLKSEL_B "REFCLK1"
  parameter \TXAPD_A "FALSE"
  parameter \TXAPD_B "FALSE"
  parameter \TXAREFBIASSEL_A "FALSE"
  parameter \TXAREFBIASSEL_B "FALSE"
  parameter \TXASYNCDIVIDE_A 2'00
  parameter \TXASYNCDIVIDE_B 2'00
  parameter \TXCLK0_FORCE_PMACLK_A "FALSE"
  parameter \TXCLK0_FORCE_PMACLK_B "FALSE"
  parameter \TXCLKMODE_A 4'1001
  parameter \TXCLKMODE_B 4'1001
  parameter \TXCPSEL_A "TRUE"
  parameter \TXCPSEL_B "TRUE"
  parameter \TXCRCCLOCKDOUBLE_A "FALSE"
  parameter \TXCRCCLOCKDOUBLE_B "FALSE"
  parameter \TXCRCENABLE_A "FALSE"
  parameter \TXCRCENABLE_B "FALSE"
  parameter \TXCRCINITVAL_A 0
  parameter \TXCRCINITVAL_B 0
  parameter \TXCRCINVERTGEN_A "FALSE"
  parameter \TXCRCINVERTGEN_B "FALSE"
  parameter \TXCRCSAMECLOCK_A "FALSE"
  parameter \TXCRCSAMECLOCK_B "FALSE"
  parameter \TXCTRL1_A 10'0000000110
  parameter \TXCTRL1_B 10'0000000110
  parameter \TXDATA_SEL_A 2'00
  parameter \TXDATA_SEL_B 2'00
  parameter \TXDAT_PRDRV_DAC_A 3'111
  parameter \TXDAT_PRDRV_DAC_B 3'111
  parameter \TXDAT_TAP_DAC_A 5'10110
  parameter \TXDAT_TAP_DAC_B 5'10110
  parameter \TXDIGPD_A "FALSE"
  parameter \TXDIGPD_B "FALSE"
  parameter \TXFDCAL_CLOCK_DIVIDE_A "NONE"
  parameter \TXFDCAL_CLOCK_DIVIDE_B "NONE"
  parameter \TXHIGHSIGNALEN_A "TRUE"
  parameter \TXHIGHSIGNALEN_B "TRUE"
  parameter \TXLOOPFILT_A 4'0111
  parameter \TXLOOPFILT_B 4'0111
  parameter \TXLVLSHFTPD_A "FALSE"
  parameter \TXLVLSHFTPD_B "FALSE"
  parameter \TXOUTCLK1_USE_SYNC_A "FALSE"
  parameter \TXOUTCLK1_USE_SYNC_B "FALSE"
  parameter \TXOUTDIV2SEL_A 1
  parameter \TXOUTDIV2SEL_B 1
  parameter \TXPD_A "FALSE"
  parameter \TXPD_B "FALSE"
  parameter \TXPHASESEL_A "FALSE"
  parameter \TXPHASESEL_B "FALSE"
  parameter \TXPLLNDIVSEL_A 8
  parameter \TXPLLNDIVSEL_B 8
  parameter \TXPOST_PRDRV_DAC_A 3'111
  parameter \TXPOST_PRDRV_DAC_B 3'111
  parameter \TXPOST_TAP_DAC_A 5'01110
  parameter \TXPOST_TAP_DAC_B 5'01110
  parameter \TXPOST_TAP_PD_A "TRUE"
  parameter \TXPOST_TAP_PD_B "TRUE"
  parameter \TXPRE_PRDRV_DAC_A 3'111
  parameter \TXPRE_PRDRV_DAC_B 3'111
  parameter \TXPRE_TAP_DAC_A 5'00000
  parameter \TXPRE_TAP_DAC_B 5'00000
  parameter \TXPRE_TAP_PD_A "TRUE"
  parameter \TXPRE_TAP_PD_B "TRUE"
  parameter \TXSLEWRATE_A "FALSE"
  parameter \TXSLEWRATE_B "FALSE"
  parameter \TXTERMTRIM_A 4'1100
  parameter \TXTERMTRIM_B 4'1100
  parameter \TX_BUFFER_USE_A "TRUE"
  parameter \TX_BUFFER_USE_B "TRUE"
  parameter \TX_CLOCK_DIVIDER_A 2'00
  parameter \TX_CLOCK_DIVIDER_B 2'00
  parameter \VCODAC_INIT_A 10'1010000000
  parameter \VCODAC_INIT_B 10'1010000000
  parameter \VCO_CTRL_ENABLE_A "TRUE"
  parameter \VCO_CTRL_ENABLE_B "TRUE"
  parameter \VREFBIASMODE_A 2'11
  parameter \VREFBIASMODE_B 2'11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11581.17-11581.25"
  wire width 5 input 189 \CHBONDIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11582.17-11582.25"
  wire width 5 input 190 \CHBONDIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11443.18-11443.26"
  wire width 5 output 51 \CHBONDOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11444.18-11444.26"
  wire width 5 output 52 \CHBONDOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11589.17-11589.23"
  wire width 8 input 197 \DADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11590.17-11590.23"
  wire width 8 input 198 \DADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11463.11-11463.16"
  wire input 71 \DCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11464.11-11464.16"
  wire input 72 \DCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11465.11-11465.15"
  wire input 73 \DENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11466.11-11466.15"
  wire input 74 \DENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11565.18-11565.21"
  wire width 16 input 173 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11566.18-11566.21"
  wire width 16 input 174 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11435.19-11435.22"
  wire width 16 output 43 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11436.19-11436.22"
  wire width 16 output 44 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11393.12-11393.17"
  wire output 1 \DRDYA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11394.12-11394.17"
  wire output 2 \DRDYB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11467.11-11467.15"
  wire input 75 \DWEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11468.11-11468.15"
  wire input 76 \DWEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11469.11-11469.22"
  wire input 77 \ENCHANSYNCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11470.11-11470.22"
  wire input 78 \ENCHANSYNCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11471.11-11471.25"
  wire input 79 \ENMCOMMAALIGNA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11472.11-11472.25"
  wire input 80 \ENMCOMMAALIGNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11473.11-11473.25"
  wire input 81 \ENPCOMMAALIGNA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11474.11-11474.25"
  wire input 82 \ENPCOMMAALIGNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11475.11-11475.19"
  wire input 83 \GREFCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11476.11-11476.19"
  wire input 84 \GREFCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11567.17-11567.26"
  wire width 2 input 175 \LOOPBACKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11568.17-11568.26"
  wire width 2 input 176 \LOOPBACKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11477.11-11477.21"
  wire input 85 \POWERDOWNA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11478.11-11478.21"
  wire input 86 \POWERDOWNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11479.11-11479.19"
  wire input 87 \REFCLK1A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11480.11-11480.19"
  wire input 88 \REFCLK1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11481.11-11481.19"
  wire input 89 \REFCLK2A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11482.11-11482.19"
  wire input 90 \REFCLK2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11483.11-11483.16"
  wire input 91 \RX1NA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11484.11-11484.16"
  wire input 92 \RX1NB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11485.11-11485.16"
  wire input 93 \RX1PA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11486.11-11486.16"
  wire input 94 \RX1PB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11487.11-11487.32"
  wire input 95 \RXBLOCKSYNC64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11488.11-11488.32"
  wire input 96 \RXBLOCKSYNC64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11395.12-11395.21"
  wire output 3 \RXBUFERRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11396.12-11396.21"
  wire output 4 \RXBUFERRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11397.12-11397.22"
  wire output 5 \RXCALFAILA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11398.12-11398.22"
  wire output 6 \RXCALFAILB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11449.18-11449.32"
  wire width 8 output 57 \RXCHARISCOMMAA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11450.18-11450.32"
  wire width 8 output 58 \RXCHARISCOMMAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11451.18-11451.28"
  wire width 8 output 59 \RXCHARISKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11452.18-11452.28"
  wire width 8 output 60 \RXCHARISKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11489.11-11489.23"
  wire input 97 \RXCLKSTABLEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11490.11-11490.23"
  wire input 98 \RXCLKSTABLEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11399.12-11399.23"
  wire output 7 \RXCOMMADETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11400.12-11400.23"
  wire output 8 \RXCOMMADETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11491.11-11491.25"
  wire input 99 \RXCOMMADETUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11492.11-11492.25"
  wire input 100 \RXCOMMADETUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11493.11-11493.20"
  wire input 101 \RXCRCCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11494.11-11494.20"
  wire input 102 \RXCRCCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11495.11-11495.26"
  wire input 103 \RXCRCDATAVALIDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11496.11-11496.26"
  wire input 104 \RXCRCDATAVALIDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11577.17-11577.32"
  wire width 3 input 185 \RXCRCDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11578.17-11578.32"
  wire width 3 input 186 \RXCRCDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11583.18-11583.26"
  wire width 64 input 191 \RXCRCINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11584.18-11584.26"
  wire width 64 input 192 \RXCRCINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11497.11-11497.21"
  wire input 105 \RXCRCINITA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11498.11-11498.21"
  wire input 106 \RXCRCINITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11499.11-11499.23"
  wire input 107 \RXCRCINTCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11500.11-11500.23"
  wire input 108 \RXCRCINTCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11439.19-11439.28"
  wire width 32 output 47 \RXCRCOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11440.19-11440.28"
  wire width 32 output 48 \RXCRCOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11501.11-11501.19"
  wire input 109 \RXCRCPDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11502.11-11502.19"
  wire input 110 \RXCRCPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11503.11-11503.22"
  wire input 111 \RXCRCRESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11504.11-11504.22"
  wire input 112 \RXCRCRESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11401.12-11401.25"
  wire output 9 \RXCYCLELIMITA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11402.12-11402.25"
  wire output 10 \RXCYCLELIMITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11447.19-11447.26"
  wire width 64 output 55 \RXDATAA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11448.19-11448.26"
  wire width 64 output 56 \RXDATAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11569.17-11569.29"
  wire width 2 input 177 \RXDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11570.17-11570.29"
  wire width 2 input 178 \RXDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11505.11-11505.26"
  wire input 113 \RXDEC64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11506.11-11506.26"
  wire input 114 \RXDEC64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11507.11-11507.25"
  wire input 115 \RXDEC8B10BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11508.11-11508.25"
  wire input 116 \RXDEC8B10BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11509.11-11509.30"
  wire input 117 \RXDESCRAM64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11510.11-11510.30"
  wire input 118 \RXDESCRAM64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11453.18-11453.28"
  wire width 8 output 61 \RXDISPERRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11454.18-11454.28"
  wire width 8 output 62 \RXDISPERRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11511.11-11511.23"
  wire input 119 \RXIGNOREBTFA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11512.11-11512.23"
  wire input 120 \RXIGNOREBTFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11571.17-11571.32"
  wire width 2 input 179 \RXINTDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11572.17-11572.32"
  wire width 2 input 180 \RXINTDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11403.12-11403.19"
  wire output 11 \RXLOCKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11404.12-11404.19"
  wire output 12 \RXLOCKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11437.18-11437.31"
  wire width 2 output 45 \RXLOSSOFSYNCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11438.18-11438.31"
  wire width 2 output 46 \RXLOSSOFSYNCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11405.12-11405.19"
  wire output 13 \RXMCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11406.12-11406.19"
  wire output 14 \RXMCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11455.18-11455.31"
  wire width 8 output 63 \RXNOTINTABLEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11456.18-11456.31"
  wire width 8 output 64 \RXNOTINTABLEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11407.12-11407.25"
  wire output 15 \RXPCSHCLKOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11408.12-11408.25"
  wire output 16 \RXPCSHCLKOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11513.11-11513.22"
  wire input 121 \RXPMARESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11514.11-11514.22"
  wire input 122 \RXPMARESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11515.11-11515.22"
  wire input 123 \RXPOLARITYA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11516.11-11516.22"
  wire input 124 \RXPOLARITYB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11409.12-11409.22"
  wire output 17 \RXREALIGNA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11410.12-11410.22"
  wire output 18 \RXREALIGNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11411.12-11411.22"
  wire output 19 \RXRECCLK1A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11412.12-11412.22"
  wire output 20 \RXRECCLK1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11413.12-11413.22"
  wire output 21 \RXRECCLK2A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11414.12-11414.22"
  wire output 22 \RXRECCLK2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11517.11-11517.19"
  wire input 125 \RXRESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11518.11-11518.19"
  wire input 126 \RXRESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11457.18-11457.28"
  wire width 8 output 65 \RXRUNDISPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11458.18-11458.28"
  wire width 8 output 66 \RXRUNDISPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11415.12-11415.21"
  wire output 23 \RXSIGDETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11416.12-11416.21"
  wire output 24 \RXSIGDETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11519.11-11519.19"
  wire input 127 \RXSLIDEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11520.11-11520.19"
  wire input 128 \RXSLIDEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11445.18-11445.27"
  wire width 6 output 53 \RXSTATUSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11446.18-11446.27"
  wire width 6 output 54 \RXSTATUSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11521.11-11521.18"
  wire input 129 \RXSYNCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11522.11-11522.18"
  wire input 130 \RXSYNCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11523.11-11523.21"
  wire input 131 \RXUSRCLK2A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11524.11-11524.21"
  wire input 132 \RXUSRCLK2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11525.11-11525.20"
  wire input 133 \RXUSRCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11526.11-11526.20"
  wire input 134 \RXUSRCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11417.12-11417.17"
  wire output 25 \TX1NA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11418.12-11418.17"
  wire output 26 \TX1NB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11419.12-11419.17"
  wire output 27 \TX1PA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11420.12-11420.17"
  wire output 28 \TX1PB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11421.12-11421.21"
  wire output 29 \TXBUFERRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11422.12-11422.21"
  wire output 30 \TXBUFERRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11591.17-11591.31"
  wire width 8 input 199 \TXBYPASS8B10BA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11592.17-11592.31"
  wire width 8 input 200 \TXBYPASS8B10BB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11423.12-11423.22"
  wire output 31 \TXCALFAILA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11424.12-11424.22"
  wire output 32 \TXCALFAILB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11593.17-11593.32"
  wire width 8 input 201 \TXCHARDISPMODEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11594.17-11594.32"
  wire width 8 input 202 \TXCHARDISPMODEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11595.17-11595.31"
  wire width 8 input 203 \TXCHARDISPVALA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11596.17-11596.31"
  wire width 8 input 204 \TXCHARDISPVALB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11597.17-11597.27"
  wire width 8 input 205 \TXCHARISKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11598.17-11598.27"
  wire width 8 input 206 \TXCHARISKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11527.11-11527.23"
  wire input 135 \TXCLKSTABLEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11528.11-11528.23"
  wire input 136 \TXCLKSTABLEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11529.11-11529.20"
  wire input 137 \TXCRCCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11530.11-11530.20"
  wire input 138 \TXCRCCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11531.11-11531.26"
  wire input 139 \TXCRCDATAVALIDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11532.11-11532.26"
  wire input 140 \TXCRCDATAVALIDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11579.17-11579.32"
  wire width 3 input 187 \TXCRCDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11580.17-11580.32"
  wire width 3 input 188 \TXCRCDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11585.18-11585.26"
  wire width 64 input 193 \TXCRCINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11586.18-11586.26"
  wire width 64 input 194 \TXCRCINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11533.11-11533.21"
  wire input 141 \TXCRCINITA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11534.11-11534.21"
  wire input 142 \TXCRCINITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11535.11-11535.23"
  wire input 143 \TXCRCINTCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11536.11-11536.23"
  wire input 144 \TXCRCINTCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11441.19-11441.28"
  wire width 32 output 49 \TXCRCOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11442.19-11442.28"
  wire width 32 output 50 \TXCRCOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11537.11-11537.19"
  wire input 145 \TXCRCPDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11538.11-11538.19"
  wire input 146 \TXCRCPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11539.11-11539.22"
  wire input 147 \TXCRCRESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11540.11-11540.22"
  wire input 148 \TXCRCRESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11425.12-11425.25"
  wire output 33 \TXCYCLELIMITA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11426.12-11426.25"
  wire output 34 \TXCYCLELIMITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11587.18-11587.25"
  wire width 64 input 195 \TXDATAA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11588.18-11588.25"
  wire width 64 input 196 \TXDATAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11573.17-11573.29"
  wire width 2 input 181 \TXDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11574.17-11574.29"
  wire width 2 input 182 \TXDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11541.11-11541.26"
  wire input 149 \TXENC64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11542.11-11542.26"
  wire input 150 \TXENC64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11543.11-11543.25"
  wire input 151 \TXENC8B10BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11544.11-11544.25"
  wire input 152 \TXENC8B10BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11545.11-11545.19"
  wire input 153 \TXENOOBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11546.11-11546.19"
  wire input 154 \TXENOOBB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11547.11-11547.30"
  wire input 155 \TXGEARBOX64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11548.11-11548.30"
  wire input 156 \TXGEARBOX64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11549.11-11549.21"
  wire input 157 \TXINHIBITA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11550.11-11550.21"
  wire input 158 \TXINHIBITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11575.17-11575.32"
  wire width 2 input 183 \TXINTDATAWIDTHA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11576.17-11576.32"
  wire width 2 input 184 \TXINTDATAWIDTHB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11459.18-11459.25"
  wire width 8 output 67 \TXKERRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11460.18-11460.25"
  wire width 8 output 68 \TXKERRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11427.12-11427.19"
  wire output 35 \TXLOCKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11428.12-11428.19"
  wire output 36 \TXLOCKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11429.12-11429.22"
  wire output 37 \TXOUTCLK1A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11430.12-11430.22"
  wire output 38 \TXOUTCLK1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11431.12-11431.22"
  wire output 39 \TXOUTCLK2A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11432.12-11432.22"
  wire output 40 \TXOUTCLK2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11433.12-11433.25"
  wire output 41 \TXPCSHCLKOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11434.12-11434.25"
  wire output 42 \TXPCSHCLKOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11551.11-11551.22"
  wire input 159 \TXPMARESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11552.11-11552.22"
  wire input 160 \TXPMARESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11553.11-11553.22"
  wire input 161 \TXPOLARITYA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11554.11-11554.22"
  wire input 162 \TXPOLARITYB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11555.11-11555.19"
  wire input 163 \TXRESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11556.11-11556.19"
  wire input 164 \TXRESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11461.18-11461.28"
  wire width 8 output 69 \TXRUNDISPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11462.18-11462.28"
  wire width 8 output 70 \TXRUNDISPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11557.11-11557.28"
  wire input 165 \TXSCRAM64B66BUSEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11558.11-11558.28"
  wire input 166 \TXSCRAM64B66BUSEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11559.11-11559.18"
  wire input 167 \TXSYNCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11560.11-11560.18"
  wire input 168 \TXSYNCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11561.11-11561.21"
  wire input 169 \TXUSRCLK2A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11562.11-11562.21"
  wire input 170 \TXUSRCLK2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11563.11-11563.20"
  wire input 171 \TXUSRCLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11564.11-11564.20"
  wire input 172 \TXUSRCLKB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12439.1-12905.10"
module \GTHE1_QUAD
  parameter \BER_CONST_PTRN0 16'0000000000000000
  parameter \BER_CONST_PTRN1 16'0000000000000000
  parameter \BUFFER_CONFIG_LANE0 16'0100000000000100
  parameter \BUFFER_CONFIG_LANE1 16'0100000000000100
  parameter \BUFFER_CONFIG_LANE2 16'0100000000000100
  parameter \BUFFER_CONFIG_LANE3 16'0100000000000100
  parameter \DFE_TRAIN_CTRL_LANE0 16'0000000000000000
  parameter \DFE_TRAIN_CTRL_LANE1 16'0000000000000000
  parameter \DFE_TRAIN_CTRL_LANE2 16'0000000000000000
  parameter \DFE_TRAIN_CTRL_LANE3 16'0000000000000000
  parameter \DLL_CFG0 16'1000001000000010
  parameter \DLL_CFG1 16'0000000000000000
  parameter \E10GBASEKR_LD_COEFF_UPD_LANE0 16'0000000000000000
  parameter \E10GBASEKR_LD_COEFF_UPD_LANE1 16'0000000000000000
  parameter \E10GBASEKR_LD_COEFF_UPD_LANE2 16'0000000000000000
  parameter \E10GBASEKR_LD_COEFF_UPD_LANE3 16'0000000000000000
  parameter \E10GBASEKR_LP_COEFF_UPD_LANE0 16'0000000000000000
  parameter \E10GBASEKR_LP_COEFF_UPD_LANE1 16'0000000000000000
  parameter \E10GBASEKR_LP_COEFF_UPD_LANE2 16'0000000000000000
  parameter \E10GBASEKR_LP_COEFF_UPD_LANE3 16'0000000000000000
  parameter \E10GBASEKR_PMA_CTRL_LANE0 16'0000000000000010
  parameter \E10GBASEKR_PMA_CTRL_LANE1 16'0000000000000010
  parameter \E10GBASEKR_PMA_CTRL_LANE2 16'0000000000000010
  parameter \E10GBASEKR_PMA_CTRL_LANE3 16'0000000000000010
  parameter \E10GBASEKX_CTRL_LANE0 16'0000000000000000
  parameter \E10GBASEKX_CTRL_LANE1 16'0000000000000000
  parameter \E10GBASEKX_CTRL_LANE2 16'0000000000000000
  parameter \E10GBASEKX_CTRL_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_CFG_LANE0 16'0000011100001100
  parameter \E10GBASER_PCS_CFG_LANE1 16'0000011100001100
  parameter \E10GBASER_PCS_CFG_LANE2 16'0000011100001100
  parameter \E10GBASER_PCS_CFG_LANE3 16'0000011100001100
  parameter \E10GBASER_PCS_SEEDA0_LANE0 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDA0_LANE1 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDA0_LANE2 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDA0_LANE3 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDA1_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA1_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA1_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA1_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA2_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA2_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA2_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA2_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA3_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA3_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA3_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDA3_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB0_LANE0 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDB0_LANE1 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDB0_LANE2 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDB0_LANE3 16'0000000000000001
  parameter \E10GBASER_PCS_SEEDB1_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB1_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB1_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB1_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB2_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB2_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB2_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB2_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB3_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB3_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB3_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_SEEDB3_LANE3 16'0000000000000000
  parameter \E10GBASER_PCS_TEST_CTRL_LANE0 16'0000000000000000
  parameter \E10GBASER_PCS_TEST_CTRL_LANE1 16'0000000000000000
  parameter \E10GBASER_PCS_TEST_CTRL_LANE2 16'0000000000000000
  parameter \E10GBASER_PCS_TEST_CTRL_LANE3 16'0000000000000000
  parameter \E10GBASEX_PCS_TSTCTRL_LANE0 16'0000000000000000
  parameter \E10GBASEX_PCS_TSTCTRL_LANE1 16'0000000000000000
  parameter \E10GBASEX_PCS_TSTCTRL_LANE2 16'0000000000000000
  parameter \E10GBASEX_PCS_TSTCTRL_LANE3 16'0000000000000000
  parameter \GLBL0_NOISE_CTRL 16'1111000010111000
  parameter \GLBL_AMON_SEL 16'0000000000000000
  parameter \GLBL_DMON_SEL 16'0000001000000000
  parameter \GLBL_PWR_CTRL 16'0000000000000000
  parameter \GTH_CFG_PWRUP_LANE0 1'1
  parameter \GTH_CFG_PWRUP_LANE1 1'1
  parameter \GTH_CFG_PWRUP_LANE2 1'1
  parameter \GTH_CFG_PWRUP_LANE3 1'1
  parameter \LANE_AMON_SEL 16'0000000011110000
  parameter \LANE_DMON_SEL 16'0000000000000000
  parameter \LANE_LNK_CFGOVRD 16'0000000000000000
  parameter \LANE_PWR_CTRL_LANE0 16'0000010000000000
  parameter \LANE_PWR_CTRL_LANE1 16'0000010000000000
  parameter \LANE_PWR_CTRL_LANE2 16'0000010000000000
  parameter \LANE_PWR_CTRL_LANE3 16'0000010000000000
  parameter \LNK_TRN_CFG_LANE0 16'0000000000000000
  parameter \LNK_TRN_CFG_LANE1 16'0000000000000000
  parameter \LNK_TRN_CFG_LANE2 16'0000000000000000
  parameter \LNK_TRN_CFG_LANE3 16'0000000000000000
  parameter \LNK_TRN_COEFF_REQ_LANE0 16'0000000000000000
  parameter \LNK_TRN_COEFF_REQ_LANE1 16'0000000000000000
  parameter \LNK_TRN_COEFF_REQ_LANE2 16'0000000000000000
  parameter \LNK_TRN_COEFF_REQ_LANE3 16'0000000000000000
  parameter \MISC_CFG 16'0000000000001000
  parameter \MODE_CFG1 16'0000000000000000
  parameter \MODE_CFG2 16'0000000000000000
  parameter \MODE_CFG3 16'0000000000000000
  parameter \MODE_CFG4 16'0000000000000000
  parameter \MODE_CFG5 16'0000000000000000
  parameter \MODE_CFG6 16'0000000000000000
  parameter \MODE_CFG7 16'0000000000000000
  parameter \PCS_ABILITY_LANE0 16'0000000000010000
  parameter \PCS_ABILITY_LANE1 16'0000000000010000
  parameter \PCS_ABILITY_LANE2 16'0000000000010000
  parameter \PCS_ABILITY_LANE3 16'0000000000010000
  parameter \PCS_CTRL1_LANE0 16'0010000001000000
  parameter \PCS_CTRL1_LANE1 16'0010000001000000
  parameter \PCS_CTRL1_LANE2 16'0010000001000000
  parameter \PCS_CTRL1_LANE3 16'0010000001000000
  parameter \PCS_CTRL2_LANE0 16'0000000000000000
  parameter \PCS_CTRL2_LANE1 16'0000000000000000
  parameter \PCS_CTRL2_LANE2 16'0000000000000000
  parameter \PCS_CTRL2_LANE3 16'0000000000000000
  parameter \PCS_MISC_CFG_0_LANE0 16'0001000100010110
  parameter \PCS_MISC_CFG_0_LANE1 16'0001000100010110
  parameter \PCS_MISC_CFG_0_LANE2 16'0001000100010110
  parameter \PCS_MISC_CFG_0_LANE3 16'0001000100010110
  parameter \PCS_MISC_CFG_1_LANE0 16'0000000000000000
  parameter \PCS_MISC_CFG_1_LANE1 16'0000000000000000
  parameter \PCS_MISC_CFG_1_LANE2 16'0000000000000000
  parameter \PCS_MISC_CFG_1_LANE3 16'0000000000000000
  parameter \PCS_MODE_LANE0 16'0000000000000000
  parameter \PCS_MODE_LANE1 16'0000000000000000
  parameter \PCS_MODE_LANE2 16'0000000000000000
  parameter \PCS_MODE_LANE3 16'0000000000000000
  parameter \PCS_RESET_1_LANE0 16'0000000000000010
  parameter \PCS_RESET_1_LANE1 16'0000000000000010
  parameter \PCS_RESET_1_LANE2 16'0000000000000010
  parameter \PCS_RESET_1_LANE3 16'0000000000000010
  parameter \PCS_RESET_LANE0 16'0000000000000000
  parameter \PCS_RESET_LANE1 16'0000000000000000
  parameter \PCS_RESET_LANE2 16'0000000000000000
  parameter \PCS_RESET_LANE3 16'0000000000000000
  parameter \PCS_TYPE_LANE0 16'0000000000101100
  parameter \PCS_TYPE_LANE1 16'0000000000101100
  parameter \PCS_TYPE_LANE2 16'0000000000101100
  parameter \PCS_TYPE_LANE3 16'0000000000101100
  parameter \PLL_CFG0 16'1001010111011111
  parameter \PLL_CFG1 16'1000000111000000
  parameter \PLL_CFG2 16'0000010000100100
  parameter \PMA_CTRL1_LANE0 16'0000000000000000
  parameter \PMA_CTRL1_LANE1 16'0000000000000000
  parameter \PMA_CTRL1_LANE2 16'0000000000000000
  parameter \PMA_CTRL1_LANE3 16'0000000000000000
  parameter \PMA_CTRL2_LANE0 16'0000000000001011
  parameter \PMA_CTRL2_LANE1 16'0000000000001011
  parameter \PMA_CTRL2_LANE2 16'0000000000001011
  parameter \PMA_CTRL2_LANE3 16'0000000000001011
  parameter \PMA_LPBK_CTRL_LANE0 16'0000000000000100
  parameter \PMA_LPBK_CTRL_LANE1 16'0000000000000100
  parameter \PMA_LPBK_CTRL_LANE2 16'0000000000000100
  parameter \PMA_LPBK_CTRL_LANE3 16'0000000000000100
  parameter \PRBS_BER_CFG0_LANE0 16'0000000000000000
  parameter \PRBS_BER_CFG0_LANE1 16'0000000000000000
  parameter \PRBS_BER_CFG0_LANE2 16'0000000000000000
  parameter \PRBS_BER_CFG0_LANE3 16'0000000000000000
  parameter \PRBS_BER_CFG1_LANE0 16'0000000000000000
  parameter \PRBS_BER_CFG1_LANE1 16'0000000000000000
  parameter \PRBS_BER_CFG1_LANE2 16'0000000000000000
  parameter \PRBS_BER_CFG1_LANE3 16'0000000000000000
  parameter \PRBS_CFG_LANE0 16'0000000000001010
  parameter \PRBS_CFG_LANE1 16'0000000000001010
  parameter \PRBS_CFG_LANE2 16'0000000000001010
  parameter \PRBS_CFG_LANE3 16'0000000000001010
  parameter \PTRN_CFG0_LSB 16'0101010101010101
  parameter \PTRN_CFG0_MSB 16'0101010101010101
  parameter \PTRN_LEN_CFG 16'0000000000011111
  parameter \PWRUP_DLY 16'0000000000000000
  parameter \RX_AEQ_VAL0_LANE0 16'0000001111000000
  parameter \RX_AEQ_VAL0_LANE1 16'0000001111000000
  parameter \RX_AEQ_VAL0_LANE2 16'0000001111000000
  parameter \RX_AEQ_VAL0_LANE3 16'0000001111000000
  parameter \RX_AEQ_VAL1_LANE0 16'0000000000000000
  parameter \RX_AEQ_VAL1_LANE1 16'0000000000000000
  parameter \RX_AEQ_VAL1_LANE2 16'0000000000000000
  parameter \RX_AEQ_VAL1_LANE3 16'0000000000000000
  parameter \RX_AGC_CTRL_LANE0 16'0000000000000000
  parameter \RX_AGC_CTRL_LANE1 16'0000000000000000
  parameter \RX_AGC_CTRL_LANE2 16'0000000000000000
  parameter \RX_AGC_CTRL_LANE3 16'0000000000000000
  parameter \RX_CDR_CTRL0_LANE0 16'0000000000000101
  parameter \RX_CDR_CTRL0_LANE1 16'0000000000000101
  parameter \RX_CDR_CTRL0_LANE2 16'0000000000000101
  parameter \RX_CDR_CTRL0_LANE3 16'0000000000000101
  parameter \RX_CDR_CTRL1_LANE0 16'0100001000000000
  parameter \RX_CDR_CTRL1_LANE1 16'0100001000000000
  parameter \RX_CDR_CTRL1_LANE2 16'0100001000000000
  parameter \RX_CDR_CTRL1_LANE3 16'0100001000000000
  parameter \RX_CDR_CTRL2_LANE0 16'0010000000000000
  parameter \RX_CDR_CTRL2_LANE1 16'0010000000000000
  parameter \RX_CDR_CTRL2_LANE2 16'0010000000000000
  parameter \RX_CDR_CTRL2_LANE3 16'0010000000000000
  parameter \RX_CFG0_LANE0 16'0000010100000000
  parameter \RX_CFG0_LANE1 16'0000010100000000
  parameter \RX_CFG0_LANE2 16'0000010100000000
  parameter \RX_CFG0_LANE3 16'0000010100000000
  parameter \RX_CFG1_LANE0 16'1000001000011111
  parameter \RX_CFG1_LANE1 16'1000001000011111
  parameter \RX_CFG1_LANE2 16'1000001000011111
  parameter \RX_CFG1_LANE3 16'1000001000011111
  parameter \RX_CFG2_LANE0 16'0001000000000001
  parameter \RX_CFG2_LANE1 16'0001000000000001
  parameter \RX_CFG2_LANE2 16'0001000000000001
  parameter \RX_CFG2_LANE3 16'0001000000000001
  parameter \RX_CTLE_CTRL_LANE0 16'0000000010001111
  parameter \RX_CTLE_CTRL_LANE1 16'0000000010001111
  parameter \RX_CTLE_CTRL_LANE2 16'0000000010001111
  parameter \RX_CTLE_CTRL_LANE3 16'0000000010001111
  parameter \RX_CTRL_OVRD_LANE0 16'0000000000001100
  parameter \RX_CTRL_OVRD_LANE1 16'0000000000001100
  parameter \RX_CTRL_OVRD_LANE2 16'0000000000001100
  parameter \RX_CTRL_OVRD_LANE3 16'0000000000001100
  parameter \RX_FABRIC_WIDTH0 6466
  parameter \RX_FABRIC_WIDTH1 6466
  parameter \RX_FABRIC_WIDTH2 6466
  parameter \RX_FABRIC_WIDTH3 6466
  parameter \RX_LOOP_CTRL_LANE0 16'0000000001111111
  parameter \RX_LOOP_CTRL_LANE1 16'0000000001111111
  parameter \RX_LOOP_CTRL_LANE2 16'0000000001111111
  parameter \RX_LOOP_CTRL_LANE3 16'0000000001111111
  parameter \RX_MVAL0_LANE0 16'0000000000000000
  parameter \RX_MVAL0_LANE1 16'0000000000000000
  parameter \RX_MVAL0_LANE2 16'0000000000000000
  parameter \RX_MVAL0_LANE3 16'0000000000000000
  parameter \RX_MVAL1_LANE0 16'0000000000000000
  parameter \RX_MVAL1_LANE1 16'0000000000000000
  parameter \RX_MVAL1_LANE2 16'0000000000000000
  parameter \RX_MVAL1_LANE3 16'0000000000000000
  parameter \RX_P0S_CTRL 16'0001001000000110
  parameter \RX_P0_CTRL 16'0001000111110000
  parameter \RX_P1_CTRL 16'0001001000001111
  parameter \RX_P2_CTRL 16'0000111000001111
  parameter \RX_PI_CTRL0 16'1101001011110000
  parameter \RX_PI_CTRL1 16'0000000010000000
  parameter \SIM_GTHRESET_SPEEDUP 1
  parameter \SIM_VERSION "1.0"
  parameter \SLICE_CFG 16'0000000000000000
  parameter \SLICE_NOISE_CTRL_0_LANE01 16'0000000000000000
  parameter \SLICE_NOISE_CTRL_0_LANE23 16'0000000000000000
  parameter \SLICE_NOISE_CTRL_1_LANE01 16'0000000000000000
  parameter \SLICE_NOISE_CTRL_1_LANE23 16'0000000000000000
  parameter \SLICE_NOISE_CTRL_2_LANE01 16'0111111111111111
  parameter \SLICE_NOISE_CTRL_2_LANE23 16'0111111111111111
  parameter \SLICE_TX_RESET_LANE01 16'0000000000000000
  parameter \SLICE_TX_RESET_LANE23 16'0000000000000000
  parameter \TERM_CTRL_LANE0 16'0101000000000111
  parameter \TERM_CTRL_LANE1 16'0101000000000111
  parameter \TERM_CTRL_LANE2 16'0101000000000111
  parameter \TERM_CTRL_LANE3 16'0101000000000111
  parameter \TX_CFG0_LANE0 16'0010000000111101
  parameter \TX_CFG0_LANE1 16'0010000000111101
  parameter \TX_CFG0_LANE2 16'0010000000111101
  parameter \TX_CFG0_LANE3 16'0010000000111101
  parameter \TX_CFG1_LANE0 16'0000111100000000
  parameter \TX_CFG1_LANE1 16'0000111100000000
  parameter \TX_CFG1_LANE2 16'0000111100000000
  parameter \TX_CFG1_LANE3 16'0000111100000000
  parameter \TX_CFG2_LANE0 16'0000000010000001
  parameter \TX_CFG2_LANE1 16'0000000010000001
  parameter \TX_CFG2_LANE2 16'0000000010000001
  parameter \TX_CFG2_LANE3 16'0000000010000001
  parameter \TX_CLK_SEL0_LANE0 16'0010000100100001
  parameter \TX_CLK_SEL0_LANE1 16'0010000100100001
  parameter \TX_CLK_SEL0_LANE2 16'0010000100100001
  parameter \TX_CLK_SEL0_LANE3 16'0010000100100001
  parameter \TX_CLK_SEL1_LANE0 16'0010000100100001
  parameter \TX_CLK_SEL1_LANE1 16'0010000100100001
  parameter \TX_CLK_SEL1_LANE2 16'0010000100100001
  parameter \TX_CLK_SEL1_LANE3 16'0010000100100001
  parameter \TX_DISABLE_LANE0 16'0000000000000000
  parameter \TX_DISABLE_LANE1 16'0000000000000000
  parameter \TX_DISABLE_LANE2 16'0000000000000000
  parameter \TX_DISABLE_LANE3 16'0000000000000000
  parameter \TX_FABRIC_WIDTH0 6466
  parameter \TX_FABRIC_WIDTH1 6466
  parameter \TX_FABRIC_WIDTH2 6466
  parameter \TX_FABRIC_WIDTH3 6466
  parameter \TX_P0P0S_CTRL 16'0000011000001100
  parameter \TX_P1P2_CTRL 16'0000110000111001
  parameter \TX_PREEMPH_LANE0 16'0000000010100001
  parameter \TX_PREEMPH_LANE1 16'0000000010100001
  parameter \TX_PREEMPH_LANE2 16'0000000010100001
  parameter \TX_PREEMPH_LANE3 16'0000000010100001
  parameter \TX_PWR_RATE_OVRD_LANE0 16'0000000001100000
  parameter \TX_PWR_RATE_OVRD_LANE1 16'0000000001100000
  parameter \TX_PWR_RATE_OVRD_LANE2 16'0000000001100000
  parameter \TX_PWR_RATE_OVRD_LANE3 16'0000000001100000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12861.18-12861.23"
  wire width 16 input 133 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12801.11-12801.15"
  wire input 73 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12802.11-12802.14"
  wire input 74 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12803.11-12803.24"
  wire input 75 \DFETRAINCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12804.11-12804.24"
  wire input 76 \DFETRAINCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12805.11-12805.24"
  wire input 77 \DFETRAINCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12806.11-12806.24"
  wire input 78 \DFETRAINCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12862.18-12862.20"
  wire width 16 input 134 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12807.11-12807.21"
  wire input 79 \DISABLEDRP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12729.12-12729.16"
  wire output 1 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12779.19-12779.24"
  wire width 16 output 51 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12808.11-12808.14"
  wire input 80 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12809.11-12809.18"
  wire input 81 \GTHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12730.12-12730.23"
  wire output 2 \GTHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12810.11-12810.19"
  wire input 82 \GTHRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12811.11-12811.22"
  wire input 83 \GTHX2LANE01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12812.11-12812.22"
  wire input 84 \GTHX2LANE23
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12813.11-12813.20"
  wire input 85 \GTHX4LANE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12890.17-12890.31"
  wire width 4 input 162 \MGMTPCSLANESEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12891.17-12891.31"
  wire width 5 input 163 \MGMTPCSMMDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12731.12-12731.24"
  wire output 3 \MGMTPCSRDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12780.19-12780.32"
  wire width 16 output 52 \MGMTPCSRDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12863.18-12863.32"
  wire width 16 input 135 \MGMTPCSREGADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12814.11-12814.23"
  wire input 86 \MGMTPCSREGRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12815.11-12815.23"
  wire input 87 \MGMTPCSREGWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12864.18-12864.31"
  wire width 16 input 136 \MGMTPCSWRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12892.17-12892.29"
  wire width 6 input 164 \PLLPCSCLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12881.17-12881.29"
  wire width 3 input 153 \PLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12816.11-12816.21"
  wire input 88 \POWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12817.11-12817.21"
  wire input 89 \POWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12818.11-12818.21"
  wire input 90 \POWERDOWN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12819.11-12819.21"
  wire input 91 \POWERDOWN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12820.11-12820.17"
  wire input 92 \REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12821.11-12821.22"
  wire input 93 \RXBUFRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12822.11-12822.22"
  wire input 94 \RXBUFRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12823.11-12823.22"
  wire input 95 \RXBUFRESET2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12824.11-12824.22"
  wire input 96 \RXBUFRESET3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12785.18-12785.28"
  wire width 8 output 57 \RXCODEERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12786.18-12786.28"
  wire width 8 output 58 \RXCODEERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12787.18-12787.28"
  wire width 8 output 59 \RXCODEERR2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12788.18-12788.28"
  wire width 8 output 60 \RXCODEERR3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12789.18-12789.25"
  wire width 8 output 61 \RXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12790.18-12790.25"
  wire width 8 output 62 \RXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12791.18-12791.25"
  wire width 8 output 63 \RXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12792.18-12792.25"
  wire width 8 output 64 \RXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12732.12-12732.22"
  wire output 4 \RXCTRLACK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12733.12-12733.22"
  wire output 5 \RXCTRLACK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12734.12-12734.22"
  wire output 6 \RXCTRLACK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12735.12-12735.22"
  wire output 7 \RXCTRLACK3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12781.19-12781.26"
  wire width 64 output 53 \RXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12782.19-12782.26"
  wire width 64 output 54 \RXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12783.19-12783.26"
  wire width 64 output 55 \RXDATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12784.19-12784.26"
  wire width 64 output 56 \RXDATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12736.12-12736.22"
  wire output 8 \RXDATATAP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12737.12-12737.22"
  wire output 9 \RXDATATAP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12738.12-12738.22"
  wire output 10 \RXDATATAP2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12739.12-12739.22"
  wire output 11 \RXDATATAP3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12793.18-12793.28"
  wire width 8 output 65 \RXDISPERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12794.18-12794.28"
  wire width 8 output 66 \RXDISPERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12795.18-12795.28"
  wire width 8 output 67 \RXDISPERR2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12796.18-12796.28"
  wire width 8 output 68 \RXDISPERR3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12825.11-12825.24"
  wire input 97 \RXENCOMMADET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12826.11-12826.24"
  wire input 98 \RXENCOMMADET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12827.11-12827.24"
  wire input 99 \RXENCOMMADET2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12828.11-12828.24"
  wire input 100 \RXENCOMMADET3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12829.11-12829.15"
  wire input 101 \RXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12830.11-12830.15"
  wire input 102 \RXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12831.11-12831.15"
  wire input 103 \RXN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12832.11-12832.15"
  wire input 104 \RXN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12833.11-12833.15"
  wire input 105 \RXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12834.11-12834.15"
  wire input 106 \RXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12835.11-12835.15"
  wire input 107 \RXP2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12836.11-12836.15"
  wire input 108 \RXP3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12740.12-12740.25"
  wire output 12 \RXPCSCLKSMPL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12741.12-12741.25"
  wire output 13 \RXPCSCLKSMPL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12742.12-12742.25"
  wire output 14 \RXPCSCLKSMPL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12743.12-12743.25"
  wire output 15 \RXPCSCLKSMPL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12837.11-12837.22"
  wire input 109 \RXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12838.11-12838.22"
  wire input 110 \RXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12839.11-12839.22"
  wire input 111 \RXPOLARITY2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12840.11-12840.22"
  wire input 112 \RXPOLARITY3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12865.17-12865.29"
  wire width 2 input 137 \RXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12866.17-12866.29"
  wire width 2 input 138 \RXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12867.17-12867.29"
  wire width 2 input 139 \RXPOWERDOWN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12868.17-12868.29"
  wire width 2 input 140 \RXPOWERDOWN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12869.17-12869.24"
  wire width 2 input 141 \RXRATE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12870.17-12870.24"
  wire width 2 input 142 \RXRATE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12871.17-12871.24"
  wire width 2 input 143 \RXRATE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12872.17-12872.24"
  wire width 2 input 144 \RXRATE3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12841.11-12841.18"
  wire input 113 \RXSLIP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12842.11-12842.18"
  wire input 114 \RXSLIP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12843.11-12843.18"
  wire input 115 \RXSLIP2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12844.11-12844.18"
  wire input 116 \RXSLIP3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12845.11-12845.23"
  wire input 117 \RXUSERCLKIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12846.11-12846.23"
  wire input 118 \RXUSERCLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12847.11-12847.23"
  wire input 119 \RXUSERCLKIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12848.11-12848.23"
  wire input 120 \RXUSERCLKIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12744.12-12744.25"
  wire output 16 \RXUSERCLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12745.12-12745.25"
  wire output 17 \RXUSERCLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12746.12-12746.25"
  wire output 18 \RXUSERCLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12747.12-12747.25"
  wire output 19 \RXUSERCLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12797.18-12797.26"
  wire width 8 output 69 \RXVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12798.18-12798.26"
  wire width 8 output 70 \RXVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12799.18-12799.26"
  wire width 8 output 71 \RXVALID2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12800.18-12800.26"
  wire width 8 output 72 \RXVALID3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12882.17-12882.28"
  wire width 3 input 154 \SAMPLERATE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12883.17-12883.28"
  wire width 3 input 155 \SAMPLERATE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12884.17-12884.28"
  wire width 3 input 156 \SAMPLERATE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12885.17-12885.28"
  wire width 3 input 157 \SAMPLERATE3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12748.12-12748.19"
  wire output 20 \TSTPATH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12749.12-12749.24"
  wire output 21 \TSTREFCLKFAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12750.12-12750.24"
  wire output 22 \TSTREFCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12849.11-12849.22"
  wire input 121 \TXBUFRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12850.11-12850.22"
  wire input 122 \TXBUFRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12851.11-12851.22"
  wire input 123 \TXBUFRESET2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12852.11-12852.22"
  wire input 124 \TXBUFRESET3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12897.17-12897.24"
  wire width 8 input 169 \TXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12898.17-12898.24"
  wire width 8 input 170 \TXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12899.17-12899.24"
  wire width 8 input 171 \TXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12900.17-12900.24"
  wire width 8 input 172 \TXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12751.12-12751.22"
  wire output 23 \TXCTRLACK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12752.12-12752.22"
  wire output 24 \TXCTRLACK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12753.12-12753.22"
  wire output 25 \TXCTRLACK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12754.12-12754.22"
  wire output 26 \TXCTRLACK3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12893.18-12893.25"
  wire width 64 input 165 \TXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12894.18-12894.25"
  wire width 64 input 166 \TXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12895.18-12895.25"
  wire width 64 input 167 \TXDATA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12896.18-12896.25"
  wire width 64 input 168 \TXDATA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12901.17-12901.27"
  wire width 8 input 173 \TXDATAMSB0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12902.17-12902.27"
  wire width 8 input 174 \TXDATAMSB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12903.17-12903.27"
  wire width 8 input 175 \TXDATAMSB2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12904.17-12904.27"
  wire width 8 input 176 \TXDATAMSB3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12755.12-12755.23"
  wire output 27 \TXDATATAP10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12756.12-12756.23"
  wire output 28 \TXDATATAP11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12757.12-12757.23"
  wire output 29 \TXDATATAP12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12758.12-12758.23"
  wire output 30 \TXDATATAP13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12759.12-12759.23"
  wire output 31 \TXDATATAP20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12760.12-12760.23"
  wire output 32 \TXDATATAP21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12761.12-12761.23"
  wire output 33 \TXDATATAP22
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12762.12-12762.23"
  wire output 34 \TXDATATAP23
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12853.11-12853.20"
  wire input 125 \TXDEEMPH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12854.11-12854.20"
  wire input 126 \TXDEEMPH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12855.11-12855.20"
  wire input 127 \TXDEEMPH2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12856.11-12856.20"
  wire input 128 \TXDEEMPH3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12886.17-12886.26"
  wire width 3 input 158 \TXMARGIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12887.17-12887.26"
  wire width 3 input 159 \TXMARGIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12888.17-12888.26"
  wire width 3 input 160 \TXMARGIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12889.17-12889.26"
  wire width 3 input 161 \TXMARGIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12763.12-12763.16"
  wire output 35 \TXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12764.12-12764.16"
  wire output 36 \TXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12765.12-12765.16"
  wire output 37 \TXN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12766.12-12766.16"
  wire output 38 \TXN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12767.12-12767.16"
  wire output 39 \TXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12768.12-12768.16"
  wire output 40 \TXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12769.12-12769.16"
  wire output 41 \TXP2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12770.12-12770.16"
  wire output 42 \TXP3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12771.12-12771.25"
  wire output 43 \TXPCSCLKSMPL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12772.12-12772.25"
  wire output 44 \TXPCSCLKSMPL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12773.12-12773.25"
  wire output 45 \TXPCSCLKSMPL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12774.12-12774.25"
  wire output 46 \TXPCSCLKSMPL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12873.17-12873.29"
  wire width 2 input 145 \TXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12874.17-12874.29"
  wire width 2 input 146 \TXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12875.17-12875.29"
  wire width 2 input 147 \TXPOWERDOWN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12876.17-12876.29"
  wire width 2 input 148 \TXPOWERDOWN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12877.17-12877.24"
  wire width 2 input 149 \TXRATE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12878.17-12878.24"
  wire width 2 input 150 \TXRATE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12879.17-12879.24"
  wire width 2 input 151 \TXRATE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12880.17-12880.24"
  wire width 2 input 152 \TXRATE3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12857.11-12857.23"
  wire input 129 \TXUSERCLKIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12858.11-12858.23"
  wire input 130 \TXUSERCLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12859.11-12859.23"
  wire input 131 \TXUSERCLKIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12860.11-12860.23"
  wire input 132 \TXUSERCLKIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12775.12-12775.25"
  wire output 47 \TXUSERCLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12776.12-12776.25"
  wire output 48 \TXUSERCLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12777.12-12777.25"
  wire output 49 \TXUSERCLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12778.12-12778.25"
  wire output 50 \TXUSERCLKOUT3
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13280.1-13841.10"
module \GTHE2_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 20'00000000110000010000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \A_RXOSCALRESET 1'0
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CFOK_CFG 42'100100100000000000000001000000111010000000
  parameter \CFOK_CFG2 6'100000
  parameter \CFOK_CFG3 6'100000
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 1
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 1
  parameter \CPLL_CFG 29'00000101111000000011111011100
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 5
  parameter \CPLL_INIT_CFG 24'000000000000000000011110
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DMONITOR_CFG 24'000000000000101000000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "TRUE"
  parameter \ES_HORZ_OFFSET 12'000000000000
  parameter \ES_PMA_CFG 10'0000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_QUAL_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_SDATA_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_VERT_OFFSET 9'000000000
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 3'000
  parameter \IS_CLKRSVD0_INVERTED 1'0
  parameter \IS_CLKRSVD1_INVERTED 1'0
  parameter \IS_CPLLLOCKDETCLK_INVERTED 1'0
  parameter \IS_DMONITORCLK_INVERTED 1'0
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_GTGREFCLK_INVERTED 1'0
  parameter \IS_RXUSRCLK2_INVERTED 1'0
  parameter \IS_RXUSRCLK_INVERTED 1'0
  parameter \IS_SIGVALIDCLK_INVERTED 1'0
  parameter \IS_TXPHDLYTSTCLK_INVERTED 1'0
  parameter \IS_TXUSRCLK2_INVERTED 1'0
  parameter \IS_TXUSRCLK_INVERTED 1'0
  parameter \LOOPBACK_CFG 1'0
  parameter \OUTREFCLK_SEL_INV 2'11
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD_ATTR 48'000000000000000000000000000000000000000000000000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PMA_RSV 128
  parameter \PMA_RSV2 469762058
  parameter \PMA_RSV3 2'00
  parameter \PMA_RSV4 15'000000000001000
  parameter \PMA_RSV5 4'0000
  parameter \RESET_POWERSAVE_DISABLE 1'0
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 61
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG 83'00000000000001000000000011111111110001000000000000011000010000010000000000000011010
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG 6'001001
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDLY_CFG 16'0000000000011111
  parameter \RXDLY_LCFG 9'000110000
  parameter \RXDLY_TAP_CFG 16'0000000000000000
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_HF_CFG 14'00001000000000
  parameter \RXLPM_LF_CFG 18'001001000000000000
  parameter \RXOOB_CFG 7'0000110
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOSCALRESET_TIMEOUT 5'00000
  parameter \RXOUT_DIV 2
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHDLY_CFG 24'000010000100000000100000
  parameter \RXPH_CFG 24'110000000000000000000010
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_CFG0 2'00
  parameter \RXPI_CFG1 2'00
  parameter \RXPI_CFG2 2'00
  parameter \RXPI_CFG3 2'00
  parameter \RXPI_CFG4 1'0
  parameter \RXPI_CFG5 1'0
  parameter \RXPI_CFG6 3'100
  parameter \RXPMARESET_TIME 5'00011
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_BIAS_CFG 24'000011000000000000010000
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CLK25_DIV 7
  parameter \RX_CLKMUX_PD 1'1
  parameter \RX_CM_SEL 2'11
  parameter \RX_CM_TRIM 4'0100
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEBUG_CFG 14'00000000000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DFELPM_CFG0 4'0110
  parameter \RX_DFELPM_CFG1 1'0
  parameter \RX_DFELPM_KLKH_AGC_STUP_EN 1'1
  parameter \RX_DFE_AGC_CFG0 2'00
  parameter \RX_DFE_AGC_CFG1 3'010
  parameter \RX_DFE_AGC_CFG2 4'0000
  parameter \RX_DFE_AGC_OVRDEN 1'1
  parameter \RX_DFE_GAIN_CFG 23'00000000010000011000000
  parameter \RX_DFE_H2_CFG 12'000000000000
  parameter \RX_DFE_H3_CFG 12'000001000000
  parameter \RX_DFE_H4_CFG 11'00011100000
  parameter \RX_DFE_H5_CFG 11'00011100000
  parameter \RX_DFE_H6_CFG 11'00000100000
  parameter \RX_DFE_H7_CFG 11'00000100000
  parameter \RX_DFE_KL_CFG 33'000000000000000000000001100010000
  parameter \RX_DFE_KL_LPM_KH_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KH_CFG1 3'010
  parameter \RX_DFE_KL_LPM_KH_CFG2 4'0010
  parameter \RX_DFE_KL_LPM_KH_OVRDEN 1'1
  parameter \RX_DFE_KL_LPM_KL_CFG0 2'10
  parameter \RX_DFE_KL_LPM_KL_CFG1 3'010
  parameter \RX_DFE_KL_LPM_KL_CFG2 4'0010
  parameter \RX_DFE_KL_LPM_KL_OVRDEN 1'1
  parameter \RX_DFE_LPM_CFG 16'0000000010000000
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DFE_ST_CFG 54'000000111000010000000000000000000011000000000000111111
  parameter \RX_DFE_UT_CFG 17'00011100000000000
  parameter \RX_DFE_VP_CFG 17'00011101010100011
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_INT_DATAWIDTH 0
  parameter \RX_OS_CFG 13'0000010000000
  parameter \RX_SIG_VALID_DLY 10
  parameter \RX_XCLK_SEL "RXREC"
  parameter \SAS_MAX_COM 64
  parameter \SAS_MIN_COM 36
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SATA_MAX_BURST 8
  parameter \SATA_MAX_INIT 21
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_CPLLREFCLK_SEL 3'001
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL "X"
  parameter \SIM_VERSION "1.1"
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV 0
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000011111
  parameter \TXDLY_LCFG 9'000110000
  parameter \TXDLY_TAP_CFG 16'0000000000000000
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOOB_CFG 1'0
  parameter \TXOUT_DIV 2
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG 24'000010000100000000100000
  parameter \TXPH_CFG 16'0000011110000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG0 2'00
  parameter \TXPI_CFG1 2'00
  parameter \TXPI_CFG2 2'00
  parameter \TXPI_CFG3 1'0
  parameter \TXPI_CFG4 1'0
  parameter \TXPI_CFG5 3'100
  parameter \TXPI_GREY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_PPMCLK_SEL "TXUSRCLK2"
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 7
  parameter \TX_CLKMUX_PD 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_INT_DATAWIDTH 0
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_QPI_STATUS_EN 1'0
  parameter \TX_RXDETECT_CFG 14'01100000110010
  parameter \TX_RXDETECT_PRECHARGE_TIME 17'00000000000000000
  parameter \TX_RXDETECT_REF 3'100
  parameter \TX_XCLK_SEL "TXUSR"
  parameter \UCODEER_CLR 1'0
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13626.11-13626.19"
  wire input 78 \CFGRESET
  attribute \invertible_pin "IS_CLKRSVD0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13628.11-13628.19"
  wire input 79 \CLKRSVD0
  attribute \invertible_pin "IS_CLKRSVD1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13630.11-13630.19"
  wire input 80 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13549.12-13549.25"
  wire output 1 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13550.12-13550.20"
  wire output 2 \CPLLLOCK
  attribute \invertible_pin "IS_CPLLLOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13632.11-13632.25"
  wire input 81 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13633.11-13633.21"
  wire input 82 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13634.11-13634.17"
  wire input 83 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13551.12-13551.26"
  wire output 3 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13809.17-13809.30"
  wire width 3 input 249 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13635.11-13635.20"
  wire input 84 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13636.11-13636.24"
  wire input 85 \DMONFIFORESET
  attribute \invertible_pin "IS_DMONITORCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13638.11-13638.22"
  wire input 86 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13606.19-13606.30"
  wire width 15 output 58 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13840.17-13840.24"
  wire width 9 input 280 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13640.11-13640.17"
  wire input 87 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13799.18-13799.23"
  wire width 16 input 239 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13607.19-13607.24"
  wire width 16 output 59 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13641.11-13641.16"
  wire input 88 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13552.12-13552.18"
  wire output 4 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13642.11-13642.16"
  wire input 89 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13553.12-13553.28"
  wire output 5 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13643.11-13643.22"
  wire input 90 \EYESCANMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13644.11-13644.23"
  wire input 91 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13645.11-13645.25"
  wire input 92 \EYESCANTRIGGER
  attribute \invertible_pin "IS_GTGREFCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13647.11-13647.20"
  wire input 93 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13648.11-13648.17"
  wire input 94 \GTHRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13649.11-13649.17"
  wire input 95 \GTHRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13554.12-13554.18"
  wire output 6 \GTHTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13555.12-13555.18"
  wire output 7 \GTHTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13650.11-13650.25"
  wire input 96 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13651.11-13651.25"
  wire input 97 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13652.11-13652.20"
  wire input 98 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13653.11-13653.20"
  wire input 99 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13556.12-13556.27"
  wire output 8 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13654.11-13654.21"
  wire input 100 \GTRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13800.18-13800.24"
  wire width 16 input 240 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13655.11-13655.20"
  wire input 101 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13656.11-13656.25"
  wire input 102 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13657.11-13657.25"
  wire input 103 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13658.11-13658.20"
  wire input 104 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13810.17-13810.25"
  wire width 3 input 250 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13801.18-13801.27"
  wire width 16 input 241 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13824.17-13824.27"
  wire width 5 input 264 \PCSRSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13608.19-13608.29"
  wire width 16 output 60 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13557.12-13557.21"
  wire output 9 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13825.17-13825.26"
  wire width 5 input 265 \PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13659.11-13659.18"
  wire input 105 \QPLLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13660.11-13660.21"
  wire input 106 \QPLLREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13661.11-13661.20"
  wire input 107 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13558.12-13558.23"
  wire output 10 \RSOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13662.11-13662.20"
  wire input 108 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13798.18-13798.32"
  wire width 14 input 238 \RXADAPTSELTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13663.11-13663.21"
  wire input 109 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13614.18-13614.29"
  wire width 3 output 66 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13559.12-13559.27"
  wire output 11 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13560.12-13560.25"
  wire output 12 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13664.11-13664.25"
  wire input 110 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13665.11-13665.20"
  wire input 111 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13561.12-13561.21"
  wire output 13 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13666.11-13666.22"
  wire input 112 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13667.11-13667.21"
  wire input 113 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13668.11-13668.24"
  wire input 114 \RXCDRRESETRSV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13562.12-13562.25"
  wire output 14 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13563.12-13563.27"
  wire output 15 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13564.12-13564.25"
  wire output 16 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13622.18-13622.31"
  wire width 8 output 74 \RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13623.18-13623.27"
  wire width 8 output 75 \RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13669.11-13669.21"
  wire input 115 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13826.17-13826.26"
  wire width 5 input 266 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13811.17-13811.30"
  wire width 3 input 251 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13670.11-13670.25"
  wire input 116 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13616.18-13616.27"
  wire width 5 output 68 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13671.11-13671.24"
  wire input 117 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13609.18-13609.29"
  wire width 2 output 61 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13565.12-13565.24"
  wire output 17 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13566.12-13566.22"
  wire output 18 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13672.11-13672.23"
  wire input 118 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13567.12-13567.23"
  wire output 19 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13568.12-13568.24"
  wire output 20 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13620.19-13620.25"
  wire width 64 output 72 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13610.18-13610.29"
  wire width 2 output 62 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13673.11-13673.18"
  wire input 119 \RXDDIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13674.11-13674.23"
  wire input 120 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13675.11-13675.25"
  wire input 121 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13827.17-13827.28"
  wire width 5 input 267 \RXDFEAGCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13676.11-13676.21"
  wire input 122 \RXDFECM1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13677.11-13677.22"
  wire input 123 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13678.11-13678.24"
  wire input 124 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13679.11-13679.24"
  wire input 125 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13828.17-13828.30"
  wire width 5 input 268 \RXDFESLIDETAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13680.11-13680.31"
  wire input 126 \RXDFESLIDETAPADAPTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13681.11-13681.28"
  wire input 127 \RXDFESLIDETAPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13832.17-13832.32"
  wire width 6 input 272 \RXDFESLIDETAPID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13682.11-13682.34"
  wire input 128 \RXDFESLIDETAPINITOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13683.11-13683.35"
  wire input 129 \RXDFESLIDETAPONLYADAPTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13684.11-13684.30"
  wire input 130 \RXDFESLIDETAPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13569.12-13569.32"
  wire output 21 \RXDFESLIDETAPSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13685.11-13685.30"
  wire input 131 \RXDFESLIDETAPSTROBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13570.12-13570.35"
  wire output 22 \RXDFESLIDETAPSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13571.12-13571.38"
  wire output 23 \RXDFESLIDETAPSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13572.12-13572.28"
  wire output 24 \RXDFESTADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13686.11-13686.24"
  wire input 132 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13687.11-13687.26"
  wire input 133 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13688.11-13688.24"
  wire input 134 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13689.11-13689.26"
  wire input 135 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13690.11-13690.24"
  wire input 136 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13691.11-13691.26"
  wire input 137 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13692.11-13692.24"
  wire input 138 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13693.11-13693.26"
  wire input 139 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13694.11-13694.24"
  wire input 140 \RXDFETAP6HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13695.11-13695.26"
  wire input 141 \RXDFETAP6OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13696.11-13696.24"
  wire input 142 \RXDFETAP7HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13697.11-13697.26"
  wire input 143 \RXDFETAP7OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13698.11-13698.22"
  wire input 144 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13699.11-13699.24"
  wire input 145 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13700.11-13700.22"
  wire input 146 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13701.11-13701.24"
  wire input 147 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13702.11-13702.20"
  wire input 148 \RXDFEVSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13703.11-13703.21"
  wire input 149 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13624.18-13624.27"
  wire width 8 output 76 \RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13704.11-13704.22"
  wire input 150 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13705.11-13705.18"
  wire input 151 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13706.11-13706.22"
  wire input 152 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13707.11-13707.22"
  wire input 153 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13573.12-13573.27"
  wire output 25 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13574.12-13574.22"
  wire output 26 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13803.17-13803.31"
  wire width 2 input 243 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13708.11-13708.24"
  wire input 154 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13619.18-13619.26"
  wire width 6 output 71 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13611.18-13611.31"
  wire width 2 output 63 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13709.11-13709.18"
  wire input 155 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13710.11-13710.22"
  wire input 156 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13711.11-13711.24"
  wire input 157 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13712.11-13712.22"
  wire input 158 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13713.11-13713.26"
  wire input 159 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13714.11-13714.26"
  wire input 160 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13621.18-13621.30"
  wire width 7 output 73 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13804.17-13804.29"
  wire width 2 input 244 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13625.18-13625.30"
  wire width 8 output 77 \RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13715.11-13715.21"
  wire input 161 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13716.11-13716.23"
  wire input 162 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13717.11-13717.19"
  wire input 163 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13821.17-13821.27"
  wire width 4 input 261 \RXOSINTCFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13718.11-13718.20"
  wire input 164 \RXOSINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13719.11-13719.22"
  wire input 165 \RXOSINTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13822.17-13822.27"
  wire width 4 input 262 \RXOSINTID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13720.11-13720.24"
  wire input 166 \RXOSINTNTRLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13721.11-13721.24"
  wire input 167 \RXOSINTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13575.12-13575.26"
  wire output 27 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13722.11-13722.24"
  wire input 168 \RXOSINTSTROBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13576.12-13576.29"
  wire output 28 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13577.12-13577.32"
  wire output 29 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13723.11-13723.28"
  wire input 169 \RXOSINTTESTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13724.11-13724.21"
  wire input 170 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13578.12-13578.20"
  wire output 30 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13579.12-13579.26"
  wire output 31 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13580.12-13580.23"
  wire output 32 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13812.17-13812.28"
  wire width 3 input 252 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13725.11-13725.26"
  wire input 171 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13726.11-13726.21"
  wire input 172 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13805.17-13805.21"
  wire width 2 input 245 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13727.11-13727.20"
  wire input 173 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13581.12-13581.25"
  wire output 33 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13728.11-13728.22"
  wire input 174 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13729.11-13729.20"
  wire input 175 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13730.11-13730.23"
  wire input 176 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13617.18-13617.29"
  wire width 5 output 69 \RXPHMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13731.11-13731.21"
  wire input 177 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13618.18-13618.33"
  wire width 5 output 70 \RXPHSLIPMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13732.11-13732.21"
  wire input 178 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13582.12-13582.26"
  wire output 34 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13733.11-13733.21"
  wire input 179 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13734.11-13734.25"
  wire input 180 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13583.12-13583.21"
  wire output 35 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13813.17-13813.26"
  wire width 3 input 253 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13735.11-13735.18"
  wire input 181 \RXQPIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13584.12-13584.21"
  wire output 36 \RXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13585.12-13585.21"
  wire output 37 \RXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13814.17-13814.23"
  wire width 3 input 254 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13586.12-13586.22"
  wire output 38 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13736.11-13736.21"
  wire input 182 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13587.12-13587.23"
  wire output 39 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13737.11-13737.18"
  wire input 183 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13612.18-13612.30"
  wire width 2 output 64 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13615.18-13615.26"
  wire width 3 output 67 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13738.11-13738.22"
  wire input 184 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13588.12-13588.22"
  wire output 40 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13739.11-13739.19"
  wire input 185 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13740.11-13740.21"
  wire input 186 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13589.12-13589.21"
  wire output 41 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13806.17-13806.28"
  wire width 2 input 246 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13741.11-13741.20"
  wire input 187 \RXUSERRDY
  attribute \invertible_pin "IS_RXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13745.11-13745.19"
  wire input 189 \RXUSRCLK
  attribute \invertible_pin "IS_RXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13743.11-13743.20"
  wire input 188 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13590.12-13590.19"
  wire output 42 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13746.11-13746.23"
  wire input 190 \SETERRSTATUS
  attribute \invertible_pin "IS_SIGVALIDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13748.11-13748.22"
  wire input 191 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13802.18-13802.23"
  wire width 20 input 242 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13836.17-13836.30"
  wire width 8 input 276 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13749.11-13749.20"
  wire input 192 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13815.17-13815.30"
  wire width 3 input 255 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13613.18-13613.29"
  wire width 2 output 65 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13837.17-13837.31"
  wire width 8 input 277 \TXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13838.17-13838.30"
  wire width 8 input 278 \TXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13839.17-13839.26"
  wire width 8 input 279 \TXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13591.12-13591.23"
  wire output 43 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13750.11-13750.20"
  wire input 193 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13751.11-13751.19"
  wire input 194 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13752.11-13752.20"
  wire input 195 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13833.18-13833.24"
  wire width 64 input 273 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13753.11-13753.19"
  wire input 196 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13754.11-13754.21"
  wire input 197 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13823.17-13823.27"
  wire width 4 input 263 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13755.11-13755.19"
  wire input 198 \TXDIFFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13756.11-13756.22"
  wire input 199 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13757.11-13757.18"
  wire input 200 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13758.11-13758.20"
  wire input 201 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13759.11-13759.22"
  wire input 202 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13760.11-13760.22"
  wire input 203 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13592.12-13592.27"
  wire output 44 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13761.11-13761.22"
  wire input 204 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13762.11-13762.21"
  wire input 205 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13593.12-13593.26"
  wire output 45 \TXGEARBOXREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13816.17-13816.25"
  wire width 3 input 256 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13763.11-13763.20"
  wire input 206 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13834.17-13834.29"
  wire width 7 input 274 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13817.17-13817.25"
  wire width 3 input 257 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13594.12-13594.20"
  wire output 46 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13595.12-13595.26"
  wire output 47 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13596.12-13596.23"
  wire output 48 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13818.17-13818.28"
  wire width 3 input 258 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13764.11-13764.21"
  wire input 207 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13807.17-13807.21"
  wire width 2 input 247 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13765.11-13765.27"
  wire input 208 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13766.11-13766.20"
  wire input 209 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13597.12-13597.25"
  wire output 49 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13767.11-13767.22"
  wire input 210 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13768.11-13768.20"
  wire input 211 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13769.11-13769.23"
  wire input 212 \TXPHDLYRESET
  attribute \invertible_pin "IS_TXPHDLYTSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13771.11-13771.24"
  wire input 213 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13772.11-13772.19"
  wire input 214 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13598.12-13598.24"
  wire output 50 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13773.11-13773.21"
  wire input 215 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13774.11-13774.20"
  wire input 216 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13775.11-13775.24"
  wire input 217 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13776.11-13776.20"
  wire input 218 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13777.11-13777.21"
  wire input 219 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13829.17-13829.32"
  wire width 5 input 269 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13778.11-13778.19"
  wire input 220 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13779.11-13779.21"
  wire input 221 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13599.12-13599.26"
  wire output 51 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13780.11-13780.21"
  wire input 222 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13830.17-13830.29"
  wire width 5 input 270 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13781.11-13781.26"
  wire input 223 \TXPOSTCURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13782.11-13782.25"
  wire input 224 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13819.17-13819.26"
  wire width 3 input 259 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13831.17-13831.28"
  wire width 5 input 271 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13783.11-13783.25"
  wire input 225 \TXPRECURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13784.11-13784.22"
  wire input 226 \TXQPIBIASEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13600.12-13600.21"
  wire output 52 \TXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13601.12-13601.21"
  wire output 53 \TXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13785.11-13785.27"
  wire input 227 \TXQPISTRONGPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13786.11-13786.23"
  wire input 228 \TXQPIWEAKPUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13820.17-13820.23"
  wire width 3 input 260 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13602.12-13602.22"
  wire output 54 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13787.11-13787.21"
  wire input 229 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13603.12-13603.23"
  wire output 55 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13835.17-13835.27"
  wire width 7 input 275 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13788.11-13788.21"
  wire input 230 \TXSTARTSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13789.11-13789.18"
  wire input 231 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13790.11-13790.22"
  wire input 232 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13604.12-13604.22"
  wire output 56 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13791.11-13791.19"
  wire input 233 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13792.11-13792.21"
  wire input 234 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13605.12-13605.21"
  wire output 57 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13808.17-13808.28"
  wire width 2 input 248 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13793.11-13793.20"
  wire input 235 \TXUSERRDY
  attribute \invertible_pin "IS_TXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13797.11-13797.19"
  wire input 237 \TXUSRCLK
  attribute \invertible_pin "IS_TXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13795.11-13795.20"
  wire input 236 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13843.1-13911.10"
module \GTHE2_COMMON
  parameter \BIAS_CFG 64'0000000000000000000001000000000000000000000000000001000000000000
  parameter \COMMON_CFG 28
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_GTGREFCLK_INVERTED 1'0
  parameter \IS_QPLLLOCKDETCLK_INVERTED 1'0
  parameter \QPLL_CFG 27'000010010000000000110000001
  parameter \QPLL_CLKOUT_CFG 4'0000
  parameter \QPLL_COARSE_FREQ_OVRD 6'010000
  parameter \QPLL_COARSE_FREQ_OVRD_EN 1'0
  parameter \QPLL_CP 10'0000011111
  parameter \QPLL_CP_MONITOR_EN 1'0
  parameter \QPLL_DMONITOR_SEL 1'0
  parameter \QPLL_FBDIV 10'0000000000
  parameter \QPLL_FBDIV_MONITOR_EN 1'0
  parameter \QPLL_FBDIV_RATIO 1'0
  parameter \QPLL_INIT_CFG 24'000000000000000000000110
  parameter \QPLL_LOCK_CFG 16'0000000111101000
  parameter \QPLL_LPF 4'1111
  parameter \QPLL_REFCLK_DIV 2
  parameter \QPLL_RP_COMP 1'0
  parameter \QPLL_VTRL_RESET 2'00
  parameter \RCAL_CFG 2'00
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \SIM_QPLLREFCLK_SEL 3'001
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_VERSION "1.1"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13881.11-13881.20"
  wire input 11 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13882.11-13882.23"
  wire input 12 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13883.11-13883.16"
  wire input 13 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13907.17-13907.27"
  wire width 5 input 34 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13884.11-13884.24"
  wire input 14 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13909.17-13909.24"
  wire width 8 input 36 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13886.11-13886.17"
  wire input 15 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13904.18-13904.23"
  wire width 16 input 31 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13878.19-13878.24"
  wire width 16 output 8 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13887.11-13887.16"
  wire input 16 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13871.12-13871.18"
  wire output 1 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13888.11-13888.16"
  wire input 17 \DRPWE
  attribute \invertible_pin "IS_GTGREFCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13890.11-13890.20"
  wire input 18 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13891.11-13891.25"
  wire input 19 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13892.11-13892.25"
  wire input 20 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13893.11-13893.20"
  wire input 21 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13894.11-13894.20"
  wire input 22 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13895.11-13895.25"
  wire input 23 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13896.11-13896.25"
  wire input 24 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13910.17-13910.24"
  wire width 8 input 37 \PMARSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13879.19-13879.29"
  wire width 16 output 9 \PMARSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13880.18-13880.30"
  wire width 8 output 10 \QPLLDMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13872.12-13872.25"
  wire output 2 \QPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13873.12-13873.20"
  wire output 3 \QPLLLOCK
  attribute \invertible_pin "IS_QPLLLOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13898.11-13898.25"
  wire input 25 \QPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13899.11-13899.21"
  wire input 26 \QPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13874.12-13874.22"
  wire output 4 \QPLLOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13875.12-13875.25"
  wire output 5 \QPLLOUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13900.11-13900.23"
  wire input 27 \QPLLOUTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13901.11-13901.17"
  wire input 28 \QPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13876.12-13876.26"
  wire output 6 \QPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13906.17-13906.30"
  wire width 3 input 33 \QPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13902.11-13902.20"
  wire input 29 \QPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13905.18-13905.27"
  wire width 16 input 32 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13908.17-13908.26"
  wire width 5 input 35 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13903.11-13903.18"
  wire input 30 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13877.12-13877.28"
  wire output 7 \REFCLKOUTMONITOR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15003.1-15721.10"
module \GTHE3_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 16'1111100000000000
  parameter \ADAPT_CFG1 16'0000000000000000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \A_RXOSCALRESET 1'0
  parameter \A_RXPROGDIVRESET 1'0
  parameter \A_TXPROGDIVRESET 1'0
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CDR_SWAP_MODE_EN 1'0
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 2
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 2
  parameter \CPLL_CFG0 16'0010000011111000
  parameter \CPLL_CFG1 16'1010010010010100
  parameter \CPLL_CFG2 16'1111000000000001
  parameter \CPLL_CFG3 6'000000
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 4
  parameter \CPLL_INIT_CFG0 16'0000000000011110
  parameter \CPLL_INIT_CFG1 8'00000000
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \DDI_CTRL 2'00
  parameter \DDI_REALIGN_WAIT 15
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DFE_D_X_REL_POS 1'0
  parameter \DFE_VCM_COMP_EN 1'0
  parameter \DMONITOR_CFG0 10'0000000000
  parameter \DMONITOR_CFG1 8'00000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'000000000000
  parameter \ES_PMA_CFG 10'0000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER0 16'0000000000000000
  parameter \ES_QUALIFIER1 16'0000000000000000
  parameter \ES_QUALIFIER2 16'0000000000000000
  parameter \ES_QUALIFIER3 16'0000000000000000
  parameter \ES_QUALIFIER4 16'0000000000000000
  parameter \ES_QUAL_MASK0 16'0000000000000000
  parameter \ES_QUAL_MASK1 16'0000000000000000
  parameter \ES_QUAL_MASK2 16'0000000000000000
  parameter \ES_QUAL_MASK3 16'0000000000000000
  parameter \ES_QUAL_MASK4 16'0000000000000000
  parameter \ES_SDATA_MASK0 16'0000000000000000
  parameter \ES_SDATA_MASK1 16'0000000000000000
  parameter \ES_SDATA_MASK2 16'0000000000000000
  parameter \ES_SDATA_MASK3 16'0000000000000000
  parameter \ES_SDATA_MASK4 16'0000000000000000
  parameter \EVODD_PHI_CFG 11'00000000000
  parameter \EYE_SCAN_SWAP_EN 1'0
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 5'00000
  parameter \GM_BIAS_SELECT 1'0
  parameter \LOCAL_MASTER 1'0
  parameter \OOBDIVCTL 2'00
  parameter \OOB_PWRUP 1'0
  parameter \PCI3_AUTO_REALIGN "FRST_SMPL"
  parameter \PCI3_PIPE_RX_ELECIDLE 1'1
  parameter \PCI3_RX_ASYNC_EBUF_BYPASS 2'00
  parameter \PCI3_RX_ELECIDLE_EI2_ENABLE 1'0
  parameter \PCI3_RX_ELECIDLE_H2L_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_H2L_DISABLE 3'000
  parameter \PCI3_RX_ELECIDLE_HI_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_LP4_DISABLE 1'0
  parameter \PCI3_RX_FIFO_DISABLE 1'0
  parameter \PCIE_BUFG_DIV_CTRL 16'0000000000000000
  parameter \PCIE_RXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_RXPMA_CFG 16'0000000000000000
  parameter \PCIE_TXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_TXPMA_CFG 16'0000000000000000
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD0 16'0000000000000000
  parameter \PCS_RSVD1 3'000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PLL_SEL_MODE_GEN12 2'00
  parameter \PLL_SEL_MODE_GEN3 2'00
  parameter \PMA_RSV1 16'0000000000000000
  parameter \PROCESS_PAR 3'010
  parameter \RATE_SW_USE_DRP 1'0
  parameter \RESET_POWERSAVE_DISABLE 1'0
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 0
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG0 16'0000000000000000
  parameter \RXCDR_CFG0_GEN3 16'0000000000000000
  parameter \RXCDR_CFG1 16'0000000010000000
  parameter \RXCDR_CFG1_GEN3 16'0000000000000000
  parameter \RXCDR_CFG2 16'0000011111100110
  parameter \RXCDR_CFG2_GEN3 16'0000000000000000
  parameter \RXCDR_CFG3 16'0000000000000000
  parameter \RXCDR_CFG3_GEN3 16'0000000000000000
  parameter \RXCDR_CFG4 16'0000000000000000
  parameter \RXCDR_CFG4_GEN3 16'0000000000000000
  parameter \RXCDR_CFG5 16'0000000000000000
  parameter \RXCDR_CFG5_GEN3 16'0000000000000000
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG0 16'0101000010000000
  parameter \RXCDR_LOCK_CFG1 16'0000011111100000
  parameter \RXCDR_LOCK_CFG2 16'0111110001000010
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXCFOK_CFG0 16'0100000000000000
  parameter \RXCFOK_CFG1 16'0000000001100000
  parameter \RXCFOK_CFG2 16'0000000000001110
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDFELPM_KL_CFG0 16'0000000000000000
  parameter \RXDFELPM_KL_CFG1 16'0000000000110010
  parameter \RXDFELPM_KL_CFG2 16'0000000000000000
  parameter \RXDFE_CFG0 16'0000101000000000
  parameter \RXDFE_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG0 16'0000000000000000
  parameter \RXDFE_GC_CFG1 16'0111100001000000
  parameter \RXDFE_GC_CFG2 16'0000000000000000
  parameter \RXDFE_H2_CFG0 16'0000000000000000
  parameter \RXDFE_H2_CFG1 16'0000000000000000
  parameter \RXDFE_H3_CFG0 16'0100000000000000
  parameter \RXDFE_H3_CFG1 16'0000000000000000
  parameter \RXDFE_H4_CFG0 16'0010000000000000
  parameter \RXDFE_H4_CFG1 16'0000000000000011
  parameter \RXDFE_H5_CFG0 16'0010000000000000
  parameter \RXDFE_H5_CFG1 16'0000000000000011
  parameter \RXDFE_H6_CFG0 16'0010000000000000
  parameter \RXDFE_H6_CFG1 16'0000000000000000
  parameter \RXDFE_H7_CFG0 16'0010000000000000
  parameter \RXDFE_H7_CFG1 16'0000000000000000
  parameter \RXDFE_H8_CFG0 16'0010000000000000
  parameter \RXDFE_H8_CFG1 16'0000000000000000
  parameter \RXDFE_H9_CFG0 16'0010000000000000
  parameter \RXDFE_H9_CFG1 16'0000000000000000
  parameter \RXDFE_HA_CFG0 16'0010000000000000
  parameter \RXDFE_HA_CFG1 16'0000000000000000
  parameter \RXDFE_HB_CFG0 16'0010000000000000
  parameter \RXDFE_HB_CFG1 16'0000000000000000
  parameter \RXDFE_HC_CFG0 16'0000000000000000
  parameter \RXDFE_HC_CFG1 16'0000000000000000
  parameter \RXDFE_HD_CFG0 16'0000000000000000
  parameter \RXDFE_HD_CFG1 16'0000000000000000
  parameter \RXDFE_HE_CFG0 16'0000000000000000
  parameter \RXDFE_HE_CFG1 16'0000000000000000
  parameter \RXDFE_HF_CFG0 16'0000000000000000
  parameter \RXDFE_HF_CFG1 16'0000000000000000
  parameter \RXDFE_OS_CFG0 16'1000000000000000
  parameter \RXDFE_OS_CFG1 16'0000000000000000
  parameter \RXDFE_UT_CFG0 16'1000000000000000
  parameter \RXDFE_UT_CFG1 16'0000000000000011
  parameter \RXDFE_VP_CFG0 16'1010101000000000
  parameter \RXDFE_VP_CFG1 16'0000000000110011
  parameter \RXDLY_CFG 16'0000000000011111
  parameter \RXDLY_LCFG 16'0000000000110000
  parameter \RXELECIDLE_CFG "Sigcfg_4"
  parameter \RXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_CFG 16'0000000000000000
  parameter \RXLPM_GC_CFG 16'0000000000000000
  parameter \RXLPM_KH_CFG0 16'0000000000000000
  parameter \RXLPM_KH_CFG1 16'0000000000000010
  parameter \RXLPM_OS_CFG0 16'1000000000000000
  parameter \RXLPM_OS_CFG1 16'0000000000000010
  parameter \RXOOB_CFG 9'000000110
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOUT_DIV 4
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHBEACON_CFG 16'0000000000000000
  parameter \RXPHDLY_CFG 16'0010000000100000
  parameter \RXPHSAMP_CFG 16'0010000100000000
  parameter \RXPHSLIP_CFG 16'0110011000100010
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_CFG0 2'00
  parameter \RXPI_CFG1 2'00
  parameter \RXPI_CFG2 2'00
  parameter \RXPI_CFG3 2'00
  parameter \RXPI_CFG4 1'0
  parameter \RXPI_CFG5 1'1
  parameter \RXPI_CFG6 3'000
  parameter \RXPI_LPM 1'0
  parameter \RXPI_VREFSEL 1'0
  parameter \RXPMACLK_SEL "DATA"
  parameter \RXPMARESET_TIME 5'00001
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXPRBS_LINKACQ_CNT 15
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_AFE_CM_EN 1'0
  parameter \RX_BIAS_CFG0 16'0000101011010100
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CAPFF_SARC_ENB 1'0
  parameter \RX_CLK25_DIV 8
  parameter \RX_CLKMUX_EN 1'1
  parameter \RX_CLK_SLIP_OVRD 5'00000
  parameter \RX_CM_BUF_CFG 4'1010
  parameter \RX_CM_BUF_PD 1'0
  parameter \RX_CM_SEL 2'11
  parameter \RX_CM_TRIM 4'0100
  parameter \RX_CTLE3_LPF 8'00000000
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DFELPM_CFG0 4'0110
  parameter \RX_DFELPM_CFG1 1'0
  parameter \RX_DFELPM_KLKH_AGC_STUP_EN 1'1
  parameter \RX_DFE_AGC_CFG0 2'00
  parameter \RX_DFE_AGC_CFG1 3'100
  parameter \RX_DFE_KL_LPM_KH_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KH_CFG1 3'010
  parameter \RX_DFE_KL_LPM_KL_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KL_CFG1 3'010
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_DIVRESET_TIME 5'00001
  parameter \RX_EN_HI_LR 1'0
  parameter \RX_EYESCAN_VS_CODE 7'0000000
  parameter \RX_EYESCAN_VS_NEG_DIR 1'0
  parameter \RX_EYESCAN_VS_RANGE 2'00
  parameter \RX_EYESCAN_VS_UT_SIGN 1'0
  parameter \RX_FABINT_USRCLK_FLOP 1'0
  parameter \RX_INT_DATAWIDTH 1
  parameter \RX_PMA_POWER_SAVE 1'0
  parameter \RX_PROGDIV_CFG
  parameter \RX_SAMPLE_PERIOD 3'101
  parameter \RX_SIG_VALID_DLY 11
  parameter \RX_SUM_DFETAPREP_EN 1'0
  parameter \RX_SUM_IREF_TUNE 4'0000
  parameter \RX_SUM_RES_CTRL 2'00
  parameter \RX_SUM_VCMTUNE 4'0000
  parameter \RX_SUM_VCM_OVWR 1'0
  parameter \RX_SUM_VREF_TUNE 3'000
  parameter \RX_TUNE_AFE_OS 2'00
  parameter \RX_WIDEMODE_CDR 1'0
  parameter \RX_XCLK_SEL "RXDES"
  parameter \SAS_MAX_COM 64
  parameter \SAS_MIN_COM 36
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SATA_MAX_BURST 8
  parameter \SATA_MAX_INIT 21
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL 1'0
  parameter \SIM_VERSION 2
  parameter \TAPDLY_SET_TX 2'00
  parameter \TEMPERATUR_PAR 4'0010
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV0 8'00000000
  parameter \TST_RSV1 8'00000000
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000011111
  parameter \TXDLY_LCFG 16'0000000000110000
  parameter \TXDRVBIAS_N 4'1010
  parameter \TXDRVBIAS_P 4'1100
  parameter \TXFIFO_ADDR_CFG "LOW"
  parameter \TXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOUT_DIV 4
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG0 16'0010000000100000
  parameter \TXPHDLY_CFG1 16'0000000000000001
  parameter \TXPH_CFG 16'0000100110000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG0 2'00
  parameter \TXPI_CFG1 2'00
  parameter \TXPI_CFG2 2'00
  parameter \TXPI_CFG3 1'0
  parameter \TXPI_CFG4 1'1
  parameter \TXPI_CFG5 3'000
  parameter \TXPI_GRAY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_LPM 1'0
  parameter \TXPI_PPMCLK_SEL "TXUSRCLK2"
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPI_VREFSEL 1'0
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 8
  parameter \TX_CLKMUX_EN 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DCD_CFG 6'000010
  parameter \TX_DCD_EN 1'0
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DIVRESET_TIME 5'00001
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_EML_PHI_TUNE 1'0
  parameter \TX_FABINT_USRCLK_FLOP 1'0
  parameter \TX_IDLE_DATA_ZERO 1'0
  parameter \TX_INT_DATAWIDTH 1
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_MODE_SEL 3'000
  parameter \TX_PMADATA_OPT 1'0
  parameter \TX_PMA_POWER_SAVE 1'0
  parameter \TX_PROGCLK_SEL "POSTPI"
  parameter \TX_PROGDIV_CFG
  parameter \TX_QPI_STATUS_EN 1'0
  parameter \TX_RXDETECT_CFG 14'00000000110010
  parameter \TX_RXDETECT_REF 3'100
  parameter \TX_SAMPLE_PERIOD 3'101
  parameter \TX_SARC_LPBK_ENB 1'0
  parameter \TX_XCLK_SEL "TXOUT"
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  parameter \WB_MODE 2'00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15392.18-15392.25"
  wire width 3 output 1 \BUFGTCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15393.18-15393.29"
  wire width 3 output 2 \BUFGTCEMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15394.18-15394.26"
  wire width 9 output 3 \BUFGTDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15395.18-15395.28"
  wire width 3 output 4 \BUFGTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15396.18-15396.30"
  wire width 3 output 5 \BUFGTRSTMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15489.11-15489.19"
  wire input 98 \CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15490.11-15490.19"
  wire input 99 \CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15491.11-15491.19"
  wire input 100 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15397.12-15397.25"
  wire output 6 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15398.12-15398.20"
  wire output 7 \CPLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15492.11-15492.25"
  wire input 101 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15493.11-15493.21"
  wire input 102 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15494.11-15494.17"
  wire input 103 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15399.12-15399.26"
  wire output 8 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15495.17-15495.30"
  wire width 3 input 104 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15496.11-15496.20"
  wire input 105 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15497.11-15497.24"
  wire input 106 \DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15498.11-15498.22"
  wire input 107 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15400.19-15400.30"
  wire width 17 output 9 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15499.17-15499.24"
  wire width 9 input 108 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15500.11-15500.17"
  wire input 109 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15501.18-15501.23"
  wire width 16 input 110 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15401.19-15401.24"
  wire width 16 output 10 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15502.11-15502.16"
  wire input 111 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15402.12-15402.18"
  wire output 11 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15503.11-15503.16"
  wire input 112 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15504.11-15504.26"
  wire input 113 \EVODDPHICALDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15505.11-15505.27"
  wire input 114 \EVODDPHICALSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15506.11-15506.24"
  wire input 115 \EVODDPHIDRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15507.11-15507.24"
  wire input 116 \EVODDPHIDWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15508.11-15508.24"
  wire input 117 \EVODDPHIXRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15509.11-15509.24"
  wire input 118 \EVODDPHIXWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15403.12-15403.28"
  wire output 12 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15510.11-15510.22"
  wire input 119 \EYESCANMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15511.11-15511.23"
  wire input 120 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15512.11-15512.25"
  wire input 121 \EYESCANTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15513.11-15513.20"
  wire input 122 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15514.11-15514.17"
  wire input 123 \GTHRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15515.11-15515.17"
  wire input 124 \GTHRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15404.12-15404.18"
  wire output 13 \GTHTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15405.12-15405.18"
  wire output 14 \GTHTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15516.11-15516.25"
  wire input 125 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15517.11-15517.25"
  wire input 126 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15406.12-15406.23"
  wire output 15 \GTPOWERGOOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15518.11-15518.20"
  wire input 127 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15519.11-15519.20"
  wire input 128 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15407.12-15407.27"
  wire output 16 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15520.11-15520.21"
  wire input 129 \GTRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15521.18-15521.24"
  wire width 16 input 130 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15522.11-15522.20"
  wire input 131 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15523.11-15523.25"
  wire input 132 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15524.11-15524.25"
  wire input 133 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15525.11-15525.20"
  wire input 134 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15526.17-15526.25"
  wire width 3 input 135 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15527.11-15527.24"
  wire input 136 \LPBKRXTXSEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15528.11-15528.24"
  wire input 137 \LPBKTXRXSEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15529.11-15529.30"
  wire input 138 \PCIEEQRXEQADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15408.12-15408.24"
  wire output 17 \PCIERATEGEN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15409.12-15409.24"
  wire output 18 \PCIERATEIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15410.18-15410.32"
  wire width 2 output 19 \PCIERATEQPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15411.18-15411.35"
  wire width 2 output 20 \PCIERATEQPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15530.11-15530.22"
  wire input 139 \PCIERSTIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15531.11-15531.29"
  wire input 140 \PCIERSTTXSYNCSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15412.12-15412.30"
  wire output 21 \PCIESYNCTXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15413.12-15413.27"
  wire output 22 \PCIEUSERGEN3RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15414.12-15414.32"
  wire output 23 \PCIEUSERPHYSTATUSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15532.11-15532.27"
  wire input 141 \PCIEUSERRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15415.12-15415.29"
  wire output 24 \PCIEUSERRATESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15533.18-15533.27"
  wire width 16 input 142 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15534.17-15534.27"
  wire width 5 input 143 \PCSRSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15416.19-15416.29"
  wire width 12 output 25 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15417.12-15417.21"
  wire output 26 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15418.18-15418.28"
  wire width 8 output 27 \PINRSRVDAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15535.17-15535.26"
  wire width 5 input 144 \PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15536.11-15536.19"
  wire input 145 \QPLL0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15537.11-15537.22"
  wire input 146 \QPLL0REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15538.11-15538.19"
  wire input 147 \QPLL1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15539.11-15539.22"
  wire input 148 \QPLL1REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15419.12-15419.26"
  wire output 28 \RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15540.11-15540.20"
  wire input 149 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15541.11-15541.21"
  wire input 150 \RSTCLKENTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15542.11-15542.20"
  wire input 151 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15543.11-15543.21"
  wire input 152 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15420.18-15420.29"
  wire width 3 output 29 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15421.12-15421.27"
  wire output 30 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15422.12-15422.25"
  wire output 31 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15544.11-15544.25"
  wire input 153 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15545.11-15545.20"
  wire input 154 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15423.12-15423.21"
  wire output 32 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15546.11-15546.22"
  wire input 155 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15424.12-15424.23"
  wire output 33 \RXCDRPHDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15547.11-15547.21"
  wire input 156 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15548.11-15548.24"
  wire input 157 \RXCDRRESETRSV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15425.12-15425.25"
  wire output 34 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15426.12-15426.27"
  wire output 35 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15427.12-15427.25"
  wire output 36 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15549.11-15549.21"
  wire input 158 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15550.17-15550.26"
  wire width 5 input 159 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15551.17-15551.30"
  wire width 3 input 160 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15552.11-15552.25"
  wire input 161 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15428.18-15428.27"
  wire width 5 output 37 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15553.11-15553.24"
  wire input 162 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15429.18-15429.29"
  wire width 2 output 38 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15430.12-15430.24"
  wire output 39 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15431.12-15431.22"
  wire output 40 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15554.11-15554.23"
  wire input 163 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15432.12-15432.23"
  wire output 41 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15433.12-15433.24"
  wire output 42 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15434.19-15434.26"
  wire width 16 output 43 \RXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15435.19-15435.26"
  wire width 16 output 44 \RXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15436.18-15436.25"
  wire width 8 output 45 \RXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15437.18-15437.25"
  wire width 8 output 46 \RXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15438.20-15438.26"
  wire width 128 output 47 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15439.18-15439.34"
  wire width 8 output 48 \RXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15440.18-15440.29"
  wire width 2 output 49 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15555.17-15555.29"
  wire width 2 input 164 \RXDFEAGCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15556.11-15556.23"
  wire input 165 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15557.11-15557.25"
  wire input 166 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15558.11-15558.22"
  wire input 167 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15559.11-15559.24"
  wire input 168 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15560.11-15560.24"
  wire input 169 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15561.11-15561.25"
  wire input 170 \RXDFETAP10HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15562.11-15562.27"
  wire input 171 \RXDFETAP10OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15563.11-15563.25"
  wire input 172 \RXDFETAP11HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15564.11-15564.27"
  wire input 173 \RXDFETAP11OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15565.11-15565.25"
  wire input 174 \RXDFETAP12HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15566.11-15566.27"
  wire input 175 \RXDFETAP12OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15567.11-15567.25"
  wire input 176 \RXDFETAP13HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15568.11-15568.27"
  wire input 177 \RXDFETAP13OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15569.11-15569.25"
  wire input 178 \RXDFETAP14HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15570.11-15570.27"
  wire input 179 \RXDFETAP14OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15571.11-15571.25"
  wire input 180 \RXDFETAP15HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15572.11-15572.27"
  wire input 181 \RXDFETAP15OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15573.11-15573.24"
  wire input 182 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15574.11-15574.26"
  wire input 183 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15575.11-15575.24"
  wire input 184 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15576.11-15576.26"
  wire input 185 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15577.11-15577.24"
  wire input 186 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15578.11-15578.26"
  wire input 187 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15579.11-15579.24"
  wire input 188 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15580.11-15580.26"
  wire input 189 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15581.11-15581.24"
  wire input 190 \RXDFETAP6HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15582.11-15582.26"
  wire input 191 \RXDFETAP6OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15583.11-15583.24"
  wire input 192 \RXDFETAP7HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15584.11-15584.26"
  wire input 193 \RXDFETAP7OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15585.11-15585.24"
  wire input 194 \RXDFETAP8HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15586.11-15586.26"
  wire input 195 \RXDFETAP8OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15587.11-15587.24"
  wire input 196 \RXDFETAP9HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15588.11-15588.26"
  wire input 197 \RXDFETAP9OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15589.11-15589.22"
  wire input 198 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15590.11-15590.24"
  wire input 199 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15591.11-15591.22"
  wire input 200 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15592.11-15592.24"
  wire input 201 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15593.11-15593.20"
  wire input 202 \RXDFEVSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15594.11-15594.21"
  wire input 203 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15595.11-15595.22"
  wire input 204 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15596.11-15596.18"
  wire input 205 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15597.11-15597.22"
  wire input 206 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15598.11-15598.22"
  wire input 207 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15441.12-15441.27"
  wire output 50 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15442.12-15442.22"
  wire output 51 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15599.17-15599.31"
  wire width 2 input 208 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15600.11-15600.24"
  wire input 209 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15443.18-15443.26"
  wire width 6 output 52 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15444.18-15444.31"
  wire width 2 output 53 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15601.11-15601.19"
  wire input 210 \RXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15602.11-15602.18"
  wire input 211 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15603.11-15603.22"
  wire input 212 \RXLPMGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15604.11-15604.24"
  wire input 213 \RXLPMGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15605.11-15605.22"
  wire input 214 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15606.11-15606.24"
  wire input 215 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15607.11-15607.22"
  wire input 216 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15608.11-15608.26"
  wire input 217 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15609.11-15609.22"
  wire input 218 \RXLPMOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15610.11-15610.24"
  wire input 219 \RXLPMOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15611.11-15611.26"
  wire input 220 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15445.18-15445.30"
  wire width 7 output 54 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15612.17-15612.29"
  wire width 2 input 221 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15613.11-15613.21"
  wire input 222 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15614.11-15614.23"
  wire input 223 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15615.11-15615.19"
  wire input 224 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15616.17-15616.27"
  wire width 4 input 225 \RXOSINTCFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15446.12-15446.23"
  wire output 55 \RXOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15617.11-15617.20"
  wire input 226 \RXOSINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15618.11-15618.22"
  wire input 227 \RXOSINTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15619.11-15619.24"
  wire input 228 \RXOSINTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15447.12-15447.26"
  wire output 56 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15620.11-15620.24"
  wire input 229 \RXOSINTSTROBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15448.12-15448.29"
  wire output 57 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15449.12-15449.32"
  wire output 58 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15621.11-15621.28"
  wire input 230 \RXOSINTTESTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15622.11-15622.21"
  wire input 231 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15450.12-15450.20"
  wire output 59 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15451.12-15451.26"
  wire output 60 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15452.12-15452.23"
  wire output 61 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15623.17-15623.28"
  wire width 3 input 232 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15624.11-15624.26"
  wire input 233 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15625.11-15625.21"
  wire input 234 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15626.17-15626.21"
  wire width 2 input 235 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15627.11-15627.20"
  wire input 236 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15453.12-15453.25"
  wire output 62 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15628.11-15628.22"
  wire input 237 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15454.12-15454.24"
  wire output 63 \RXPHALIGNERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15629.11-15629.20"
  wire input 238 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15630.11-15630.23"
  wire input 239 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15631.11-15631.21"
  wire input 240 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15632.17-15632.28"
  wire width 2 input 241 \RXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15633.11-15633.21"
  wire input 242 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15455.12-15455.26"
  wire output 64 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15634.11-15634.21"
  wire input 243 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15635.11-15635.25"
  wire input 244 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15456.12-15456.21"
  wire output 65 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15457.12-15457.24"
  wire output 66 \RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15636.17-15636.26"
  wire width 4 input 245 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15458.12-15458.29"
  wire output 67 \RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15637.11-15637.25"
  wire input 246 \RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15638.11-15638.18"
  wire input 247 \RXQPIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15459.12-15459.21"
  wire output 68 \RXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15460.12-15460.21"
  wire output 69 \RXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15639.17-15639.23"
  wire width 3 input 248 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15461.12-15461.22"
  wire output 70 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15640.11-15640.21"
  wire input 249 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15462.12-15462.23"
  wire output 71 \RXRECCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15463.12-15463.23"
  wire output 72 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15641.11-15641.18"
  wire input 250 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15464.12-15464.22"
  wire output 73 \RXSLIDERDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15465.12-15465.22"
  wire output 74 \RXSLIPDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15642.11-15642.23"
  wire input 251 \RXSLIPOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15466.12-15466.27"
  wire output 75 \RXSLIPOUTCLKRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15643.11-15643.20"
  wire input 252 \RXSLIPPMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15467.12-15467.24"
  wire output 76 \RXSLIPPMARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15468.18-15468.30"
  wire width 2 output 77 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15469.18-15469.26"
  wire width 3 output 78 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15644.11-15644.22"
  wire input 253 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15470.12-15470.22"
  wire output 79 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15645.11-15645.19"
  wire input 254 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15646.11-15646.21"
  wire input 255 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15471.12-15471.21"
  wire output 80 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15647.17-15647.28"
  wire width 2 input 256 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15648.11-15648.20"
  wire input 257 \RXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15649.11-15649.19"
  wire input 258 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15650.11-15650.20"
  wire input 259 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15472.12-15472.19"
  wire output 81 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15651.11-15651.22"
  wire input 260 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15652.18-15652.23"
  wire width 20 input 261 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15653.17-15653.30"
  wire width 8 input 262 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15654.11-15654.20"
  wire input 263 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15655.17-15655.30"
  wire width 3 input 264 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15473.18-15473.29"
  wire width 2 output 82 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15474.12-15474.23"
  wire output 83 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15656.11-15656.20"
  wire input 265 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15657.11-15657.19"
  wire input 266 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15658.11-15658.20"
  wire input 267 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15659.18-15659.25"
  wire width 16 input 268 \TXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15660.18-15660.25"
  wire width 16 input 269 \TXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15661.17-15661.24"
  wire width 8 input 270 \TXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15662.19-15662.25"
  wire width 128 input 271 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15663.17-15663.33"
  wire width 8 input 272 \TXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15664.11-15664.19"
  wire input 273 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15665.11-15665.21"
  wire input 274 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15666.17-15666.27"
  wire width 4 input 275 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15667.11-15667.19"
  wire input 276 \TXDIFFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15668.11-15668.22"
  wire input 277 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15669.11-15669.18"
  wire input 278 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15670.11-15670.20"
  wire input 279 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15671.11-15671.22"
  wire input 280 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15672.11-15672.22"
  wire input 281 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15475.12-15475.27"
  wire output 84 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15673.11-15673.22"
  wire input 282 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15674.11-15674.21"
  wire input 283 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15675.17-15675.25"
  wire width 6 input 284 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15676.11-15676.20"
  wire input 285 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15677.11-15677.19"
  wire input 286 \TXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15678.17-15678.29"
  wire width 7 input 287 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15679.17-15679.25"
  wire width 3 input 288 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15476.12-15476.20"
  wire output 85 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15477.12-15477.26"
  wire output 86 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15478.12-15478.23"
  wire output 87 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15680.17-15680.28"
  wire width 3 input 289 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15681.11-15681.21"
  wire input 290 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15682.17-15682.21"
  wire width 2 input 291 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15683.11-15683.27"
  wire input 292 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15684.11-15684.20"
  wire input 293 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15479.12-15479.25"
  wire output 88 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15685.11-15685.22"
  wire input 294 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15686.11-15686.20"
  wire input 295 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15687.11-15687.23"
  wire input 296 \TXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15688.11-15688.24"
  wire input 297 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15689.11-15689.19"
  wire input 298 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15480.12-15480.24"
  wire output 89 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15690.11-15690.21"
  wire input 299 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15691.11-15691.20"
  wire input 300 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15692.11-15692.24"
  wire input 301 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15693.11-15693.20"
  wire input 302 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15694.11-15694.21"
  wire input 303 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15695.17-15695.32"
  wire width 5 input 304 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15696.11-15696.19"
  wire input 305 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15697.17-15697.28"
  wire width 2 input 306 \TXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15698.11-15698.21"
  wire input 307 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15481.12-15481.26"
  wire output 90 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15699.11-15699.21"
  wire input 308 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15700.17-15700.29"
  wire width 5 input 309 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15701.11-15701.26"
  wire input 310 \TXPOSTCURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15702.11-15702.25"
  wire input 311 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15703.17-15703.26"
  wire width 4 input 312 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15704.17-15704.28"
  wire width 5 input 313 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15705.11-15705.25"
  wire input 314 \TXPRECURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15482.12-15482.29"
  wire output 91 \TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15706.11-15706.25"
  wire input 315 \TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15707.11-15707.22"
  wire input 316 \TXQPIBIASEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15483.12-15483.21"
  wire output 92 \TXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15484.12-15484.21"
  wire output 93 \TXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15708.11-15708.27"
  wire input 317 \TXQPISTRONGPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15709.11-15709.23"
  wire input 318 \TXQPIWEAKPUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15710.17-15710.23"
  wire width 3 input 319 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15485.12-15485.22"
  wire output 94 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15711.11-15711.21"
  wire input 320 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15486.12-15486.23"
  wire output 95 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15712.17-15712.27"
  wire width 7 input 321 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15713.11-15713.18"
  wire input 322 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15714.11-15714.22"
  wire input 323 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15487.12-15487.22"
  wire output 96 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15715.11-15715.19"
  wire input 324 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15716.11-15716.21"
  wire input 325 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15488.12-15488.21"
  wire output 97 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15717.17-15717.28"
  wire width 2 input 326 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15718.11-15718.20"
  wire input 327 \TXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15719.11-15719.19"
  wire input 328 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15720.11-15720.20"
  wire input 329 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15723.1-15863.10"
module \GTHE3_COMMON
  parameter \BIAS_CFG0 16'0000000000000000
  parameter \BIAS_CFG1 16'0000000000000000
  parameter \BIAS_CFG2 16'0000000000000000
  parameter \BIAS_CFG3 16'0000000000000000
  parameter \BIAS_CFG4 16'0000000000000000
  parameter \BIAS_CFG_RSVD 10'0000000000
  parameter \COMMON_CFG0 16'0000000000000000
  parameter \COMMON_CFG1 16'0000000000000000
  parameter \POR_CFG 16'0000000000000100
  parameter \QPLL0_CFG0 16'0011000000011000
  parameter \QPLL0_CFG1 16'0000000000000000
  parameter \QPLL0_CFG1_G3 16'0000000000100000
  parameter \QPLL0_CFG2 16'0000000000000000
  parameter \QPLL0_CFG2_G3 16'0000000000000000
  parameter \QPLL0_CFG3 16'0000000100100000
  parameter \QPLL0_CFG4 16'0000000000001001
  parameter \QPLL0_CP 10'0000011111
  parameter \QPLL0_CP_G3 10'0000011111
  parameter \QPLL0_FBDIV 66
  parameter \QPLL0_FBDIV_G3 80
  parameter \QPLL0_INIT_CFG0 16'0000000000000000
  parameter \QPLL0_INIT_CFG1 8'00000000
  parameter \QPLL0_LOCK_CFG 16'0000000111101000
  parameter \QPLL0_LOCK_CFG_G3 16'0000000111101000
  parameter \QPLL0_LPF 10'1111111111
  parameter \QPLL0_LPF_G3 10'1111111111
  parameter \QPLL0_REFCLK_DIV 2
  parameter \QPLL0_SDM_CFG0 16'0000000000000000
  parameter \QPLL0_SDM_CFG1 16'0000000000000000
  parameter \QPLL0_SDM_CFG2 16'0000000000000000
  parameter \QPLL1_CFG0 16'0011000000011000
  parameter \QPLL1_CFG1 16'0000000000000000
  parameter \QPLL1_CFG1_G3 16'0000000000100000
  parameter \QPLL1_CFG2 16'0000000000000000
  parameter \QPLL1_CFG2_G3 16'0000000000000000
  parameter \QPLL1_CFG3 16'0000000100100000
  parameter \QPLL1_CFG4 16'0000000000001001
  parameter \QPLL1_CP 10'0000011111
  parameter \QPLL1_CP_G3 10'0000011111
  parameter \QPLL1_FBDIV 66
  parameter \QPLL1_FBDIV_G3 80
  parameter \QPLL1_INIT_CFG0 16'0000000000000000
  parameter \QPLL1_INIT_CFG1 8'00000000
  parameter \QPLL1_LOCK_CFG 16'0000000111101000
  parameter \QPLL1_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL1_LPF 10'1111111111
  parameter \QPLL1_LPF_G3 10'1111111111
  parameter \QPLL1_REFCLK_DIV 2
  parameter \QPLL1_SDM_CFG0 16'0000000000000000
  parameter \QPLL1_SDM_CFG1 16'0000000000000000
  parameter \QPLL1_SDM_CFG2 16'0000000000000000
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \RSVD_ATTR2 16'0000000000000000
  parameter \RSVD_ATTR3 16'0000000000000000
  parameter \RXRECCLKOUT0_SEL 2'00
  parameter \RXRECCLKOUT1_SEL 2'00
  parameter \SARC_EN 1'1
  parameter \SARC_SEL 1'0
  parameter \SDM0DATA1_0 16'0000000000000000
  parameter \SDM0DATA1_1 9'000000000
  parameter \SDM0INITSEED0_0 16'0000000000000000
  parameter \SDM0INITSEED0_1 9'000000000
  parameter \SDM0_DATA_PIN_SEL 1'0
  parameter \SDM0_WIDTH_PIN_SEL 1'0
  parameter \SDM1DATA1_0 16'0000000000000000
  parameter \SDM1DATA1_1 9'000000000
  parameter \SDM1INITSEED0_0 16'0000000000000000
  parameter \SDM1INITSEED0_1 9'000000000
  parameter \SDM1_DATA_PIN_SEL 1'0
  parameter \SDM1_WIDTH_PIN_SEL 1'0
  parameter \SIM_MODE "FAST"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_VERSION 2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15818.11-15818.20"
  wire input 21 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15819.11-15819.23"
  wire input 22 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15820.11-15820.16"
  wire input 23 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15821.17-15821.27"
  wire width 5 input 24 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15822.11-15822.24"
  wire input 25 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15823.17-15823.24"
  wire width 9 input 26 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15824.11-15824.17"
  wire input 27 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15825.18-15825.23"
  wire width 16 input 28 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15798.19-15798.24"
  wire width 16 output 1 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15826.11-15826.16"
  wire input 29 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15799.12-15799.18"
  wire output 2 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15827.11-15827.16"
  wire input 30 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15828.11-15828.21"
  wire input 31 \GTGREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15829.11-15829.21"
  wire input 32 \GTGREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15830.11-15830.26"
  wire input 33 \GTNORTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15831.11-15831.26"
  wire input 34 \GTNORTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15832.11-15832.26"
  wire input 35 \GTNORTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15833.11-15833.26"
  wire input 36 \GTNORTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15834.11-15834.21"
  wire input 37 \GTREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15835.11-15835.21"
  wire input 38 \GTREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15836.11-15836.21"
  wire input 39 \GTREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15837.11-15837.21"
  wire input 40 \GTREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15838.11-15838.26"
  wire input 41 \GTSOUTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15839.11-15839.26"
  wire input 42 \GTSOUTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15840.11-15840.26"
  wire input 43 \GTSOUTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15841.11-15841.26"
  wire input 44 \GTSOUTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15842.17-15842.25"
  wire width 8 input 45 \PMARSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15843.17-15843.25"
  wire width 8 input 46 \PMARSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15800.18-15800.29"
  wire width 8 output 3 \PMARSVDOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15801.18-15801.29"
  wire width 8 output 4 \PMARSVDOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15844.11-15844.24"
  wire input 47 \QPLL0CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15845.11-15845.24"
  wire input 48 \QPLL0CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15802.12-15802.26"
  wire output 5 \QPLL0FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15803.12-15803.21"
  wire output 6 \QPLL0LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15846.11-15846.26"
  wire input 49 \QPLL0LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15847.11-15847.22"
  wire input 50 \QPLL0LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15804.12-15804.23"
  wire output 7 \QPLL0OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15805.12-15805.26"
  wire output 8 \QPLL0OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15848.11-15848.18"
  wire input 51 \QPLL0PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15806.12-15806.27"
  wire output 9 \QPLL0REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15849.17-15849.31"
  wire width 3 input 52 \QPLL0REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15850.11-15850.21"
  wire input 53 \QPLL0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15851.11-15851.24"
  wire input 54 \QPLL1CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15852.11-15852.24"
  wire input 55 \QPLL1CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15807.12-15807.26"
  wire output 10 \QPLL1FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15808.12-15808.21"
  wire output 11 \QPLL1LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15853.11-15853.26"
  wire input 56 \QPLL1LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15854.11-15854.22"
  wire input 57 \QPLL1LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15809.12-15809.23"
  wire output 12 \QPLL1OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15810.12-15810.26"
  wire output 13 \QPLL1OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15855.11-15855.18"
  wire input 58 \QPLL1PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15811.12-15811.27"
  wire output 14 \QPLL1REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15856.17-15856.31"
  wire width 3 input 59 \QPLL1REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15857.11-15857.21"
  wire input 60 \QPLL1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15812.18-15812.31"
  wire width 8 output 15 \QPLLDMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15813.18-15813.31"
  wire width 8 output 16 \QPLLDMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15858.17-15858.26"
  wire width 8 input 61 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15859.17-15859.26"
  wire width 5 input 62 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15860.17-15860.26"
  wire width 5 input 63 \QPLLRSVD3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15861.17-15861.26"
  wire width 8 input 64 \QPLLRSVD4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15862.11-15862.18"
  wire input 65 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15814.12-15814.29"
  wire output 17 \REFCLKOUTMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15815.12-15815.29"
  wire output 18 \REFCLKOUTMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15816.18-15816.31"
  wire width 2 output 19 \RXRECCLK0_SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15817.18-15817.31"
  wire width 2 output 20 \RXRECCLK1_SEL
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16850.1-17696.10"
module \GTHE4_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 16'1001001000000000
  parameter \ADAPT_CFG1 16'1000000000011100
  parameter \ADAPT_CFG2 16'0000000000000000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \A_RXOSCALRESET 1'0
  parameter \A_RXPROGDIVRESET 1'0
  parameter \A_RXTERMINATION 1'1
  parameter \A_TXDIFFCTRL 5'01100
  parameter \A_TXPROGDIVRESET 1'0
  parameter \CAPBYPASS_FORCE 1'0
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CDR_SWAP_MODE_EN 1'0
  parameter \CFOK_PWRSVE_EN 1'1
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 2
  parameter \CH_HSPMUX 16'0010010000100100
  parameter \CKCAL1_CFG_0 16'0000000000000000
  parameter \CKCAL1_CFG_1 16'0000000000000000
  parameter \CKCAL1_CFG_2 16'0000000000000000
  parameter \CKCAL1_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_0 16'0000000000000000
  parameter \CKCAL2_CFG_1 16'0000000000000000
  parameter \CKCAL2_CFG_2 16'0000000000000000
  parameter \CKCAL2_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_4 16'0000000000000000
  parameter \CKCAL_RSVD0 16'0100000000000000
  parameter \CKCAL_RSVD1 16'0000000000000000
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 2
  parameter \CPLL_CFG0 16'0000000111111010
  parameter \CPLL_CFG1 16'0010010010101001
  parameter \CPLL_CFG2 16'0110100000000111
  parameter \CPLL_CFG3 16'0000000000000000
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 4
  parameter \CPLL_INIT_CFG0 16'0000000000011110
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \CTLE3_OCAP_EXT_CTRL 3'000
  parameter \CTLE3_OCAP_EXT_EN 1'0
  parameter \DDI_CTRL 2'00
  parameter \DDI_REALIGN_WAIT 15
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DELAY_ELEC 1'0
  parameter \DMONITOR_CFG0 10'0000000000
  parameter \DMONITOR_CFG1 8'00000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'100000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER0 16'0000000000000000
  parameter \ES_QUALIFIER1 16'0000000000000000
  parameter \ES_QUALIFIER2 16'0000000000000000
  parameter \ES_QUALIFIER3 16'0000000000000000
  parameter \ES_QUALIFIER4 16'0000000000000000
  parameter \ES_QUALIFIER5 16'0000000000000000
  parameter \ES_QUALIFIER6 16'0000000000000000
  parameter \ES_QUALIFIER7 16'0000000000000000
  parameter \ES_QUALIFIER8 16'0000000000000000
  parameter \ES_QUALIFIER9 16'0000000000000000
  parameter \ES_QUAL_MASK0 16'0000000000000000
  parameter \ES_QUAL_MASK1 16'0000000000000000
  parameter \ES_QUAL_MASK2 16'0000000000000000
  parameter \ES_QUAL_MASK3 16'0000000000000000
  parameter \ES_QUAL_MASK4 16'0000000000000000
  parameter \ES_QUAL_MASK5 16'0000000000000000
  parameter \ES_QUAL_MASK6 16'0000000000000000
  parameter \ES_QUAL_MASK7 16'0000000000000000
  parameter \ES_QUAL_MASK8 16'0000000000000000
  parameter \ES_QUAL_MASK9 16'0000000000000000
  parameter \ES_SDATA_MASK0 16'0000000000000000
  parameter \ES_SDATA_MASK1 16'0000000000000000
  parameter \ES_SDATA_MASK2 16'0000000000000000
  parameter \ES_SDATA_MASK3 16'0000000000000000
  parameter \ES_SDATA_MASK4 16'0000000000000000
  parameter \ES_SDATA_MASK5 16'0000000000000000
  parameter \ES_SDATA_MASK6 16'0000000000000000
  parameter \ES_SDATA_MASK7 16'0000000000000000
  parameter \ES_SDATA_MASK8 16'0000000000000000
  parameter \ES_SDATA_MASK9 16'0000000000000000
  parameter \EYE_SCAN_SWAP_EN 1'0
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 5'00000
  parameter \ISCAN_CK_PH_SEL2 1'0
  parameter \LOCAL_MASTER 1'0
  parameter \LPBK_BIAS_CTRL 3'000
  parameter \LPBK_EN_RCAL_B 1'0
  parameter \LPBK_EXT_RCAL 4'0000
  parameter \LPBK_IND_CTRL0 3'000
  parameter \LPBK_IND_CTRL1 3'000
  parameter \LPBK_IND_CTRL2 3'000
  parameter \LPBK_RG_CTRL 4'0000
  parameter \OOBDIVCTL 2'00
  parameter \OOB_PWRUP 1'0
  parameter \PCI3_AUTO_REALIGN "FRST_SMPL"
  parameter \PCI3_PIPE_RX_ELECIDLE 1'1
  parameter \PCI3_RX_ASYNC_EBUF_BYPASS 2'00
  parameter \PCI3_RX_ELECIDLE_EI2_ENABLE 1'0
  parameter \PCI3_RX_ELECIDLE_H2L_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_H2L_DISABLE 3'000
  parameter \PCI3_RX_ELECIDLE_HI_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_LP4_DISABLE 1'0
  parameter \PCI3_RX_FIFO_DISABLE 1'0
  parameter \PCIE3_CLK_COR_EMPTY_THRSH 5'00000
  parameter \PCIE3_CLK_COR_FULL_THRSH 6'010000
  parameter \PCIE3_CLK_COR_MAX_LAT 5'01000
  parameter \PCIE3_CLK_COR_MIN_LAT 5'00100
  parameter \PCIE3_CLK_COR_THRSH_TIMER 6'001000
  parameter \PCIE_BUFG_DIV_CTRL 16'0000000000000000
  parameter \PCIE_PLL_SEL_MODE_GEN12 2'00
  parameter \PCIE_PLL_SEL_MODE_GEN3 2'00
  parameter \PCIE_PLL_SEL_MODE_GEN4 2'00
  parameter \PCIE_RXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_RXPMA_CFG 16'0000000000000000
  parameter \PCIE_TXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_TXPMA_CFG 16'0000000000000000
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD0 16'0000000000000000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PREIQ_FREQ_BST 0
  parameter \PROCESS_PAR 3'010
  parameter \RATE_SW_USE_DRP 1'0
  parameter \RCLK_SIPO_DLY_ENB 1'0
  parameter \RCLK_SIPO_INV_EN 1'0
  parameter \RESET_POWERSAVE_DISABLE 1'0
  parameter \RTX_BUF_CML_CTRL 3'010
  parameter \RTX_BUF_TERM_CTRL 2'00
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 0
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG0 16'0000000000000011
  parameter \RXCDR_CFG0_GEN3 16'0000000000000011
  parameter \RXCDR_CFG1 16'0000000000000000
  parameter \RXCDR_CFG1_GEN3 16'0000000000000000
  parameter \RXCDR_CFG2 16'0000000101100100
  parameter \RXCDR_CFG2_GEN2 10'0101100100
  parameter \RXCDR_CFG2_GEN3 16'0000000000110100
  parameter \RXCDR_CFG2_GEN4 16'0000000000110100
  parameter \RXCDR_CFG3 16'0000000000100100
  parameter \RXCDR_CFG3_GEN2 6'100100
  parameter \RXCDR_CFG3_GEN3 16'0000000000100100
  parameter \RXCDR_CFG3_GEN4 16'0000000000100100
  parameter \RXCDR_CFG4 16'0101110011110110
  parameter \RXCDR_CFG4_GEN3 16'0101110011110110
  parameter \RXCDR_CFG5 16'1011010001101011
  parameter \RXCDR_CFG5_GEN3 16'0001010001101011
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG0 16'0000000001000000
  parameter \RXCDR_LOCK_CFG1 16'1000000000000000
  parameter \RXCDR_LOCK_CFG2 16'0000000000000000
  parameter \RXCDR_LOCK_CFG3 16'0000000000000000
  parameter \RXCDR_LOCK_CFG4 16'0000000000000000
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXCFOK_CFG0 16'0000000000000000
  parameter \RXCFOK_CFG1 16'0000000000000010
  parameter \RXCFOK_CFG2 16'0000000000101101
  parameter \RXCKCAL1_IQ_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL1_I_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL1_Q_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_DX_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_D_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_S_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_X_LOOP_RST_CFG 16'0000000000000000
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDFELPM_KL_CFG0 16'0000000000000000
  parameter \RXDFELPM_KL_CFG1 16'0000000000100010
  parameter \RXDFELPM_KL_CFG2 16'0000000100000000
  parameter \RXDFE_CFG0 16'0100000000000000
  parameter \RXDFE_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG0 16'0000000000000000
  parameter \RXDFE_GC_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG2 16'0000000000000000
  parameter \RXDFE_H2_CFG0 16'0000000000000000
  parameter \RXDFE_H2_CFG1 16'0000000000000010
  parameter \RXDFE_H3_CFG0 16'0000000000000000
  parameter \RXDFE_H3_CFG1 16'0000000000000010
  parameter \RXDFE_H4_CFG0 16'0000000000000000
  parameter \RXDFE_H4_CFG1 16'0000000000000011
  parameter \RXDFE_H5_CFG0 16'0000000000000000
  parameter \RXDFE_H5_CFG1 16'0000000000000010
  parameter \RXDFE_H6_CFG0 16'0000000000000000
  parameter \RXDFE_H6_CFG1 16'0000000000000010
  parameter \RXDFE_H7_CFG0 16'0000000000000000
  parameter \RXDFE_H7_CFG1 16'0000000000000010
  parameter \RXDFE_H8_CFG0 16'0000000000000000
  parameter \RXDFE_H8_CFG1 16'0000000000000010
  parameter \RXDFE_H9_CFG0 16'0000000000000000
  parameter \RXDFE_H9_CFG1 16'0000000000000010
  parameter \RXDFE_HA_CFG0 16'0000000000000000
  parameter \RXDFE_HA_CFG1 16'0000000000000010
  parameter \RXDFE_HB_CFG0 16'0000000000000000
  parameter \RXDFE_HB_CFG1 16'0000000000000010
  parameter \RXDFE_HC_CFG0 16'0000000000000000
  parameter \RXDFE_HC_CFG1 16'0000000000000010
  parameter \RXDFE_HD_CFG0 16'0000000000000000
  parameter \RXDFE_HD_CFG1 16'0000000000000010
  parameter \RXDFE_HE_CFG0 16'0000000000000000
  parameter \RXDFE_HE_CFG1 16'0000000000000010
  parameter \RXDFE_HF_CFG0 16'0000000000000000
  parameter \RXDFE_HF_CFG1 16'0000000000000010
  parameter \RXDFE_KH_CFG0 16'0000000000000000
  parameter \RXDFE_KH_CFG1 16'0000000000000000
  parameter \RXDFE_KH_CFG2 16'0000000000000000
  parameter \RXDFE_KH_CFG3 16'0000000000000000
  parameter \RXDFE_OS_CFG0 16'0000000000000000
  parameter \RXDFE_OS_CFG1 16'0000000000000010
  parameter \RXDFE_PWR_SAVING 1'0
  parameter \RXDFE_UT_CFG0 16'0000000000000000
  parameter \RXDFE_UT_CFG1 16'0000000000000010
  parameter \RXDFE_UT_CFG2 16'0000000000000000
  parameter \RXDFE_VP_CFG0 16'0000000000000000
  parameter \RXDFE_VP_CFG1 16'0000000000100010
  parameter \RXDLY_CFG 16'0000000000010000
  parameter \RXDLY_LCFG 16'0000000000110000
  parameter \RXELECIDLE_CFG "SIGCFG_4"
  parameter \RXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_CFG 16'0000000000000000
  parameter \RXLPM_GC_CFG 16'0001000000000000
  parameter \RXLPM_KH_CFG0 16'0000000000000000
  parameter \RXLPM_KH_CFG1 16'0000000000000010
  parameter \RXLPM_OS_CFG0 16'0000000000000000
  parameter \RXLPM_OS_CFG1 16'0000000000000000
  parameter \RXOOB_CFG 9'000110000
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOUT_DIV 4
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHBEACON_CFG 16'0000000000000000
  parameter \RXPHDLY_CFG 16'0010000000100000
  parameter \RXPHSAMP_CFG 16'0010000100000000
  parameter \RXPHSLIP_CFG 16'1001100100110011
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_AUTO_BW_SEL_BYPASS 1'0
  parameter \RXPI_CFG0 16'0000000000000010
  parameter \RXPI_CFG1 16'0000000000000000
  parameter \RXPI_LPM 1'0
  parameter \RXPI_SEL_LC 2'00
  parameter \RXPI_STARTCODE 2'00
  parameter \RXPI_VREFSEL 1'0
  parameter \RXPMACLK_SEL "DATA"
  parameter \RXPMARESET_TIME 5'00001
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXPRBS_LINKACQ_CNT 15
  parameter \RXREFCLKDIV2_SEL 1'0
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_AFE_CM_EN 1'0
  parameter \RX_BIAS_CFG0 16'0001001010110000
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CAPFF_SARC_ENB 1'0
  parameter \RX_CLK25_DIV 8
  parameter \RX_CLKMUX_EN 1'1
  parameter \RX_CLK_SLIP_OVRD 5'00000
  parameter \RX_CM_BUF_CFG 4'1010
  parameter \RX_CM_BUF_PD 1'0
  parameter \RX_CM_SEL 3
  parameter \RX_CM_TRIM 12
  parameter \RX_CTLE3_LPF 8'00000000
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DEGEN_CTRL 3'011
  parameter \RX_DFELPM_CFG0 0
  parameter \RX_DFELPM_CFG1 1'1
  parameter \RX_DFELPM_KLKH_AGC_STUP_EN 1'1
  parameter \RX_DFE_AGC_CFG0 2'00
  parameter \RX_DFE_AGC_CFG1 4
  parameter \RX_DFE_KL_LPM_KH_CFG0 1
  parameter \RX_DFE_KL_LPM_KH_CFG1 4
  parameter \RX_DFE_KL_LPM_KL_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KL_CFG1 4
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_DIV2_MODE_B 1'0
  parameter \RX_DIVRESET_TIME 5'00001
  parameter \RX_EN_CTLE_RCAL_B 1'0
  parameter \RX_EN_HI_LR 1'1
  parameter \RX_EXT_RL_CTRL 9'000000000
  parameter \RX_EYESCAN_VS_CODE 7'0000000
  parameter \RX_EYESCAN_VS_NEG_DIR 1'0
  parameter \RX_EYESCAN_VS_RANGE 2'00
  parameter \RX_EYESCAN_VS_UT_SIGN 1'0
  parameter \RX_FABINT_USRCLK_FLOP 1'0
  parameter \RX_INT_DATAWIDTH 1
  parameter \RX_PMA_POWER_SAVE 1'0
  parameter \RX_PMA_RSV0 16'0000000000000000
  parameter \RX_PROGDIV_CFG
  parameter \RX_PROGDIV_RATE 16'0000000000000001
  parameter \RX_RESLOAD_CTRL 4'0000
  parameter \RX_RESLOAD_OVRD 1'0
  parameter \RX_SAMPLE_PERIOD 3'101
  parameter \RX_SIG_VALID_DLY 11
  parameter \RX_SUM_DFETAPREP_EN 1'0
  parameter \RX_SUM_IREF_TUNE 4'1001
  parameter \RX_SUM_RESLOAD_CTRL 4'0000
  parameter \RX_SUM_VCMTUNE 4'1010
  parameter \RX_SUM_VCM_OVWR 1'0
  parameter \RX_SUM_VREF_TUNE 3'100
  parameter \RX_TUNE_AFE_OS 2'00
  parameter \RX_VREG_CTRL 3'101
  parameter \RX_VREG_PDB 1'1
  parameter \RX_WIDEMODE_CDR 2'01
  parameter \RX_WIDEMODE_CDR_GEN3 2'01
  parameter \RX_WIDEMODE_CDR_GEN4 2'01
  parameter \RX_XCLK_SEL "RXDES"
  parameter \RX_XMODE_SEL 1'0
  parameter \SAMPLE_CLK_PHASE 1'0
  parameter \SAS_12G_MODE 1'0
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL "Z"
  parameter \SRSTMODE 1'0
  parameter \TAPDLY_SET_TX 2'00
  parameter \TEMPERATURE_PAR 4'0010
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV0 8'00000000
  parameter \TST_RSV1 8'00000000
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000010000
  parameter \TXDLY_LCFG 16'0000000000110000
  parameter \TXDRVBIAS_N 4'1010
  parameter \TXFIFO_ADDR_CFG "LOW"
  parameter \TXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOUT_DIV 4
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG0 16'0110000000100000
  parameter \TXPHDLY_CFG1 16'0000000000000010
  parameter \TXPH_CFG 16'0000000100100011
  parameter \TXPH_CFG2 16'0000000000000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG 16'0000000000000000
  parameter \TXPI_CFG0 2'00
  parameter \TXPI_CFG1 2'00
  parameter \TXPI_CFG2 2'00
  parameter \TXPI_CFG3 1'0
  parameter \TXPI_CFG4 1'1
  parameter \TXPI_CFG5 3'000
  parameter \TXPI_GRAY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_LPM 1'0
  parameter \TXPI_PPM 1'0
  parameter \TXPI_PPMCLK_SEL "TXUSRCLK2"
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPI_VREFSEL 1'0
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXREFCLKDIV2_SEL 1'0
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 8
  parameter \TX_CLKMUX_EN 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DCC_LOOP_RST_CFG 16'0000000000000000
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DEEMPH2 6'000000
  parameter \TX_DEEMPH3 6'000000
  parameter \TX_DIVRESET_TIME 5'00001
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_DRVMUX_CTRL 2
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_FABINT_USRCLK_FLOP 1'0
  parameter \TX_FIFO_BYP_EN 1'0
  parameter \TX_IDLE_DATA_ZERO 1'0
  parameter \TX_INT_DATAWIDTH 1
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_PHICAL_CFG0 16'0000000000000000
  parameter \TX_PHICAL_CFG1 16'0000000000111111
  parameter \TX_PHICAL_CFG2 16'0000000000000000
  parameter \TX_PI_BIASSET 0
  parameter \TX_PI_IBIAS_MID 2'00
  parameter \TX_PMADATA_OPT 1'0
  parameter \TX_PMA_POWER_SAVE 1'0
  parameter \TX_PMA_RSV0 16'0000000000001000
  parameter \TX_PREDRV_CTRL 2
  parameter \TX_PROGCLK_SEL "POSTPI"
  parameter \TX_PROGDIV_CFG
  parameter \TX_PROGDIV_RATE 16'0000000000000001
  parameter \TX_QPI_STATUS_EN 1'0
  parameter \TX_RXDETECT_CFG 14'00000000110010
  parameter \TX_RXDETECT_REF 3
  parameter \TX_SAMPLE_PERIOD 3'101
  parameter \TX_SARC_LPBK_ENB 1'0
  parameter \TX_SW_MEAS 2'00
  parameter \TX_VREG_CTRL 3'000
  parameter \TX_VREG_PDB 1'0
  parameter \TX_VREG_VREFSEL 2'00
  parameter \TX_XCLK_SEL "TXOUT"
  parameter \USB_BOTH_BURST_IDLE 1'0
  parameter \USB_BURSTMAX_U3WAKE 7'1111111
  parameter \USB_BURSTMIN_U3WAKE 7'1100011
  parameter \USB_CLK_COR_EQ_EN 1'0
  parameter \USB_EXT_CNTL 1'1
  parameter \USB_IDLEMAX_POLLING 10'1010111011
  parameter \USB_IDLEMIN_POLLING 10'0100101011
  parameter \USB_LFPSPING_BURST 9'000000101
  parameter \USB_LFPSPOLLING_BURST 9'000110001
  parameter \USB_LFPSPOLLING_IDLE_MS 9'000000100
  parameter \USB_LFPSU1EXIT_BURST 9'000011101
  parameter \USB_LFPSU2LPEXIT_BURST_MS 9'001100011
  parameter \USB_LFPSU3WAKE_BURST_MS 9'111110011
  parameter \USB_LFPS_TPERIOD 4'0011
  parameter \USB_LFPS_TPERIOD_ACCURATE 1'1
  parameter \USB_MODE 1'0
  parameter \USB_PCIE_ERR_REP_DIS 1'0
  parameter \USB_PING_SATA_MAX_INIT 21
  parameter \USB_PING_SATA_MIN_INIT 12
  parameter \USB_POLL_SATA_MAX_BURST 8
  parameter \USB_POLL_SATA_MIN_BURST 4
  parameter \USB_RAW_ELEC 1'0
  parameter \USB_RXIDLE_P0_CTRL 1'1
  parameter \USB_TXIDLE_TUNE_ENABLE 1'1
  parameter \USB_U1_SATA_MAX_WAKE 7
  parameter \USB_U1_SATA_MIN_WAKE 4
  parameter \USB_U2_SAS_MAX_COM 64
  parameter \USB_U2_SAS_MIN_COM 36
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  parameter \Y_ALL_MODE 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17355.12-17355.19"
  wire output 1 \BUFGTCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17356.18-17356.29"
  wire width 3 output 2 \BUFGTCEMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17357.18-17357.26"
  wire width 9 output 3 \BUFGTDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17358.12-17358.22"
  wire output 4 \BUFGTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17359.18-17359.30"
  wire width 3 output 5 \BUFGTRSTMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17459.11-17459.21"
  wire input 105 \CDRSTEPDIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17460.11-17460.20"
  wire input 106 \CDRSTEPSQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17461.11-17461.20"
  wire input 107 \CDRSTEPSX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17462.11-17462.19"
  wire input 108 \CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17463.11-17463.19"
  wire input 109 \CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17464.11-17464.19"
  wire input 110 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17360.12-17360.25"
  wire output 6 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17465.11-17465.23"
  wire input 111 \CPLLFREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17361.12-17361.20"
  wire output 7 \CPLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17466.11-17466.25"
  wire input 112 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17467.11-17467.21"
  wire input 113 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17468.11-17468.17"
  wire input 114 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17362.12-17362.26"
  wire output 8 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17469.17-17469.30"
  wire width 3 input 115 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17470.11-17470.20"
  wire input 116 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17471.11-17471.24"
  wire input 117 \DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17472.11-17472.22"
  wire input 118 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17363.19-17363.30"
  wire width 16 output 9 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17364.12-17364.26"
  wire output 10 \DMONITOROUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17473.17-17473.24"
  wire width 10 input 119 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17474.11-17474.17"
  wire input 120 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17475.18-17475.23"
  wire width 16 input 121 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17365.19-17365.24"
  wire width 16 output 11 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17476.11-17476.16"
  wire input 122 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17366.12-17366.18"
  wire output 12 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17477.11-17477.17"
  wire input 123 \DRPRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17478.11-17478.16"
  wire input 124 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17367.12-17367.28"
  wire output 13 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17479.11-17479.23"
  wire input 125 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17480.11-17480.25"
  wire input 126 \EYESCANTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17481.11-17481.17"
  wire input 127 \FREQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17482.11-17482.20"
  wire input 128 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17483.11-17483.17"
  wire input 129 \GTHRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17484.11-17484.17"
  wire input 130 \GTHRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17368.12-17368.18"
  wire output 14 \GTHTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17369.12-17369.18"
  wire output 15 \GTHTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17485.11-17485.25"
  wire input 131 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17486.11-17486.25"
  wire input 132 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17370.12-17370.23"
  wire output 16 \GTPOWERGOOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17487.11-17487.20"
  wire input 133 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17488.11-17488.20"
  wire input 134 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17371.12-17371.27"
  wire output 17 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17489.18-17489.24"
  wire width 16 input 135 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17490.11-17490.20"
  wire input 136 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17491.11-17491.23"
  wire input 137 \GTRXRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17492.11-17492.25"
  wire input 138 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17493.11-17493.25"
  wire input 139 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17494.11-17494.20"
  wire input 140 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17495.11-17495.23"
  wire input 141 \GTTXRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17496.11-17496.19"
  wire input 142 \INCPCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17497.17-17497.25"
  wire width 3 input 143 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17498.11-17498.30"
  wire input 144 \PCIEEQRXEQADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17372.12-17372.24"
  wire output 18 \PCIERATEGEN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17373.12-17373.24"
  wire output 19 \PCIERATEIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17374.18-17374.32"
  wire width 2 output 20 \PCIERATEQPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17375.18-17375.35"
  wire width 2 output 21 \PCIERATEQPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17499.11-17499.22"
  wire input 145 \PCIERSTIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17500.11-17500.29"
  wire input 146 \PCIERSTTXSYNCSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17376.12-17376.30"
  wire output 22 \PCIESYNCTXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17377.12-17377.27"
  wire output 23 \PCIEUSERGEN3RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17378.12-17378.32"
  wire output 24 \PCIEUSERPHYSTATUSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17501.11-17501.27"
  wire input 147 \PCIEUSERRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17379.12-17379.29"
  wire output 25 \PCIEUSERRATESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17502.18-17502.27"
  wire width 16 input 148 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17380.19-17380.29"
  wire width 16 output 26 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17381.12-17381.21"
  wire output 27 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17382.19-17382.29"
  wire width 16 output 28 \PINRSRVDAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17383.12-17383.24"
  wire output 29 \POWERPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17503.11-17503.19"
  wire input 149 \QPLL0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17504.11-17504.24"
  wire input 150 \QPLL0FREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17505.11-17505.22"
  wire input 151 \QPLL0REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17506.11-17506.19"
  wire input 152 \QPLL1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17507.11-17507.24"
  wire input 153 \QPLL1FREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17508.11-17508.22"
  wire input 154 \QPLL1REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17384.12-17384.26"
  wire output 30 \RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17509.11-17509.20"
  wire input 155 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17510.11-17510.20"
  wire input 156 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17511.11-17511.22"
  wire input 157 \RXAFECFOKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17512.11-17512.21"
  wire input 158 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17385.18-17385.29"
  wire width 3 output 31 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17386.12-17386.27"
  wire output 32 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17387.12-17387.25"
  wire output 33 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17513.11-17513.25"
  wire input 159 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17514.11-17514.20"
  wire input 160 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17388.12-17388.21"
  wire output 34 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17515.11-17515.22"
  wire input 161 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17389.12-17389.23"
  wire output 35 \RXCDRPHDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17516.11-17516.21"
  wire input 162 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17390.12-17390.25"
  wire output 36 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17391.12-17391.27"
  wire output 37 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17392.12-17392.25"
  wire output 38 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17517.11-17517.21"
  wire input 163 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17518.17-17518.26"
  wire width 5 input 164 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17519.17-17519.30"
  wire width 3 input 165 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17520.11-17520.25"
  wire input 166 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17393.18-17393.27"
  wire width 5 output 39 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17521.11-17521.24"
  wire input 167 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17394.12-17394.23"
  wire output 40 \RXCKCALDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17522.11-17522.23"
  wire input 168 \RXCKCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17523.17-17523.29"
  wire width 7 input 169 \RXCKCALSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17395.18-17395.29"
  wire width 2 output 41 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17396.12-17396.24"
  wire output 42 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17397.12-17397.22"
  wire output 43 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17524.11-17524.23"
  wire input 170 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17398.12-17398.23"
  wire output 44 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17399.12-17399.24"
  wire output 45 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17400.19-17400.26"
  wire width 16 output 46 \RXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17401.19-17401.26"
  wire width 16 output 47 \RXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17402.18-17402.25"
  wire width 8 output 48 \RXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17403.18-17403.25"
  wire width 8 output 49 \RXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17404.20-17404.26"
  wire width 128 output 50 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17405.18-17405.34"
  wire width 8 output 51 \RXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17406.18-17406.29"
  wire width 2 output 52 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17525.17-17525.29"
  wire width 2 input 171 \RXDFEAGCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17526.11-17526.23"
  wire input 172 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17527.11-17527.25"
  wire input 173 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17528.17-17528.31"
  wire width 4 input 174 \RXDFECFOKFCNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17529.11-17529.23"
  wire input 175 \RXDFECFOKFEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17530.11-17530.26"
  wire input 176 \RXDFECFOKFPULSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17531.11-17531.24"
  wire input 177 \RXDFECFOKHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17532.11-17532.25"
  wire input 178 \RXDFECFOKOVREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17533.11-17533.22"
  wire input 179 \RXDFEKHHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17534.11-17534.24"
  wire input 180 \RXDFEKHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17535.11-17535.22"
  wire input 181 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17536.11-17536.24"
  wire input 182 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17537.11-17537.24"
  wire input 183 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17538.11-17538.25"
  wire input 184 \RXDFETAP10HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17539.11-17539.27"
  wire input 185 \RXDFETAP10OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17540.11-17540.25"
  wire input 186 \RXDFETAP11HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17541.11-17541.27"
  wire input 187 \RXDFETAP11OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17542.11-17542.25"
  wire input 188 \RXDFETAP12HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17543.11-17543.27"
  wire input 189 \RXDFETAP12OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17544.11-17544.25"
  wire input 190 \RXDFETAP13HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17545.11-17545.27"
  wire input 191 \RXDFETAP13OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17546.11-17546.25"
  wire input 192 \RXDFETAP14HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17547.11-17547.27"
  wire input 193 \RXDFETAP14OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17548.11-17548.25"
  wire input 194 \RXDFETAP15HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17549.11-17549.27"
  wire input 195 \RXDFETAP15OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17550.11-17550.24"
  wire input 196 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17551.11-17551.26"
  wire input 197 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17552.11-17552.24"
  wire input 198 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17553.11-17553.26"
  wire input 199 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17554.11-17554.24"
  wire input 200 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17555.11-17555.26"
  wire input 201 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17556.11-17556.24"
  wire input 202 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17557.11-17557.26"
  wire input 203 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17558.11-17558.24"
  wire input 204 \RXDFETAP6HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17559.11-17559.26"
  wire input 205 \RXDFETAP6OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17560.11-17560.24"
  wire input 206 \RXDFETAP7HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17561.11-17561.26"
  wire input 207 \RXDFETAP7OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17562.11-17562.24"
  wire input 208 \RXDFETAP8HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17563.11-17563.26"
  wire input 209 \RXDFETAP8OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17564.11-17564.24"
  wire input 210 \RXDFETAP9HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17565.11-17565.26"
  wire input 211 \RXDFETAP9OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17566.11-17566.22"
  wire input 212 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17567.11-17567.24"
  wire input 213 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17568.11-17568.22"
  wire input 214 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17569.11-17569.24"
  wire input 215 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17570.11-17570.21"
  wire input 216 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17571.11-17571.22"
  wire input 217 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17572.11-17572.18"
  wire input 218 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17573.11-17573.22"
  wire input 219 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17574.11-17574.22"
  wire input 220 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17407.12-17407.27"
  wire output 53 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17408.12-17408.22"
  wire output 54 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17575.17-17575.31"
  wire width 2 input 221 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17576.11-17576.23"
  wire input 222 \RXEQTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17577.11-17577.24"
  wire input 223 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17409.18-17409.26"
  wire width 6 output 55 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17410.18-17410.31"
  wire width 2 output 56 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17578.11-17578.19"
  wire input 224 \RXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17411.12-17411.27"
  wire output 57 \RXLFPSTRESETDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17412.12-17412.29"
  wire output 58 \RXLFPSU2LPEXITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17413.12-17413.27"
  wire output 59 \RXLFPSU3WAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17579.11-17579.18"
  wire input 225 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17580.11-17580.22"
  wire input 226 \RXLPMGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17581.11-17581.24"
  wire input 227 \RXLPMGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17582.11-17582.22"
  wire input 228 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17583.11-17583.24"
  wire input 229 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17584.11-17584.22"
  wire input 230 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17585.11-17585.26"
  wire input 231 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17586.11-17586.22"
  wire input 232 \RXLPMOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17587.11-17587.24"
  wire input 233 \RXLPMOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17588.11-17588.26"
  wire input 234 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17414.18-17414.30"
  wire width 8 output 60 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17589.17-17589.29"
  wire width 2 input 235 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17590.11-17590.21"
  wire input 236 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17591.11-17591.23"
  wire input 237 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17592.11-17592.19"
  wire input 238 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17415.12-17415.23"
  wire output 61 \RXOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17416.12-17416.26"
  wire output 62 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17417.12-17417.29"
  wire output 63 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17418.12-17418.32"
  wire output 64 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17593.11-17593.21"
  wire input 239 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17419.12-17419.20"
  wire output 65 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17420.12-17420.26"
  wire output 66 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17421.12-17421.23"
  wire output 67 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17594.17-17594.28"
  wire width 3 input 240 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17595.11-17595.26"
  wire input 241 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17596.11-17596.21"
  wire input 242 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17597.17-17597.21"
  wire width 2 input 243 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17598.11-17598.20"
  wire input 244 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17422.12-17422.25"
  wire output 68 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17599.11-17599.22"
  wire input 245 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17423.12-17423.24"
  wire output 69 \RXPHALIGNERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17600.11-17600.20"
  wire input 246 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17601.11-17601.23"
  wire input 247 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17602.11-17602.21"
  wire input 248 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17603.17-17603.28"
  wire width 2 input 249 \RXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17604.11-17604.21"
  wire input 250 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17424.12-17424.26"
  wire output 70 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17605.11-17605.21"
  wire input 251 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17606.11-17606.25"
  wire input 252 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17425.12-17425.21"
  wire output 71 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17426.12-17426.24"
  wire output 72 \RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17607.17-17607.26"
  wire width 4 input 253 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17427.12-17427.29"
  wire output 73 \RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17608.11-17608.25"
  wire input 254 \RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17609.11-17609.18"
  wire input 255 \RXQPIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17428.12-17428.21"
  wire output 74 \RXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17429.12-17429.21"
  wire output 75 \RXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17610.17-17610.23"
  wire width 3 input 256 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17430.12-17430.22"
  wire output 76 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17611.11-17611.21"
  wire input 257 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17431.12-17431.23"
  wire output 77 \RXRECCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17432.12-17432.23"
  wire output 78 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17612.11-17612.18"
  wire input 258 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17433.12-17433.22"
  wire output 79 \RXSLIDERDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17434.12-17434.22"
  wire output 80 \RXSLIPDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17613.11-17613.23"
  wire input 259 \RXSLIPOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17435.12-17435.27"
  wire output 81 \RXSLIPOUTCLKRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17614.11-17614.20"
  wire input 260 \RXSLIPPMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17436.12-17436.24"
  wire output 82 \RXSLIPPMARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17437.18-17437.30"
  wire width 2 output 83 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17438.18-17438.26"
  wire width 3 output 84 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17615.11-17615.22"
  wire input 261 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17439.12-17439.22"
  wire output 85 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17616.11-17616.19"
  wire input 262 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17617.11-17617.21"
  wire input 263 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17440.12-17440.21"
  wire output 86 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17618.17-17618.28"
  wire width 2 input 264 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17619.11-17619.24"
  wire input 265 \RXTERMINATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17620.11-17620.20"
  wire input 266 \RXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17621.11-17621.19"
  wire input 267 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17622.11-17622.20"
  wire input 268 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17441.12-17441.19"
  wire output 87 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17623.11-17623.22"
  wire input 269 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17624.18-17624.23"
  wire width 20 input 270 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17625.17-17625.30"
  wire width 8 input 271 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17626.11-17626.20"
  wire input 272 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17442.18-17442.29"
  wire width 2 output 88 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17443.12-17443.23"
  wire output 89 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17627.11-17627.20"
  wire input 273 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17628.11-17628.19"
  wire input 274 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17629.11-17629.20"
  wire input 275 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17630.18-17630.25"
  wire width 16 input 276 \TXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17631.18-17631.25"
  wire width 16 input 277 \TXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17632.17-17632.24"
  wire width 8 input 278 \TXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17633.19-17633.25"
  wire width 128 input 279 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17634.17-17634.33"
  wire width 8 input 280 \TXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17444.12-17444.21"
  wire output 90 \TXDCCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17635.11-17635.26"
  wire input 281 \TXDCCFORCESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17636.11-17636.21"
  wire input 282 \TXDCCRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17637.17-17637.25"
  wire width 2 input 283 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17638.11-17638.21"
  wire input 284 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17639.17-17639.27"
  wire width 5 input 285 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17640.11-17640.22"
  wire input 286 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17641.11-17641.18"
  wire input 287 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17642.11-17642.20"
  wire input 288 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17643.11-17643.22"
  wire input 289 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17644.11-17644.22"
  wire input 290 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17445.12-17445.27"
  wire output 91 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17645.11-17645.22"
  wire input 291 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17646.11-17646.21"
  wire input 292 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17647.17-17647.25"
  wire width 6 input 293 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17648.11-17648.20"
  wire input 294 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17649.11-17649.19"
  wire input 295 \TXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17650.11-17650.23"
  wire input 296 \TXLFPSTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17651.11-17651.25"
  wire input 297 \TXLFPSU2LPEXIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17652.11-17652.23"
  wire input 298 \TXLFPSU3WAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17653.17-17653.29"
  wire width 7 input 299 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17654.17-17654.25"
  wire width 3 input 300 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17655.11-17655.25"
  wire input 301 \TXMUXDCDEXHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17656.11-17656.25"
  wire input 302 \TXMUXDCDORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17657.11-17657.22"
  wire input 303 \TXONESZEROS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17446.12-17446.20"
  wire output 92 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17447.12-17447.26"
  wire output 93 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17448.12-17448.23"
  wire output 94 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17658.17-17658.28"
  wire width 3 input 304 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17659.11-17659.21"
  wire input 305 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17660.17-17660.21"
  wire width 2 input 306 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17661.11-17661.27"
  wire input 307 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17662.11-17662.20"
  wire input 308 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17449.12-17449.25"
  wire output 95 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17663.11-17663.22"
  wire input 309 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17664.11-17664.20"
  wire input 310 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17665.11-17665.23"
  wire input 311 \TXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17666.11-17666.24"
  wire input 312 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17667.11-17667.19"
  wire input 313 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17450.12-17450.24"
  wire output 96 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17668.11-17668.21"
  wire input 314 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17669.11-17669.20"
  wire input 315 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17670.11-17670.24"
  wire input 316 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17671.11-17671.20"
  wire input 317 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17672.11-17672.21"
  wire input 318 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17673.17-17673.32"
  wire width 5 input 319 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17674.11-17674.19"
  wire input 320 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17675.17-17675.28"
  wire width 2 input 321 \TXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17676.11-17676.21"
  wire input 322 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17451.12-17451.26"
  wire output 97 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17677.11-17677.21"
  wire input 323 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17678.17-17678.29"
  wire width 5 input 324 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17679.11-17679.25"
  wire input 325 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17680.17-17680.26"
  wire width 4 input 326 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17681.17-17681.28"
  wire width 5 input 327 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17452.12-17452.29"
  wire output 98 \TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17682.11-17682.25"
  wire input 328 \TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17683.11-17683.22"
  wire input 329 \TXQPIBIASEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17453.12-17453.21"
  wire output 99 \TXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17454.12-17454.21"
  wire output 100 \TXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17684.11-17684.23"
  wire input 330 \TXQPIWEAKPUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17685.17-17685.23"
  wire width 3 input 331 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17455.12-17455.22"
  wire output 101 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17686.11-17686.21"
  wire input 332 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17456.12-17456.23"
  wire output 102 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17687.17-17687.27"
  wire width 7 input 333 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17688.11-17688.18"
  wire input 334 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17689.11-17689.22"
  wire input 335 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17457.12-17457.22"
  wire output 103 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17690.11-17690.19"
  wire input 336 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17691.11-17691.21"
  wire input 337 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17458.12-17458.21"
  wire output 104 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17692.17-17692.28"
  wire width 2 input 338 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17693.11-17693.20"
  wire input 339 \TXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17694.11-17694.19"
  wire input 340 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17695.11-17695.20"
  wire input 341 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17698.1-17868.10"
module \GTHE4_COMMON
  parameter \AEN_QPLL0_FBDIV 1'1
  parameter \AEN_QPLL1_FBDIV 1'1
  parameter \AEN_SDM0TOGGLE 1'0
  parameter \AEN_SDM1TOGGLE 1'0
  parameter \A_SDM0TOGGLE 1'0
  parameter \A_SDM1DATA_HIGH 9'000000000
  parameter \A_SDM1DATA_LOW 16'0000000000000000
  parameter \A_SDM1TOGGLE 1'0
  parameter \BIAS_CFG0 16'0000000000000000
  parameter \BIAS_CFG1 16'0000000000000000
  parameter \BIAS_CFG2 16'0000000000000000
  parameter \BIAS_CFG3 16'0000000000000000
  parameter \BIAS_CFG4 16'0000000000000000
  parameter \BIAS_CFG_RSVD 16'0000000000000000
  parameter \COMMON_CFG0 16'0000000000000000
  parameter \COMMON_CFG1 16'0000000000000000
  parameter \POR_CFG 16'0000000000000000
  parameter \PPF0_CFG 16'0000111100000000
  parameter \PPF1_CFG 16'0000111100000000
  parameter \QPLL0CLKOUT_RATE "FULL"
  parameter \QPLL0_CFG0 16'0011100100011100
  parameter \QPLL0_CFG1 16'0000000000000000
  parameter \QPLL0_CFG1_G3 16'0000000000100000
  parameter \QPLL0_CFG2 16'0000111110000000
  parameter \QPLL0_CFG2_G3 16'0000111110000000
  parameter \QPLL0_CFG3 16'0000000100100000
  parameter \QPLL0_CFG4 16'0000000000000010
  parameter \QPLL0_CP 10'0000011111
  parameter \QPLL0_CP_G3 10'0000011111
  parameter \QPLL0_FBDIV 66
  parameter \QPLL0_FBDIV_G3 80
  parameter \QPLL0_INIT_CFG0 16'0000000000000000
  parameter \QPLL0_INIT_CFG1 8'00000000
  parameter \QPLL0_LOCK_CFG 16'0000000111101000
  parameter \QPLL0_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL0_LPF 10'1011111111
  parameter \QPLL0_LPF_G3 10'1111111111
  parameter \QPLL0_PCI_EN 1'0
  parameter \QPLL0_RATE_SW_USE_DRP 1'0
  parameter \QPLL0_REFCLK_DIV 1
  parameter \QPLL0_SDM_CFG0 16'0000000001000000
  parameter \QPLL0_SDM_CFG1 16'0000000000000000
  parameter \QPLL0_SDM_CFG2 16'0000000000000000
  parameter \QPLL1CLKOUT_RATE "FULL"
  parameter \QPLL1_CFG0 16'0110100100011100
  parameter \QPLL1_CFG1 16'0000000000100000
  parameter \QPLL1_CFG1_G3 16'0000000000100000
  parameter \QPLL1_CFG2 16'0000111110000000
  parameter \QPLL1_CFG2_G3 16'0000111110000000
  parameter \QPLL1_CFG3 16'0000000100100000
  parameter \QPLL1_CFG4 16'0000000000000010
  parameter \QPLL1_CP 10'0000011111
  parameter \QPLL1_CP_G3 10'0000011111
  parameter \QPLL1_FBDIV 66
  parameter \QPLL1_FBDIV_G3 80
  parameter \QPLL1_INIT_CFG0 16'0000000000000000
  parameter \QPLL1_INIT_CFG1 8'00000000
  parameter \QPLL1_LOCK_CFG 16'0000000111101000
  parameter \QPLL1_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL1_LPF 10'1011111111
  parameter \QPLL1_LPF_G3 10'1111111111
  parameter \QPLL1_PCI_EN 1'0
  parameter \QPLL1_RATE_SW_USE_DRP 1'0
  parameter \QPLL1_REFCLK_DIV 1
  parameter \QPLL1_SDM_CFG0 16'0000000000000000
  parameter \QPLL1_SDM_CFG1 16'0000000000000000
  parameter \QPLL1_SDM_CFG2 16'0000000000000000
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \RSVD_ATTR2 16'0000000000000000
  parameter \RSVD_ATTR3 16'0000000000000000
  parameter \RXRECCLKOUT0_SEL 2'00
  parameter \RXRECCLKOUT1_SEL 2'00
  parameter \SARC_ENB 1'0
  parameter \SARC_SEL 1'0
  parameter \SDM0INITSEED0_0 16'0000000000000000
  parameter \SDM0INITSEED0_1 9'000000000
  parameter \SDM1INITSEED0_0 16'0000000000000000
  parameter \SDM1INITSEED0_1 9'000000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17807.11-17807.20"
  wire input 27 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17808.11-17808.23"
  wire input 28 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17809.11-17809.16"
  wire input 29 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17810.17-17810.27"
  wire width 5 input 30 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17811.11-17811.24"
  wire input 31 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17812.18-17812.25"
  wire width 16 input 32 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17813.11-17813.17"
  wire input 33 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17814.18-17814.23"
  wire width 16 input 34 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17781.19-17781.24"
  wire width 16 output 1 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17815.11-17815.16"
  wire input 35 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17782.12-17782.18"
  wire output 2 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17816.11-17816.16"
  wire input 36 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17817.11-17817.21"
  wire input 37 \GTGREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17818.11-17818.21"
  wire input 38 \GTGREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17819.11-17819.26"
  wire input 39 \GTNORTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17820.11-17820.26"
  wire input 40 \GTNORTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17821.11-17821.26"
  wire input 41 \GTNORTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17822.11-17822.26"
  wire input 42 \GTNORTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17823.11-17823.21"
  wire input 43 \GTREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17824.11-17824.21"
  wire input 44 \GTREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17825.11-17825.21"
  wire input 45 \GTREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17826.11-17826.21"
  wire input 46 \GTREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17827.11-17827.26"
  wire input 47 \GTSOUTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17828.11-17828.26"
  wire input 48 \GTSOUTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17829.11-17829.26"
  wire input 49 \GTSOUTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17830.11-17830.26"
  wire input 50 \GTSOUTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17831.17-17831.30"
  wire width 3 input 51 \PCIERATEQPLL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17832.17-17832.30"
  wire width 3 input 52 \PCIERATEQPLL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17833.17-17833.25"
  wire width 8 input 53 \PMARSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17834.17-17834.25"
  wire width 8 input 54 \PMARSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17783.18-17783.29"
  wire width 8 output 3 \PMARSVDOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17784.18-17784.29"
  wire width 8 output 4 \PMARSVDOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17835.11-17835.24"
  wire input 55 \QPLL0CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17836.11-17836.24"
  wire input 56 \QPLL0CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17785.12-17785.26"
  wire output 5 \QPLL0FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17837.17-17837.27"
  wire width 8 input 57 \QPLL0FBDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17786.12-17786.21"
  wire output 6 \QPLL0LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17838.11-17838.26"
  wire input 58 \QPLL0LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17839.11-17839.22"
  wire input 59 \QPLL0LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17787.12-17787.23"
  wire output 7 \QPLL0OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17788.12-17788.26"
  wire output 8 \QPLL0OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17840.11-17840.18"
  wire input 60 \QPLL0PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17789.12-17789.27"
  wire output 9 \QPLL0REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17841.17-17841.31"
  wire width 3 input 61 \QPLL0REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17842.11-17842.21"
  wire input 62 \QPLL0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17843.11-17843.24"
  wire input 63 \QPLL1CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17844.11-17844.24"
  wire input 64 \QPLL1CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17790.12-17790.26"
  wire output 10 \QPLL1FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17845.17-17845.27"
  wire width 8 input 65 \QPLL1FBDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17791.12-17791.21"
  wire output 11 \QPLL1LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17846.11-17846.26"
  wire input 66 \QPLL1LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17847.11-17847.22"
  wire input 67 \QPLL1LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17792.12-17792.23"
  wire output 12 \QPLL1OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17793.12-17793.26"
  wire output 13 \QPLL1OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17848.11-17848.18"
  wire input 68 \QPLL1PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17794.12-17794.27"
  wire output 14 \QPLL1REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17849.17-17849.31"
  wire width 3 input 69 \QPLL1REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17850.11-17850.21"
  wire input 70 \QPLL1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17795.18-17795.31"
  wire width 8 output 15 \QPLLDMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17796.18-17796.31"
  wire width 8 output 16 \QPLLDMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17851.17-17851.26"
  wire width 8 input 71 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17852.17-17852.26"
  wire width 5 input 72 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17853.17-17853.26"
  wire width 5 input 73 \QPLLRSVD3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17854.17-17854.26"
  wire width 8 input 74 \QPLLRSVD4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17855.11-17855.18"
  wire input 75 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17797.12-17797.29"
  wire output 17 \REFCLKOUTMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17798.12-17798.29"
  wire output 18 \REFCLKOUTMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17799.18-17799.30"
  wire width 2 output 19 \RXRECCLK0SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17800.18-17800.30"
  wire width 2 output 20 \RXRECCLK1SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17856.18-17856.26"
  wire width 25 input 76 \SDM0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17801.18-17801.30"
  wire width 4 output 21 \SDM0FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17857.11-17857.20"
  wire input 77 \SDM0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17802.19-17802.31"
  wire width 15 output 22 \SDM0TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17858.11-17858.21"
  wire input 78 \SDM0TOGGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17859.17-17859.26"
  wire width 2 input 79 \SDM0WIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17860.18-17860.26"
  wire width 25 input 80 \SDM1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17803.18-17803.30"
  wire width 4 output 23 \SDM1FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17861.11-17861.20"
  wire input 81 \SDM1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17804.19-17804.31"
  wire width 15 output 24 \SDM1TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17862.11-17862.21"
  wire input 82 \SDM1TOGGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17863.17-17863.26"
  wire width 2 input 83 \SDM1WIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17864.17-17864.24"
  wire width 10 input 84 \TCONGPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17805.18-17805.25"
  wire width 10 output 25 \TCONGPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17865.11-17865.22"
  wire input 85 \TCONPOWERUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17866.17-17866.26"
  wire width 2 input 86 \TCONRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17867.17-17867.28"
  wire width 2 input 87 \TCONRSVDIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17806.12-17806.24"
  wire output 26 \TCONRSVDOUT0
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18928.1-19573.10"
module \GTM_DUAL
  parameter \A_CFG 16'0000100001000000
  parameter \A_SDM_DATA_CFG0 16'0000000011010000
  parameter \A_SDM_DATA_CFG1 16'0000000011010000
  parameter \BIAS_CFG0 16'0000000000000000
  parameter \BIAS_CFG1 16'0000000000000000
  parameter \BIAS_CFG2 16'0001000000000000
  parameter \BIAS_CFG3 16'0000000000000001
  parameter \BIAS_CFG4 16'0000000000000000
  parameter \BIAS_CFG5 16'0000000000000000
  parameter \BIAS_CFG6 16'0000000010000000
  parameter \BIAS_CFG7 16'0000000000000000
  parameter \CH0_A_CH_CFG0 16'0000000000000011
  parameter \CH0_A_CH_CFG1 16'0000000000000000
  parameter \CH0_A_CH_CFG2 16'0111101111110000
  parameter \CH0_A_CH_CFG3 16'0000000000000000
  parameter \CH0_A_CH_CFG4 16'0000000000000000
  parameter \CH0_A_CH_CFG5 16'0000000000000000
  parameter \CH0_A_CH_CFG6 16'0000000000000000
  parameter \CH0_RST_LP_CFG0 16'0001000000010000
  parameter \CH0_RST_LP_CFG1 16'0011001000010000
  parameter \CH0_RST_LP_CFG2 16'0110010100000100
  parameter \CH0_RST_LP_CFG3 16'0011001000010000
  parameter \CH0_RST_LP_CFG4 16'0000000001000100
  parameter \CH0_RST_LP_ID_CFG0 16'0011000001110000
  parameter \CH0_RST_LP_ID_CFG1 16'0001000000010000
  parameter \CH0_RST_TIME_CFG0 16'0000010000100001
  parameter \CH0_RST_TIME_CFG1 16'0000010000100001
  parameter \CH0_RST_TIME_CFG2 16'0000010000100001
  parameter \CH0_RST_TIME_CFG3 16'0000010000100000
  parameter \CH0_RST_TIME_CFG4 16'0000010000100001
  parameter \CH0_RST_TIME_CFG5 16'0000000000000001
  parameter \CH0_RST_TIME_CFG6 16'0000000000100001
  parameter \CH0_RX_ADC_CFG0 16'0011010010001111
  parameter \CH0_RX_ADC_CFG1 16'0011111001010101
  parameter \CH0_RX_ANA_CFG0 16'1000000000011101
  parameter \CH0_RX_ANA_CFG1 16'1110100010000000
  parameter \CH0_RX_ANA_CFG2 16'0000000010001010
  parameter \CH0_RX_APT_CFG0A 16'0000000001110000
  parameter \CH0_RX_APT_CFG0B 16'0000000001110000
  parameter \CH0_RX_APT_CFG10A 16'0000000001110000
  parameter \CH0_RX_APT_CFG10B 16'0000000001010000
  parameter \CH0_RX_APT_CFG11A 16'0000000001000000
  parameter \CH0_RX_APT_CFG11B 16'0000000001110000
  parameter \CH0_RX_APT_CFG12A 16'0000000001010000
  parameter \CH0_RX_APT_CFG12B 16'0000000000000000
  parameter \CH0_RX_APT_CFG13A 16'0000000000000000
  parameter \CH0_RX_APT_CFG13B 16'0000000000000000
  parameter \CH0_RX_APT_CFG14A 16'0000000000000000
  parameter \CH0_RX_APT_CFG14B 16'0000000000000000
  parameter \CH0_RX_APT_CFG15A 16'0000000000000000
  parameter \CH0_RX_APT_CFG15B 16'0000100000000000
  parameter \CH0_RX_APT_CFG16A 16'0000000000000000
  parameter \CH0_RX_APT_CFG16B 16'0010000000000000
  parameter \CH0_RX_APT_CFG17A 16'0000000000000000
  parameter \CH0_RX_APT_CFG17B 16'0001000001000000
  parameter \CH0_RX_APT_CFG18A 16'0000100000100000
  parameter \CH0_RX_APT_CFG18B 16'0000000000000000
  parameter \CH0_RX_APT_CFG19A 16'0000000000000000
  parameter \CH0_RX_APT_CFG19B 16'0000100000000000
  parameter \CH0_RX_APT_CFG1A 16'0000000001110000
  parameter \CH0_RX_APT_CFG1B 16'0000000001110000
  parameter \CH0_RX_APT_CFG20A 16'1110000000100000
  parameter \CH0_RX_APT_CFG20B 16'0000000001000000
  parameter \CH0_RX_APT_CFG21A 16'0001000000000100
  parameter \CH0_RX_APT_CFG21B 16'0000000000000000
  parameter \CH0_RX_APT_CFG22A 16'0000000001110000
  parameter \CH0_RX_APT_CFG22B 16'0000000001110000
  parameter \CH0_RX_APT_CFG23A 16'0000100000000000
  parameter \CH0_RX_APT_CFG23B 16'0000000000000000
  parameter \CH0_RX_APT_CFG24A 16'0000000000000000
  parameter \CH0_RX_APT_CFG24B 16'0000000000000000
  parameter \CH0_RX_APT_CFG25A 16'0000000000000000
  parameter \CH0_RX_APT_CFG25B 16'0000000000000000
  parameter \CH0_RX_APT_CFG26A 16'0000000000000000
  parameter \CH0_RX_APT_CFG26B 16'0000000000000000
  parameter \CH0_RX_APT_CFG27A 16'0100000000000000
  parameter \CH0_RX_APT_CFG27B 16'0000000000000000
  parameter \CH0_RX_APT_CFG28A 16'0000000000000000
  parameter \CH0_RX_APT_CFG28B 16'1000000000000000
  parameter \CH0_RX_APT_CFG2A 16'0000000001110000
  parameter \CH0_RX_APT_CFG2B 16'0000000001110000
  parameter \CH0_RX_APT_CFG3A 16'0000000001110000
  parameter \CH0_RX_APT_CFG3B 16'0000000001110000
  parameter \CH0_RX_APT_CFG4A 16'0000000001110000
  parameter \CH0_RX_APT_CFG4B 16'0000000001110000
  parameter \CH0_RX_APT_CFG5A 16'0000000001110000
  parameter \CH0_RX_APT_CFG5B 16'0000000001110000
  parameter \CH0_RX_APT_CFG6A 16'0000000001110000
  parameter \CH0_RX_APT_CFG6B 16'0000000001110000
  parameter \CH0_RX_APT_CFG7A 16'0000000001110000
  parameter \CH0_RX_APT_CFG7B 16'0000000001110000
  parameter \CH0_RX_APT_CFG8A 16'0000100000000000
  parameter \CH0_RX_APT_CFG8B 16'0000100000000000
  parameter \CH0_RX_APT_CFG9A 16'0000000001110000
  parameter \CH0_RX_APT_CFG9B 16'0000000001110000
  parameter \CH0_RX_APT_CTRL_CFG2 16'0000000000000100
  parameter \CH0_RX_APT_CTRL_CFG3 16'0000000000000000
  parameter \CH0_RX_CAL_CFG0A 16'0000000000000000
  parameter \CH0_RX_CAL_CFG0B 16'0011001100110000
  parameter \CH0_RX_CAL_CFG1A 16'1110111011100001
  parameter \CH0_RX_CAL_CFG1B 16'1111111100000100
  parameter \CH0_RX_CAL_CFG2A 16'0000000000000000
  parameter \CH0_RX_CAL_CFG2B 16'0011000000000000
  parameter \CH0_RX_CDR_CFG0A 16'0000000000000011
  parameter \CH0_RX_CDR_CFG0B 16'0000000000000000
  parameter \CH0_RX_CDR_CFG1A 16'0000000000000000
  parameter \CH0_RX_CDR_CFG1B 16'0000000000000000
  parameter \CH0_RX_CDR_CFG2A 16'1001000101100100
  parameter \CH0_RX_CDR_CFG2B 16'0000000100100100
  parameter \CH0_RX_CDR_CFG3A 16'0101110011110110
  parameter \CH0_RX_CDR_CFG3B 16'0000000000001011
  parameter \CH0_RX_CDR_CFG4A 16'0000000000000110
  parameter \CH0_RX_CDR_CFG4B 16'0000000000000000
  parameter \CH0_RX_CLKGN_CFG0 16'1100000000000000
  parameter \CH0_RX_CLKGN_CFG1 16'0000000110000000
  parameter \CH0_RX_CTLE_CFG0 16'0011010010001000
  parameter \CH0_RX_CTLE_CFG1 16'0010000000100010
  parameter \CH0_RX_CTLE_CFG2 16'0000101000000000
  parameter \CH0_RX_CTLE_CFG3 16'1111001001000000
  parameter \CH0_RX_DSP_CFG 16'0000000000000000
  parameter \CH0_RX_MON_CFG 16'0000000000000000
  parameter \CH0_RX_PAD_CFG0 16'0001111000000000
  parameter \CH0_RX_PAD_CFG1 16'0001100000001010
  parameter \CH0_RX_PCS_CFG0 16'0000000100000000
  parameter \CH0_RX_PCS_CFG1 16'0000000000000000
  parameter \CH0_TX_ANA_CFG0 16'0000001010101111
  parameter \CH0_TX_ANA_CFG1 16'0000000100000000
  parameter \CH0_TX_ANA_CFG2 16'1000000000010100
  parameter \CH0_TX_ANA_CFG3 16'0000101000100010
  parameter \CH0_TX_ANA_CFG4 16'0000000000000000
  parameter \CH0_TX_CAL_CFG0 16'0000000000100000
  parameter \CH0_TX_CAL_CFG1 16'0000000001000000
  parameter \CH0_TX_DRV_CFG0 16'0000000000000000
  parameter \CH0_TX_DRV_CFG1 16'0000000000100111
  parameter \CH0_TX_DRV_CFG2 16'0000000000000000
  parameter \CH0_TX_DRV_CFG3 16'0110110000000000
  parameter \CH0_TX_DRV_CFG4 16'0000000011000101
  parameter \CH0_TX_DRV_CFG5 16'0000000000000000
  parameter \CH0_TX_LPBK_CFG0 16'0000000000000011
  parameter \CH0_TX_LPBK_CFG1 16'0000000000000000
  parameter \CH0_TX_PCS_CFG0 16'0000000101100000
  parameter \CH0_TX_PCS_CFG1 16'0000000000000000
  parameter \CH0_TX_PCS_CFG10 16'0000000000000000
  parameter \CH0_TX_PCS_CFG11 16'0000000000000000
  parameter \CH0_TX_PCS_CFG12 16'0000000000000000
  parameter \CH0_TX_PCS_CFG13 16'0000000000000000
  parameter \CH0_TX_PCS_CFG14 16'0000000000000000
  parameter \CH0_TX_PCS_CFG15 16'0000000000000000
  parameter \CH0_TX_PCS_CFG16 16'0000000000000000
  parameter \CH0_TX_PCS_CFG17 16'0000000000000000
  parameter \CH0_TX_PCS_CFG2 16'0000000000000000
  parameter \CH0_TX_PCS_CFG3 16'0000000000000000
  parameter \CH0_TX_PCS_CFG4 16'0000000000000000
  parameter \CH0_TX_PCS_CFG5 16'0000000000000000
  parameter \CH0_TX_PCS_CFG6 16'0000000000000000
  parameter \CH0_TX_PCS_CFG7 16'0000000000000000
  parameter \CH0_TX_PCS_CFG8 16'0000000000000000
  parameter \CH0_TX_PCS_CFG9 16'0000000000000000
  parameter \CH1_A_CH_CFG0 16'0000000000000011
  parameter \CH1_A_CH_CFG1 16'0000000000000000
  parameter \CH1_A_CH_CFG2 16'0111101111110000
  parameter \CH1_A_CH_CFG3 16'0000000000000000
  parameter \CH1_A_CH_CFG4 16'0000000000000000
  parameter \CH1_A_CH_CFG5 16'0000000000000000
  parameter \CH1_A_CH_CFG6 16'0000000000000000
  parameter \CH1_RST_LP_CFG0 16'0001000000010000
  parameter \CH1_RST_LP_CFG1 16'0011001000010000
  parameter \CH1_RST_LP_CFG2 16'0110010100000100
  parameter \CH1_RST_LP_CFG3 16'0011001000010000
  parameter \CH1_RST_LP_CFG4 16'0000000001000100
  parameter \CH1_RST_LP_ID_CFG0 16'0011000001110000
  parameter \CH1_RST_LP_ID_CFG1 16'0001000000010000
  parameter \CH1_RST_TIME_CFG0 16'0000010000100001
  parameter \CH1_RST_TIME_CFG1 16'0000010000100001
  parameter \CH1_RST_TIME_CFG2 16'0000010000100001
  parameter \CH1_RST_TIME_CFG3 16'0000010000100000
  parameter \CH1_RST_TIME_CFG4 16'0000010000100001
  parameter \CH1_RST_TIME_CFG5 16'0000000000000001
  parameter \CH1_RST_TIME_CFG6 16'0000000000100001
  parameter \CH1_RX_ADC_CFG0 16'0011010010001111
  parameter \CH1_RX_ADC_CFG1 16'0011111001010101
  parameter \CH1_RX_ANA_CFG0 16'1000000000011101
  parameter \CH1_RX_ANA_CFG1 16'1110100010000000
  parameter \CH1_RX_ANA_CFG2 16'0000000010001010
  parameter \CH1_RX_APT_CFG0A 16'0000000001110000
  parameter \CH1_RX_APT_CFG0B 16'0000000001110000
  parameter \CH1_RX_APT_CFG10A 16'0000000001110000
  parameter \CH1_RX_APT_CFG10B 16'0000000001010000
  parameter \CH1_RX_APT_CFG11A 16'0000000001000000
  parameter \CH1_RX_APT_CFG11B 16'0000000001110000
  parameter \CH1_RX_APT_CFG12A 16'0000000001010000
  parameter \CH1_RX_APT_CFG12B 16'0000000000000000
  parameter \CH1_RX_APT_CFG13A 16'0000000000000000
  parameter \CH1_RX_APT_CFG13B 16'0000000000000000
  parameter \CH1_RX_APT_CFG14A 16'0000000000000000
  parameter \CH1_RX_APT_CFG14B 16'0000000000000000
  parameter \CH1_RX_APT_CFG15A 16'0000000000000000
  parameter \CH1_RX_APT_CFG15B 16'0000100000000000
  parameter \CH1_RX_APT_CFG16A 16'0000000000000000
  parameter \CH1_RX_APT_CFG16B 16'0010000000000000
  parameter \CH1_RX_APT_CFG17A 16'0000000000000000
  parameter \CH1_RX_APT_CFG17B 16'0001000001000000
  parameter \CH1_RX_APT_CFG18A 16'0000100000100000
  parameter \CH1_RX_APT_CFG18B 16'0000100010000000
  parameter \CH1_RX_APT_CFG19A 16'0000000000000000
  parameter \CH1_RX_APT_CFG19B 16'0000100000000000
  parameter \CH1_RX_APT_CFG1A 16'0000000001110000
  parameter \CH1_RX_APT_CFG1B 16'0000000001110000
  parameter \CH1_RX_APT_CFG20A 16'1110000000100000
  parameter \CH1_RX_APT_CFG20B 16'0000000001000000
  parameter \CH1_RX_APT_CFG21A 16'0001000000000100
  parameter \CH1_RX_APT_CFG21B 16'0000000000000000
  parameter \CH1_RX_APT_CFG22A 16'0000000001110000
  parameter \CH1_RX_APT_CFG22B 16'0000000001110000
  parameter \CH1_RX_APT_CFG23A 16'0000100000000000
  parameter \CH1_RX_APT_CFG23B 16'0000100000000000
  parameter \CH1_RX_APT_CFG24A 16'0000000000000000
  parameter \CH1_RX_APT_CFG24B 16'0000000000000000
  parameter \CH1_RX_APT_CFG25A 16'0000000000000000
  parameter \CH1_RX_APT_CFG25B 16'0000000000000000
  parameter \CH1_RX_APT_CFG26A 16'0000000000000000
  parameter \CH1_RX_APT_CFG26B 16'0000000000000000
  parameter \CH1_RX_APT_CFG27A 16'0100000000000000
  parameter \CH1_RX_APT_CFG27B 16'0000000000000000
  parameter \CH1_RX_APT_CFG28A 16'0000000000000000
  parameter \CH1_RX_APT_CFG28B 16'1000000000000000
  parameter \CH1_RX_APT_CFG2A 16'0000000001110000
  parameter \CH1_RX_APT_CFG2B 16'0000000001110000
  parameter \CH1_RX_APT_CFG3A 16'0000000001110000
  parameter \CH1_RX_APT_CFG3B 16'0000000001110000
  parameter \CH1_RX_APT_CFG4A 16'0000000001110000
  parameter \CH1_RX_APT_CFG4B 16'0000000001110000
  parameter \CH1_RX_APT_CFG5A 16'0000000001110000
  parameter \CH1_RX_APT_CFG5B 16'0000000001110000
  parameter \CH1_RX_APT_CFG6A 16'0000000001110000
  parameter \CH1_RX_APT_CFG6B 16'0000000001110000
  parameter \CH1_RX_APT_CFG7A 16'0000000001110000
  parameter \CH1_RX_APT_CFG7B 16'0000000001110000
  parameter \CH1_RX_APT_CFG8A 16'0000100000000000
  parameter \CH1_RX_APT_CFG8B 16'0000100000000000
  parameter \CH1_RX_APT_CFG9A 16'0000000001110000
  parameter \CH1_RX_APT_CFG9B 16'0000000001110000
  parameter \CH1_RX_APT_CTRL_CFG2 16'0000000000000100
  parameter \CH1_RX_APT_CTRL_CFG3 16'0000000000000000
  parameter \CH1_RX_CAL_CFG0A 16'0000000000000000
  parameter \CH1_RX_CAL_CFG0B 16'0011001100110000
  parameter \CH1_RX_CAL_CFG1A 16'1110111011100001
  parameter \CH1_RX_CAL_CFG1B 16'1111111100000100
  parameter \CH1_RX_CAL_CFG2A 16'0000000000000000
  parameter \CH1_RX_CAL_CFG2B 16'0011000000000000
  parameter \CH1_RX_CDR_CFG0A 16'0000000000000011
  parameter \CH1_RX_CDR_CFG0B 16'0000000000000000
  parameter \CH1_RX_CDR_CFG1A 16'0000000000000000
  parameter \CH1_RX_CDR_CFG1B 16'0000000000000000
  parameter \CH1_RX_CDR_CFG2A 16'1001000101100100
  parameter \CH1_RX_CDR_CFG2B 16'0000000100100100
  parameter \CH1_RX_CDR_CFG3A 16'0101110011110110
  parameter \CH1_RX_CDR_CFG3B 16'0000000000001011
  parameter \CH1_RX_CDR_CFG4A 16'0000000000000110
  parameter \CH1_RX_CDR_CFG4B 16'0000000000000000
  parameter \CH1_RX_CLKGN_CFG0 16'1100000000000000
  parameter \CH1_RX_CLKGN_CFG1 16'0000000110000000
  parameter \CH1_RX_CTLE_CFG0 16'0011010010001000
  parameter \CH1_RX_CTLE_CFG1 16'0010000000100010
  parameter \CH1_RX_CTLE_CFG2 16'0000101000000000
  parameter \CH1_RX_CTLE_CFG3 16'1111001001000000
  parameter \CH1_RX_DSP_CFG 16'0000000000000000
  parameter \CH1_RX_MON_CFG 16'0000000000000000
  parameter \CH1_RX_PAD_CFG0 16'0001111000000000
  parameter \CH1_RX_PAD_CFG1 16'0001100000001010
  parameter \CH1_RX_PCS_CFG0 16'0000000100000000
  parameter \CH1_RX_PCS_CFG1 16'0000000000000000
  parameter \CH1_TX_ANA_CFG0 16'0000001010101111
  parameter \CH1_TX_ANA_CFG1 16'0000000100000000
  parameter \CH1_TX_ANA_CFG2 16'1000000000010100
  parameter \CH1_TX_ANA_CFG3 16'0000101000100010
  parameter \CH1_TX_ANA_CFG4 16'0000000000000000
  parameter \CH1_TX_CAL_CFG0 16'0000000000100000
  parameter \CH1_TX_CAL_CFG1 16'0000000001000000
  parameter \CH1_TX_DRV_CFG0 16'0000000000000000
  parameter \CH1_TX_DRV_CFG1 16'0000000000100111
  parameter \CH1_TX_DRV_CFG2 16'0000000000000000
  parameter \CH1_TX_DRV_CFG3 16'0110110000000000
  parameter \CH1_TX_DRV_CFG4 16'0000000011000101
  parameter \CH1_TX_DRV_CFG5 16'0000000000000000
  parameter \CH1_TX_LPBK_CFG0 16'0000000000000011
  parameter \CH1_TX_LPBK_CFG1 16'0000000000000000
  parameter \CH1_TX_PCS_CFG0 16'0000000101100000
  parameter \CH1_TX_PCS_CFG1 16'0000000000000000
  parameter \CH1_TX_PCS_CFG10 16'0000000000000000
  parameter \CH1_TX_PCS_CFG11 16'0000000000000000
  parameter \CH1_TX_PCS_CFG12 16'0000000000000000
  parameter \CH1_TX_PCS_CFG13 16'0000000000000000
  parameter \CH1_TX_PCS_CFG14 16'0000000000000000
  parameter \CH1_TX_PCS_CFG15 16'0000000000000000
  parameter \CH1_TX_PCS_CFG16 16'0000000000000000
  parameter \CH1_TX_PCS_CFG17 16'0000000000000000
  parameter \CH1_TX_PCS_CFG2 16'0000000000000000
  parameter \CH1_TX_PCS_CFG3 16'0000000000000000
  parameter \CH1_TX_PCS_CFG4 16'0000000000000000
  parameter \CH1_TX_PCS_CFG5 16'0000000000000000
  parameter \CH1_TX_PCS_CFG6 16'0000000000000000
  parameter \CH1_TX_PCS_CFG7 16'0000000000000000
  parameter \CH1_TX_PCS_CFG8 16'0000000000000000
  parameter \CH1_TX_PCS_CFG9 16'0000000000000000
  parameter \DATARATE
  parameter \DRPEN_CFG 16'0000000000000000
  parameter \FEC_CFG0 16'0000000000000000
  parameter \FEC_CFG1 16'0000000000000000
  parameter \FEC_CFG10 16'0000000000000000
  parameter \FEC_CFG11 16'0000000000000000
  parameter \FEC_CFG12 16'0000000000000000
  parameter \FEC_CFG13 16'0000000000000000
  parameter \FEC_CFG14 16'0000000000000000
  parameter \FEC_CFG15 16'0000000000000000
  parameter \FEC_CFG16 16'0000000000000000
  parameter \FEC_CFG17 16'0000000000000000
  parameter \FEC_CFG18 16'0000000000000000
  parameter \FEC_CFG19 16'0000000000000000
  parameter \FEC_CFG2 16'0000000000000000
  parameter \FEC_CFG20 16'0000000000000000
  parameter \FEC_CFG21 16'0000000000000000
  parameter \FEC_CFG22 16'0000000000000000
  parameter \FEC_CFG23 16'0000000000000000
  parameter \FEC_CFG24 16'0000000000000000
  parameter \FEC_CFG25 16'0000000000000000
  parameter \FEC_CFG26 16'0000000000000000
  parameter \FEC_CFG27 16'0000000000000000
  parameter \FEC_CFG3 16'0000000000000000
  parameter \FEC_CFG4 16'0000000000000000
  parameter \FEC_CFG5 16'0000000000000000
  parameter \FEC_CFG6 16'0000000000000000
  parameter \FEC_CFG7 16'0000000000000000
  parameter \FEC_CFG8 16'0000000000000000
  parameter \FEC_CFG9 16'0000000000000000
  parameter \FEC_MODE "BYPASS"
  parameter \INS_LOSS_NYQ
  parameter \INTERFACE_WIDTH 64
  parameter \MODULATION_MODE "NRZ"
  parameter \PLL_CFG0 16'0001100111110000
  parameter \PLL_CFG1 16'0000111101110000
  parameter \PLL_CFG2 16'1000000111101000
  parameter \PLL_CFG3 16'0100000000000000
  parameter \PLL_CFG4 16'0111111111101010
  parameter \PLL_CFG5 16'0100101100111000
  parameter \PLL_CFG6 16'0000000000100101
  parameter \PLL_CRS_CTRL_CFG0 16'0000101100100000
  parameter \PLL_CRS_CTRL_CFG1 16'1100010111010100
  parameter \PLL_IPS_PIN_EN 1'1
  parameter \PLL_IPS_REFCLK_SEL 0
  parameter \RCALSAP_TESTEN 1'0
  parameter \RCAL_APROBE 1'0
  parameter \RST_CFG 16'0000000000000010
  parameter \RST_PLL_CFG0 16'0111011000010100
  parameter \SAP_CFG0 16'0000000000000000
  parameter \SDM_CFG0 16'0001100001000000
  parameter \SDM_CFG1 16'0000000000000000
  parameter \SDM_CFG2 16'0000000000000000
  parameter \SDM_SEED_CFG0 16'0000000000000000
  parameter \SDM_SEED_CFG1 16'0000000000000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS_ES1"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \TX_AMPLITUDE_SWING 250
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19395.11-19395.20"
  wire input 104 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19396.11-19396.23"
  wire input 105 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19397.11-19397.16"
  wire input 106 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19398.17-19398.27"
  wire width 5 input 107 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19399.11-19399.24"
  wire input 108 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19400.11-19400.21"
  wire input 109 \CH0_AXISEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19401.11-19401.22"
  wire input 110 \CH0_AXISRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19292.19-19292.32"
  wire width 28 output 1 \CH0_AXISTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19293.12-19293.25"
  wire output 2 \CH0_AXISTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19402.11-19402.23"
  wire input 111 \CH0_AXISTRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19294.12-19294.26"
  wire output 3 \CH0_AXISTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19403.11-19403.23"
  wire input 112 \CH0_CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19404.11-19404.28"
  wire input 113 \CH0_DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19405.11-19405.26"
  wire input 114 \CH0_DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19295.19-19295.34"
  wire width 32 output 4 \CH0_DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19296.12-19296.30"
  wire output 5 \CH0_DMONITOROUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19406.11-19406.21"
  wire input 115 \CH0_GTMRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19407.11-19407.21"
  wire input 116 \CH0_GTMRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19297.12-19297.22"
  wire output 6 \CH0_GTMTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19298.12-19298.22"
  wire output 7 \CH0_GTMTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19408.11-19408.24"
  wire input 117 \CH0_GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19409.11-19409.24"
  wire input 118 \CH0_GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19410.17-19410.29"
  wire width 3 input 119 \CH0_LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19411.18-19411.31"
  wire width 16 input 120 \CH0_PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19299.19-19299.33"
  wire width 16 output 8 \CH0_PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19412.18-19412.31"
  wire width 16 input 121 \CH0_PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19300.19-19300.33"
  wire width 16 output 9 \CH0_PMARSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19301.12-19301.30"
  wire output 10 \CH0_RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19413.11-19413.24"
  wire input 122 \CH0_RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19414.11-19414.27"
  wire input 123 \CH0_RXADAPTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19415.11-19415.28"
  wire input 124 \CH0_RXADCCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19416.11-19416.31"
  wire input 125 \CH0_RXADCCLKGENRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19417.11-19417.25"
  wire input 126 \CH0_RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19302.18-19302.33"
  wire width 3 output 11 \CH0_RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19418.11-19418.26"
  wire input 127 \CH0_RXCDRFREQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19419.11-19419.27"
  wire input 128 \CH0_RXCDRFRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19420.11-19420.24"
  wire input 129 \CH0_RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19421.11-19421.28"
  wire input 130 \CH0_RXCDRINCPCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19422.11-19422.26"
  wire input 131 \CH0_RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19423.11-19423.27"
  wire input 132 \CH0_RXCDRPHRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19303.20-19303.30"
  wire width 256 output 12 \CH0_RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19304.18-19304.33"
  wire width 4 output 13 \CH0_RXDATAFLAGS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19305.12-19305.26"
  wire output 14 \CH0_RXDATAISAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19306.12-19306.27"
  wire output 15 \CH0_RXDATASTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19424.11-19424.25"
  wire input 133 \CH0_RXDFERESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19425.11-19425.25"
  wire input 134 \CH0_RXDSPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19426.11-19426.27"
  wire input 135 \CH0_RXEQTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19427.11-19427.29"
  wire input 136 \CH0_RXEYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19428.11-19428.25"
  wire input 137 \CH0_RXFECRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19307.12-19307.24"
  wire output 16 \CH0_RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19429.17-19429.32"
  wire width 3 input 138 \CH0_RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19430.11-19430.25"
  wire input 139 \CH0_RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19431.17-19431.35"
  wire width 4 input 140 \CH0_RXPCSRESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19432.11-19432.25"
  wire input 141 \CH0_RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19308.12-19308.30"
  wire output 17 \CH0_RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19433.17-19433.35"
  wire width 8 input 142 \CH0_RXPMARESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19434.11-19434.25"
  wire input 143 \CH0_RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19435.11-19435.28"
  wire input 144 \CH0_RXPRBSCNTSTOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19436.11-19436.29"
  wire input 145 \CH0_RXPRBSCSCNTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19309.12-19309.25"
  wire output 18 \CH0_RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19310.12-19310.28"
  wire output 19 \CH0_RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19437.17-19437.30"
  wire width 4 input 146 \CH0_RXPRBSPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19311.12-19311.33"
  wire output 20 \CH0_RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19312.12-19312.28"
  wire output 21 \CH0_RXPROGDIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19438.11-19438.29"
  wire input 147 \CH0_RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19439.11-19439.24"
  wire input 148 \CH0_RXQPRBSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19313.12-19313.27"
  wire output 22 \CH0_RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19440.17-19440.32"
  wire width 2 input 149 \CH0_RXRESETMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19441.11-19441.26"
  wire input 150 \CH0_RXSPCSEQADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19442.11-19442.23"
  wire input 151 \CH0_RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19443.11-19443.24"
  wire input 152 \CH0_RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19444.11-19444.23"
  wire input 153 \CH0_RXUSRRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19445.11-19445.25"
  wire input 154 \CH0_RXUSRSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19446.11-19446.24"
  wire input 155 \CH0_RXUSRSTOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19314.18-19314.33"
  wire width 2 output 23 \CH0_TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19447.11-19447.26"
  wire input 156 \CH0_TXCKALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19448.17-19448.32"
  wire width 6 input 157 \CH0_TXCTLFIRDAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19449.19-19449.29"
  wire width 256 input 158 \CH0_TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19450.11-19450.26"
  wire input 159 \CH0_TXDATASTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19451.17-19451.29"
  wire width 5 input 160 \CH0_TXDRVAMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19452.17-19452.30"
  wire width 6 input 161 \CH0_TXEMPMAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19453.17-19453.30"
  wire width 5 input 162 \CH0_TXEMPPOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19454.17-19454.29"
  wire width 5 input 163 \CH0_TXEMPPRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19455.17-19455.30"
  wire width 4 input 164 \CH0_TXEMPPRE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19456.11-19456.25"
  wire input 165 \CH0_TXFECRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19457.11-19457.24"
  wire input 166 \CH0_TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19458.11-19458.29"
  wire input 167 \CH0_TXMUXDCDEXHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19459.11-19459.29"
  wire input 168 \CH0_TXMUXDCDORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19315.12-19315.24"
  wire output 24 \CH0_TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19460.17-19460.32"
  wire width 3 input 169 \CH0_TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19461.11-19461.25"
  wire input 170 \CH0_TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19462.17-19462.35"
  wire width 2 input 171 \CH0_TXPCSRESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19463.11-19463.25"
  wire input 172 \CH0_TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19316.12-19316.30"
  wire output 25 \CH0_TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19464.17-19464.35"
  wire width 2 input 173 \CH0_TXPMARESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19465.11-19465.25"
  wire input 174 \CH0_TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19466.11-19466.26"
  wire input 175 \CH0_TXPRBSINERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19467.17-19467.30"
  wire width 4 input 176 \CH0_TXPRBSPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19317.12-19317.33"
  wire output 26 \CH0_TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19318.12-19318.28"
  wire output 27 \CH0_TXPROGDIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19468.11-19468.29"
  wire input 177 \CH0_TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19469.11-19469.24"
  wire input 178 \CH0_TXQPRBSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19319.12-19319.27"
  wire output 28 \CH0_TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19470.17-19470.32"
  wire width 2 input 179 \CH0_TXRESETMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19471.11-19471.26"
  wire input 180 \CH0_TXSPCSEQADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19472.11-19472.23"
  wire input 181 \CH0_TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19473.11-19473.24"
  wire input 182 \CH0_TXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19474.11-19474.23"
  wire input 183 \CH0_TXUSRRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19475.11-19475.21"
  wire input 184 \CH1_AXISEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19476.11-19476.22"
  wire input 185 \CH1_AXISRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19320.19-19320.32"
  wire width 28 output 29 \CH1_AXISTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19321.12-19321.25"
  wire output 30 \CH1_AXISTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19477.11-19477.23"
  wire input 186 \CH1_AXISTRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19322.12-19322.26"
  wire output 31 \CH1_AXISTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19478.11-19478.23"
  wire input 187 \CH1_CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19479.11-19479.28"
  wire input 188 \CH1_DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19480.11-19480.26"
  wire input 189 \CH1_DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19323.19-19323.34"
  wire width 32 output 32 \CH1_DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19324.12-19324.30"
  wire output 33 \CH1_DMONITOROUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19481.11-19481.21"
  wire input 190 \CH1_GTMRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19482.11-19482.21"
  wire input 191 \CH1_GTMRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19325.12-19325.22"
  wire output 34 \CH1_GTMTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19326.12-19326.22"
  wire output 35 \CH1_GTMTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19483.11-19483.24"
  wire input 192 \CH1_GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19484.11-19484.24"
  wire input 193 \CH1_GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19485.17-19485.29"
  wire width 3 input 194 \CH1_LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19486.18-19486.31"
  wire width 16 input 195 \CH1_PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19327.19-19327.33"
  wire width 16 output 36 \CH1_PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19487.18-19487.31"
  wire width 16 input 196 \CH1_PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19328.19-19328.33"
  wire width 16 output 37 \CH1_PMARSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19329.12-19329.30"
  wire output 38 \CH1_RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19488.11-19488.24"
  wire input 197 \CH1_RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19489.11-19489.27"
  wire input 198 \CH1_RXADAPTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19490.11-19490.28"
  wire input 199 \CH1_RXADCCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19491.11-19491.31"
  wire input 200 \CH1_RXADCCLKGENRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19492.11-19492.25"
  wire input 201 \CH1_RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19330.18-19330.33"
  wire width 3 output 39 \CH1_RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19493.11-19493.26"
  wire input 202 \CH1_RXCDRFREQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19494.11-19494.27"
  wire input 203 \CH1_RXCDRFRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19495.11-19495.24"
  wire input 204 \CH1_RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19496.11-19496.28"
  wire input 205 \CH1_RXCDRINCPCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19497.11-19497.26"
  wire input 206 \CH1_RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19498.11-19498.27"
  wire input 207 \CH1_RXCDRPHRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19331.20-19331.30"
  wire width 256 output 40 \CH1_RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19332.18-19332.33"
  wire width 4 output 41 \CH1_RXDATAFLAGS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19333.12-19333.26"
  wire output 42 \CH1_RXDATAISAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19334.12-19334.27"
  wire output 43 \CH1_RXDATASTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19499.11-19499.25"
  wire input 208 \CH1_RXDFERESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19500.11-19500.25"
  wire input 209 \CH1_RXDSPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19501.11-19501.27"
  wire input 210 \CH1_RXEQTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19502.11-19502.29"
  wire input 211 \CH1_RXEYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19503.11-19503.25"
  wire input 212 \CH1_RXFECRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19335.12-19335.24"
  wire output 44 \CH1_RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19504.17-19504.32"
  wire width 3 input 213 \CH1_RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19505.11-19505.25"
  wire input 214 \CH1_RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19506.17-19506.35"
  wire width 4 input 215 \CH1_RXPCSRESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19507.11-19507.25"
  wire input 216 \CH1_RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19336.12-19336.30"
  wire output 45 \CH1_RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19508.17-19508.35"
  wire width 8 input 217 \CH1_RXPMARESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19509.11-19509.25"
  wire input 218 \CH1_RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19510.11-19510.28"
  wire input 219 \CH1_RXPRBSCNTSTOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19511.11-19511.29"
  wire input 220 \CH1_RXPRBSCSCNTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19337.12-19337.25"
  wire output 46 \CH1_RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19338.12-19338.28"
  wire output 47 \CH1_RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19512.17-19512.30"
  wire width 4 input 221 \CH1_RXPRBSPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19339.12-19339.33"
  wire output 48 \CH1_RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19340.12-19340.28"
  wire output 49 \CH1_RXPROGDIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19513.11-19513.29"
  wire input 222 \CH1_RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19514.11-19514.24"
  wire input 223 \CH1_RXQPRBSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19341.12-19341.27"
  wire output 50 \CH1_RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19515.17-19515.32"
  wire width 2 input 224 \CH1_RXRESETMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19516.11-19516.26"
  wire input 225 \CH1_RXSPCSEQADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19517.11-19517.23"
  wire input 226 \CH1_RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19518.11-19518.24"
  wire input 227 \CH1_RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19519.11-19519.23"
  wire input 228 \CH1_RXUSRRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19520.11-19520.25"
  wire input 229 \CH1_RXUSRSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19521.11-19521.24"
  wire input 230 \CH1_RXUSRSTOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19342.18-19342.33"
  wire width 2 output 51 \CH1_TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19522.11-19522.26"
  wire input 231 \CH1_TXCKALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19523.17-19523.32"
  wire width 6 input 232 \CH1_TXCTLFIRDAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19524.19-19524.29"
  wire width 256 input 233 \CH1_TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19525.11-19525.26"
  wire input 234 \CH1_TXDATASTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19526.17-19526.29"
  wire width 5 input 235 \CH1_TXDRVAMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19527.17-19527.30"
  wire width 6 input 236 \CH1_TXEMPMAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19528.17-19528.30"
  wire width 5 input 237 \CH1_TXEMPPOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19529.17-19529.29"
  wire width 5 input 238 \CH1_TXEMPPRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19530.17-19530.30"
  wire width 4 input 239 \CH1_TXEMPPRE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19531.11-19531.25"
  wire input 240 \CH1_TXFECRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19532.11-19532.24"
  wire input 241 \CH1_TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19533.11-19533.29"
  wire input 242 \CH1_TXMUXDCDEXHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19534.11-19534.29"
  wire input 243 \CH1_TXMUXDCDORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19343.12-19343.24"
  wire output 52 \CH1_TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19535.17-19535.32"
  wire width 3 input 244 \CH1_TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19536.11-19536.25"
  wire input 245 \CH1_TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19537.17-19537.35"
  wire width 2 input 246 \CH1_TXPCSRESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19538.11-19538.25"
  wire input 247 \CH1_TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19344.12-19344.30"
  wire output 53 \CH1_TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19539.17-19539.35"
  wire width 2 input 248 \CH1_TXPMARESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19540.11-19540.25"
  wire input 249 \CH1_TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19541.11-19541.26"
  wire input 250 \CH1_TXPRBSINERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19542.17-19542.30"
  wire width 4 input 251 \CH1_TXPRBSPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19345.12-19345.33"
  wire output 54 \CH1_TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19346.12-19346.28"
  wire output 55 \CH1_TXPROGDIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19543.11-19543.29"
  wire input 252 \CH1_TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19544.11-19544.24"
  wire input 253 \CH1_TXQPRBSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19347.12-19347.27"
  wire output 56 \CH1_TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19545.17-19545.32"
  wire width 2 input 254 \CH1_TXRESETMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19546.11-19546.26"
  wire input 255 \CH1_TXSPCSEQADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19547.11-19547.23"
  wire input 256 \CH1_TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19548.11-19548.24"
  wire input 257 \CH1_TXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19549.11-19549.23"
  wire input 258 \CH1_TXUSRRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19348.12-19348.26"
  wire output 57 \CLKTESTSIG2PAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19349.12-19349.29"
  wire output 58 \DMONITOROUTPLLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19550.18-19550.25"
  wire width 11 input 259 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19551.11-19551.17"
  wire input 260 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19552.18-19552.23"
  wire width 16 input 261 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19350.19-19350.24"
  wire width 16 output 59 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19553.11-19553.16"
  wire input 262 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19351.12-19351.18"
  wire output 60 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19554.11-19554.17"
  wire input 263 \DRPRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19555.11-19555.16"
  wire input 264 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19556.11-19556.30"
  wire input 265 \FECCTRLRX0BITSLIPFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19557.11-19557.30"
  wire input 266 \FECCTRLRX1BITSLIPFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19352.12-19352.25"
  wire output 61 \FECRX0ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19353.12-19353.27"
  wire output 62 \FECRX0CORRCWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19354.12-19354.23"
  wire output 63 \FECRX0CWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19355.12-19355.29"
  wire output 64 \FECRX0UNCORRCWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19356.12-19356.25"
  wire output 65 \FECRX1ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19357.12-19357.27"
  wire output 66 \FECRX1CORRCWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19358.12-19358.23"
  wire output 67 \FECRX1CWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19359.12-19359.29"
  wire output 68 \FECRX1UNCORRCWINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19360.18-19360.39"
  wire width 8 output 69 \FECRXLN0BITERR0TO1INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19361.18-19361.39"
  wire width 8 output 70 \FECRXLN0BITERR1TO0INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19362.19-19362.30"
  wire width 15 output 71 \FECRXLN0DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19363.18-19363.35"
  wire width 4 output 72 \FECRXLN0ERRCNTINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19364.18-19364.33"
  wire width 2 output 73 \FECRXLN0MAPPING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19365.18-19365.39"
  wire width 8 output 74 \FECRXLN1BITERR0TO1INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19366.18-19366.39"
  wire width 8 output 75 \FECRXLN1BITERR1TO0INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19367.19-19367.30"
  wire width 15 output 76 \FECRXLN1DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19368.18-19368.35"
  wire width 4 output 77 \FECRXLN1ERRCNTINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19369.18-19369.33"
  wire width 2 output 78 \FECRXLN1MAPPING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19370.18-19370.39"
  wire width 8 output 79 \FECRXLN2BITERR0TO1INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19371.18-19371.39"
  wire width 8 output 80 \FECRXLN2BITERR1TO0INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19372.19-19372.30"
  wire width 15 output 81 \FECRXLN2DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19373.18-19373.35"
  wire width 4 output 82 \FECRXLN2ERRCNTINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19374.18-19374.33"
  wire width 2 output 83 \FECRXLN2MAPPING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19375.18-19375.39"
  wire width 8 output 84 \FECRXLN3BITERR0TO1INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19376.18-19376.39"
  wire width 8 output 85 \FECRXLN3BITERR1TO0INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19377.19-19377.30"
  wire width 15 output 86 \FECRXLN3DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19378.18-19378.35"
  wire width 4 output 87 \FECRXLN3ERRCNTINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19379.18-19379.33"
  wire width 2 output 88 \FECRXLN3MAPPING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19380.12-19380.25"
  wire output 89 \FECTRXLN0LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19381.12-19381.25"
  wire output 90 \FECTRXLN1LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19382.12-19382.25"
  wire output 91 \FECTRXLN2LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19383.12-19383.25"
  wire output 92 \FECTRXLN3LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19558.11-19558.24"
  wire input 267 \GTGREFCLK2PLL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19559.11-19559.24"
  wire input 268 \GTNORTHREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19384.12-19384.23"
  wire output 93 \GTPOWERGOOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19560.11-19560.19"
  wire input 269 \GTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19561.11-19561.24"
  wire input 270 \GTSOUTHREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19385.12-19385.24"
  wire output 94 \PLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19562.17-19562.25"
  wire width 8 input 271 \PLLFBDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19386.12-19386.19"
  wire output 95 \PLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19563.11-19563.20"
  wire input 272 \PLLMONCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19564.11-19564.16"
  wire input 273 \PLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19387.12-19387.25"
  wire output 96 \PLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19388.12-19388.28"
  wire output 97 \PLLREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19565.17-19565.29"
  wire width 3 input 274 \PLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19566.11-19566.19"
  wire input 275 \PLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19567.11-19567.29"
  wire input 276 \PLLRESETBYPASSMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19389.12-19389.24"
  wire output 98 \PLLRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19568.17-19568.29"
  wire width 2 input 277 \PLLRESETMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19569.18-19569.27"
  wire width 16 input 278 \PLLRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19390.19-19390.29"
  wire width 16 output 99 \PLLRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19391.12-19391.19"
  wire output 100 \RCALCMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19570.11-19570.18"
  wire input 279 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19392.18-19392.25"
  wire width 5 output 101 \RCALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19393.12-19393.21"
  wire output 102 \RXRECCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19394.12-19394.21"
  wire output 103 \RXRECCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19571.18-19571.25"
  wire width 26 input 280 \SDMDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19572.11-19572.20"
  wire input 281 \SDMTOGGLE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10336.1-10786.10"
module \GTPA1_DUAL
  parameter \AC_CAP_DIS_0 "TRUE"
  parameter \AC_CAP_DIS_1 "TRUE"
  parameter \ALIGN_COMMA_WORD_0 1
  parameter \ALIGN_COMMA_WORD_1 1
  parameter \CB2_INH_CC_PERIOD_0 8
  parameter \CB2_INH_CC_PERIOD_1 8
  parameter \CDR_PH_ADJ_TIME_0 5'01010
  parameter \CDR_PH_ADJ_TIME_1 5'01010
  parameter \CHAN_BOND_1_MAX_SKEW_0 7
  parameter \CHAN_BOND_1_MAX_SKEW_1 7
  parameter \CHAN_BOND_2_MAX_SKEW_0 1
  parameter \CHAN_BOND_2_MAX_SKEW_1 1
  parameter \CHAN_BOND_KEEP_ALIGN_0 "FALSE"
  parameter \CHAN_BOND_KEEP_ALIGN_1 "FALSE"
  parameter \CHAN_BOND_SEQ_1_1_0 10'0101111100
  parameter \CHAN_BOND_SEQ_1_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_2_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_4_0 10'0110111100
  parameter \CHAN_BOND_SEQ_1_4_1 10'0110111100
  parameter \CHAN_BOND_SEQ_1_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_1_ENABLE_1 4'1111
  parameter \CHAN_BOND_SEQ_2_1_0 10'0110111100
  parameter \CHAN_BOND_SEQ_2_1_1 10'0110111100
  parameter \CHAN_BOND_SEQ_2_2_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_2_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_2_ENABLE_1 4'1111
  parameter \CHAN_BOND_SEQ_2_USE_0 "FALSE"
  parameter \CHAN_BOND_SEQ_2_USE_1 "FALSE"
  parameter \CHAN_BOND_SEQ_LEN_0 1
  parameter \CHAN_BOND_SEQ_LEN_1 1
  parameter \CLK25_DIVIDER_0 4
  parameter \CLK25_DIVIDER_1 4
  parameter \CLKINDC_B_0 "TRUE"
  parameter \CLKINDC_B_1 "TRUE"
  parameter \CLKRCV_TRST_0 "TRUE"
  parameter \CLKRCV_TRST_1 "TRUE"
  parameter \CLK_CORRECT_USE_0 "TRUE"
  parameter \CLK_CORRECT_USE_1 "TRUE"
  parameter \CLK_COR_ADJ_LEN_0 1
  parameter \CLK_COR_ADJ_LEN_1 1
  parameter \CLK_COR_DET_LEN_0 1
  parameter \CLK_COR_DET_LEN_1 1
  parameter \CLK_COR_INSERT_IDLE_FLAG_0 "FALSE"
  parameter \CLK_COR_INSERT_IDLE_FLAG_1 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_0 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_1 "FALSE"
  parameter \CLK_COR_MAX_LAT_0 20
  parameter \CLK_COR_MAX_LAT_1 20
  parameter \CLK_COR_MIN_LAT_0 18
  parameter \CLK_COR_MIN_LAT_1 18
  parameter \CLK_COR_PRECEDENCE_0 "TRUE"
  parameter \CLK_COR_PRECEDENCE_1 "TRUE"
  parameter \CLK_COR_REPEAT_WAIT_0 0
  parameter \CLK_COR_REPEAT_WAIT_1 0
  parameter \CLK_COR_SEQ_1_1_0 10'0100011100
  parameter \CLK_COR_SEQ_1_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2_0 10'0000000000
  parameter \CLK_COR_SEQ_1_2_1 10'0000000000
  parameter \CLK_COR_SEQ_1_3_0 10'0000000000
  parameter \CLK_COR_SEQ_1_3_1 10'0000000000
  parameter \CLK_COR_SEQ_1_4_0 10'0000000000
  parameter \CLK_COR_SEQ_1_4_1 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_1_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_2_1_0 10'0000000000
  parameter \CLK_COR_SEQ_2_1_1 10'0000000000
  parameter \CLK_COR_SEQ_2_2_0 10'0000000000
  parameter \CLK_COR_SEQ_2_2_1 10'0000000000
  parameter \CLK_COR_SEQ_2_3_0 10'0000000000
  parameter \CLK_COR_SEQ_2_3_1 10'0000000000
  parameter \CLK_COR_SEQ_2_4_0 10'0000000000
  parameter \CLK_COR_SEQ_2_4_1 10'0000000000
  parameter \CLK_COR_SEQ_2_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_2_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_2_USE_0 "FALSE"
  parameter \CLK_COR_SEQ_2_USE_1 "FALSE"
  parameter \CLK_OUT_GTP_SEL_0 "REFCLKPLL0"
  parameter \CLK_OUT_GTP_SEL_1 "REFCLKPLL1"
  parameter \CM_TRIM_0 2'00
  parameter \CM_TRIM_1 2'00
  parameter \COMMA_10B_ENABLE_0 10'1111111111
  parameter \COMMA_10B_ENABLE_1 10'1111111111
  parameter \COM_BURST_VAL_0 4'1111
  parameter \COM_BURST_VAL_1 4'1111
  parameter \DEC_MCOMMA_DETECT_0 "TRUE"
  parameter \DEC_MCOMMA_DETECT_1 "TRUE"
  parameter \DEC_PCOMMA_DETECT_0 "TRUE"
  parameter \DEC_PCOMMA_DETECT_1 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_0 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_1 "TRUE"
  parameter \GTP_CFG_PWRUP_0 "TRUE"
  parameter \GTP_CFG_PWRUP_1 "TRUE"
  parameter \MCOMMA_10B_VALUE_0 10'1010000011
  parameter \MCOMMA_10B_VALUE_1 10'1010000011
  parameter \MCOMMA_DETECT_0 "TRUE"
  parameter \MCOMMA_DETECT_1 "TRUE"
  parameter \OOBDETECT_THRESHOLD_0 3'110
  parameter \OOBDETECT_THRESHOLD_1 3'110
  parameter \OOB_CLK_DIVIDER_0 4
  parameter \OOB_CLK_DIVIDER_1 4
  parameter \PCI_EXPRESS_MODE_0 "FALSE"
  parameter \PCI_EXPRESS_MODE_1 "FALSE"
  parameter \PCOMMA_10B_VALUE_0 10'0101111100
  parameter \PCOMMA_10B_VALUE_1 10'0101111100
  parameter \PCOMMA_DETECT_0 "TRUE"
  parameter \PCOMMA_DETECT_1 "TRUE"
  parameter \PLLLKDET_CFG_0 3'101
  parameter \PLLLKDET_CFG_1 3'101
  parameter \PLL_COM_CFG_0 24'001000010110100000001010
  parameter \PLL_COM_CFG_1 24'001000010110100000001010
  parameter \PLL_CP_CFG_0 8'00000000
  parameter \PLL_CP_CFG_1 8'00000000
  parameter \PLL_DIVSEL_FB_0 5
  parameter \PLL_DIVSEL_FB_1 5
  parameter \PLL_DIVSEL_REF_0 2
  parameter \PLL_DIVSEL_REF_1 2
  parameter \PLL_RXDIVSEL_OUT_0 1
  parameter \PLL_RXDIVSEL_OUT_1 1
  parameter \PLL_SATA_0 "FALSE"
  parameter \PLL_SATA_1 "FALSE"
  parameter \PLL_SOURCE_0 "PLL0"
  parameter \PLL_SOURCE_1 "PLL0"
  parameter \PLL_TXDIVSEL_OUT_0 1
  parameter \PLL_TXDIVSEL_OUT_1 1
  parameter \PMA_CDR_SCAN_0 27'110010000000100000001000000
  parameter \PMA_CDR_SCAN_1 27'110010000000100000001000000
  parameter \PMA_COM_CFG_EAST 36'000000000000000000001000000000000000
  parameter \PMA_COM_CFG_WEST 36'000000000000000000001010000000000000
  parameter \PMA_RXSYNC_CFG_0 7'0000000
  parameter \PMA_RXSYNC_CFG_1 7'0000000
  parameter \PMA_RX_CFG_0 25'0010111001110000001001000
  parameter \PMA_RX_CFG_1 25'0010111001110000001001000
  parameter \PMA_TX_CFG_0 20'00000000000010000010
  parameter \PMA_TX_CFG_1 20'00000000000010000010
  parameter \RCV_TERM_GND_0 "FALSE"
  parameter \RCV_TERM_GND_1 "FALSE"
  parameter \RCV_TERM_VTTRX_0 "TRUE"
  parameter \RCV_TERM_VTTRX_1 "TRUE"
  parameter \RXEQ_CFG_0 8'01111011
  parameter \RXEQ_CFG_1 8'01111011
  parameter \RXPRBSERR_LOOPBACK_0 1'0
  parameter \RXPRBSERR_LOOPBACK_1 1'0
  parameter \RX_BUFFER_USE_0 "TRUE"
  parameter \RX_BUFFER_USE_1 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_0 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_1 "TRUE"
  parameter \RX_EN_IDLE_HOLD_CDR_0 "FALSE"
  parameter \RX_EN_IDLE_HOLD_CDR_1 "FALSE"
  parameter \RX_EN_IDLE_RESET_BUF_0 "TRUE"
  parameter \RX_EN_IDLE_RESET_BUF_1 "TRUE"
  parameter \RX_EN_IDLE_RESET_FR_0 "TRUE"
  parameter \RX_EN_IDLE_RESET_FR_1 "TRUE"
  parameter \RX_EN_IDLE_RESET_PH_0 "TRUE"
  parameter \RX_EN_IDLE_RESET_PH_1 "TRUE"
  parameter \RX_EN_MODE_RESET_BUF_0 "TRUE"
  parameter \RX_EN_MODE_RESET_BUF_1 "TRUE"
  parameter \RX_IDLE_HI_CNT_0 4'1000
  parameter \RX_IDLE_HI_CNT_1 4'1000
  parameter \RX_IDLE_LO_CNT_0 4'0000
  parameter \RX_IDLE_LO_CNT_1 4'0000
  parameter \RX_LOSS_OF_SYNC_FSM_0 "FALSE"
  parameter \RX_LOSS_OF_SYNC_FSM_1 "FALSE"
  parameter \RX_LOS_INVALID_INCR_0 1
  parameter \RX_LOS_INVALID_INCR_1 1
  parameter \RX_LOS_THRESHOLD_0 4
  parameter \RX_LOS_THRESHOLD_1 4
  parameter \RX_SLIDE_MODE_0 "PCS"
  parameter \RX_SLIDE_MODE_1 "PCS"
  parameter \RX_STATUS_FMT_0 "PCIE"
  parameter \RX_STATUS_FMT_1 "PCIE"
  parameter \RX_XCLK_SEL_0 "RXREC"
  parameter \RX_XCLK_SEL_1 "RXREC"
  parameter \SATA_BURST_VAL_0 3'100
  parameter \SATA_BURST_VAL_1 3'100
  parameter \SATA_IDLE_VAL_0 3'011
  parameter \SATA_IDLE_VAL_1 3'011
  parameter \SATA_MAX_BURST_0 7
  parameter \SATA_MAX_BURST_1 7
  parameter \SATA_MAX_INIT_0 22
  parameter \SATA_MAX_INIT_1 22
  parameter \SATA_MAX_WAKE_0 7
  parameter \SATA_MAX_WAKE_1 7
  parameter \SATA_MIN_BURST_0 4
  parameter \SATA_MIN_BURST_1 4
  parameter \SATA_MIN_INIT_0 12
  parameter \SATA_MIN_INIT_1 12
  parameter \SATA_MIN_WAKE_0 4
  parameter \SATA_MIN_WAKE_1 4
  parameter \SIM_GTPRESET_SPEEDUP 0
  parameter \SIM_RECEIVER_DETECT_PASS "FALSE"
  parameter \SIM_REFCLK0_SOURCE 3'000
  parameter \SIM_REFCLK1_SOURCE 3'000
  parameter \SIM_TX_ELEC_IDLE_LEVEL "X"
  parameter \SIM_VERSION "2.0"
  parameter \TERMINATION_CTRL_0 5'10100
  parameter \TERMINATION_CTRL_1 5'10100
  parameter \TERMINATION_OVRD_0 "FALSE"
  parameter \TERMINATION_OVRD_1 "FALSE"
  parameter \TRANS_TIME_FROM_P2_0 12'000000111100
  parameter \TRANS_TIME_FROM_P2_1 12'000000111100
  parameter \TRANS_TIME_NON_P2_0 8'00011001
  parameter \TRANS_TIME_NON_P2_1 8'00011001
  parameter \TRANS_TIME_TO_P2_0 10'0001100100
  parameter \TRANS_TIME_TO_P2_1 10'0001100100
  parameter \TST_ATTR_0 0
  parameter \TST_ATTR_1 0
  parameter \TXRX_INVERT_0 3'011
  parameter \TXRX_INVERT_1 3'011
  parameter \TX_BUFFER_USE_0 "FALSE"
  parameter \TX_BUFFER_USE_1 "FALSE"
  parameter \TX_DETECT_RX_CFG_0 14'01100000110010
  parameter \TX_DETECT_RX_CFG_1 14'01100000110010
  parameter \TX_IDLE_DELAY_0 3'011
  parameter \TX_IDLE_DELAY_1 3'011
  parameter \TX_TDCC_CFG_0 2'00
  parameter \TX_TDCC_CFG_1 2'00
  parameter \TX_XCLK_SEL_0 "TXUSR"
  parameter \TX_XCLK_SEL_1 "TXUSR"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10636.11-10636.16"
  wire input 74 \CLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10637.11-10637.16"
  wire input 75 \CLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10638.11-10638.16"
  wire input 76 \CLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10639.11-10639.16"
  wire input 77 \CLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10640.11-10640.21"
  wire input 78 \CLKINEAST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10641.11-10641.21"
  wire input 79 \CLKINEAST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10642.11-10642.21"
  wire input 80 \CLKINWEST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10643.11-10643.21"
  wire input 81 \CLKINWEST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10783.17-10783.22"
  wire width 8 input 221 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10644.11-10644.15"
  wire input 82 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10645.11-10645.14"
  wire input 83 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10741.18-10741.20"
  wire width 16 input 179 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10563.12-10563.16"
  wire output 1 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10600.19-10600.24"
  wire width 16 output 38 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10646.11-10646.14"
  wire input 84 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10647.11-10647.26"
  wire input 85 \GATERXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10648.11-10648.26"
  wire input 86 \GATERXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10649.11-10649.17"
  wire input 87 \GCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10650.11-10650.17"
  wire input 88 \GCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10651.11-10651.17"
  wire input 89 \GCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10652.11-10652.17"
  wire input 90 \GCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10601.18-10601.30"
  wire width 2 output 39 \GTPCLKFBEAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10742.17-10742.33"
  wire width 2 input 180 \GTPCLKFBSEL0EAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10743.17-10743.33"
  wire width 2 input 181 \GTPCLKFBSEL0WEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10744.17-10744.33"
  wire width 2 input 182 \GTPCLKFBSEL1EAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10745.17-10745.33"
  wire width 2 input 183 \GTPCLKFBSEL1WEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10602.18-10602.30"
  wire width 2 output 40 \GTPCLKFBWEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10603.18-10603.28"
  wire width 2 output 41 \GTPCLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10604.18-10604.28"
  wire width 2 output 42 \GTPCLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10653.11-10653.20"
  wire input 91 \GTPRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10654.11-10654.20"
  wire input 92 \GTPRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10784.17-10784.25"
  wire width 8 input 222 \GTPTEST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10785.17-10785.25"
  wire width 8 input 223 \GTPTEST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10655.11-10655.24"
  wire input 93 \IGNORESIGDET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10656.11-10656.24"
  wire input 94 \IGNORESIGDET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10657.11-10657.24"
  wire input 95 \INTDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10658.11-10658.24"
  wire input 96 \INTDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10756.17-10756.26"
  wire width 3 input 194 \LOOPBACK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10757.17-10757.26"
  wire width 3 input 195 \LOOPBACK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10564.12-10564.22"
  wire output 2 \PHYSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10565.12-10565.22"
  wire output 3 \PHYSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10659.11-10659.19"
  wire input 97 \PLLCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10660.11-10660.19"
  wire input 98 \PLLCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10661.11-10661.19"
  wire input 99 \PLLCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10662.11-10662.19"
  wire input 100 \PLLCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10566.12-10566.21"
  wire output 4 \PLLLKDET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10567.12-10567.21"
  wire output 5 \PLLLKDET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10663.11-10663.22"
  wire input 101 \PLLLKDETEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10664.11-10664.22"
  wire input 102 \PLLLKDETEN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10665.11-10665.24"
  wire input 103 \PLLPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10666.11-10666.24"
  wire input 104 \PLLPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10667.11-10667.24"
  wire input 105 \PRBSCNTRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10668.11-10668.24"
  wire input 106 \PRBSCNTRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10781.17-10781.27"
  wire width 5 input 219 \RCALINEAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10782.17-10782.27"
  wire width 5 input 220 \RCALINWEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10632.18-10632.29"
  wire width 5 output 70 \RCALOUTEAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10633.18-10633.29"
  wire width 5 output 71 \RCALOUTWEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10568.12-10568.22"
  wire output 6 \REFCLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10569.12-10569.22"
  wire output 7 \REFCLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10570.12-10570.22"
  wire output 8 \REFCLKPLL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10571.12-10571.22"
  wire output 9 \REFCLKPLL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10669.11-10669.24"
  wire input 107 \REFCLKPWRDNB0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10670.11-10670.24"
  wire input 108 \REFCLKPWRDNB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10758.17-10758.29"
  wire width 3 input 196 \REFSELDYPLL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10759.17-10759.29"
  wire width 3 input 197 \REFSELDYPLL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10572.12-10572.22"
  wire output 10 \RESETDONE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10573.12-10573.22"
  wire output 11 \RESETDONE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10671.11-10671.22"
  wire input 109 \RXBUFRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10672.11-10672.22"
  wire input 110 \RXBUFRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10609.18-10609.30"
  wire width 3 output 47 \RXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10610.18-10610.30"
  wire width 3 output 48 \RXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10574.12-10574.28"
  wire output 12 \RXBYTEISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10575.12-10575.28"
  wire output 13 \RXBYTEISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10576.12-10576.26"
  wire output 14 \RXBYTEREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10577.12-10577.26"
  wire output 15 \RXBYTEREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10673.11-10673.22"
  wire input 111 \RXCDRRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10674.11-10674.22"
  wire input 112 \RXCDRRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10578.12-10578.26"
  wire output 16 \RXCHANBONDSEQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10579.12-10579.26"
  wire output 17 \RXCHANBONDSEQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10580.12-10580.28"
  wire output 18 \RXCHANISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10581.12-10581.28"
  wire output 19 \RXCHANISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10582.12-10582.26"
  wire output 20 \RXCHANREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10583.12-10583.26"
  wire output 21 \RXCHANREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10618.18-10618.32"
  wire width 4 output 56 \RXCHARISCOMMA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10619.18-10619.32"
  wire width 4 output 57 \RXCHARISCOMMA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10620.18-10620.28"
  wire width 4 output 58 \RXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10621.18-10621.28"
  wire width 4 output 59 \RXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10760.17-10760.26"
  wire width 3 input 198 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10675.11-10675.26"
  wire input 113 \RXCHBONDMASTER0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10676.11-10676.26"
  wire input 114 \RXCHBONDMASTER1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10611.18-10611.27"
  wire width 3 output 49 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10677.11-10677.25"
  wire input 115 \RXCHBONDSLAVE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10678.11-10678.25"
  wire input 116 \RXCHBONDSLAVE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10612.18-10612.30"
  wire width 3 output 50 \RXCLKCORCNT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10613.18-10613.30"
  wire width 3 output 51 \RXCLKCORCNT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10584.12-10584.23"
  wire output 22 \RXCOMMADET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10585.12-10585.23"
  wire output 23 \RXCOMMADET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10679.11-10679.25"
  wire input 117 \RXCOMMADETUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10680.11-10680.25"
  wire input 118 \RXCOMMADETUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10616.19-10616.26"
  wire width 32 output 54 \RXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10617.19-10617.26"
  wire width 32 output 55 \RXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10746.17-10746.29"
  wire width 2 input 184 \RXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10747.17-10747.29"
  wire width 2 input 185 \RXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10681.11-10681.25"
  wire input 119 \RXDEC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10682.11-10682.25"
  wire input 120 \RXDEC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10622.18-10622.28"
  wire width 4 output 60 \RXDISPERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10623.18-10623.28"
  wire width 4 output 61 \RXDISPERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10586.12-10586.23"
  wire output 24 \RXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10587.12-10587.23"
  wire output 25 \RXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10683.11-10683.24"
  wire input 121 \RXENCHANSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10684.11-10684.24"
  wire input 122 \RXENCHANSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10685.11-10685.27"
  wire input 123 \RXENMCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10686.11-10686.27"
  wire input 124 \RXENMCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10687.11-10687.27"
  wire input 125 \RXENPCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10688.11-10688.27"
  wire input 126 \RXENPCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10689.11-10689.29"
  wire input 127 \RXENPMAPHASEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10690.11-10690.29"
  wire input 128 \RXENPMAPHASEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10761.17-10761.29"
  wire width 3 input 199 \RXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10762.17-10762.29"
  wire width 3 input 200 \RXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10748.17-10748.25"
  wire width 2 input 186 \RXEQMIX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10749.17-10749.25"
  wire width 2 input 187 \RXEQMIX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10605.18-10605.31"
  wire width 2 output 43 \RXLOSSOFSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10606.18-10606.31"
  wire width 2 output 44 \RXLOSSOFSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10691.11-10691.15"
  wire input 129 \RXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10692.11-10692.15"
  wire input 130 \RXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10624.18-10624.31"
  wire width 4 output 62 \RXNOTINTABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10625.18-10625.31"
  wire width 4 output 63 \RXNOTINTABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10693.11-10693.15"
  wire input 131 \RXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10694.11-10694.15"
  wire input 132 \RXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10695.11-10695.25"
  wire input 133 \RXPMASETPHASE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10696.11-10696.25"
  wire input 134 \RXPMASETPHASE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10697.11-10697.22"
  wire input 135 \RXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10698.11-10698.22"
  wire input 136 \RXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10750.17-10750.29"
  wire width 2 input 188 \RXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10751.17-10751.29"
  wire width 2 input 189 \RXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10588.12-10588.22"
  wire output 26 \RXPRBSERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10589.12-10589.22"
  wire output 27 \RXPRBSERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10590.12-10590.21"
  wire output 28 \RXRECCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10591.12-10591.21"
  wire output 29 \RXRECCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10699.11-10699.19"
  wire input 137 \RXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10700.11-10700.19"
  wire input 138 \RXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10626.18-10626.28"
  wire width 4 output 64 \RXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10627.18-10627.28"
  wire width 4 output 65 \RXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10701.11-10701.19"
  wire input 139 \RXSLIDE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10702.11-10702.19"
  wire input 140 \RXSLIDE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10614.18-10614.27"
  wire width 3 output 52 \RXSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10615.18-10615.27"
  wire width 3 output 53 \RXSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10703.11-10703.20"
  wire input 141 \RXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10704.11-10704.20"
  wire input 142 \RXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10705.11-10705.21"
  wire input 143 \RXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10706.11-10706.21"
  wire input 144 \RXUSRCLK21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10592.12-10592.20"
  wire output 30 \RXVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10593.12-10593.20"
  wire output 31 \RXVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10707.11-10707.18"
  wire input 145 \TSTCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10708.11-10708.18"
  wire input 146 \TSTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10739.18-10739.24"
  wire width 12 input 177 \TSTIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10740.18-10740.24"
  wire width 12 input 178 \TSTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10634.18-10634.25"
  wire width 5 output 72 \TSTOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10635.18-10635.25"
  wire width 5 output 73 \TSTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10763.17-10763.31"
  wire width 3 input 201 \TXBUFDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10764.17-10764.31"
  wire width 3 input 202 \TXBUFDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10607.18-10607.30"
  wire width 2 output 45 \TXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10608.18-10608.30"
  wire width 2 output 46 \TXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10771.17-10771.31"
  wire width 4 input 209 \TXBYPASS8B10B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10772.17-10772.31"
  wire width 4 input 210 \TXBYPASS8B10B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10773.17-10773.32"
  wire width 4 input 211 \TXCHARDISPMODE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10774.17-10774.32"
  wire width 4 input 212 \TXCHARDISPMODE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10775.17-10775.31"
  wire width 4 input 213 \TXCHARDISPVAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10776.17-10776.31"
  wire width 4 input 214 \TXCHARDISPVAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10777.17-10777.27"
  wire width 4 input 215 \TXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10778.17-10778.27"
  wire width 4 input 216 \TXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10709.11-10709.22"
  wire input 147 \TXCOMSTART0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10710.11-10710.22"
  wire input 148 \TXCOMSTART1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10711.11-10711.21"
  wire input 149 \TXCOMTYPE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10712.11-10712.21"
  wire input 150 \TXCOMTYPE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10769.18-10769.25"
  wire width 32 input 207 \TXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10770.18-10770.25"
  wire width 32 input 208 \TXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10752.17-10752.29"
  wire width 2 input 190 \TXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10753.17-10753.29"
  wire width 2 input 191 \TXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10713.11-10713.22"
  wire input 151 \TXDETECTRX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10714.11-10714.22"
  wire input 152 \TXDETECTRX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10779.17-10779.28"
  wire width 4 input 217 \TXDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10780.17-10780.28"
  wire width 4 input 218 \TXDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10715.11-10715.22"
  wire input 153 \TXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10716.11-10716.22"
  wire input 154 \TXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10717.11-10717.25"
  wire input 155 \TXENC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10718.11-10718.25"
  wire input 156 \TXENC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10719.11-10719.29"
  wire input 157 \TXENPMAPHASEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10720.11-10720.29"
  wire input 158 \TXENPMAPHASEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10765.17-10765.29"
  wire width 3 input 203 \TXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10766.17-10766.29"
  wire width 3 input 204 \TXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10721.11-10721.21"
  wire input 159 \TXINHIBIT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10722.11-10722.21"
  wire input 160 \TXINHIBIT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10628.18-10628.25"
  wire width 4 output 66 \TXKERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10629.18-10629.25"
  wire width 4 output 67 \TXKERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10594.12-10594.16"
  wire output 32 \TXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10595.12-10595.16"
  wire output 33 \TXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10596.12-10596.21"
  wire output 34 \TXOUTCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10597.12-10597.21"
  wire output 35 \TXOUTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10598.12-10598.16"
  wire output 36 \TXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10599.12-10599.16"
  wire output 37 \TXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10723.11-10723.25"
  wire input 161 \TXPDOWNASYNCH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10724.11-10724.25"
  wire input 162 \TXPDOWNASYNCH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10725.11-10725.25"
  wire input 163 \TXPMASETPHASE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10726.11-10726.25"
  wire input 164 \TXPMASETPHASE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10727.11-10727.22"
  wire input 165 \TXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10728.11-10728.22"
  wire input 166 \TXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10754.17-10754.29"
  wire width 2 input 192 \TXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10755.17-10755.29"
  wire width 2 input 193 \TXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10729.11-10729.26"
  wire input 167 \TXPRBSFORCEERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10730.11-10730.26"
  wire input 168 \TXPRBSFORCEERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10767.17-10767.31"
  wire width 3 input 205 \TXPREEMPHASIS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10768.17-10768.31"
  wire width 3 input 206 \TXPREEMPHASIS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10731.11-10731.19"
  wire input 169 \TXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10732.11-10732.19"
  wire input 170 \TXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10630.18-10630.28"
  wire width 4 output 68 \TXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10631.18-10631.28"
  wire width 4 output 69 \TXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10733.11-10733.20"
  wire input 171 \TXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10734.11-10734.20"
  wire input 172 \TXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10735.11-10735.21"
  wire input 173 \TXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10736.11-10736.21"
  wire input 174 \TXUSRCLK21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10737.11-10737.22"
  wire input 175 \USRCODEERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10738.11-10738.22"
  wire input 176 \USRCODEERR1
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13913.1-14393.10"
module \GTPE2_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 20'00000000000000000000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CFOK_CFG 43'1001001000000000000000001000000111010000000
  parameter \CFOK_CFG2 7'0100000
  parameter \CFOK_CFG3 7'0100000
  parameter \CFOK_CFG4 1'0
  parameter \CFOK_CFG5 2'00
  parameter \CFOK_CFG6 4'0000
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 1
  parameter \CLK_COMMON_SWING 1'0
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 1
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DMONITOR_CFG 24'000000000000101000000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'000000010000
  parameter \ES_PMA_CFG 10'0000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_QUAL_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_SDATA_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_VERT_OFFSET 9'000000000
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 3'000
  parameter \IS_CLKRSVD0_INVERTED 1'0
  parameter \IS_CLKRSVD1_INVERTED 1'0
  parameter \IS_DMONITORCLK_INVERTED 1'0
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_RXUSRCLK2_INVERTED 1'0
  parameter \IS_RXUSRCLK_INVERTED 1'0
  parameter \IS_SIGVALIDCLK_INVERTED 1'0
  parameter \IS_TXPHDLYTSTCLK_INVERTED 1'0
  parameter \IS_TXUSRCLK2_INVERTED 1'0
  parameter \IS_TXUSRCLK_INVERTED 1'0
  parameter \LOOPBACK_CFG 1'0
  parameter \OUTREFCLK_SEL_INV 2'11
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD_ATTR 48'000000000000000000000000000000000000000000000000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PMA_LOOPBACK_CFG 1'0
  parameter \PMA_RSV 819
  parameter \PMA_RSV2 8272
  parameter \PMA_RSV3 2'00
  parameter \PMA_RSV4 4'0000
  parameter \PMA_RSV5 1'0
  parameter \PMA_RSV6 1'0
  parameter \PMA_RSV7 1'0
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 61
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG 83'00000000000000000010000011111111110010000000110000000000001000001000001000000010000
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG 6'001001
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXDLY_CFG 16'0000000000010000
  parameter \RXDLY_LCFG 9'000100000
  parameter \RXDLY_TAP_CFG 16'0000000000000000
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPMRESET_TIME 7'0001111
  parameter \RXLPM_BIAS_STARTUP_DISABLE 1'0
  parameter \RXLPM_CFG 4'0110
  parameter \RXLPM_CFG1 1'0
  parameter \RXLPM_CM_CFG 1'0
  parameter \RXLPM_GC_CFG 9'111100010
  parameter \RXLPM_GC_CFG2 3'001
  parameter \RXLPM_HF_CFG 14'00001111110000
  parameter \RXLPM_HF_CFG2 5'01010
  parameter \RXLPM_HF_CFG3 4'0000
  parameter \RXLPM_HOLD_DURING_EIDLE 1'0
  parameter \RXLPM_INCM_CFG 1'0
  parameter \RXLPM_IPCM_CFG 1'0
  parameter \RXLPM_LF_CFG 18'000000001111110000
  parameter \RXLPM_LF_CFG2 5'01010
  parameter \RXLPM_OSINT_CFG 3'100
  parameter \RXOOB_CFG 7'0000110
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOSCALRESET_TIMEOUT 5'00000
  parameter \RXOUT_DIV 2
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHDLY_CFG 24'000010000100000000000000
  parameter \RXPH_CFG 24'110000000000000000000010
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_CFG0 3'000
  parameter \RXPI_CFG1 1'0
  parameter \RXPI_CFG2 1'0
  parameter \RXPMARESET_TIME 5'00011
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_BIAS_CFG 16'0000111100110011
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CLK25_DIV 7
  parameter \RX_CLKMUX_EN 1'1
  parameter \RX_CM_SEL 2'11
  parameter \RX_CM_TRIM 4'0100
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEBUG_CFG 14'00000000000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_OS_CFG 13'0001111110000
  parameter \RX_SIG_VALID_DLY 10
  parameter \RX_XCLK_SEL "RXREC"
  parameter \SAS_MAX_COM 64
  parameter \SAS_MIN_COM 36
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SATA_MAX_BURST 8
  parameter \SATA_MAX_INIT 21
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SATA_PLL_CFG "VCO_3000MHZ"
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL "X"
  parameter \SIM_VERSION "1.0"
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV 0
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000010000
  parameter \TXDLY_LCFG 9'000100000
  parameter \TXDLY_TAP_CFG 16'0000000000000000
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOOB_CFG 1'0
  parameter \TXOUT_DIV 2
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG 24'000010000100000000000000
  parameter \TXPH_CFG 16'0000010000000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG0 2'00
  parameter \TXPI_CFG1 2'00
  parameter \TXPI_CFG2 2'00
  parameter \TXPI_CFG3 1'0
  parameter \TXPI_CFG4 1'0
  parameter \TXPI_CFG5 3'000
  parameter \TXPI_GREY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_PPMCLK_SEL "TXUSRCLK2"
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 7
  parameter \TX_CLKMUX_EN 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_PREDRIVER_MODE 1'0
  parameter \TX_RXDETECT_CFG 14'01100000110010
  parameter \TX_RXDETECT_REF 3'100
  parameter \TX_XCLK_SEL "TXUSR"
  parameter \UCODEER_CLR 1'0
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14222.11-14222.19"
  wire input 67 \CFGRESET
  attribute \invertible_pin "IS_CLKRSVD0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14224.11-14224.19"
  wire input 68 \CLKRSVD0
  attribute \invertible_pin "IS_CLKRSVD1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14226.11-14226.19"
  wire input 69 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14227.11-14227.24"
  wire input 70 \DMONFIFORESET
  attribute \invertible_pin "IS_DMONITORCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14229.11-14229.22"
  wire input 71 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14204.19-14204.30"
  wire width 15 output 49 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14392.17-14392.24"
  wire width 9 input 227 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14231.11-14231.17"
  wire input 72 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14358.18-14358.23"
  wire width 16 input 193 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14205.19-14205.24"
  wire width 16 output 50 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14232.11-14232.16"
  wire input 73 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14156.12-14156.18"
  wire output 1 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14233.11-14233.16"
  wire input 74 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14157.12-14157.28"
  wire output 2 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14234.11-14234.22"
  wire input 75 \EYESCANMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14235.11-14235.23"
  wire input 76 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14236.11-14236.25"
  wire input 77 \EYESCANTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14237.11-14237.17"
  wire input 78 \GTPRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14238.11-14238.17"
  wire input 79 \GTPRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14158.12-14158.18"
  wire output 3 \GTPTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14159.12-14159.18"
  wire output 4 \GTPTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14239.11-14239.21"
  wire input 80 \GTRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14359.18-14359.24"
  wire width 16 input 194 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14240.11-14240.20"
  wire input 81 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14241.11-14241.20"
  wire input 82 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14367.17-14367.25"
  wire width 3 input 202 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14360.18-14360.27"
  wire width 16 input 195 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14206.19-14206.29"
  wire width 16 output 51 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14160.12-14160.21"
  wire output 5 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14242.11-14242.18"
  wire input 83 \PLL0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14243.11-14243.21"
  wire input 84 \PLL0REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14244.11-14244.18"
  wire input 85 \PLL1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14245.11-14245.21"
  wire input 86 \PLL1REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14246.11-14246.21"
  wire input 87 \PMARSVDIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14247.11-14247.21"
  wire input 88 \PMARSVDIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14248.11-14248.21"
  wire input 89 \PMARSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14249.11-14249.21"
  wire input 90 \PMARSVDIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14250.11-14250.21"
  wire input 91 \PMARSVDIN4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14161.12-14161.23"
  wire output 6 \PMARSVDOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14162.12-14162.23"
  wire output 7 \PMARSVDOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14251.11-14251.20"
  wire input 92 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14252.11-14252.20"
  wire input 93 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14357.18-14357.32"
  wire width 14 input 192 \RXADAPTSELTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14253.11-14253.21"
  wire input 94 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14211.18-14211.29"
  wire width 3 output 56 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14163.12-14163.27"
  wire output 8 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14164.12-14164.25"
  wire output 9 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14254.11-14254.25"
  wire input 95 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14255.11-14255.20"
  wire input 96 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14165.12-14165.21"
  wire output 10 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14256.11-14256.22"
  wire input 97 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14257.11-14257.21"
  wire input 98 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14258.11-14258.24"
  wire input 99 \RXCDRRESETRSV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14166.12-14166.25"
  wire output 11 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14167.12-14167.27"
  wire output 12 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14168.12-14168.25"
  wire output 13 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14215.18-14215.31"
  wire width 4 output 60 \RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14216.18-14216.27"
  wire width 4 output 61 \RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14259.11-14259.21"
  wire input 100 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14379.17-14379.26"
  wire width 4 input 214 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14368.17-14368.30"
  wire width 3 input 203 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14260.11-14260.25"
  wire input 101 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14217.18-14217.27"
  wire width 4 output 62 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14261.11-14261.24"
  wire input 102 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14207.18-14207.29"
  wire width 2 output 52 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14169.12-14169.24"
  wire output 14 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14170.12-14170.22"
  wire output 15 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14262.11-14262.23"
  wire input 103 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14171.12-14171.23"
  wire output 16 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14172.12-14172.24"
  wire output 17 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14214.19-14214.25"
  wire width 32 output 59 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14208.18-14208.29"
  wire width 2 output 53 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14263.11-14263.18"
  wire input 104 \RXDDIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14264.11-14264.21"
  wire input 105 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14218.18-14218.27"
  wire width 4 output 63 \RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14265.11-14265.22"
  wire input 106 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14266.11-14266.18"
  wire input 107 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14267.11-14267.22"
  wire input 108 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14268.11-14268.22"
  wire input 109 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14173.12-14173.27"
  wire output 18 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14174.12-14174.22"
  wire output 19 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14362.17-14362.31"
  wire width 2 input 197 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14269.11-14269.24"
  wire input 110 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14212.18-14212.26"
  wire width 3 output 57 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14175.12-14175.25"
  wire output 20 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14270.11-14270.22"
  wire input 111 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14271.11-14271.24"
  wire input 112 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14272.11-14272.22"
  wire input 113 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14273.11-14273.24"
  wire input 114 \RXLPMLFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14274.11-14274.27"
  wire input 115 \RXLPMOSINTNTRLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14275.11-14275.21"
  wire input 116 \RXLPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14276.11-14276.26"
  wire input 117 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14219.18-14219.30"
  wire width 4 output 64 \RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14277.11-14277.21"
  wire input 118 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14278.11-14278.23"
  wire input 119 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14279.11-14279.19"
  wire input 120 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14380.17-14380.27"
  wire width 4 input 215 \RXOSINTCFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14176.12-14176.23"
  wire output 21 \RXOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14280.11-14280.20"
  wire input 121 \RXOSINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14281.11-14281.22"
  wire input 122 \RXOSINTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14381.17-14381.27"
  wire width 4 input 216 \RXOSINTID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14282.11-14282.24"
  wire input 123 \RXOSINTNTRLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14283.11-14283.24"
  wire input 124 \RXOSINTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14284.11-14284.20"
  wire input 125 \RXOSINTPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14177.12-14177.26"
  wire output 22 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14285.11-14285.24"
  wire input 126 \RXOSINTSTROBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14178.12-14178.29"
  wire output 23 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14179.12-14179.32"
  wire output 24 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14286.11-14286.28"
  wire input 127 \RXOSINTTESTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14287.11-14287.21"
  wire input 128 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14180.12-14180.20"
  wire output 25 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14181.12-14181.26"
  wire output 26 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14182.12-14182.23"
  wire output 27 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14369.17-14369.28"
  wire width 3 input 204 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14288.11-14288.26"
  wire input 129 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14289.11-14289.21"
  wire input 130 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14363.17-14363.21"
  wire width 2 input 198 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14290.11-14290.20"
  wire input 131 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14183.12-14183.25"
  wire output 28 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14291.11-14291.22"
  wire input 132 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14292.11-14292.20"
  wire input 133 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14293.11-14293.23"
  wire input 134 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14220.18-14220.29"
  wire width 5 output 65 \RXPHMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14294.11-14294.21"
  wire input 135 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14221.18-14221.33"
  wire width 5 output 66 \RXPHSLIPMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14295.11-14295.21"
  wire input 136 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14184.12-14184.26"
  wire output 29 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14296.11-14296.21"
  wire input 137 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14297.11-14297.25"
  wire input 138 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14185.12-14185.21"
  wire output 30 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14370.17-14370.26"
  wire width 3 input 205 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14371.17-14371.23"
  wire width 3 input 206 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14186.12-14186.22"
  wire output 31 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14298.11-14298.21"
  wire input 139 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14187.12-14187.23"
  wire output 32 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14299.11-14299.18"
  wire input 140 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14209.18-14209.30"
  wire width 2 output 54 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14213.18-14213.26"
  wire width 3 output 58 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14300.11-14300.22"
  wire input 141 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14188.12-14188.22"
  wire output 33 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14301.11-14301.19"
  wire input 142 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14302.11-14302.21"
  wire input 143 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14189.12-14189.21"
  wire output 34 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14364.17-14364.28"
  wire width 2 input 199 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14303.11-14303.20"
  wire input 144 \RXUSERRDY
  attribute \invertible_pin "IS_RXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14307.11-14307.19"
  wire input 146 \RXUSRCLK
  attribute \invertible_pin "IS_RXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14305.11-14305.20"
  wire input 145 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14190.12-14190.19"
  wire output 35 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14308.11-14308.23"
  wire input 147 \SETERRSTATUS
  attribute \invertible_pin "IS_SIGVALIDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14310.11-14310.22"
  wire input 148 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14361.18-14361.23"
  wire width 20 input 196 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14382.17-14382.30"
  wire width 4 input 217 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14311.11-14311.20"
  wire input 149 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14372.17-14372.30"
  wire width 3 input 207 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14210.18-14210.29"
  wire width 2 output 55 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14383.17-14383.31"
  wire width 4 input 218 \TXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14384.17-14384.30"
  wire width 4 input 219 \TXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14385.17-14385.26"
  wire width 4 input 220 \TXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14191.12-14191.23"
  wire output 36 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14312.11-14312.20"
  wire input 150 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14313.11-14313.19"
  wire input 151 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14314.11-14314.20"
  wire input 152 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14378.18-14378.24"
  wire width 32 input 213 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14315.11-14315.19"
  wire input 153 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14316.11-14316.21"
  wire input 154 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14386.17-14386.27"
  wire width 4 input 221 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14317.11-14317.19"
  wire input 155 \TXDIFFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14318.11-14318.22"
  wire input 156 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14319.11-14319.18"
  wire input 157 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14320.11-14320.20"
  wire input 158 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14321.11-14321.22"
  wire input 159 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14322.11-14322.22"
  wire input 160 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14192.12-14192.27"
  wire output 37 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14323.11-14323.22"
  wire input 161 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14324.11-14324.21"
  wire input 162 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14193.12-14193.26"
  wire output 38 \TXGEARBOXREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14373.17-14373.25"
  wire width 3 input 208 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14325.11-14325.20"
  wire input 163 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14390.17-14390.29"
  wire width 7 input 225 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14374.17-14374.25"
  wire width 3 input 209 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14194.12-14194.20"
  wire output 39 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14195.12-14195.26"
  wire output 40 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14196.12-14196.23"
  wire output 41 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14375.17-14375.28"
  wire width 3 input 210 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14326.11-14326.21"
  wire input 164 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14365.17-14365.21"
  wire width 2 input 200 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14327.11-14327.27"
  wire input 165 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14328.11-14328.20"
  wire input 166 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14197.12-14197.25"
  wire output 42 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14329.11-14329.22"
  wire input 167 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14330.11-14330.20"
  wire input 168 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14331.11-14331.23"
  wire input 169 \TXPHDLYRESET
  attribute \invertible_pin "IS_TXPHDLYTSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14333.11-14333.24"
  wire input 170 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14334.11-14334.19"
  wire input 171 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14198.12-14198.24"
  wire output 43 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14335.11-14335.21"
  wire input 172 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14336.11-14336.20"
  wire input 173 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14337.11-14337.24"
  wire input 174 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14338.11-14338.20"
  wire input 175 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14339.11-14339.21"
  wire input 176 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14387.17-14387.32"
  wire width 5 input 222 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14340.11-14340.19"
  wire input 177 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14341.11-14341.21"
  wire input 178 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14199.12-14199.26"
  wire output 44 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14342.11-14342.21"
  wire input 179 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14388.17-14388.29"
  wire width 5 input 223 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14343.11-14343.26"
  wire input 180 \TXPOSTCURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14344.11-14344.25"
  wire input 181 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14376.17-14376.26"
  wire width 3 input 211 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14389.17-14389.28"
  wire width 5 input 224 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14345.11-14345.25"
  wire input 182 \TXPRECURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14377.17-14377.23"
  wire width 3 input 212 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14200.12-14200.22"
  wire output 45 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14346.11-14346.21"
  wire input 183 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14201.12-14201.23"
  wire output 46 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14391.17-14391.27"
  wire width 7 input 226 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14347.11-14347.21"
  wire input 184 \TXSTARTSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14348.11-14348.18"
  wire input 185 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14349.11-14349.22"
  wire input 186 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14202.12-14202.22"
  wire output 47 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14350.11-14350.19"
  wire input 187 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14351.11-14351.21"
  wire input 188 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14203.12-14203.21"
  wire output 48 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14366.17-14366.28"
  wire width 2 input 201 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14352.11-14352.20"
  wire input 189 \TXUSERRDY
  attribute \invertible_pin "IS_TXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14356.11-14356.19"
  wire input 191 \TXUSRCLK
  attribute \invertible_pin "IS_TXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14354.11-14354.20"
  wire input 190 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14395.1-14477.10"
module \GTPE2_COMMON
  parameter \BIAS_CFG 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \COMMON_CFG 0
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_GTGREFCLK0_INVERTED 1'0
  parameter \IS_GTGREFCLK1_INVERTED 1'0
  parameter \IS_PLL0LOCKDETCLK_INVERTED 1'0
  parameter \IS_PLL1LOCKDETCLK_INVERTED 1'0
  parameter \PLL0_CFG 27'000000111110000001111011100
  parameter \PLL0_DMON_CFG 1'0
  parameter \PLL0_FBDIV 4
  parameter \PLL0_FBDIV_45 5
  parameter \PLL0_INIT_CFG 24'000000000000000000011110
  parameter \PLL0_LOCK_CFG 9'111101000
  parameter \PLL0_REFCLK_DIV 1
  parameter \PLL1_CFG 27'000000111110000001111011100
  parameter \PLL1_DMON_CFG 1'0
  parameter \PLL1_FBDIV 4
  parameter \PLL1_FBDIV_45 5
  parameter \PLL1_INIT_CFG 24'000000000000000000011110
  parameter \PLL1_LOCK_CFG 9'111101000
  parameter \PLL1_REFCLK_DIV 1
  parameter \PLL_CLKOUT_CFG 8'00000000
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \SIM_PLL0REFCLK_SEL 3'001
  parameter \SIM_PLL1REFCLK_SEL 3'001
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_VERSION "1.0"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14440.11-14440.20"
  wire input 17 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14441.11-14441.23"
  wire input 18 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14442.11-14442.16"
  wire input 19 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14473.17-14473.27"
  wire width 5 input 45 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14443.11-14443.24"
  wire input 20 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14439.18-14439.29"
  wire width 8 output 16 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14475.17-14475.24"
  wire width 8 input 47 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14445.11-14445.17"
  wire input 21 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14469.18-14469.23"
  wire width 16 input 41 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14437.19-14437.24"
  wire width 16 output 14 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14446.11-14446.16"
  wire input 22 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14424.12-14424.18"
  wire output 1 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14447.11-14447.16"
  wire input 23 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14448.11-14448.24"
  wire input 24 \GTEASTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14449.11-14449.24"
  wire input 25 \GTEASTREFCLK1
  attribute \invertible_pin "IS_GTGREFCLK0_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14451.11-14451.21"
  wire input 26 \GTGREFCLK0
  attribute \invertible_pin "IS_GTGREFCLK1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14453.11-14453.21"
  wire input 27 \GTGREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14454.11-14454.20"
  wire input 28 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14455.11-14455.20"
  wire input 29 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14456.11-14456.24"
  wire input 30 \GTWESTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14457.11-14457.24"
  wire input 31 \GTWESTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14425.12-14425.25"
  wire output 2 \PLL0FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14426.12-14426.20"
  wire output 3 \PLL0LOCK
  attribute \invertible_pin "IS_PLL0LOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14459.11-14459.25"
  wire input 32 \PLL0LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14460.11-14460.21"
  wire input 33 \PLL0LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14427.12-14427.22"
  wire output 4 \PLL0OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14428.12-14428.25"
  wire output 5 \PLL0OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14461.11-14461.17"
  wire input 34 \PLL0PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14429.12-14429.26"
  wire output 6 \PLL0REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14471.17-14471.30"
  wire width 3 input 43 \PLL0REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14462.11-14462.20"
  wire input 35 \PLL0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14430.12-14430.25"
  wire output 7 \PLL1FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14431.12-14431.20"
  wire output 8 \PLL1LOCK
  attribute \invertible_pin "IS_PLL1LOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14464.11-14464.25"
  wire input 36 \PLL1LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14465.11-14465.21"
  wire input 37 \PLL1LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14432.12-14432.22"
  wire output 9 \PLL1OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14433.12-14433.25"
  wire output 10 \PLL1OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14466.11-14466.17"
  wire input 38 \PLL1PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14434.12-14434.26"
  wire output 11 \PLL1REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14472.17-14472.30"
  wire width 3 input 44 \PLL1REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14467.11-14467.20"
  wire input 39 \PLL1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14470.18-14470.26"
  wire width 16 input 42 \PLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14474.17-14474.25"
  wire width 5 input 46 \PLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14476.17-14476.24"
  wire width 8 input 48 \PMARSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14438.19-14438.29"
  wire width 16 output 15 \PMARSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14468.11-14468.18"
  wire input 40 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14435.12-14435.29"
  wire output 12 \REFCLKOUTMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14436.12-14436.29"
  wire output 13 \REFCLKOUTMONITOR1
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11624.1-11979.10"
module \GTP_DUAL
  parameter \AC_CAP_DIS_0 "TRUE"
  parameter \AC_CAP_DIS_1 "TRUE"
  parameter \CHAN_BOND_MODE_0 "OFF"
  parameter \CHAN_BOND_MODE_1 "OFF"
  parameter \CHAN_BOND_SEQ_2_USE_0 "TRUE"
  parameter \CHAN_BOND_SEQ_2_USE_1 "TRUE"
  parameter \CLKINDC_B "TRUE"
  parameter \CLK_CORRECT_USE_0 "TRUE"
  parameter \CLK_CORRECT_USE_1 "TRUE"
  parameter \CLK_COR_INSERT_IDLE_FLAG_0 "FALSE"
  parameter \CLK_COR_INSERT_IDLE_FLAG_1 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_0 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_1 "FALSE"
  parameter \CLK_COR_PRECEDENCE_0 "TRUE"
  parameter \CLK_COR_PRECEDENCE_1 "TRUE"
  parameter \CLK_COR_SEQ_2_USE_0 "FALSE"
  parameter \CLK_COR_SEQ_2_USE_1 "FALSE"
  parameter \COMMA_DOUBLE_0 "FALSE"
  parameter \COMMA_DOUBLE_1 "FALSE"
  parameter \DEC_MCOMMA_DETECT_0 "TRUE"
  parameter \DEC_MCOMMA_DETECT_1 "TRUE"
  parameter \DEC_PCOMMA_DETECT_0 "TRUE"
  parameter \DEC_PCOMMA_DETECT_1 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_0 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_1 "TRUE"
  parameter \MCOMMA_DETECT_0 "TRUE"
  parameter \MCOMMA_DETECT_1 "TRUE"
  parameter \OVERSAMPLE_MODE "FALSE"
  parameter \PCI_EXPRESS_MODE_0 "TRUE"
  parameter \PCI_EXPRESS_MODE_1 "TRUE"
  parameter \PCOMMA_DETECT_0 "TRUE"
  parameter \PCOMMA_DETECT_1 "TRUE"
  parameter \PLL_SATA_0 "FALSE"
  parameter \PLL_SATA_1 "FALSE"
  parameter \RCV_TERM_GND_0 "TRUE"
  parameter \RCV_TERM_GND_1 "TRUE"
  parameter \RCV_TERM_MID_0 "FALSE"
  parameter \RCV_TERM_MID_1 "FALSE"
  parameter \RCV_TERM_VTTRX_0 "FALSE"
  parameter \RCV_TERM_VTTRX_1 "FALSE"
  parameter \RX_BUFFER_USE_0 "TRUE"
  parameter \RX_BUFFER_USE_1 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_0 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_1 "TRUE"
  parameter \RX_LOSS_OF_SYNC_FSM_0 "FALSE"
  parameter \RX_LOSS_OF_SYNC_FSM_1 "FALSE"
  parameter \RX_SLIDE_MODE_0 "PCS"
  parameter \RX_SLIDE_MODE_1 "PCS"
  parameter \RX_STATUS_FMT_0 "PCIE"
  parameter \RX_STATUS_FMT_1 "PCIE"
  parameter \RX_XCLK_SEL_0 "RXREC"
  parameter \RX_XCLK_SEL_1 "RXREC"
  parameter \SIM_PLL_PERDIV2 9'110010000
  parameter \SIM_RECEIVER_DETECT_PASS0 "FALSE"
  parameter \SIM_RECEIVER_DETECT_PASS1 "FALSE"
  parameter \TERMINATION_OVRD "FALSE"
  parameter \TX_BUFFER_USE_0 "TRUE"
  parameter \TX_BUFFER_USE_1 "TRUE"
  parameter \TX_DIFF_BOOST_0 "TRUE"
  parameter \TX_DIFF_BOOST_1 "TRUE"
  parameter \TX_XCLK_SEL_0 "TXUSR"
  parameter \TX_XCLK_SEL_1 "TXUSR"
  parameter \TRANS_TIME_FROM_P2_0 16'0000000000111100
  parameter \TRANS_TIME_FROM_P2_1 16'0000000000111100
  parameter \TRANS_TIME_NON_P2_0 16'0000000000011001
  parameter \TRANS_TIME_NON_P2_1 16'0000000000011001
  parameter \TRANS_TIME_TO_P2_0 16'0000000001100100
  parameter \TRANS_TIME_TO_P2_1 16'0000000001100100
  parameter \PMA_RX_CFG_0 25'0100111110000000010001001
  parameter \PMA_RX_CFG_1 25'0100111110000000010001001
  parameter \PMA_CDR_SCAN_0 27'110110000000111011001000000
  parameter \PMA_CDR_SCAN_1 27'110110000000111011001000000
  parameter \PCS_COM_CFG 28'0001011010000000101000001110
  parameter \OOBDETECT_THRESHOLD_0 3'001
  parameter \OOBDETECT_THRESHOLD_1 3'001
  parameter \SATA_BURST_VAL_0 3'100
  parameter \SATA_BURST_VAL_1 3'100
  parameter \SATA_IDLE_VAL_0 3'011
  parameter \SATA_IDLE_VAL_1 3'011
  parameter \PRBS_ERR_THRESHOLD_0 1
  parameter \PRBS_ERR_THRESHOLD_1 1
  parameter \CHAN_BOND_SEQ_1_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_1_ENABLE_1 4'1111
  parameter \CHAN_BOND_SEQ_2_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_2_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_1_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_1_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_2_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_2_ENABLE_1 4'1111
  parameter \COM_BURST_VAL_0 4'1111
  parameter \COM_BURST_VAL_1 4'1111
  parameter \TERMINATION_CTRL 5'10100
  parameter \TXRX_INVERT_0 5'00000
  parameter \TXRX_INVERT_1 5'00000
  parameter \CHAN_BOND_SEQ_1_1_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_1_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_2_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_2_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_4_0 10'0110111100
  parameter \CHAN_BOND_SEQ_1_4_1 10'0110111100
  parameter \CHAN_BOND_SEQ_2_1_0 10'0110111100
  parameter \CHAN_BOND_SEQ_2_1_1 10'0110111100
  parameter \CHAN_BOND_SEQ_2_2_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_2_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_1 10'0100111100
  parameter \CLK_COR_SEQ_1_1_0 10'0100011100
  parameter \CLK_COR_SEQ_1_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2_0 10'0000000000
  parameter \CLK_COR_SEQ_1_2_1 10'0000000000
  parameter \CLK_COR_SEQ_1_3_0 10'0000000000
  parameter \CLK_COR_SEQ_1_3_1 10'0000000000
  parameter \CLK_COR_SEQ_1_4_0 10'0000000000
  parameter \CLK_COR_SEQ_1_4_1 10'0000000000
  parameter \CLK_COR_SEQ_2_1_0 10'0000000000
  parameter \CLK_COR_SEQ_2_1_1 10'0000000000
  parameter \CLK_COR_SEQ_2_2_0 10'0000000000
  parameter \CLK_COR_SEQ_2_2_1 10'0000000000
  parameter \CLK_COR_SEQ_2_3_0 10'0000000000
  parameter \CLK_COR_SEQ_2_3_1 10'0000000000
  parameter \CLK_COR_SEQ_2_4_0 10'0000000000
  parameter \CLK_COR_SEQ_2_4_1 10'0000000000
  parameter \COMMA_10B_ENABLE_0 10'1111111111
  parameter \COMMA_10B_ENABLE_1 10'1111111111
  parameter \MCOMMA_10B_VALUE_0 10'1010000011
  parameter \MCOMMA_10B_VALUE_1 10'1010000011
  parameter \PCOMMA_10B_VALUE_0 10'0101111100
  parameter \PCOMMA_10B_VALUE_1 10'0101111100
  parameter \ALIGN_COMMA_WORD_0 1
  parameter \ALIGN_COMMA_WORD_1 1
  parameter \CHAN_BOND_1_MAX_SKEW_0 7
  parameter \CHAN_BOND_1_MAX_SKEW_1 7
  parameter \CHAN_BOND_2_MAX_SKEW_0 1
  parameter \CHAN_BOND_2_MAX_SKEW_1 1
  parameter \CHAN_BOND_LEVEL_0 0
  parameter \CHAN_BOND_LEVEL_1 0
  parameter \CHAN_BOND_SEQ_LEN_0 4
  parameter \CHAN_BOND_SEQ_LEN_1 4
  parameter \CLK25_DIVIDER 4
  parameter \CLK_COR_ADJ_LEN_0 1
  parameter \CLK_COR_ADJ_LEN_1 1
  parameter \CLK_COR_DET_LEN_0 1
  parameter \CLK_COR_DET_LEN_1 1
  parameter \CLK_COR_MAX_LAT_0 18
  parameter \CLK_COR_MAX_LAT_1 18
  parameter \CLK_COR_MIN_LAT_0 16
  parameter \CLK_COR_MIN_LAT_1 16
  parameter \CLK_COR_REPEAT_WAIT_0 5
  parameter \CLK_COR_REPEAT_WAIT_1 5
  parameter \OOB_CLK_DIVIDER 4
  parameter \PLL_DIVSEL_FB 5
  parameter \PLL_DIVSEL_REF 2
  parameter \PLL_RXDIVSEL_OUT_0 1
  parameter \PLL_RXDIVSEL_OUT_1 1
  parameter \PLL_TXDIVSEL_COMM_OUT 1
  parameter \PLL_TXDIVSEL_OUT_0 1
  parameter \PLL_TXDIVSEL_OUT_1 1
  parameter \RX_LOS_INVALID_INCR_0 8
  parameter \RX_LOS_INVALID_INCR_1 8
  parameter \RX_LOS_THRESHOLD_0 128
  parameter \RX_LOS_THRESHOLD_1 128
  parameter \SATA_MAX_BURST_0 7
  parameter \SATA_MAX_BURST_1 7
  parameter \SATA_MAX_INIT_0 22
  parameter \SATA_MAX_INIT_1 22
  parameter \SATA_MAX_WAKE_0 7
  parameter \SATA_MAX_WAKE_1 7
  parameter \SATA_MIN_BURST_0 4
  parameter \SATA_MIN_BURST_1 4
  parameter \SATA_MIN_INIT_0 12
  parameter \SATA_MIN_INIT_1 12
  parameter \SATA_MIN_WAKE_0 4
  parameter \SATA_MIN_WAKE_1 4
  parameter \SIM_GTPRESET_SPEEDUP 0
  parameter \TERMINATION_IMP_0 50
  parameter \TERMINATION_IMP_1 50
  parameter \TX_SYNC_FILTERB 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11870.11-11870.16"
  wire input 65 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11978.17-11978.22"
  wire width 7 input 173 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11871.11-11871.15"
  wire input 66 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11872.11-11872.14"
  wire input 67 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11944.18-11944.20"
  wire width 16 input 139 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11841.19-11841.21"
  wire width 16 output 36 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11806.12-11806.16"
  wire output 1 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11873.11-11873.14"
  wire input 68 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11874.11-11874.19"
  wire input 69 \GTPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11975.17-11975.24"
  wire width 4 input 170 \GTPTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11875.11-11875.23"
  wire input 70 \INTDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11965.17-11965.26"
  wire width 3 input 160 \LOOPBACK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11966.17-11966.26"
  wire width 3 input 161 \LOOPBACK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11807.12-11807.22"
  wire output 2 \PHYSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11808.12-11808.22"
  wire output 3 \PHYSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11809.12-11809.20"
  wire output 4 \PLLLKDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11876.11-11876.21"
  wire input 71 \PLLLKDETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11877.11-11877.23"
  wire input 72 \PLLPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11878.11-11878.24"
  wire input 73 \PRBSCNTRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11879.11-11879.24"
  wire input 74 \PRBSCNTRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11810.12-11810.21"
  wire output 5 \REFCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11880.11-11880.23"
  wire input 75 \REFCLKPWRDNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11811.12-11811.22"
  wire output 6 \RESETDONE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11812.12-11812.22"
  wire output 7 \RESETDONE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11881.11-11881.22"
  wire input 76 \RXBUFRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11882.11-11882.22"
  wire input 77 \RXBUFRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11862.18-11862.30"
  wire width 3 output 57 \RXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11863.18-11863.30"
  wire width 3 output 58 \RXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11813.12-11813.28"
  wire output 8 \RXBYTEISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11814.12-11814.28"
  wire output 9 \RXBYTEISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11815.12-11815.26"
  wire output 10 \RXBYTEREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11816.12-11816.26"
  wire output 11 \RXBYTEREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11883.11-11883.22"
  wire input 78 \RXCDRRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11884.11-11884.22"
  wire input 79 \RXCDRRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11817.12-11817.26"
  wire output 12 \RXCHANBONDSEQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11818.12-11818.26"
  wire output 13 \RXCHANBONDSEQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11819.12-11819.28"
  wire output 14 \RXCHANISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11820.12-11820.28"
  wire output 15 \RXCHANISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11821.12-11821.26"
  wire output 16 \RXCHANREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11822.12-11822.26"
  wire output 17 \RXCHANREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11844.18-11844.32"
  wire width 2 output 39 \RXCHARISCOMMA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11845.18-11845.32"
  wire width 2 output 40 \RXCHARISCOMMA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11846.18-11846.28"
  wire width 2 output 41 \RXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11847.18-11847.28"
  wire width 2 output 42 \RXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11967.17-11967.27"
  wire width 3 input 162 \RXCHBONDI0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11968.17-11968.27"
  wire width 3 input 163 \RXCHBONDI1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11864.18-11864.28"
  wire width 3 output 59 \RXCHBONDO0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11865.18-11865.28"
  wire width 3 output 60 \RXCHBONDO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11866.18-11866.30"
  wire width 3 output 61 \RXCLKCORCNT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11867.18-11867.30"
  wire width 3 output 62 \RXCLKCORCNT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11823.12-11823.23"
  wire output 18 \RXCOMMADET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11824.12-11824.23"
  wire output 19 \RXCOMMADET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11885.11-11885.25"
  wire input 80 \RXCOMMADETUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11886.11-11886.25"
  wire input 81 \RXCOMMADETUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11842.19-11842.26"
  wire width 16 output 37 \RXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11843.19-11843.26"
  wire width 16 output 38 \RXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11887.11-11887.23"
  wire input 82 \RXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11888.11-11888.23"
  wire input 83 \RXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11889.11-11889.25"
  wire input 84 \RXDEC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11890.11-11890.25"
  wire input 85 \RXDEC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11848.18-11848.28"
  wire width 2 output 43 \RXDISPERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11849.18-11849.28"
  wire width 2 output 44 \RXDISPERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11825.12-11825.23"
  wire output 20 \RXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11826.12-11826.23"
  wire output 21 \RXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11891.11-11891.27"
  wire input 86 \RXELECIDLERESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11892.11-11892.27"
  wire input 87 \RXELECIDLERESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11893.11-11893.24"
  wire input 88 \RXENCHANSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11894.11-11894.24"
  wire input 89 \RXENCHANSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11895.11-11895.29"
  wire input 90 \RXENELECIDLERESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11896.11-11896.19"
  wire input 91 \RXENEQB0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11897.11-11897.19"
  wire input 92 \RXENEQB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11898.11-11898.27"
  wire input 93 \RXENMCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11899.11-11899.27"
  wire input 94 \RXENMCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11900.11-11900.27"
  wire input 95 \RXENPCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11901.11-11901.27"
  wire input 96 \RXENPCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11947.17-11947.29"
  wire width 2 input 142 \RXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11948.17-11948.29"
  wire width 2 input 143 \RXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11902.11-11902.27"
  wire input 97 \RXENSAMPLEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11903.11-11903.27"
  wire input 98 \RXENSAMPLEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11949.17-11949.25"
  wire width 2 input 144 \RXEQMIX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11950.17-11950.25"
  wire width 2 input 145 \RXEQMIX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11976.17-11976.26"
  wire width 4 input 171 \RXEQPOLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11977.17-11977.26"
  wire width 4 input 172 \RXEQPOLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11850.18-11850.31"
  wire width 2 output 45 \RXLOSSOFSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11851.18-11851.31"
  wire width 2 output 46 \RXLOSSOFSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11904.11-11904.15"
  wire input 99 \RXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11905.11-11905.15"
  wire input 100 \RXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11852.18-11852.31"
  wire width 2 output 47 \RXNOTINTABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11853.18-11853.31"
  wire width 2 output 48 \RXNOTINTABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11827.12-11827.28"
  wire output 22 \RXOVERSAMPLEERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11828.12-11828.28"
  wire output 23 \RXOVERSAMPLEERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11906.11-11906.15"
  wire input 101 \RXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11907.11-11907.15"
  wire input 102 \RXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11908.11-11908.25"
  wire input 103 \RXPMASETPHASE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11909.11-11909.25"
  wire input 104 \RXPMASETPHASE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11910.11-11910.22"
  wire input 105 \RXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11911.11-11911.22"
  wire input 106 \RXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11951.17-11951.29"
  wire width 2 input 146 \RXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11952.17-11952.29"
  wire width 2 input 147 \RXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11829.12-11829.22"
  wire output 24 \RXPRBSERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11830.12-11830.22"
  wire output 25 \RXPRBSERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11831.12-11831.21"
  wire output 26 \RXRECCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11832.12-11832.21"
  wire output 27 \RXRECCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11912.11-11912.19"
  wire input 107 \RXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11913.11-11913.19"
  wire input 108 \RXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11854.18-11854.28"
  wire width 2 output 49 \RXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11855.18-11855.28"
  wire width 2 output 50 \RXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11914.11-11914.19"
  wire input 109 \RXSLIDE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11915.11-11915.19"
  wire input 110 \RXSLIDE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11868.18-11868.27"
  wire width 3 output 63 \RXSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11869.18-11869.27"
  wire width 3 output 64 \RXSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11916.11-11916.20"
  wire input 111 \RXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11917.11-11917.20"
  wire input 112 \RXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11918.11-11918.21"
  wire input 113 \RXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11919.11-11919.21"
  wire input 114 \RXUSRCLK21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11833.12-11833.20"
  wire output 28 \RXVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11834.12-11834.20"
  wire output 29 \RXVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11969.17-11969.31"
  wire width 3 input 164 \TXBUFDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11970.17-11970.31"
  wire width 3 input 165 \TXBUFDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11856.18-11856.30"
  wire width 2 output 51 \TXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11857.18-11857.30"
  wire width 2 output 52 \TXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11953.17-11953.31"
  wire width 2 input 148 \TXBYPASS8B10B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11954.17-11954.31"
  wire width 2 input 149 \TXBYPASS8B10B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11955.17-11955.32"
  wire width 2 input 150 \TXCHARDISPMODE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11956.17-11956.32"
  wire width 2 input 151 \TXCHARDISPMODE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11957.17-11957.31"
  wire width 2 input 152 \TXCHARDISPVAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11958.17-11958.31"
  wire width 2 input 153 \TXCHARDISPVAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11959.17-11959.27"
  wire width 2 input 154 \TXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11960.17-11960.27"
  wire width 2 input 155 \TXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11920.11-11920.22"
  wire input 115 \TXCOMSTART0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11921.11-11921.22"
  wire input 116 \TXCOMSTART1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11922.11-11922.21"
  wire input 117 \TXCOMTYPE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11923.11-11923.21"
  wire input 118 \TXCOMTYPE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11945.18-11945.25"
  wire width 16 input 140 \TXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11946.18-11946.25"
  wire width 16 input 141 \TXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11924.11-11924.23"
  wire input 119 \TXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11925.11-11925.23"
  wire input 120 \TXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11926.11-11926.22"
  wire input 121 \TXDETECTRX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11927.11-11927.22"
  wire input 122 \TXDETECTRX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11971.17-11971.28"
  wire width 3 input 166 \TXDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11972.17-11972.28"
  wire width 3 input 167 \TXDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11928.11-11928.22"
  wire input 123 \TXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11929.11-11929.22"
  wire input 124 \TXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11930.11-11930.25"
  wire input 125 \TXENC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11931.11-11931.25"
  wire input 126 \TXENC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11932.11-11932.28"
  wire input 127 \TXENPMAPHASEALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11961.17-11961.29"
  wire width 2 input 156 \TXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11962.17-11962.29"
  wire width 2 input 157 \TXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11933.11-11933.21"
  wire input 128 \TXINHIBIT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11934.11-11934.21"
  wire input 129 \TXINHIBIT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11858.18-11858.25"
  wire width 2 output 53 \TXKERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11859.18-11859.25"
  wire width 2 output 54 \TXKERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11835.12-11835.16"
  wire output 30 \TXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11836.12-11836.16"
  wire output 31 \TXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11837.12-11837.21"
  wire output 32 \TXOUTCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11838.12-11838.21"
  wire output 33 \TXOUTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11839.12-11839.16"
  wire output 34 \TXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11840.12-11840.16"
  wire output 35 \TXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11935.11-11935.24"
  wire input 130 \TXPMASETPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11936.11-11936.22"
  wire input 131 \TXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11937.11-11937.22"
  wire input 132 \TXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11963.17-11963.29"
  wire width 2 input 158 \TXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11964.17-11964.29"
  wire width 2 input 159 \TXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11973.17-11973.31"
  wire width 3 input 168 \TXPREEMPHASIS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11974.17-11974.31"
  wire width 3 input 169 \TXPREEMPHASIS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11938.11-11938.19"
  wire input 133 \TXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11939.11-11939.19"
  wire input 134 \TXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11860.18-11860.28"
  wire width 2 output 55 \TXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11861.18-11861.28"
  wire width 2 output 56 \TXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11940.11-11940.20"
  wire input 135 \TXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11941.11-11941.20"
  wire input 136 \TXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11942.11-11942.21"
  wire input 137 \TXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11943.11-11943.21"
  wire input 138 \TXUSRCLK21
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12907.1-13257.10"
module \GTXE1
  parameter \AC_CAP_DIS "TRUE"
  parameter \ALIGN_COMMA_WORD 1
  parameter \BGTEST_CFG 2'00
  parameter \BIAS_CFG 17'00000000000000000
  parameter \CDR_PH_ADJ_TIME 5'10100
  parameter \CHAN_BOND_1_MAX_SKEW 7
  parameter \CHAN_BOND_2_MAX_SKEW 1
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3 10'0001001010
  parameter \CHAN_BOND_SEQ_1_4 10'0110111100
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_2 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3 10'0110111100
  parameter \CHAN_BOND_SEQ_2_4 10'0100111100
  parameter \CHAN_BOND_SEQ_2_CFG 5'00000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 1
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_ADJ_LEN 1
  parameter \CLK_COR_DET_LEN 1
  parameter \CLK_COR_INSERT_IDLE_FLAG "FALSE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0000000000
  parameter \CLK_COR_SEQ_2_2 10'0000000000
  parameter \CLK_COR_SEQ_2_3 10'0000000000
  parameter \CLK_COR_SEQ_2_4 10'0000000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CM_TRIM 2'01
  parameter \COMMA_10B_ENABLE 10'1111111111
  parameter \COMMA_DOUBLE "FALSE"
  parameter \COM_BURST_VAL 4'1111
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DFE_CAL_TIME 5'01100
  parameter \DFE_CFG 8'00011011
  parameter \GEARBOX_ENDEC 3'000
  parameter \GEN_RXUSRCLK "TRUE"
  parameter \GEN_TXUSRCLK "TRUE"
  parameter \GTX_CFG_PWRUP "TRUE"
  parameter \MCOMMA_10B_VALUE 10'1010000011
  parameter \MCOMMA_DETECT "TRUE"
  parameter \OOBDETECT_THRESHOLD 3'011
  parameter \PCI_EXPRESS_MODE "FALSE"
  parameter \PCOMMA_10B_VALUE 10'0101111100
  parameter \PCOMMA_DETECT "TRUE"
  parameter \PMA_CAS_CLK_EN "FALSE"
  parameter \PMA_CDR_SCAN 27'110010000000100000001001100
  parameter \PMA_CFG 76'0000000001000000000000000000000001000000000000000000000000000000000000000011
  parameter \PMA_RXSYNC_CFG 7'0000000
  parameter \PMA_RX_CFG 25'0010111001110000001001000
  parameter \PMA_TX_CFG 20'00000000000010000010
  parameter \POWER_SAVE 10'0000110100
  parameter \RCV_TERM_GND "FALSE"
  parameter \RCV_TERM_VTTRX "TRUE"
  parameter \RXGEARBOX_USE "FALSE"
  parameter \RXPLL_COM_CFG 24'001000010110100000001010
  parameter \RXPLL_CP_CFG 8'00000000
  parameter \RXPLL_DIVSEL45_FB 5
  parameter \RXPLL_DIVSEL_FB 2
  parameter \RXPLL_DIVSEL_OUT 1
  parameter \RXPLL_DIVSEL_REF 1
  parameter \RXPLL_LKDET_CFG 3'111
  parameter \RXPRBSERR_LOOPBACK 1'0
  parameter \RXRECCLK_CTRL "RXRECCLKPCS"
  parameter \RXRECCLK_DLY 10'0000000000
  parameter \RXUSRCLK_DLY 16'0000000000000000
  parameter \RX_BUFFER_USE "TRUE"
  parameter \RX_CLK25_DIVIDER 6
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DECODE_SEQ_MATCH "TRUE"
  parameter \RX_DLYALIGN_CTRINC 4'0100
  parameter \RX_DLYALIGN_EDGESET 5'00110
  parameter \RX_DLYALIGN_LPFINC 4'0111
  parameter \RX_DLYALIGN_MONSEL 3'000
  parameter \RX_DLYALIGN_OVRDSETTING 8'00000000
  parameter \RX_EN_IDLE_HOLD_CDR "FALSE"
  parameter \RX_EN_IDLE_HOLD_DFE "TRUE"
  parameter \RX_EN_IDLE_RESET_BUF "TRUE"
  parameter \RX_EN_IDLE_RESET_FR "TRUE"
  parameter \RX_EN_IDLE_RESET_PH "TRUE"
  parameter \RX_EN_MODE_RESET_BUF "TRUE"
  parameter \RX_EN_RATE_RESET_BUF "TRUE"
  parameter \RX_EN_REALIGN_RESET_BUF "FALSE"
  parameter \RX_EN_REALIGN_RESET_BUF2 "FALSE"
  parameter \RX_EYE_OFFSET 8'01001100
  parameter \RX_EYE_SCANMODE 2'00
  parameter \RX_FIFO_ADDR_MODE "FULL"
  parameter \RX_IDLE_HI_CNT 4'1000
  parameter \RX_IDLE_LO_CNT 4'0000
  parameter \RX_LOSS_OF_SYNC_FSM "FALSE"
  parameter \RX_LOS_INVALID_INCR 1
  parameter \RX_LOS_THRESHOLD 4
  parameter \RX_OVERSAMPLE_MODE "FALSE"
  parameter \RX_SLIDE_AUTO_WAIT 5
  parameter \RX_SLIDE_MODE "OFF"
  parameter \RX_XCLK_SEL "RXREC"
  parameter \SAS_MAX_COMSAS 52
  parameter \SAS_MIN_COMSAS 40
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_IDLE_VAL 3'100
  parameter \SATA_MAX_BURST 7
  parameter \SATA_MAX_INIT 22
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_GTXRESET_SPEEDUP 1
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RXREFCLK_SOURCE 3'000
  parameter \SIM_TXREFCLK_SOURCE 3'000
  parameter \SIM_TX_ELEC_IDLE_LEVEL "X"
  parameter \SIM_VERSION "2.0"
  parameter \TERMINATION_CTRL 5'10100
  parameter \TERMINATION_OVRD "FALSE"
  parameter \TRANS_TIME_FROM_P2 12'000000111100
  parameter \TRANS_TIME_NON_P2 8'00011001
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TRANS_TIME_TO_P2 10'0001100100
  parameter \TST_ATTR 0
  parameter \TXDRIVE_LOOPBACK_HIZ "FALSE"
  parameter \TXDRIVE_LOOPBACK_PD "FALSE"
  parameter \TXGEARBOX_USE "FALSE"
  parameter \TXOUTCLK_CTRL "TXOUTCLKPCS"
  parameter \TXOUTCLK_DLY 10'0000000000
  parameter \TXPLL_COM_CFG 24'001000010110100000001010
  parameter \TXPLL_CP_CFG 8'00000000
  parameter \TXPLL_DIVSEL45_FB 5
  parameter \TXPLL_DIVSEL_FB 2
  parameter \TXPLL_DIVSEL_OUT 1
  parameter \TXPLL_DIVSEL_REF 1
  parameter \TXPLL_LKDET_CFG 3'111
  parameter \TXPLL_SATA 2'00
  parameter \TX_BUFFER_USE "TRUE"
  parameter \TX_BYTECLK_CFG 6'000000
  parameter \TX_CLK25_DIVIDER 6
  parameter \TX_CLK_SOURCE "RXPLL"
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DEEMPH_0 5'11010
  parameter \TX_DEEMPH_1 5'10000
  parameter \TX_DETECT_RX_CFG 14'01100000110010
  parameter \TX_DLYALIGN_CTRINC 4'0100
  parameter \TX_DLYALIGN_LPFINC 4'0110
  parameter \TX_DLYALIGN_MONSEL 3'000
  parameter \TX_DLYALIGN_OVRDSETTING 8'10000000
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EN_RATE_RESET_BUF "TRUE"
  parameter \TX_IDLE_ASSERT_DELAY 3'100
  parameter \TX_IDLE_DEASSERT_DELAY 3'010
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_OVERSAMPLE_MODE "FALSE"
  parameter \TX_PMADATA_OPT 1'0
  parameter \TX_TDCC_CFG 2'11
  parameter \TX_USRCLK_CFG 6'000000
  parameter \TX_XCLK_SEL "TXUSR"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13087.12-13087.21"
  wire output 1 \COMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13088.12-13088.22"
  wire output 2 \COMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13089.12-13089.21"
  wire output 3 \COMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13090.12-13090.22"
  wire output 4 \COMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13255.17-13255.22"
  wire width 8 input 169 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13146.11-13146.15"
  wire input 60 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13147.11-13147.14"
  wire input 61 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13253.17-13253.29"
  wire width 6 input 167 \DFECLKDLYADJ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13142.18-13142.33"
  wire width 6 output 56 \DFECLKDLYADJMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13148.11-13148.21"
  wire input 62 \DFEDLYOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13139.18-13139.30"
  wire width 5 output 53 \DFEEYEDACMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13123.18-13123.28"
  wire width 3 output 37 \DFESENSCAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13250.17-13250.24"
  wire width 5 input 164 \DFETAP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13140.18-13140.32"
  wire width 5 output 54 \DFETAP1MONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13251.17-13251.24"
  wire width 5 input 165 \DFETAP2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13141.18-13141.32"
  wire width 5 output 55 \DFETAP2MONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13241.17-13241.24"
  wire width 4 input 155 \DFETAP3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13129.18-13129.32"
  wire width 4 output 43 \DFETAP3MONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13242.17-13242.24"
  wire width 4 input 156 \DFETAP4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13130.18-13130.32"
  wire width 4 output 44 \DFETAP4MONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13149.11-13149.21"
  wire input 63 \DFETAPOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13219.18-13219.20"
  wire width 16 input 133 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13091.12-13091.16"
  wire output 5 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13119.19-13119.24"
  wire width 16 output 33 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13150.11-13150.14"
  wire input 64 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13151.11-13151.25"
  wire input 65 \GATERXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13152.11-13152.20"
  wire input 66 \GREFCLKRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13153.11-13153.20"
  wire input 67 \GREFCLKTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13154.11-13154.21"
  wire input 68 \GTXRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13218.18-13218.25"
  wire width 13 input 132 \GTXTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13155.11-13155.21"
  wire input 69 \GTXTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13156.11-13156.23"
  wire input 70 \IGNORESIGDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13231.17-13231.25"
  wire width 3 input 145 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13120.18-13120.30"
  wire width 2 output 34 \MGTREFCLKFAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13221.17-13221.28"
  wire width 2 input 135 \MGTREFCLKRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13222.17-13222.28"
  wire width 2 input 136 \MGTREFCLKTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13223.17-13223.30"
  wire width 2 input 137 \NORTHREFCLKRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13224.17-13224.30"
  wire width 2 input 138 \NORTHREFCLKTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13157.11-13157.20"
  wire input 71 \PERFCLKRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13158.11-13158.20"
  wire input 72 \PERFCLKTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13092.12-13092.21"
  wire output 6 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13159.11-13159.21"
  wire input 73 \PLLRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13160.11-13160.21"
  wire input 74 \PLLTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13161.11-13161.23"
  wire input 75 \PRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13162.11-13162.21"
  wire input 76 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13124.18-13124.29"
  wire width 3 output 38 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13093.12-13093.27"
  wire output 7 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13094.12-13094.25"
  wire output 8 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13163.11-13163.21"
  wire input 77 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13095.12-13095.25"
  wire output 9 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13096.12-13096.27"
  wire output 10 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13097.12-13097.25"
  wire output 11 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13131.18-13131.31"
  wire width 4 output 45 \RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13132.18-13132.27"
  wire width 4 output 46 \RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13243.17-13243.26"
  wire width 4 input 157 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13232.17-13232.30"
  wire width 3 input 146 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13164.11-13164.25"
  wire input 78 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13133.18-13133.27"
  wire width 4 output 47 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13165.11-13165.24"
  wire input 79 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13125.18-13125.29"
  wire width 3 output 39 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13098.12-13098.22"
  wire output 12 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13166.11-13166.24"
  wire input 80 \RXCOMMADETUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13128.19-13128.25"
  wire width 32 output 42 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13099.12-13099.23"
  wire output 13 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13167.11-13167.24"
  wire input 81 \RXDEC8B10BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13134.18-13134.27"
  wire width 4 output 48 \RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13168.11-13168.28"
  wire input 82 \RXDLYALIGNDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13169.11-13169.27"
  wire input 83 \RXDLYALIGNMONENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13143.18-13143.35"
  wire width 8 output 57 \RXDLYALIGNMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13170.11-13170.29"
  wire input 84 \RXDLYALIGNOVERRIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13171.11-13171.26"
  wire input 85 \RXDLYALIGNRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13172.11-13172.31"
  wire input 86 \RXDLYALIGNSWPPRECURB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13173.11-13173.26"
  wire input 87 \RXDLYALIGNUPDSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13100.12-13100.22"
  wire output 14 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13174.11-13174.23"
  wire input 88 \RXENCHANSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13175.11-13175.26"
  wire input 89 \RXENMCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13176.11-13176.26"
  wire input 90 \RXENPCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13177.11-13177.28"
  wire input 91 \RXENPMAPHASEALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13233.17-13233.28"
  wire width 3 input 147 \RXENPRBSTST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13178.11-13178.26"
  wire input 92 \RXENSAMPLEALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13256.17-13256.24"
  wire width 10 input 170 \RXEQMIX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13179.11-13179.24"
  wire input 93 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13126.18-13126.26"
  wire width 3 output 40 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13101.12-13101.25"
  wire output 15 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13121.18-13121.30"
  wire width 2 output 35 \RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13180.11-13180.14"
  wire input 94 \RXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13135.18-13135.30"
  wire width 4 output 49 \RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13102.12-13102.27"
  wire output 16 \RXOVERSAMPLEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13181.11-13181.14"
  wire input 95 \RXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13103.12-13103.22"
  wire output 17 \RXPLLLKDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13182.11-13182.23"
  wire input 96 \RXPLLLKDETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13183.11-13183.25"
  wire input 97 \RXPLLPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13234.17-13234.30"
  wire width 3 input 148 \RXPLLREFSELDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13184.11-13184.24"
  wire input 98 \RXPMASETPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13185.11-13185.21"
  wire input 99 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13225.17-13225.28"
  wire width 2 input 139 \RXPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13104.12-13104.21"
  wire output 18 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13226.17-13226.23"
  wire width 2 input 140 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13105.12-13105.22"
  wire output 19 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13106.12-13106.20"
  wire output 20 \RXRECCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13107.12-13107.23"
  wire output 21 \RXRECCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13186.11-13186.18"
  wire input 100 \RXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13108.12-13108.23"
  wire output 22 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13136.18-13136.27"
  wire width 4 output 50 \RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13187.11-13187.18"
  wire input 101 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13109.12-13109.24"
  wire output 23 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13127.18-13127.26"
  wire width 3 output 41 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13189.11-13189.19"
  wire input 103 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13188.11-13188.20"
  wire input 102 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13110.12-13110.19"
  wire output 24 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13227.17-13227.30"
  wire width 2 input 141 \SOUTHREFCLKRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13228.17-13228.30"
  wire width 2 input 142 \SOUTHREFCLKTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13190.11-13190.18"
  wire input 104 \TSTCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13191.11-13191.18"
  wire input 105 \TSTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13220.18-13220.23"
  wire width 20 input 134 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13145.18-13145.24"
  wire width 10 output 59 \TSTOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13235.17-13235.30"
  wire width 3 input 149 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13122.18-13122.29"
  wire width 2 output 36 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13244.17-13244.30"
  wire width 4 input 158 \TXBYPASS8B10B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13245.17-13245.31"
  wire width 4 input 159 \TXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13246.17-13246.30"
  wire width 4 input 160 \TXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13247.17-13247.26"
  wire width 4 input 161 \TXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13192.11-13192.20"
  wire input 106 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13193.11-13193.19"
  wire input 107 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13194.11-13194.20"
  wire input 108 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13240.18-13240.24"
  wire width 32 input 154 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13195.11-13195.19"
  wire input 109 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13196.11-13196.21"
  wire input 110 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13248.17-13248.27"
  wire width 4 input 162 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13197.11-13197.28"
  wire input 111 \TXDLYALIGNDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13198.11-13198.27"
  wire input 112 \TXDLYALIGNMONENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13144.18-13144.35"
  wire width 8 output 58 \TXDLYALIGNMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13199.11-13199.29"
  wire input 113 \TXDLYALIGNOVERRIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13200.11-13200.26"
  wire input 114 \TXDLYALIGNRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13201.11-13201.26"
  wire input 115 \TXDLYALIGNUPDSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13202.11-13202.21"
  wire input 116 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13203.11-13203.24"
  wire input 117 \TXENC8B10BUSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13204.11-13204.28"
  wire input 118 \TXENPMAPHASEALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13236.17-13236.28"
  wire width 3 input 150 \TXENPRBSTST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13111.12-13111.26"
  wire output 25 \TXGEARBOXREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13237.17-13237.25"
  wire width 3 input 151 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13205.11-13205.20"
  wire input 119 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13137.18-13137.24"
  wire width 4 output 51 \TXKERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13238.17-13238.25"
  wire width 3 input 152 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13112.12-13112.15"
  wire output 26 \TXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13113.12-13113.20"
  wire output 27 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13114.12-13114.23"
  wire output 28 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13115.12-13115.15"
  wire output 29 \TXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13206.11-13206.24"
  wire input 120 \TXPDOWNASYNCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13116.12-13116.22"
  wire output 30 \TXPLLLKDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13207.11-13207.23"
  wire input 121 \TXPLLLKDETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13208.11-13208.25"
  wire input 122 \TXPLLPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13239.17-13239.30"
  wire width 3 input 153 \TXPLLREFSELDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13209.11-13209.24"
  wire input 123 \TXPMASETPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13210.11-13210.21"
  wire input 124 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13252.17-13252.31"
  wire width 5 input 166 \TXPOSTEMPHASIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13229.17-13229.28"
  wire width 2 input 143 \TXPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13211.11-13211.25"
  wire input 125 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13249.17-13249.30"
  wire width 4 input 163 \TXPREEMPHASIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13230.17-13230.23"
  wire width 2 input 144 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13117.12-13117.22"
  wire output 31 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13212.11-13212.18"
  wire input 126 \TXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13118.12-13118.23"
  wire output 32 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13138.18-13138.27"
  wire width 4 output 52 \TXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13254.17-13254.27"
  wire width 7 input 168 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13213.11-13213.21"
  wire input 127 \TXSTARTSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13214.11-13214.18"
  wire input 128 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13216.11-13216.19"
  wire input 130 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13215.11-13215.20"
  wire input 129 \TXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13217.11-13217.21"
  wire input 131 \USRCODEERR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14479.1-14925.10"
module \GTXE2_CHANNEL
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 1
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 1
  parameter \CPLL_CFG 24'101100000000011111011000
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 5
  parameter \CPLL_INIT_CFG 24'000000000000000000011110
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DMONITOR_CFG 24'000000000000101000000000
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'000000000000
  parameter \ES_PMA_CFG 10'0000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_QUAL_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_SDATA_MASK 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \ES_VERT_OFFSET 9'000000000
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 3'000
  parameter \IS_CPLLLOCKDETCLK_INVERTED 1'0
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_GTGREFCLK_INVERTED 1'0
  parameter \IS_RXUSRCLK2_INVERTED 1'0
  parameter \IS_RXUSRCLK_INVERTED 1'0
  parameter \IS_TXPHDLYTSTCLK_INVERTED 1'0
  parameter \IS_TXUSRCLK2_INVERTED 1'0
  parameter \IS_TXUSRCLK_INVERTED 1'0
  parameter \OUTREFCLK_SEL_INV 2'11
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD_ATTR 48'000000000000000000000000000000000000000000000000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PMA_RSV 0
  parameter \PMA_RSV2 16'0010000001010000
  parameter \PMA_RSV3 2'00
  parameter \PMA_RSV4 0
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 61
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG 72'000010110000000000000000001000111111111100100000010000000000000000100000
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG 6'010101
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDLY_CFG 16'0000000000011111
  parameter \RXDLY_LCFG 9'000110000
  parameter \RXDLY_TAP_CFG 16'0000000000000000
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_HF_CFG 14'00000011110000
  parameter \RXLPM_LF_CFG 14'00000011110000
  parameter \RXOOB_CFG 7'0000110
  parameter \RXOUT_DIV 2
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHDLY_CFG 24'000010000100000000100000
  parameter \RXPH_CFG 24'000000000000000000000000
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPMARESET_TIME 5'00011
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RX_BIAS_CFG 12'000000000000
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CLK25_DIV 7
  parameter \RX_CLKMUX_PD 1'1
  parameter \RX_CM_SEL 2'11
  parameter \RX_CM_TRIM 3'100
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEBUG_CFG 12'000000000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DFE_GAIN_CFG 23'00110000000111000001111
  parameter \RX_DFE_H2_CFG 12'000111100000
  parameter \RX_DFE_H3_CFG 12'000111100000
  parameter \RX_DFE_H4_CFG 11'00011110000
  parameter \RX_DFE_H5_CFG 11'00011110000
  parameter \RX_DFE_KL_CFG 13'0001111110000
  parameter \RX_DFE_KL_CFG2 805889386
  parameter \RX_DFE_LPM_CFG 16'0000100100000100
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DFE_UT_CFG 17'00111111000000000
  parameter \RX_DFE_VP_CFG 17'00011111100000000
  parameter \RX_DFE_XYD_CFG 13'0000000010000
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_INT_DATAWIDTH 0
  parameter \RX_OS_CFG 13'0001111110000
  parameter \RX_SIG_VALID_DLY 10
  parameter \RX_XCLK_SEL "RXREC"
  parameter \SAS_MAX_COM 64
  parameter \SAS_MIN_COM 36
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SATA_MAX_BURST 8
  parameter \SATA_MAX_INIT 21
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_CPLLREFCLK_SEL 3'001
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL "X"
  parameter \SIM_VERSION "4.0"
  parameter \TERM_RCAL_CFG 5'10000
  parameter \TERM_RCAL_OVRD 1'0
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV 0
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000011111
  parameter \TXDLY_LCFG 9'000110000
  parameter \TXDLY_TAP_CFG 16'0000000000000000
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOUT_DIV 2
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG 24'000010000100000000100000
  parameter \TXPH_CFG 16'0000011110000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPMARESET_TIME 5'00001
  parameter \TX_CLK25_DIV 7
  parameter \TX_CLKMUX_PD 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DEEMPH0 5'00000
  parameter \TX_DEEMPH1 5'00000
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_INT_DATAWIDTH 0
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_PREDRIVER_MODE 1'0
  parameter \TX_QPI_STATUS_EN 1'0
  parameter \TX_RXDETECT_CFG 14'01100000110010
  parameter \TX_RXDETECT_REF 3'100
  parameter \TX_XCLK_SEL "TXUSR"
  parameter \UCODEER_CLR 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14751.11-14751.19"
  wire input 65 \CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14909.17-14909.24"
  wire width 4 input 215 \CLKRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14687.12-14687.25"
  wire output 1 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14688.12-14688.20"
  wire output 2 \CPLLLOCK
  attribute \invertible_pin "IS_CPLLLOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14753.11-14753.25"
  wire input 66 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14754.11-14754.21"
  wire input 67 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14755.11-14755.17"
  wire input 68 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14689.12-14689.26"
  wire output 3 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14897.17-14897.30"
  wire width 3 input 203 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14756.11-14756.20"
  wire input 69 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14745.18-14745.29"
  wire width 8 output 59 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14924.17-14924.24"
  wire width 9 input 230 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14758.11-14758.17"
  wire input 70 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14887.18-14887.23"
  wire width 16 input 193 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14733.19-14733.24"
  wire width 16 output 47 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14759.11-14759.16"
  wire input 71 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14690.12-14690.18"
  wire output 4 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14760.11-14760.16"
  wire input 72 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14691.12-14691.28"
  wire output 5 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14761.11-14761.22"
  wire input 73 \EYESCANMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14762.11-14762.23"
  wire input 74 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14763.11-14763.25"
  wire input 75 \EYESCANTRIGGER
  attribute \invertible_pin "IS_GTGREFCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14765.11-14765.20"
  wire input 76 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14766.11-14766.25"
  wire input 77 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14767.11-14767.25"
  wire input 78 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14768.11-14768.20"
  wire input 79 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14769.11-14769.20"
  wire input 80 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14692.12-14692.27"
  wire output 6 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14770.11-14770.21"
  wire input 81 \GTRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14888.18-14888.24"
  wire width 16 input 194 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14771.11-14771.20"
  wire input 82 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14772.11-14772.25"
  wire input 83 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14773.11-14773.25"
  wire input 84 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14774.11-14774.20"
  wire input 85 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14775.11-14775.17"
  wire input 86 \GTXRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14776.11-14776.17"
  wire input 87 \GTXRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14693.12-14693.18"
  wire output 7 \GTXTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14694.12-14694.18"
  wire output 8 \GTXTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14898.17-14898.25"
  wire width 3 input 204 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14889.18-14889.27"
  wire width 16 input 195 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14911.17-14911.27"
  wire width 5 input 217 \PCSRSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14734.19-14734.29"
  wire width 16 output 48 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14695.12-14695.21"
  wire output 9 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14913.17-14913.26"
  wire width 5 input 219 \PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14912.17-14912.27"
  wire width 5 input 218 \PMARSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14777.11-14777.18"
  wire input 88 \QPLLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14778.11-14778.21"
  wire input 89 \QPLLREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14779.11-14779.20"
  wire input 90 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14780.11-14780.20"
  wire input 91 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14781.11-14781.21"
  wire input 92 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14737.18-14737.29"
  wire width 3 output 51 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14696.12-14696.27"
  wire output 10 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14697.12-14697.25"
  wire output 11 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14782.11-14782.25"
  wire input 93 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14783.11-14783.20"
  wire input 94 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14698.12-14698.21"
  wire output 12 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14784.11-14784.22"
  wire input 95 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14785.11-14785.21"
  wire input 96 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14786.11-14786.24"
  wire input 97 \RXCDRRESETRSV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14699.12-14699.25"
  wire output 13 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14700.12-14700.27"
  wire output 14 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14701.12-14701.25"
  wire output 15 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14746.18-14746.31"
  wire width 8 output 60 \RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14747.18-14747.27"
  wire width 8 output 61 \RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14787.11-14787.21"
  wire input 98 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14914.17-14914.26"
  wire width 5 input 220 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14899.17-14899.30"
  wire width 3 input 205 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14788.11-14788.25"
  wire input 99 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14740.18-14740.27"
  wire width 5 output 54 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14789.11-14789.24"
  wire input 100 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14735.18-14735.29"
  wire width 2 output 49 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14702.12-14702.24"
  wire output 16 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14703.12-14703.22"
  wire output 17 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14790.11-14790.23"
  wire input 101 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14704.12-14704.23"
  wire output 18 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14705.12-14705.24"
  wire output 19 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14743.19-14743.25"
  wire width 64 output 57 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14706.12-14706.23"
  wire output 20 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14791.11-14791.18"
  wire input 102 \RXDDIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14792.11-14792.23"
  wire input 103 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14793.11-14793.25"
  wire input 104 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14794.11-14794.21"
  wire input 105 \RXDFECM1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14795.11-14795.22"
  wire input 106 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14796.11-14796.24"
  wire input 107 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14797.11-14797.24"
  wire input 108 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14798.11-14798.24"
  wire input 109 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14799.11-14799.26"
  wire input 110 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14800.11-14800.24"
  wire input 111 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14801.11-14801.26"
  wire input 112 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14802.11-14802.24"
  wire input 113 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14803.11-14803.26"
  wire input 114 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14804.11-14804.24"
  wire input 115 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14805.11-14805.26"
  wire input 116 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14806.11-14806.22"
  wire input 117 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14807.11-14807.24"
  wire input 118 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14808.11-14808.22"
  wire input 119 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14809.11-14809.24"
  wire input 120 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14810.11-14810.20"
  wire input 121 \RXDFEVSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14811.11-14811.21"
  wire input 122 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14812.11-14812.23"
  wire input 123 \RXDFEXYDHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14813.11-14813.25"
  wire input 124 \RXDFEXYDOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14748.18-14748.27"
  wire width 8 output 62 \RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14814.11-14814.22"
  wire input 125 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14815.11-14815.18"
  wire input 126 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14816.11-14816.22"
  wire input 127 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14817.11-14817.22"
  wire input 128 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14707.12-14707.27"
  wire output 21 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14708.12-14708.22"
  wire output 22 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14891.17-14891.31"
  wire width 2 input 197 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14818.11-14818.24"
  wire input 129 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14738.18-14738.26"
  wire width 3 output 52 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14709.12-14709.25"
  wire output 23 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14819.11-14819.18"
  wire input 130 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14820.11-14820.22"
  wire input 131 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14821.11-14821.24"
  wire input 132 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14822.11-14822.22"
  wire input 133 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14823.11-14823.26"
  wire input 134 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14824.11-14824.26"
  wire input 135 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14744.18-14744.30"
  wire width 7 output 58 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14892.17-14892.29"
  wire width 2 input 198 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14749.18-14749.30"
  wire width 8 output 63 \RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14825.11-14825.21"
  wire input 136 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14826.11-14826.19"
  wire input 137 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14827.11-14827.21"
  wire input 138 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14710.12-14710.20"
  wire output 24 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14711.12-14711.26"
  wire output 25 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14712.12-14712.23"
  wire output 26 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14900.17-14900.28"
  wire width 3 input 206 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14828.11-14828.26"
  wire input 139 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14829.11-14829.21"
  wire input 140 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14893.17-14893.21"
  wire width 2 input 199 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14830.11-14830.20"
  wire input 141 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14713.12-14713.25"
  wire output 27 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14831.11-14831.22"
  wire input 142 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14832.11-14832.20"
  wire input 143 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14833.11-14833.23"
  wire input 144 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14741.18-14741.29"
  wire width 5 output 55 \RXPHMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14834.11-14834.21"
  wire input 145 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14742.18-14742.33"
  wire width 5 output 56 \RXPHSLIPMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14835.11-14835.21"
  wire input 146 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14836.11-14836.21"
  wire input 147 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14837.11-14837.25"
  wire input 148 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14714.12-14714.21"
  wire output 28 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14901.17-14901.26"
  wire width 3 input 207 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14838.11-14838.18"
  wire input 149 \RXQPIEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14715.12-14715.21"
  wire output 29 \RXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14716.12-14716.21"
  wire output 30 \RXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14902.17-14902.23"
  wire width 3 input 208 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14717.12-14717.22"
  wire output 31 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14718.12-14718.23"
  wire output 32 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14839.11-14839.18"
  wire input 150 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14719.12-14719.24"
  wire output 33 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14739.18-14739.26"
  wire width 3 output 53 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14894.17-14894.28"
  wire width 2 input 200 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14840.11-14840.20"
  wire input 151 \RXUSERRDY
  attribute \invertible_pin "IS_RXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14844.11-14844.19"
  wire input 153 \RXUSRCLK
  attribute \invertible_pin "IS_RXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14842.11-14842.20"
  wire input 152 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14720.12-14720.19"
  wire output 34 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14845.11-14845.23"
  wire input 154 \SETERRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14890.18-14890.23"
  wire width 20 input 196 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14750.18-14750.24"
  wire width 10 output 64 \TSTOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14920.17-14920.30"
  wire width 8 input 226 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14846.11-14846.20"
  wire input 155 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14903.17-14903.30"
  wire width 3 input 209 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14736.18-14736.29"
  wire width 2 output 50 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14921.17-14921.31"
  wire width 8 input 227 \TXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14922.17-14922.30"
  wire width 8 input 228 \TXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14923.17-14923.26"
  wire width 8 input 229 \TXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14721.12-14721.23"
  wire output 35 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14847.11-14847.20"
  wire input 156 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14848.11-14848.19"
  wire input 157 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14849.11-14849.20"
  wire input 158 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14917.18-14917.24"
  wire width 64 input 223 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14850.11-14850.19"
  wire input 159 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14851.11-14851.21"
  wire input 160 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14910.17-14910.27"
  wire width 4 input 216 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14852.11-14852.19"
  wire input 161 \TXDIFFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14853.11-14853.22"
  wire input 162 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14854.11-14854.18"
  wire input 163 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14855.11-14855.20"
  wire input 164 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14856.11-14856.22"
  wire input 165 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14857.11-14857.22"
  wire input 166 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14722.12-14722.27"
  wire output 36 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14858.11-14858.22"
  wire input 167 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14859.11-14859.21"
  wire input 168 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14723.12-14723.26"
  wire output 37 \TXGEARBOXREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14904.17-14904.25"
  wire width 3 input 210 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14860.11-14860.20"
  wire input 169 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14918.17-14918.29"
  wire width 7 input 224 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14905.17-14905.25"
  wire width 3 input 211 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14724.12-14724.20"
  wire output 38 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14725.12-14725.26"
  wire output 39 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14726.12-14726.23"
  wire output 40 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14906.17-14906.28"
  wire width 3 input 212 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14861.11-14861.21"
  wire input 170 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14895.17-14895.21"
  wire width 2 input 201 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14862.11-14862.27"
  wire input 171 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14863.11-14863.20"
  wire input 172 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14727.12-14727.25"
  wire output 41 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14864.11-14864.22"
  wire input 173 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14865.11-14865.20"
  wire input 174 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14866.11-14866.23"
  wire input 175 \TXPHDLYRESET
  attribute \invertible_pin "IS_TXPHDLYTSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14868.11-14868.24"
  wire input 176 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14869.11-14869.19"
  wire input 177 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14728.12-14728.24"
  wire output 42 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14870.11-14870.21"
  wire input 178 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14871.11-14871.19"
  wire input 179 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14872.11-14872.21"
  wire input 180 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14873.11-14873.21"
  wire input 181 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14915.17-14915.29"
  wire width 5 input 221 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14874.11-14874.26"
  wire input 182 \TXPOSTCURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14875.11-14875.25"
  wire input 183 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14907.17-14907.26"
  wire width 3 input 213 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14916.17-14916.28"
  wire width 5 input 222 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14876.11-14876.25"
  wire input 184 \TXPRECURSORINV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14877.11-14877.22"
  wire input 185 \TXQPIBIASEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14729.12-14729.21"
  wire output 43 \TXQPISENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14730.12-14730.21"
  wire output 44 \TXQPISENP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14878.11-14878.27"
  wire input 186 \TXQPISTRONGPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14879.11-14879.23"
  wire input 187 \TXQPIWEAKPUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14908.17-14908.23"
  wire width 3 input 214 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14731.12-14731.22"
  wire output 45 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14732.12-14732.23"
  wire output 46 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14919.17-14919.27"
  wire width 7 input 225 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14880.11-14880.21"
  wire input 188 \TXSTARTSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14881.11-14881.18"
  wire input 189 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14896.17-14896.28"
  wire width 2 input 202 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14882.11-14882.20"
  wire input 190 \TXUSERRDY
  attribute \invertible_pin "IS_TXUSRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14886.11-14886.19"
  wire input 192 \TXUSRCLK
  attribute \invertible_pin "IS_TXUSRCLK2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14884.11-14884.20"
  wire input 191 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14927.1-14988.10"
module \GTXE2_COMMON
  parameter \BIAS_CFG 64'0000000000000000000001000000000000000000000000000001000000000000
  parameter \COMMON_CFG 0
  parameter \IS_DRPCLK_INVERTED 1'0
  parameter \IS_GTGREFCLK_INVERTED 1'0
  parameter \IS_QPLLLOCKDETCLK_INVERTED 1'0
  parameter \QPLL_CFG 27'000011010000000000110000001
  parameter \QPLL_CLKOUT_CFG 4'0000
  parameter \QPLL_COARSE_FREQ_OVRD 6'010000
  parameter \QPLL_COARSE_FREQ_OVRD_EN 1'0
  parameter \QPLL_CP 10'0000011111
  parameter \QPLL_CP_MONITOR_EN 1'0
  parameter \QPLL_DMONITOR_SEL 1'0
  parameter \QPLL_FBDIV 10'0000000000
  parameter \QPLL_FBDIV_MONITOR_EN 1'0
  parameter \QPLL_FBDIV_RATIO 1'0
  parameter \QPLL_INIT_CFG 24'000000000000000000000110
  parameter \QPLL_LOCK_CFG 16'0010000111101000
  parameter \QPLL_LPF 4'1111
  parameter \QPLL_REFCLK_DIV 2
  parameter \SIM_QPLLREFCLK_SEL 3'001
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_VERSION "4.0"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14959.11-14959.20"
  wire input 10 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14960.11-14960.23"
  wire input 11 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14961.11-14961.16"
  wire input 12 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14984.17-14984.27"
  wire width 5 input 32 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14986.17-14986.24"
  wire width 8 input 34 \DRPADDR
  attribute \invertible_pin "IS_DRPCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14963.11-14963.17"
  wire input 13 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14981.18-14981.23"
  wire width 16 input 29 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14957.19-14957.24"
  wire width 16 output 8 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14964.11-14964.16"
  wire input 14 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14950.12-14950.18"
  wire output 1 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14965.11-14965.16"
  wire input 15 \DRPWE
  attribute \invertible_pin "IS_GTGREFCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14967.11-14967.20"
  wire input 16 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14968.11-14968.25"
  wire input 17 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14969.11-14969.25"
  wire input 18 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14970.11-14970.20"
  wire input 19 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14971.11-14971.20"
  wire input 20 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14972.11-14972.25"
  wire input 21 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14973.11-14973.25"
  wire input 22 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14987.17-14987.24"
  wire width 8 input 35 \PMARSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14958.18-14958.30"
  wire width 8 output 9 \QPLLDMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14951.12-14951.25"
  wire output 2 \QPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14952.12-14952.20"
  wire output 3 \QPLLLOCK
  attribute \invertible_pin "IS_QPLLLOCKDETCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14975.11-14975.25"
  wire input 23 \QPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14976.11-14976.21"
  wire input 24 \QPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14953.12-14953.22"
  wire output 4 \QPLLOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14954.12-14954.25"
  wire output 5 \QPLLOUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14977.11-14977.23"
  wire input 25 \QPLLOUTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14978.11-14978.17"
  wire input 26 \QPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14955.12-14955.26"
  wire output 6 \QPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14983.17-14983.30"
  wire width 3 input 31 \QPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14979.11-14979.20"
  wire input 27 \QPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14982.18-14982.27"
  wire width 16 input 30 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14985.17-14985.26"
  wire width 5 input 33 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14980.11-14980.18"
  wire input 28 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14956.12-14956.28"
  wire output 7 \REFCLKOUTMONITOR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:11981.1-12415.10"
module \GTX_DUAL
  parameter \STEPPING "0"
  parameter \AC_CAP_DIS_0 "TRUE"
  parameter \AC_CAP_DIS_1 "TRUE"
  parameter \CHAN_BOND_KEEP_ALIGN_0 "FALSE"
  parameter \CHAN_BOND_KEEP_ALIGN_1 "FALSE"
  parameter \CHAN_BOND_MODE_0 "OFF"
  parameter \CHAN_BOND_MODE_1 "OFF"
  parameter \CHAN_BOND_SEQ_2_USE_0 "TRUE"
  parameter \CHAN_BOND_SEQ_2_USE_1 "TRUE"
  parameter \CLKINDC_B "TRUE"
  parameter \CLKRCV_TRST "FALSE"
  parameter \CLK_CORRECT_USE_0 "TRUE"
  parameter \CLK_CORRECT_USE_1 "TRUE"
  parameter \CLK_COR_INSERT_IDLE_FLAG_0 "FALSE"
  parameter \CLK_COR_INSERT_IDLE_FLAG_1 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_0 "FALSE"
  parameter \CLK_COR_KEEP_IDLE_1 "FALSE"
  parameter \CLK_COR_PRECEDENCE_0 "TRUE"
  parameter \CLK_COR_PRECEDENCE_1 "TRUE"
  parameter \CLK_COR_SEQ_2_USE_0 "FALSE"
  parameter \CLK_COR_SEQ_2_USE_1 "FALSE"
  parameter \COMMA_DOUBLE_0 "FALSE"
  parameter \COMMA_DOUBLE_1 "FALSE"
  parameter \DEC_MCOMMA_DETECT_0 "TRUE"
  parameter \DEC_MCOMMA_DETECT_1 "TRUE"
  parameter \DEC_PCOMMA_DETECT_0 "TRUE"
  parameter \DEC_PCOMMA_DETECT_1 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_0 "TRUE"
  parameter \DEC_VALID_COMMA_ONLY_1 "TRUE"
  parameter \MCOMMA_DETECT_0 "TRUE"
  parameter \MCOMMA_DETECT_1 "TRUE"
  parameter \OVERSAMPLE_MODE "FALSE"
  parameter \PCI_EXPRESS_MODE_0 "TRUE"
  parameter \PCI_EXPRESS_MODE_1 "TRUE"
  parameter \PCOMMA_DETECT_0 "TRUE"
  parameter \PCOMMA_DETECT_1 "TRUE"
  parameter \PLL_FB_DCCEN "FALSE"
  parameter \PLL_SATA_0 "FALSE"
  parameter \PLL_SATA_1 "FALSE"
  parameter \RCV_TERM_GND_0 "TRUE"
  parameter \RCV_TERM_GND_1 "TRUE"
  parameter \RCV_TERM_VTTRX_0 "FALSE"
  parameter \RCV_TERM_VTTRX_1 "FALSE"
  parameter \RXGEARBOX_USE_0 "FALSE"
  parameter \RXGEARBOX_USE_1 "FALSE"
  parameter \RX_BUFFER_USE_0 "TRUE"
  parameter \RX_BUFFER_USE_1 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_0 "TRUE"
  parameter \RX_DECODE_SEQ_MATCH_1 "TRUE"
  parameter \RX_EN_IDLE_HOLD_CDR "FALSE"
  parameter \RX_EN_IDLE_HOLD_DFE_0 "TRUE"
  parameter \RX_EN_IDLE_HOLD_DFE_1 "TRUE"
  parameter \RX_EN_IDLE_RESET_BUF_0 "TRUE"
  parameter \RX_EN_IDLE_RESET_BUF_1 "TRUE"
  parameter \RX_EN_IDLE_RESET_FR "TRUE"
  parameter \RX_EN_IDLE_RESET_PH "TRUE"
  parameter \RX_LOSS_OF_SYNC_FSM_0 "FALSE"
  parameter \RX_LOSS_OF_SYNC_FSM_1 "FALSE"
  parameter \RX_SLIDE_MODE_0 "PCS"
  parameter \RX_SLIDE_MODE_1 "PCS"
  parameter \RX_STATUS_FMT_0 "PCIE"
  parameter \RX_STATUS_FMT_1 "PCIE"
  parameter \RX_XCLK_SEL_0 "RXREC"
  parameter \RX_XCLK_SEL_1 "RXREC"
  parameter \SIM_PLL_PERDIV2 9'110010000
  parameter \SIM_RECEIVER_DETECT_PASS_0 "FALSE"
  parameter \SIM_RECEIVER_DETECT_PASS_1 "FALSE"
  parameter \TERMINATION_OVRD "FALSE"
  parameter \TXGEARBOX_USE_0 "FALSE"
  parameter \TXGEARBOX_USE_1 "FALSE"
  parameter \TX_BUFFER_USE_0 "TRUE"
  parameter \TX_BUFFER_USE_1 "TRUE"
  parameter \TX_XCLK_SEL_0 "TXUSR"
  parameter \TX_XCLK_SEL_1 "TXUSR"
  parameter \TRANS_TIME_FROM_P2_0 12'000000111100
  parameter \TRANS_TIME_FROM_P2_1 12'000000111100
  parameter \TX_DETECT_RX_CFG_0 14'01100000110010
  parameter \TX_DETECT_RX_CFG_1 14'01100000110010
  parameter \PMA_TX_CFG_0 20'00000000000010000010
  parameter \PMA_TX_CFG_1 20'00000000000010000010
  parameter \CM_TRIM_0 2'10
  parameter \CM_TRIM_1 2'10
  parameter \PLL_COM_CFG 24'001000010110100000001010
  parameter \PMA_RX_CFG_0 25'0010111001110000100001001
  parameter \PMA_RX_CFG_1 25'0010111001110000100001001
  parameter \PMA_CDR_SCAN_0 27'110110000001000000001000000
  parameter \PMA_CDR_SCAN_1 27'110110000001000000001000000
  parameter \GEARBOX_ENDEC_0 3'000
  parameter \GEARBOX_ENDEC_1 3'000
  parameter \OOBDETECT_THRESHOLD_0 3'111
  parameter \OOBDETECT_THRESHOLD_1 3'111
  parameter \PLL_LKDET_CFG 3'111
  parameter \PLL_TDCC_CFG 3'000
  parameter \SATA_BURST_VAL_0 3'100
  parameter \SATA_BURST_VAL_1 3'100
  parameter \SATA_IDLE_VAL_0 3'011
  parameter \SATA_IDLE_VAL_1 3'011
  parameter \TXRX_INVERT_0 3'000
  parameter \TXRX_INVERT_1 3'000
  parameter \TX_IDLE_DELAY_0 3'010
  parameter \TX_IDLE_DELAY_1 3'010
  parameter \PRBS_ERR_THRESHOLD_0 1
  parameter \PRBS_ERR_THRESHOLD_1 1
  parameter \CHAN_BOND_SEQ_1_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_1_ENABLE_1 4'1111
  parameter \CHAN_BOND_SEQ_2_ENABLE_0 4'1111
  parameter \CHAN_BOND_SEQ_2_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_1_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_1_ENABLE_1 4'1111
  parameter \CLK_COR_SEQ_2_ENABLE_0 4'1111
  parameter \CLK_COR_SEQ_2_ENABLE_1 4'1111
  parameter \COM_BURST_VAL_0 4'1111
  parameter \COM_BURST_VAL_1 4'1111
  parameter \RX_IDLE_HI_CNT_0 4'1000
  parameter \RX_IDLE_HI_CNT_1 4'1000
  parameter \RX_IDLE_LO_CNT_0 4'0000
  parameter \RX_IDLE_LO_CNT_1 4'0000
  parameter \CDR_PH_ADJ_TIME 5'01010
  parameter \DFE_CAL_TIME 5'00110
  parameter \TERMINATION_CTRL 5'10100
  parameter \PMA_COM_CFG 69'000000000000000000000000000000000000000000000000000000000000000000000
  parameter \PMA_RXSYNC_CFG_0 7'0000000
  parameter \PMA_RXSYNC_CFG_1 7'0000000
  parameter \PLL_CP_CFG 8'00000000
  parameter \TRANS_TIME_NON_P2_0 8'00011001
  parameter \TRANS_TIME_NON_P2_1 8'00011001
  parameter \CHAN_BOND_SEQ_1_1_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_1_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_2_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_2_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_0 10'0001001010
  parameter \CHAN_BOND_SEQ_1_3_1 10'0001001010
  parameter \CHAN_BOND_SEQ_1_4_0 10'0110111100
  parameter \CHAN_BOND_SEQ_1_4_1 10'0110111100
  parameter \CHAN_BOND_SEQ_2_1_0 10'0110111100
  parameter \CHAN_BOND_SEQ_2_1_1 10'0110111100
  parameter \CHAN_BOND_SEQ_2_2_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_2_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_3_1 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_0 10'0100111100
  parameter \CHAN_BOND_SEQ_2_4_1 10'0100111100
  parameter \CLK_COR_SEQ_1_1_0 10'0100011100
  parameter \CLK_COR_SEQ_1_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2_0 10'0000000000
  parameter \CLK_COR_SEQ_1_2_1 10'0000000000
  parameter \CLK_COR_SEQ_1_3_0 10'0000000000
  parameter \CLK_COR_SEQ_1_3_1 10'0000000000
  parameter \CLK_COR_SEQ_1_4_0 10'0000000000
  parameter \CLK_COR_SEQ_1_4_1 10'0000000000
  parameter \CLK_COR_SEQ_2_1_0 10'0000000000
  parameter \CLK_COR_SEQ_2_1_1 10'0000000000
  parameter \CLK_COR_SEQ_2_2_0 10'0000000000
  parameter \CLK_COR_SEQ_2_2_1 10'0000000000
  parameter \CLK_COR_SEQ_2_3_0 10'0000000000
  parameter \CLK_COR_SEQ_2_3_1 10'0000000000
  parameter \CLK_COR_SEQ_2_4_0 10'0000000000
  parameter \CLK_COR_SEQ_2_4_1 10'0000000000
  parameter \COMMA_10B_ENABLE_0 10'1111111111
  parameter \COMMA_10B_ENABLE_1 10'1111111111
  parameter \DFE_CFG_0 10'0001111011
  parameter \DFE_CFG_1 10'0001111011
  parameter \MCOMMA_10B_VALUE_0 10'1010000011
  parameter \MCOMMA_10B_VALUE_1 10'1010000011
  parameter \PCOMMA_10B_VALUE_0 10'0101111100
  parameter \PCOMMA_10B_VALUE_1 10'0101111100
  parameter \TRANS_TIME_TO_P2_0 10'0001100100
  parameter \TRANS_TIME_TO_P2_1 10'0001100100
  parameter \ALIGN_COMMA_WORD_0 1
  parameter \ALIGN_COMMA_WORD_1 1
  parameter \CB2_INH_CC_PERIOD_0 8
  parameter \CB2_INH_CC_PERIOD_1 8
  parameter \CHAN_BOND_1_MAX_SKEW_0 7
  parameter \CHAN_BOND_1_MAX_SKEW_1 7
  parameter \CHAN_BOND_2_MAX_SKEW_0 1
  parameter \CHAN_BOND_2_MAX_SKEW_1 1
  parameter \CHAN_BOND_LEVEL_0 0
  parameter \CHAN_BOND_LEVEL_1 0
  parameter \CHAN_BOND_SEQ_LEN_0 4
  parameter \CHAN_BOND_SEQ_LEN_1 4
  parameter \CLK25_DIVIDER 4
  parameter \CLK_COR_ADJ_LEN_0 1
  parameter \CLK_COR_ADJ_LEN_1 1
  parameter \CLK_COR_DET_LEN_0 1
  parameter \CLK_COR_DET_LEN_1 1
  parameter \CLK_COR_MAX_LAT_0 18
  parameter \CLK_COR_MAX_LAT_1 18
  parameter \CLK_COR_MIN_LAT_0 16
  parameter \CLK_COR_MIN_LAT_1 16
  parameter \CLK_COR_REPEAT_WAIT_0 5
  parameter \CLK_COR_REPEAT_WAIT_1 5
  parameter \OOB_CLK_DIVIDER 4
  parameter \PLL_DIVSEL_FB 5
  parameter \PLL_DIVSEL_REF 2
  parameter \PLL_RXDIVSEL_OUT_0 1
  parameter \PLL_RXDIVSEL_OUT_1 1
  parameter \PLL_TXDIVSEL_OUT_0 1
  parameter \PLL_TXDIVSEL_OUT_1 1
  parameter \RX_LOS_INVALID_INCR_0 8
  parameter \RX_LOS_INVALID_INCR_1 8
  parameter \RX_LOS_THRESHOLD_0 128
  parameter \RX_LOS_THRESHOLD_1 128
  parameter \SATA_MAX_BURST_0 7
  parameter \SATA_MAX_BURST_1 7
  parameter \SATA_MAX_INIT_0 22
  parameter \SATA_MAX_INIT_1 22
  parameter \SATA_MAX_WAKE_0 7
  parameter \SATA_MAX_WAKE_1 7
  parameter \SATA_MIN_BURST_0 4
  parameter \SATA_MIN_BURST_1 4
  parameter \SATA_MIN_INIT_0 12
  parameter \SATA_MIN_INIT_1 12
  parameter \SATA_MIN_WAKE_0 4
  parameter \SATA_MIN_WAKE_1 4
  parameter \SIM_GTXRESET_SPEEDUP 0
  parameter \TERMINATION_IMP_0 50
  parameter \TERMINATION_IMP_1 50
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12287.11-12287.16"
  wire input 89 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12412.17-12412.22"
  wire width 7 input 214 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12288.11-12288.15"
  wire input 90 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12289.11-12289.14"
  wire input 91 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12410.17-12410.30"
  wire width 6 input 212 \DFECLKDLYADJ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12411.17-12411.30"
  wire width 6 input 213 \DFECLKDLYADJ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12285.18-12285.38"
  wire width 6 output 87 \DFECLKDLYADJMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12286.18-12286.38"
  wire width 6 output 88 \DFECLKDLYADJMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12279.18-12279.35"
  wire width 5 output 81 \DFEEYEDACMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12280.18-12280.35"
  wire width 5 output 82 \DFEEYEDACMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12247.18-12247.29"
  wire width 3 output 49 \DFESENSCAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12248.18-12248.29"
  wire width 3 output 50 \DFESENSCAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12406.17-12406.25"
  wire width 5 input 208 \DFETAP10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12407.17-12407.25"
  wire width 5 input 209 \DFETAP11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12281.18-12281.33"
  wire width 5 output 83 \DFETAP1MONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12282.18-12282.33"
  wire width 5 output 84 \DFETAP1MONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12408.17-12408.25"
  wire width 5 input 210 \DFETAP20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12409.17-12409.25"
  wire width 5 input 211 \DFETAP21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12283.18-12283.33"
  wire width 5 output 85 \DFETAP2MONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12284.18-12284.33"
  wire width 5 output 86 \DFETAP2MONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12388.17-12388.25"
  wire width 4 input 190 \DFETAP30
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12389.17-12389.25"
  wire width 4 input 191 \DFETAP31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12259.18-12259.33"
  wire width 4 output 61 \DFETAP3MONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12260.18-12260.33"
  wire width 4 output 62 \DFETAP3MONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12390.17-12390.25"
  wire width 4 input 192 \DFETAP40
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12391.17-12391.25"
  wire width 4 input 193 \DFETAP41
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12261.18-12261.33"
  wire width 4 output 63 \DFETAP4MONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12262.18-12262.33"
  wire width 4 output 64 \DFETAP4MONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12363.18-12363.20"
  wire width 16 input 165 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12242.19-12242.21"
  wire width 16 output 44 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12199.12-12199.16"
  wire output 1 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12290.11-12290.14"
  wire input 92 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12291.11-12291.19"
  wire input 93 \GTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12362.18-12362.25"
  wire width 14 input 164 \GTXTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12292.11-12292.23"
  wire input 94 \INTDATAWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12378.17-12378.26"
  wire width 3 input 180 \LOOPBACK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12379.17-12379.26"
  wire width 3 input 181 \LOOPBACK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12200.12-12200.22"
  wire output 2 \PHYSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12201.12-12201.22"
  wire output 3 \PHYSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12202.12-12202.20"
  wire output 4 \PLLLKDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12293.11-12293.21"
  wire input 95 \PLLLKDETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12294.11-12294.23"
  wire input 96 \PLLPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12295.11-12295.24"
  wire input 97 \PRBSCNTRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12296.11-12296.24"
  wire input 98 \PRBSCNTRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12203.12-12203.21"
  wire output 5 \REFCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12297.11-12297.23"
  wire input 99 \REFCLKPWRDNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12204.12-12204.22"
  wire output 6 \RESETDONE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12205.12-12205.22"
  wire output 7 \RESETDONE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12298.11-12298.22"
  wire input 100 \RXBUFRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12299.11-12299.22"
  wire input 101 \RXBUFRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12249.18-12249.30"
  wire width 3 output 51 \RXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12250.18-12250.30"
  wire width 3 output 52 \RXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12206.12-12206.28"
  wire output 8 \RXBYTEISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12207.12-12207.28"
  wire output 9 \RXBYTEISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12208.12-12208.26"
  wire output 10 \RXBYTEREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12209.12-12209.26"
  wire output 11 \RXBYTEREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12300.11-12300.22"
  wire input 102 \RXCDRRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12301.11-12301.22"
  wire input 103 \RXCDRRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12210.12-12210.26"
  wire output 12 \RXCHANBONDSEQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12211.12-12211.26"
  wire output 13 \RXCHANBONDSEQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12212.12-12212.28"
  wire output 14 \RXCHANISALIGNED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12213.12-12213.28"
  wire output 15 \RXCHANISALIGNED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12214.12-12214.26"
  wire output 16 \RXCHANREALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12215.12-12215.26"
  wire output 17 \RXCHANREALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12263.18-12263.32"
  wire width 4 output 65 \RXCHARISCOMMA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12264.18-12264.32"
  wire width 4 output 66 \RXCHARISCOMMA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12265.18-12265.28"
  wire width 4 output 67 \RXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12266.18-12266.28"
  wire width 4 output 68 \RXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12392.17-12392.27"
  wire width 4 input 194 \RXCHBONDI0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12393.17-12393.27"
  wire width 4 input 195 \RXCHBONDI1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12267.18-12267.28"
  wire width 4 output 69 \RXCHBONDO0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12268.18-12268.28"
  wire width 4 output 70 \RXCHBONDO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12251.18-12251.30"
  wire width 3 output 53 \RXCLKCORCNT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12252.18-12252.30"
  wire width 3 output 54 \RXCLKCORCNT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12216.12-12216.23"
  wire output 18 \RXCOMMADET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12217.12-12217.23"
  wire output 19 \RXCOMMADET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12302.11-12302.25"
  wire input 104 \RXCOMMADETUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12303.11-12303.25"
  wire input 105 \RXCOMMADETUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12257.19-12257.26"
  wire width 32 output 59 \RXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12258.19-12258.26"
  wire width 32 output 60 \RXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12218.12-12218.24"
  wire output 20 \RXDATAVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12219.12-12219.24"
  wire output 21 \RXDATAVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12364.17-12364.29"
  wire width 2 input 166 \RXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12365.17-12365.29"
  wire width 2 input 167 \RXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12304.11-12304.25"
  wire input 106 \RXDEC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12305.11-12305.25"
  wire input 107 \RXDEC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12269.18-12269.28"
  wire width 4 output 71 \RXDISPERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12270.18-12270.28"
  wire width 4 output 72 \RXDISPERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12220.12-12220.23"
  wire output 22 \RXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12221.12-12221.23"
  wire output 23 \RXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12306.11-12306.24"
  wire input 108 \RXENCHANSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12307.11-12307.24"
  wire input 109 \RXENCHANSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12308.11-12308.19"
  wire input 110 \RXENEQB0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12309.11-12309.19"
  wire input 111 \RXENEQB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12310.11-12310.27"
  wire input 112 \RXENMCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12311.11-12311.27"
  wire input 113 \RXENMCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12312.11-12312.27"
  wire input 114 \RXENPCOMMAALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12313.11-12313.27"
  wire input 115 \RXENPCOMMAALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12314.11-12314.29"
  wire input 116 \RXENPMAPHASEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12315.11-12315.29"
  wire input 117 \RXENPMAPHASEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12366.17-12366.29"
  wire width 2 input 168 \RXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12367.17-12367.29"
  wire width 2 input 169 \RXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12316.11-12316.27"
  wire input 118 \RXENSAMPLEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12317.11-12317.27"
  wire input 119 \RXENSAMPLEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12368.17-12368.25"
  wire width 2 input 170 \RXEQMIX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12369.17-12369.25"
  wire width 2 input 171 \RXEQMIX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12394.17-12394.26"
  wire width 4 input 196 \RXEQPOLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12395.17-12395.26"
  wire width 4 input 197 \RXEQPOLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12318.11-12318.25"
  wire input 120 \RXGEARBOXSLIP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12319.11-12319.25"
  wire input 121 \RXGEARBOXSLIP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12253.18-12253.27"
  wire width 3 output 55 \RXHEADER0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12254.18-12254.27"
  wire width 3 output 56 \RXHEADER1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12222.12-12222.26"
  wire output 24 \RXHEADERVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12223.12-12223.26"
  wire output 25 \RXHEADERVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12243.18-12243.31"
  wire width 2 output 45 \RXLOSSOFSYNC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12244.18-12244.31"
  wire width 2 output 46 \RXLOSSOFSYNC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12320.11-12320.15"
  wire input 122 \RXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12321.11-12321.15"
  wire input 123 \RXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12271.18-12271.31"
  wire width 4 output 73 \RXNOTINTABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12272.18-12272.31"
  wire width 4 output 74 \RXNOTINTABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12224.12-12224.28"
  wire output 26 \RXOVERSAMPLEERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12225.12-12225.28"
  wire output 27 \RXOVERSAMPLEERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12322.11-12322.15"
  wire input 124 \RXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12323.11-12323.15"
  wire input 125 \RXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12324.11-12324.25"
  wire input 126 \RXPMASETPHASE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12325.11-12325.25"
  wire input 127 \RXPMASETPHASE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12326.11-12326.22"
  wire input 128 \RXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12327.11-12327.22"
  wire input 129 \RXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12370.17-12370.29"
  wire width 2 input 172 \RXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12371.17-12371.29"
  wire width 2 input 173 \RXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12226.12-12226.22"
  wire output 28 \RXPRBSERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12227.12-12227.22"
  wire output 29 \RXPRBSERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12228.12-12228.21"
  wire output 30 \RXRECCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12229.12-12229.21"
  wire output 31 \RXRECCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12328.11-12328.19"
  wire input 130 \RXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12329.11-12329.19"
  wire input 131 \RXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12273.18-12273.28"
  wire width 4 output 75 \RXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12274.18-12274.28"
  wire width 4 output 76 \RXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12330.11-12330.19"
  wire input 132 \RXSLIDE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12331.11-12331.19"
  wire input 133 \RXSLIDE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12230.12-12230.25"
  wire output 32 \RXSTARTOFSEQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12231.12-12231.25"
  wire output 33 \RXSTARTOFSEQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12255.18-12255.27"
  wire width 3 output 57 \RXSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12256.18-12256.27"
  wire width 3 output 58 \RXSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12332.11-12332.20"
  wire input 134 \RXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12333.11-12333.20"
  wire input 135 \RXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12334.11-12334.21"
  wire input 136 \RXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12335.11-12335.21"
  wire input 137 \RXUSRCLK21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12232.12-12232.20"
  wire output 34 \RXVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12233.12-12233.20"
  wire output 35 \RXVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12380.17-12380.31"
  wire width 3 input 182 \TXBUFDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12381.17-12381.31"
  wire width 3 input 183 \TXBUFDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12245.18-12245.30"
  wire width 2 output 47 \TXBUFSTATUS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12246.18-12246.30"
  wire width 2 output 48 \TXBUFSTATUS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12396.17-12396.31"
  wire width 4 input 198 \TXBYPASS8B10B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12397.17-12397.31"
  wire width 4 input 199 \TXBYPASS8B10B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12398.17-12398.32"
  wire width 4 input 200 \TXCHARDISPMODE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12399.17-12399.32"
  wire width 4 input 201 \TXCHARDISPMODE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12400.17-12400.31"
  wire width 4 input 202 \TXCHARDISPVAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12401.17-12401.31"
  wire width 4 input 203 \TXCHARDISPVAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12402.17-12402.27"
  wire width 4 input 204 \TXCHARISK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12403.17-12403.27"
  wire width 4 input 205 \TXCHARISK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12336.11-12336.22"
  wire input 138 \TXCOMSTART0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12337.11-12337.22"
  wire input 139 \TXCOMSTART1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12338.11-12338.21"
  wire input 140 \TXCOMTYPE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12339.11-12339.21"
  wire input 141 \TXCOMTYPE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12386.18-12386.25"
  wire width 32 input 188 \TXDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12387.18-12387.25"
  wire width 32 input 189 \TXDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12372.17-12372.29"
  wire width 2 input 174 \TXDATAWIDTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12373.17-12373.29"
  wire width 2 input 175 \TXDATAWIDTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12340.11-12340.22"
  wire input 142 \TXDETECTRX0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12341.11-12341.22"
  wire input 143 \TXDETECTRX1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12382.17-12382.28"
  wire width 3 input 184 \TXDIFFCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12383.17-12383.28"
  wire width 3 input 185 \TXDIFFCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12342.11-12342.22"
  wire input 144 \TXELECIDLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12343.11-12343.22"
  wire input 145 \TXELECIDLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12344.11-12344.25"
  wire input 146 \TXENC8B10BUSE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12345.11-12345.25"
  wire input 147 \TXENC8B10BUSE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12346.11-12346.29"
  wire input 148 \TXENPMAPHASEALIGN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12347.11-12347.29"
  wire input 149 \TXENPMAPHASEALIGN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12374.17-12374.29"
  wire width 2 input 176 \TXENPRBSTST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12375.17-12375.29"
  wire width 2 input 177 \TXENPRBSTST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12234.12-12234.27"
  wire output 36 \TXGEARBOXREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12235.12-12235.27"
  wire output 37 \TXGEARBOXREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12384.17-12384.26"
  wire width 3 input 186 \TXHEADER0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12385.17-12385.26"
  wire width 3 input 187 \TXHEADER1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12348.11-12348.21"
  wire input 150 \TXINHIBIT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12349.11-12349.21"
  wire input 151 \TXINHIBIT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12275.18-12275.25"
  wire width 4 output 77 \TXKERR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12276.18-12276.25"
  wire width 4 output 78 \TXKERR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12236.12-12236.16"
  wire output 38 \TXN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12237.12-12237.16"
  wire output 39 \TXN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12238.12-12238.21"
  wire output 40 \TXOUTCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12239.12-12239.21"
  wire output 41 \TXOUTCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12240.12-12240.16"
  wire output 42 \TXP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12241.12-12241.16"
  wire output 43 \TXP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12350.11-12350.25"
  wire input 152 \TXPMASETPHASE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12351.11-12351.25"
  wire input 153 \TXPMASETPHASE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12352.11-12352.22"
  wire input 154 \TXPOLARITY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12353.11-12353.22"
  wire input 155 \TXPOLARITY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12376.17-12376.29"
  wire width 2 input 178 \TXPOWERDOWN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12377.17-12377.29"
  wire width 2 input 179 \TXPOWERDOWN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12404.17-12404.31"
  wire width 4 input 206 \TXPREEMPHASIS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12405.17-12405.31"
  wire width 4 input 207 \TXPREEMPHASIS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12354.11-12354.19"
  wire input 156 \TXRESET0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12355.11-12355.19"
  wire input 157 \TXRESET1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12277.18-12277.28"
  wire width 4 output 79 \TXRUNDISP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12278.18-12278.28"
  wire width 4 output 80 \TXRUNDISP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12413.17-12413.28"
  wire width 7 input 215 \TXSEQUENCE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12414.17-12414.28"
  wire width 7 input 216 \TXSEQUENCE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12356.11-12356.22"
  wire input 158 \TXSTARTSEQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12357.11-12357.22"
  wire input 159 \TXSTARTSEQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12358.11-12358.20"
  wire input 160 \TXUSRCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12359.11-12359.20"
  wire input 161 \TXUSRCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12360.11-12360.21"
  wire input 162 \TXUSRCLK20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:12361.11-12361.21"
  wire input 163 \TXUSRCLK21
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15865.1-16664.10"
module \GTYE3_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 16'1001001000000000
  parameter \ADAPT_CFG1 16'1000000000011100
  parameter \ADAPT_CFG2 16'0000000000000000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \AUTO_BW_SEL_BYPASS 1'0
  parameter \A_RXOSCALRESET 1'0
  parameter \A_RXPROGDIVRESET 1'0
  parameter \A_TXDIFFCTRL 5'01100
  parameter \A_TXPROGDIVRESET 1'0
  parameter \CAPBYPASS_FORCE 1'0
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CDR_SWAP_MODE_EN 1'0
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 2
  parameter \CH_HSPMUX 16'0000000000000000
  parameter \CKCAL1_CFG_0 16'0000000000000000
  parameter \CKCAL1_CFG_1 16'0000000000000000
  parameter \CKCAL1_CFG_2 16'0000000000000000
  parameter \CKCAL1_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_0 16'0000000000000000
  parameter \CKCAL2_CFG_1 16'0000000000000000
  parameter \CKCAL2_CFG_2 16'0000000000000000
  parameter \CKCAL2_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_4 16'0000000000000000
  parameter \CKCAL_RSVD0 16'0000000000000000
  parameter \CKCAL_RSVD1 16'0000000000000000
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 2
  parameter \CPLL_CFG0 16'0010000011111000
  parameter \CPLL_CFG1 16'1010010010010100
  parameter \CPLL_CFG2 16'1111000000000001
  parameter \CPLL_CFG3 6'000000
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 4
  parameter \CPLL_INIT_CFG0 16'0000000000011110
  parameter \CPLL_INIT_CFG1 8'00000000
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \CTLE3_OCAP_EXT_CTRL 3'000
  parameter \CTLE3_OCAP_EXT_EN 1'0
  parameter \DDI_CTRL 2'00
  parameter \DDI_REALIGN_WAIT 15
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DFE_D_X_REL_POS 1'0
  parameter \DFE_VCM_COMP_EN 1'0
  parameter \DMONITOR_CFG0 10'0000000000
  parameter \DMONITOR_CFG1 8'00000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'000000000000
  parameter \ES_PMA_CFG 10'0000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER0 16'0000000000000000
  parameter \ES_QUALIFIER1 16'0000000000000000
  parameter \ES_QUALIFIER2 16'0000000000000000
  parameter \ES_QUALIFIER3 16'0000000000000000
  parameter \ES_QUALIFIER4 16'0000000000000000
  parameter \ES_QUALIFIER5 16'0000000000000000
  parameter \ES_QUALIFIER6 16'0000000000000000
  parameter \ES_QUALIFIER7 16'0000000000000000
  parameter \ES_QUALIFIER8 16'0000000000000000
  parameter \ES_QUALIFIER9 16'0000000000000000
  parameter \ES_QUAL_MASK0 16'0000000000000000
  parameter \ES_QUAL_MASK1 16'0000000000000000
  parameter \ES_QUAL_MASK2 16'0000000000000000
  parameter \ES_QUAL_MASK3 16'0000000000000000
  parameter \ES_QUAL_MASK4 16'0000000000000000
  parameter \ES_QUAL_MASK5 16'0000000000000000
  parameter \ES_QUAL_MASK6 16'0000000000000000
  parameter \ES_QUAL_MASK7 16'0000000000000000
  parameter \ES_QUAL_MASK8 16'0000000000000000
  parameter \ES_QUAL_MASK9 16'0000000000000000
  parameter \ES_SDATA_MASK0 16'0000000000000000
  parameter \ES_SDATA_MASK1 16'0000000000000000
  parameter \ES_SDATA_MASK2 16'0000000000000000
  parameter \ES_SDATA_MASK3 16'0000000000000000
  parameter \ES_SDATA_MASK4 16'0000000000000000
  parameter \ES_SDATA_MASK5 16'0000000000000000
  parameter \ES_SDATA_MASK6 16'0000000000000000
  parameter \ES_SDATA_MASK7 16'0000000000000000
  parameter \ES_SDATA_MASK8 16'0000000000000000
  parameter \ES_SDATA_MASK9 16'0000000000000000
  parameter \EVODD_PHI_CFG 11'00000000000
  parameter \EYE_SCAN_SWAP_EN 1'0
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 5'00000
  parameter \GM_BIAS_SELECT 1'0
  parameter \ISCAN_CK_PH_SEL2 1'0
  parameter \LOCAL_MASTER 1'0
  parameter \LOOP0_CFG 16'0000000000000000
  parameter \LOOP10_CFG 16'0000000000000000
  parameter \LOOP11_CFG 16'0000000000000000
  parameter \LOOP12_CFG 16'0000000000000000
  parameter \LOOP13_CFG 16'0000000000000000
  parameter \LOOP1_CFG 16'0000000000000000
  parameter \LOOP2_CFG 16'0000000000000000
  parameter \LOOP3_CFG 16'0000000000000000
  parameter \LOOP4_CFG 16'0000000000000000
  parameter \LOOP5_CFG 16'0000000000000000
  parameter \LOOP6_CFG 16'0000000000000000
  parameter \LOOP7_CFG 16'0000000000000000
  parameter \LOOP8_CFG 16'0000000000000000
  parameter \LOOP9_CFG 16'0000000000000000
  parameter \LPBK_BIAS_CTRL 3'000
  parameter \LPBK_EN_RCAL_B 1'0
  parameter \LPBK_EXT_RCAL 4'0000
  parameter \LPBK_RG_CTRL 4'0000
  parameter \OOBDIVCTL 2'00
  parameter \OOB_PWRUP 1'0
  parameter \PCI3_AUTO_REALIGN "FRST_SMPL"
  parameter \PCI3_PIPE_RX_ELECIDLE 1'1
  parameter \PCI3_RX_ASYNC_EBUF_BYPASS 2'00
  parameter \PCI3_RX_ELECIDLE_EI2_ENABLE 1'0
  parameter \PCI3_RX_ELECIDLE_H2L_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_H2L_DISABLE 3'000
  parameter \PCI3_RX_ELECIDLE_HI_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_LP4_DISABLE 1'0
  parameter \PCI3_RX_FIFO_DISABLE 1'0
  parameter \PCIE_BUFG_DIV_CTRL 16'0000000000000000
  parameter \PCIE_RXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_RXPMA_CFG 16'0000000000000000
  parameter \PCIE_TXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_TXPMA_CFG 16'0000000000000000
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD0 16'0000000000000000
  parameter \PCS_RSVD1 3'000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PLL_SEL_MODE_GEN12 2'00
  parameter \PLL_SEL_MODE_GEN3 2'00
  parameter \PMA_RSV0 16'0000000000000000
  parameter \PMA_RSV1 16'0000000000000000
  parameter \PREIQ_FREQ_BST 0
  parameter \PROCESS_PAR 3'010
  parameter \RATE_SW_USE_DRP 1'0
  parameter \RESET_POWERSAVE_DISABLE 1'0
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 0
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'00001
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG0 16'0000000000000000
  parameter \RXCDR_CFG0_GEN3 16'0000000000000000
  parameter \RXCDR_CFG1 16'0000001100000000
  parameter \RXCDR_CFG1_GEN3 16'0000001100000000
  parameter \RXCDR_CFG2 16'0000000001100000
  parameter \RXCDR_CFG2_GEN3 16'0000000001100000
  parameter \RXCDR_CFG3 16'0000000000000000
  parameter \RXCDR_CFG3_GEN3 16'0000000000000000
  parameter \RXCDR_CFG4 16'0000000000000010
  parameter \RXCDR_CFG4_GEN3 16'0000000000000010
  parameter \RXCDR_CFG5 16'0000000000000000
  parameter \RXCDR_CFG5_GEN3 16'0000000000000000
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG0 16'0000000000000001
  parameter \RXCDR_LOCK_CFG1 16'0000000000000000
  parameter \RXCDR_LOCK_CFG2 16'0000000000000000
  parameter \RXCDR_LOCK_CFG3 16'0000000000000000
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXCFOKDONE_SRC 2'00
  parameter \RXCFOK_CFG0 16'0011111000000000
  parameter \RXCFOK_CFG1 16'0000000001000010
  parameter \RXCFOK_CFG2 16'0000000000101101
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDFELPM_KL_CFG0 16'0000000000000000
  parameter \RXDFELPM_KL_CFG1 16'0000000000100010
  parameter \RXDFELPM_KL_CFG2 16'0000000100000000
  parameter \RXDFE_CFG0 16'0100110000000000
  parameter \RXDFE_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG0 16'0001111000000000
  parameter \RXDFE_GC_CFG1 16'0001100100000000
  parameter \RXDFE_GC_CFG2 16'0000000000000000
  parameter \RXDFE_H2_CFG0 16'0000000000000000
  parameter \RXDFE_H2_CFG1 16'0000000000000010
  parameter \RXDFE_H3_CFG0 16'0000000000000000
  parameter \RXDFE_H3_CFG1 16'0000000000000010
  parameter \RXDFE_H4_CFG0 16'0000000000000000
  parameter \RXDFE_H4_CFG1 16'0000000000000011
  parameter \RXDFE_H5_CFG0 16'0000000000000000
  parameter \RXDFE_H5_CFG1 16'0000000000000010
  parameter \RXDFE_H6_CFG0 16'0000000000000000
  parameter \RXDFE_H6_CFG1 16'0000000000000010
  parameter \RXDFE_H7_CFG0 16'0000000000000000
  parameter \RXDFE_H7_CFG1 16'0000000000000010
  parameter \RXDFE_H8_CFG0 16'0000000000000000
  parameter \RXDFE_H8_CFG1 16'0000000000000010
  parameter \RXDFE_H9_CFG0 16'0000000000000000
  parameter \RXDFE_H9_CFG1 16'0000000000000010
  parameter \RXDFE_HA_CFG0 16'0000000000000000
  parameter \RXDFE_HA_CFG1 16'0000000000000010
  parameter \RXDFE_HB_CFG0 16'0000000000000000
  parameter \RXDFE_HB_CFG1 16'0000000000000010
  parameter \RXDFE_HC_CFG0 16'0000000000000000
  parameter \RXDFE_HC_CFG1 16'0000000000000010
  parameter \RXDFE_HD_CFG0 16'0000000000000000
  parameter \RXDFE_HD_CFG1 16'0000000000000010
  parameter \RXDFE_HE_CFG0 16'0000000000000000
  parameter \RXDFE_HE_CFG1 16'0000000000000010
  parameter \RXDFE_HF_CFG0 16'0000000000000000
  parameter \RXDFE_HF_CFG1 16'0000000000000010
  parameter \RXDFE_OS_CFG0 16'0000000000000000
  parameter \RXDFE_OS_CFG1 16'0000001000000000
  parameter \RXDFE_PWR_SAVING 1'0
  parameter \RXDFE_UT_CFG0 16'0000000000000000
  parameter \RXDFE_UT_CFG1 16'0000000000000010
  parameter \RXDFE_VP_CFG0 16'0000000000000000
  parameter \RXDFE_VP_CFG1 16'0000000000100010
  parameter \RXDLY_CFG 16'0000000000011111
  parameter \RXDLY_LCFG 16'0000000000110000
  parameter \RXELECIDLE_CFG "SIGCFG_4"
  parameter \RXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_CFG 16'0000000000000000
  parameter \RXLPM_GC_CFG 16'0000001000000000
  parameter \RXLPM_KH_CFG0 16'0000000000000000
  parameter \RXLPM_KH_CFG1 16'0000000000000010
  parameter \RXLPM_OS_CFG0 16'0000010000000000
  parameter \RXLPM_OS_CFG1 16'0000000000000000
  parameter \RXOOB_CFG 9'000000110
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOUT_DIV 4
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHBEACON_CFG 16'0000000000000000
  parameter \RXPHDLY_CFG 16'0010000000100000
  parameter \RXPHSAMP_CFG 16'0010000100000000
  parameter \RXPHSLIP_CFG 16'1001100100110011
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_AUTO_BW_SEL_BYPASS 1'0
  parameter \RXPI_CFG 16'0000000100000000
  parameter \RXPI_LPM 1'0
  parameter \RXPI_RSV0 16'0000000000000000
  parameter \RXPI_SEL_LC 2'00
  parameter \RXPI_STARTCODE 2'00
  parameter \RXPI_VREFSEL 1'0
  parameter \RXPMACLK_SEL "DATA"
  parameter \RXPMARESET_TIME 5'00001
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXPRBS_LINKACQ_CNT 15
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_AFE_CM_EN 1'0
  parameter \RX_BIAS_CFG0 16'0001010100110100
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CAPFF_SARC_ENB 1'0
  parameter \RX_CLK25_DIV 8
  parameter \RX_CLKMUX_EN 1'1
  parameter \RX_CLK_SLIP_OVRD 5'00000
  parameter \RX_CM_BUF_CFG 4'1010
  parameter \RX_CM_BUF_PD 1'0
  parameter \RX_CM_SEL 3
  parameter \RX_CM_TRIM 10
  parameter \RX_CTLE1_KHKL 1'0
  parameter \RX_CTLE2_KHKL 1'0
  parameter \RX_CTLE3_AGC 1'0
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DEGEN_CTRL 3'010
  parameter \RX_DFELPM_CFG0 6
  parameter \RX_DFELPM_CFG1 1'0
  parameter \RX_DFELPM_KLKH_AGC_STUP_EN 1'1
  parameter \RX_DFE_AGC_CFG0 2'00
  parameter \RX_DFE_AGC_CFG1 4
  parameter \RX_DFE_KL_LPM_KH_CFG0 1
  parameter \RX_DFE_KL_LPM_KH_CFG1 2
  parameter \RX_DFE_KL_LPM_KL_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KL_CFG1 3'010
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_DIV2_MODE_B 1'0
  parameter \RX_DIVRESET_TIME 5'00001
  parameter \RX_EN_CTLE_RCAL_B 1'0
  parameter \RX_EN_HI_LR 1'0
  parameter \RX_EXT_RL_CTRL 9'000000000
  parameter \RX_EYESCAN_VS_CODE 7'0000000
  parameter \RX_EYESCAN_VS_NEG_DIR 1'0
  parameter \RX_EYESCAN_VS_RANGE 2'00
  parameter \RX_EYESCAN_VS_UT_SIGN 1'0
  parameter \RX_FABINT_USRCLK_FLOP 1'0
  parameter \RX_INT_DATAWIDTH 1
  parameter \RX_PMA_POWER_SAVE 1'0
  parameter \RX_PROGDIV_CFG
  parameter \RX_PROGDIV_RATE 16'0000000000000001
  parameter \RX_RESLOAD_CTRL 4'0000
  parameter \RX_RESLOAD_OVRD 1'0
  parameter \RX_SAMPLE_PERIOD 3'101
  parameter \RX_SIG_VALID_DLY 11
  parameter \RX_SUM_DFETAPREP_EN 1'0
  parameter \RX_SUM_IREF_TUNE 4'0000
  parameter \RX_SUM_VCMTUNE 4'1000
  parameter \RX_SUM_VCM_OVWR 1'0
  parameter \RX_SUM_VREF_TUNE 3'100
  parameter \RX_TUNE_AFE_OS 2'00
  parameter \RX_VREG_CTRL 3'101
  parameter \RX_VREG_PDB 1'1
  parameter \RX_WIDEMODE_CDR 2'01
  parameter \RX_XCLK_SEL "RXDES"
  parameter \RX_XMODE_SEL 1'0
  parameter \SAS_MAX_COM 64
  parameter \SAS_MIN_COM 36
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SATA_MAX_BURST 8
  parameter \SATA_MAX_INIT 21
  parameter \SATA_MAX_WAKE 7
  parameter \SATA_MIN_BURST 4
  parameter \SATA_MIN_INIT 12
  parameter \SATA_MIN_WAKE 4
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL 1'0
  parameter \SIM_VERSION 2
  parameter \TAPDLY_SET_TX 2'00
  parameter \TEMPERATURE_PAR 4'0010
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV0 8'00000000
  parameter \TST_RSV1 8'00000000
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000011111
  parameter \TXDLY_LCFG 16'0000000000110000
  parameter \TXFIFO_ADDR_CFG "LOW"
  parameter \TXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOUT_DIV 4
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG0 16'0010000000100000
  parameter \TXPHDLY_CFG1 16'0000000000000001
  parameter \TXPH_CFG 16'0000000100100011
  parameter \TXPH_CFG2 16'0000000000000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG0 2'00
  parameter \TXPI_CFG1 2'00
  parameter \TXPI_CFG2 2'00
  parameter \TXPI_CFG3 1'0
  parameter \TXPI_CFG4 1'1
  parameter \TXPI_CFG5 3'000
  parameter \TXPI_GRAY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_LPM 1'0
  parameter \TXPI_PPMCLK_SEL "TXUSRCLK2"
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_RSV0 16'0000000000000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPI_VREFSEL 1'0
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 8
  parameter \TX_CLKMUX_EN 1'1
  parameter \TX_CLKREG_PDB 1'0
  parameter \TX_CLKREG_SET 3'000
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DCD_CFG 6'000010
  parameter \TX_DCD_EN 1'0
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DIVRESET_TIME 5'00001
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_DRVMUX_CTRL 2
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_EML_PHI_TUNE 1'0
  parameter \TX_FABINT_USRCLK_FLOP 1'0
  parameter \TX_FIFO_BYP_EN 1'0
  parameter \TX_IDLE_DATA_ZERO 1'0
  parameter \TX_INT_DATAWIDTH 1
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_MODE_SEL 3'000
  parameter \TX_PHICAL_CFG0 16'0000000000000000
  parameter \TX_PHICAL_CFG1 16'0111111000000000
  parameter \TX_PHICAL_CFG2 16'0000000000000000
  parameter \TX_PI_BIASSET 0
  parameter \TX_PI_CFG0 16'0000000000000000
  parameter \TX_PI_CFG1 16'0000000000000000
  parameter \TX_PI_DIV2_MODE_B 1'0
  parameter \TX_PI_SEL_QPLL0 1'0
  parameter \TX_PI_SEL_QPLL1 1'0
  parameter \TX_PMADATA_OPT 1'0
  parameter \TX_PMA_POWER_SAVE 1'0
  parameter \TX_PREDRV_CTRL 2
  parameter \TX_PROGCLK_SEL "POSTPI"
  parameter \TX_PROGDIV_CFG
  parameter \TX_PROGDIV_RATE 16'0000000000000001
  parameter \TX_RXDETECT_CFG 14'00000000110010
  parameter \TX_RXDETECT_REF 4
  parameter \TX_SAMPLE_PERIOD 3'101
  parameter \TX_SARC_LPBK_ENB 1'0
  parameter \TX_XCLK_SEL "TXOUT"
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16333.18-16333.25"
  wire width 3 output 1 \BUFGTCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16334.18-16334.29"
  wire width 3 output 2 \BUFGTCEMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16335.18-16335.26"
  wire width 9 output 3 \BUFGTDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16336.18-16336.28"
  wire width 3 output 4 \BUFGTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16337.18-16337.30"
  wire width 3 output 5 \BUFGTRSTMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16428.11-16428.21"
  wire input 96 \CDRSTEPDIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16429.11-16429.20"
  wire input 97 \CDRSTEPSQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16430.11-16430.20"
  wire input 98 \CDRSTEPSX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16431.11-16431.19"
  wire input 99 \CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16432.11-16432.19"
  wire input 100 \CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16433.11-16433.19"
  wire input 101 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16338.12-16338.25"
  wire output 6 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16339.12-16339.20"
  wire output 7 \CPLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16434.11-16434.25"
  wire input 102 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16435.11-16435.21"
  wire input 103 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16436.11-16436.17"
  wire input 104 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16340.12-16340.26"
  wire output 8 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16437.17-16437.30"
  wire width 3 input 105 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16438.11-16438.20"
  wire input 106 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16439.11-16439.24"
  wire input 107 \DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16440.11-16440.22"
  wire input 108 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16341.19-16341.30"
  wire width 17 output 9 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16441.17-16441.24"
  wire width 10 input 109 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16442.11-16442.17"
  wire input 110 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16443.18-16443.23"
  wire width 16 input 111 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16342.19-16342.24"
  wire width 16 output 10 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16444.11-16444.16"
  wire input 112 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16343.12-16343.18"
  wire output 11 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16445.11-16445.16"
  wire input 113 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16446.11-16446.25"
  wire input 114 \ELPCALDVORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16447.11-16447.25"
  wire input 115 \ELPCALPAORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16448.11-16448.26"
  wire input 116 \EVODDPHICALDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16449.11-16449.27"
  wire input 117 \EVODDPHICALSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16450.11-16450.24"
  wire input 118 \EVODDPHIDRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16451.11-16451.24"
  wire input 119 \EVODDPHIDWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16452.11-16452.24"
  wire input 120 \EVODDPHIXRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16453.11-16453.24"
  wire input 121 \EVODDPHIXWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16344.12-16344.28"
  wire output 12 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16454.11-16454.22"
  wire input 122 \EYESCANMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16455.11-16455.23"
  wire input 123 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16456.11-16456.25"
  wire input 124 \EYESCANTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16457.11-16457.20"
  wire input 125 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16458.11-16458.25"
  wire input 126 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16459.11-16459.25"
  wire input 127 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16345.12-16345.23"
  wire output 13 \GTPOWERGOOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16460.11-16460.20"
  wire input 128 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16461.11-16461.20"
  wire input 129 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16346.12-16346.27"
  wire output 14 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16462.11-16462.21"
  wire input 130 \GTRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16463.18-16463.24"
  wire width 16 input 131 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16464.11-16464.20"
  wire input 132 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16465.11-16465.25"
  wire input 133 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16466.11-16466.25"
  wire input 134 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16467.11-16467.20"
  wire input 135 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16468.11-16468.17"
  wire input 136 \GTYRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16469.11-16469.17"
  wire input 137 \GTYRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16347.12-16347.18"
  wire output 15 \GTYTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16348.12-16348.18"
  wire output 16 \GTYTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16470.17-16470.25"
  wire width 3 input 138 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16471.18-16471.26"
  wire width 16 input 139 \LOOPRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16472.11-16472.24"
  wire input 140 \LPBKRXTXSEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16473.11-16473.24"
  wire input 141 \LPBKTXRXSEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16474.11-16474.30"
  wire input 142 \PCIEEQRXEQADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16349.12-16349.24"
  wire output 17 \PCIERATEGEN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16350.12-16350.24"
  wire output 18 \PCIERATEIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16351.18-16351.32"
  wire width 2 output 19 \PCIERATEQPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16352.18-16352.35"
  wire width 2 output 20 \PCIERATEQPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16475.11-16475.22"
  wire input 143 \PCIERSTIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16476.11-16476.29"
  wire input 144 \PCIERSTTXSYNCSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16353.12-16353.30"
  wire output 21 \PCIESYNCTXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16354.12-16354.27"
  wire output 22 \PCIEUSERGEN3RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16355.12-16355.32"
  wire output 23 \PCIEUSERPHYSTATUSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16477.11-16477.27"
  wire input 145 \PCIEUSERRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16356.12-16356.29"
  wire output 24 \PCIEUSERRATESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16478.18-16478.27"
  wire width 16 input 146 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16479.17-16479.27"
  wire width 5 input 147 \PCSRSVDIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16357.19-16357.29"
  wire width 16 output 25 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16358.12-16358.21"
  wire output 26 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16359.18-16359.28"
  wire width 8 output 27 \PINRSRVDAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16480.17-16480.26"
  wire width 5 input 148 \PMARSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16481.11-16481.19"
  wire input 149 \QPLL0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16482.11-16482.22"
  wire input 150 \QPLL0REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16483.11-16483.19"
  wire input 151 \QPLL1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16484.11-16484.22"
  wire input 152 \QPLL1REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16360.12-16360.26"
  wire output 28 \RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16485.11-16485.20"
  wire input 153 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16486.11-16486.21"
  wire input 154 \RSTCLKENTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16487.11-16487.20"
  wire input 155 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16488.11-16488.21"
  wire input 156 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16361.18-16361.29"
  wire width 3 output 29 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16362.12-16362.27"
  wire output 30 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16363.12-16363.25"
  wire output 31 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16489.11-16489.25"
  wire input 157 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16490.11-16490.20"
  wire input 158 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16364.12-16364.21"
  wire output 32 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16491.11-16491.22"
  wire input 159 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16365.12-16365.23"
  wire output 33 \RXCDRPHDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16492.11-16492.21"
  wire input 160 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16493.11-16493.24"
  wire input 161 \RXCDRRESETRSV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16366.12-16366.25"
  wire output 34 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16367.12-16367.27"
  wire output 35 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16368.12-16368.25"
  wire output 36 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16494.11-16494.21"
  wire input 162 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16495.17-16495.26"
  wire width 5 input 163 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16496.17-16496.30"
  wire width 3 input 164 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16497.11-16497.25"
  wire input 165 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16369.18-16369.27"
  wire width 5 output 37 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16498.11-16498.24"
  wire input 166 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16370.12-16370.23"
  wire output 38 \RXCKCALDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16499.11-16499.23"
  wire input 167 \RXCKCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16371.18-16371.29"
  wire width 2 output 39 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16372.12-16372.24"
  wire output 40 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16373.12-16373.22"
  wire output 41 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16500.11-16500.23"
  wire input 168 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16374.12-16374.23"
  wire output 42 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16375.12-16375.24"
  wire output 43 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16376.19-16376.26"
  wire width 16 output 44 \RXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16377.19-16377.26"
  wire width 16 output 45 \RXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16378.18-16378.25"
  wire width 8 output 46 \RXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16379.18-16379.25"
  wire width 8 output 47 \RXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16380.20-16380.26"
  wire width 128 output 48 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16381.18-16381.34"
  wire width 8 output 49 \RXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16382.18-16382.29"
  wire width 2 output 50 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16501.11-16501.26"
  wire input 169 \RXDCCFORCESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16502.11-16502.23"
  wire input 170 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16503.11-16503.25"
  wire input 171 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16504.11-16504.22"
  wire input 172 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16505.11-16505.24"
  wire input 173 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16506.11-16506.24"
  wire input 174 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16507.11-16507.25"
  wire input 175 \RXDFETAP10HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16508.11-16508.27"
  wire input 176 \RXDFETAP10OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16509.11-16509.25"
  wire input 177 \RXDFETAP11HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16510.11-16510.27"
  wire input 178 \RXDFETAP11OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16511.11-16511.25"
  wire input 179 \RXDFETAP12HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16512.11-16512.27"
  wire input 180 \RXDFETAP12OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16513.11-16513.25"
  wire input 181 \RXDFETAP13HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16514.11-16514.27"
  wire input 182 \RXDFETAP13OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16515.11-16515.25"
  wire input 183 \RXDFETAP14HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16516.11-16516.27"
  wire input 184 \RXDFETAP14OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16517.11-16517.25"
  wire input 185 \RXDFETAP15HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16518.11-16518.27"
  wire input 186 \RXDFETAP15OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16519.11-16519.24"
  wire input 187 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16520.11-16520.26"
  wire input 188 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16521.11-16521.24"
  wire input 189 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16522.11-16522.26"
  wire input 190 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16523.11-16523.24"
  wire input 191 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16524.11-16524.26"
  wire input 192 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16525.11-16525.24"
  wire input 193 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16526.11-16526.26"
  wire input 194 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16527.11-16527.24"
  wire input 195 \RXDFETAP6HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16528.11-16528.26"
  wire input 196 \RXDFETAP6OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16529.11-16529.24"
  wire input 197 \RXDFETAP7HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16530.11-16530.26"
  wire input 198 \RXDFETAP7OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16531.11-16531.24"
  wire input 199 \RXDFETAP8HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16532.11-16532.26"
  wire input 200 \RXDFETAP8OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16533.11-16533.24"
  wire input 201 \RXDFETAP9HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16534.11-16534.26"
  wire input 202 \RXDFETAP9OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16535.11-16535.22"
  wire input 203 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16536.11-16536.24"
  wire input 204 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16537.11-16537.22"
  wire input 205 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16538.11-16538.24"
  wire input 206 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16539.11-16539.20"
  wire input 207 \RXDFEVSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16540.11-16540.21"
  wire input 208 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16541.11-16541.22"
  wire input 209 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16542.11-16542.18"
  wire input 210 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16543.11-16543.22"
  wire input 211 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16544.11-16544.22"
  wire input 212 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16383.12-16383.27"
  wire output 51 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16384.12-16384.22"
  wire output 52 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16545.17-16545.31"
  wire width 2 input 213 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16546.11-16546.24"
  wire input 214 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16385.18-16385.26"
  wire width 6 output 53 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16386.18-16386.31"
  wire width 2 output 54 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16547.11-16547.19"
  wire input 215 \RXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16548.11-16548.18"
  wire input 216 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16549.11-16549.22"
  wire input 217 \RXLPMGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16550.11-16550.24"
  wire input 218 \RXLPMGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16551.11-16551.22"
  wire input 219 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16552.11-16552.24"
  wire input 220 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16553.11-16553.22"
  wire input 221 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16554.11-16554.26"
  wire input 222 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16555.11-16555.22"
  wire input 223 \RXLPMOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16556.11-16556.24"
  wire input 224 \RXLPMOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16557.11-16557.26"
  wire input 225 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16387.18-16387.30"
  wire width 7 output 55 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16558.17-16558.29"
  wire width 2 input 226 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16559.11-16559.21"
  wire input 227 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16560.11-16560.23"
  wire input 228 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16561.11-16561.19"
  wire input 229 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16562.17-16562.27"
  wire width 4 input 230 \RXOSINTCFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16388.12-16388.23"
  wire output 56 \RXOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16563.11-16563.20"
  wire input 231 \RXOSINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16564.11-16564.22"
  wire input 232 \RXOSINTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16565.11-16565.24"
  wire input 233 \RXOSINTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16389.12-16389.26"
  wire output 57 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16566.11-16566.24"
  wire input 234 \RXOSINTSTROBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16390.12-16390.29"
  wire output 58 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16391.12-16391.32"
  wire output 59 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16567.11-16567.28"
  wire input 235 \RXOSINTTESTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16568.11-16568.21"
  wire input 236 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16392.12-16392.20"
  wire output 60 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16393.12-16393.26"
  wire output 61 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16394.12-16394.23"
  wire output 62 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16569.17-16569.28"
  wire width 3 input 237 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16570.11-16570.26"
  wire input 238 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16571.11-16571.21"
  wire input 239 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16572.17-16572.21"
  wire width 2 input 240 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16573.11-16573.20"
  wire input 241 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16395.12-16395.25"
  wire output 63 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16574.11-16574.22"
  wire input 242 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16396.12-16396.24"
  wire output 64 \RXPHALIGNERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16575.11-16575.20"
  wire input 243 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16576.11-16576.23"
  wire input 244 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16577.11-16577.21"
  wire input 245 \RXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16578.17-16578.28"
  wire width 2 input 246 \RXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16579.11-16579.21"
  wire input 247 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16397.12-16397.26"
  wire output 65 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16580.11-16580.21"
  wire input 248 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16581.11-16581.25"
  wire input 249 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16398.12-16398.21"
  wire output 66 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16399.12-16399.24"
  wire output 67 \RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16582.17-16582.26"
  wire width 4 input 250 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16400.12-16400.29"
  wire output 68 \RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16583.11-16583.25"
  wire input 251 \RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16584.17-16584.23"
  wire width 3 input 252 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16401.12-16401.22"
  wire output 69 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16585.11-16585.21"
  wire input 253 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16402.12-16402.23"
  wire output 70 \RXRECCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16403.12-16403.23"
  wire output 71 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16586.11-16586.18"
  wire input 254 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16404.12-16404.22"
  wire output 72 \RXSLIDERDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16405.12-16405.22"
  wire output 73 \RXSLIPDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16587.11-16587.23"
  wire input 255 \RXSLIPOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16406.12-16406.27"
  wire output 74 \RXSLIPOUTCLKRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16588.11-16588.20"
  wire input 256 \RXSLIPPMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16407.12-16407.24"
  wire output 75 \RXSLIPPMARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16408.18-16408.30"
  wire width 2 output 76 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16409.18-16409.26"
  wire width 3 output 77 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16589.11-16589.22"
  wire input 257 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16410.12-16410.22"
  wire output 78 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16590.11-16590.19"
  wire input 258 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16591.11-16591.21"
  wire input 259 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16411.12-16411.21"
  wire output 79 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16592.17-16592.28"
  wire width 2 input 260 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16593.11-16593.20"
  wire input 261 \RXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16594.11-16594.19"
  wire input 262 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16595.11-16595.20"
  wire input 263 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16412.12-16412.19"
  wire output 80 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16596.11-16596.22"
  wire input 264 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16597.18-16597.23"
  wire width 20 input 265 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16598.17-16598.30"
  wire width 8 input 266 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16599.11-16599.20"
  wire input 267 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16600.17-16600.30"
  wire width 3 input 268 \TXBUFDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16413.18-16413.29"
  wire width 2 output 81 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16414.12-16414.23"
  wire output 82 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16601.11-16601.20"
  wire input 269 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16602.11-16602.19"
  wire input 270 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16603.11-16603.20"
  wire input 271 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16604.18-16604.25"
  wire width 16 input 272 \TXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16605.18-16605.25"
  wire width 16 input 273 \TXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16606.17-16606.24"
  wire width 8 input 274 \TXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16607.19-16607.25"
  wire width 128 input 275 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16608.17-16608.33"
  wire width 8 input 276 \TXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16415.12-16415.21"
  wire output 83 \TXDCCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16609.11-16609.26"
  wire input 277 \TXDCCFORCESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16610.11-16610.21"
  wire input 278 \TXDCCRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16611.11-16611.19"
  wire input 279 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16612.11-16612.21"
  wire input 280 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16613.17-16613.27"
  wire width 5 input 281 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16614.11-16614.19"
  wire input 282 \TXDIFFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16615.11-16615.22"
  wire input 283 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16616.11-16616.18"
  wire input 284 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16617.11-16617.20"
  wire input 285 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16618.11-16618.22"
  wire input 286 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16619.11-16619.22"
  wire input 287 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16416.12-16416.27"
  wire output 84 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16620.11-16620.22"
  wire input 288 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16621.11-16621.21"
  wire input 289 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16622.11-16622.25"
  wire input 290 \TXELFORCESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16623.17-16623.25"
  wire width 6 input 291 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16624.11-16624.20"
  wire input 292 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16625.11-16625.19"
  wire input 293 \TXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16626.17-16626.29"
  wire width 7 input 294 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16627.17-16627.25"
  wire width 3 input 295 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16417.12-16417.20"
  wire output 85 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16418.12-16418.26"
  wire output 86 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16419.12-16419.23"
  wire output 87 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16628.17-16628.28"
  wire width 3 input 296 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16629.11-16629.21"
  wire input 297 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16630.17-16630.21"
  wire width 2 input 298 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16631.11-16631.27"
  wire input 299 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16632.11-16632.20"
  wire input 300 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16420.12-16420.25"
  wire output 88 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16633.11-16633.22"
  wire input 301 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16634.11-16634.20"
  wire input 302 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16635.11-16635.23"
  wire input 303 \TXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16636.11-16636.24"
  wire input 304 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16637.11-16637.19"
  wire input 305 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16421.12-16421.24"
  wire output 89 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16638.11-16638.21"
  wire input 306 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16639.11-16639.20"
  wire input 307 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16640.11-16640.24"
  wire input 308 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16641.11-16641.20"
  wire input 309 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16642.11-16642.21"
  wire input 310 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16643.17-16643.32"
  wire width 5 input 311 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16644.11-16644.19"
  wire input 312 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16645.17-16645.28"
  wire width 2 input 313 \TXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16646.11-16646.21"
  wire input 314 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16422.12-16422.26"
  wire output 90 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16647.11-16647.21"
  wire input 315 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16648.17-16648.29"
  wire width 5 input 316 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16649.11-16649.25"
  wire input 317 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16650.17-16650.26"
  wire width 4 input 318 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16651.17-16651.28"
  wire width 5 input 319 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16423.12-16423.29"
  wire output 91 \TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16652.11-16652.25"
  wire input 320 \TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16653.17-16653.23"
  wire width 3 input 321 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16424.12-16424.22"
  wire output 92 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16654.11-16654.21"
  wire input 322 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16425.12-16425.23"
  wire output 93 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16655.17-16655.27"
  wire width 7 input 323 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16656.11-16656.18"
  wire input 324 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16657.11-16657.22"
  wire input 325 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16426.12-16426.22"
  wire output 94 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16658.11-16658.19"
  wire input 326 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16659.11-16659.21"
  wire input 327 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16427.12-16427.21"
  wire output 95 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16660.17-16660.28"
  wire width 2 input 328 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16661.11-16661.20"
  wire input 329 \TXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16662.11-16662.19"
  wire input 330 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16663.11-16663.20"
  wire input 331 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16666.1-16812.10"
module \GTYE3_COMMON
  parameter \A_SDM1DATA1_0 16'0000000000000000
  parameter \A_SDM1DATA1_1 9'000000000
  parameter \BIAS_CFG0 16'0000000000000000
  parameter \BIAS_CFG1 16'0000000000000000
  parameter \BIAS_CFG2 16'0000000000000000
  parameter \BIAS_CFG3 16'0000000000000000
  parameter \BIAS_CFG4 16'0000000000000000
  parameter \BIAS_CFG_RSVD 10'0000000000
  parameter \COMMON_CFG0 16'0000000000000000
  parameter \COMMON_CFG1 16'0000000000000000
  parameter \POR_CFG 16'0000000000000100
  parameter \PPF0_CFG 16'0000111111111111
  parameter \PPF1_CFG 16'0000111111111111
  parameter \QPLL0CLKOUT_RATE "FULL"
  parameter \QPLL0_CFG0 16'0011000000011100
  parameter \QPLL0_CFG1 16'0000000000000000
  parameter \QPLL0_CFG1_G3 16'0000000000100000
  parameter \QPLL0_CFG2 16'0000011110000000
  parameter \QPLL0_CFG2_G3 16'0000011110000000
  parameter \QPLL0_CFG3 16'0000000100100000
  parameter \QPLL0_CFG4 16'0000000000100001
  parameter \QPLL0_CP 10'0000011111
  parameter \QPLL0_CP_G3 10'0000011111
  parameter \QPLL0_FBDIV 66
  parameter \QPLL0_FBDIV_G3 80
  parameter \QPLL0_INIT_CFG0 16'0000000000000000
  parameter \QPLL0_INIT_CFG1 8'00000000
  parameter \QPLL0_LOCK_CFG 16'0000000111101000
  parameter \QPLL0_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL0_LPF 10'1111111111
  parameter \QPLL0_LPF_G3 10'1111111111
  parameter \QPLL0_REFCLK_DIV 2
  parameter \QPLL0_SDM_CFG0 16'0000000001000000
  parameter \QPLL0_SDM_CFG1 16'0000000000000000
  parameter \QPLL0_SDM_CFG2 16'0000000000000000
  parameter \QPLL1CLKOUT_RATE "FULL"
  parameter \QPLL1_CFG0 16'0011000000011100
  parameter \QPLL1_CFG1 16'0000000000000000
  parameter \QPLL1_CFG1_G3 16'0000000000100000
  parameter \QPLL1_CFG2 16'0000011110000000
  parameter \QPLL1_CFG2_G3 16'0000011110000000
  parameter \QPLL1_CFG3 16'0000000100100000
  parameter \QPLL1_CFG4 16'0000000000100001
  parameter \QPLL1_CP 10'0000011111
  parameter \QPLL1_CP_G3 10'0000011111
  parameter \QPLL1_FBDIV 66
  parameter \QPLL1_FBDIV_G3 80
  parameter \QPLL1_INIT_CFG0 16'0000000000000000
  parameter \QPLL1_INIT_CFG1 8'00000000
  parameter \QPLL1_LOCK_CFG 16'0000000111101000
  parameter \QPLL1_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL1_LPF 10'1111111111
  parameter \QPLL1_LPF_G3 10'1111111111
  parameter \QPLL1_REFCLK_DIV 2
  parameter \QPLL1_SDM_CFG0 16'0000000001000000
  parameter \QPLL1_SDM_CFG1 16'0000000000000000
  parameter \QPLL1_SDM_CFG2 16'0000000000000000
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \RSVD_ATTR2 16'0000000000000000
  parameter \RSVD_ATTR3 16'0000000000000000
  parameter \RXRECCLKOUT0_SEL 2'00
  parameter \RXRECCLKOUT1_SEL 2'00
  parameter \SARC_EN 1'1
  parameter \SARC_SEL 1'0
  parameter \SDM0INITSEED0_0 16'0000000000000000
  parameter \SDM0INITSEED0_1 9'000000000
  parameter \SDM1INITSEED0_0 16'0000000000000000
  parameter \SDM1INITSEED0_1 9'000000000
  parameter \SIM_MODE "FAST"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_VERSION 2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16763.11-16763.20"
  wire input 25 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16764.11-16764.23"
  wire input 26 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16765.11-16765.16"
  wire input 27 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16766.17-16766.27"
  wire width 5 input 28 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16767.11-16767.24"
  wire input 29 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16768.17-16768.24"
  wire width 10 input 30 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16769.11-16769.17"
  wire input 31 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16770.18-16770.23"
  wire width 16 input 32 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16739.19-16739.24"
  wire width 16 output 1 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16771.11-16771.16"
  wire input 33 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16740.12-16740.18"
  wire output 2 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16772.11-16772.16"
  wire input 34 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16773.11-16773.21"
  wire input 35 \GTGREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16774.11-16774.21"
  wire input 36 \GTGREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16775.11-16775.26"
  wire input 37 \GTNORTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16776.11-16776.26"
  wire input 38 \GTNORTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16777.11-16777.26"
  wire input 39 \GTNORTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16778.11-16778.26"
  wire input 40 \GTNORTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16779.11-16779.21"
  wire input 41 \GTREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16780.11-16780.21"
  wire input 42 \GTREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16781.11-16781.21"
  wire input 43 \GTREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16782.11-16782.21"
  wire input 44 \GTREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16783.11-16783.26"
  wire input 45 \GTSOUTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16784.11-16784.26"
  wire input 46 \GTSOUTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16785.11-16785.26"
  wire input 47 \GTSOUTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16786.11-16786.26"
  wire input 48 \GTSOUTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16787.17-16787.25"
  wire width 8 input 49 \PMARSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16788.17-16788.25"
  wire width 8 input 50 \PMARSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16741.18-16741.29"
  wire width 8 output 3 \PMARSVDOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16742.18-16742.29"
  wire width 8 output 4 \PMARSVDOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16789.11-16789.24"
  wire input 51 \QPLL0CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16743.12-16743.26"
  wire output 5 \QPLL0FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16744.12-16744.21"
  wire output 6 \QPLL0LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16790.11-16790.26"
  wire input 52 \QPLL0LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16791.11-16791.22"
  wire input 53 \QPLL0LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16745.12-16745.23"
  wire output 7 \QPLL0OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16746.12-16746.26"
  wire output 8 \QPLL0OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16792.11-16792.18"
  wire input 54 \QPLL0PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16747.12-16747.27"
  wire output 9 \QPLL0REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16793.17-16793.31"
  wire width 3 input 55 \QPLL0REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16794.11-16794.21"
  wire input 56 \QPLL0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16795.11-16795.24"
  wire input 57 \QPLL1CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16748.12-16748.26"
  wire output 10 \QPLL1FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16749.12-16749.21"
  wire output 11 \QPLL1LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16796.11-16796.26"
  wire input 58 \QPLL1LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16797.11-16797.22"
  wire input 59 \QPLL1LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16750.12-16750.23"
  wire output 12 \QPLL1OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16751.12-16751.26"
  wire output 13 \QPLL1OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16798.11-16798.18"
  wire input 60 \QPLL1PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16752.12-16752.27"
  wire output 14 \QPLL1REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16799.17-16799.31"
  wire width 3 input 61 \QPLL1REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16800.11-16800.21"
  wire input 62 \QPLL1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16753.18-16753.31"
  wire width 8 output 15 \QPLLDMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16754.18-16754.31"
  wire width 8 output 16 \QPLLDMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16801.17-16801.26"
  wire width 8 input 63 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16802.17-16802.26"
  wire width 5 input 64 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16803.17-16803.26"
  wire width 5 input 65 \QPLLRSVD3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16804.17-16804.26"
  wire width 8 input 66 \QPLLRSVD4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16805.11-16805.18"
  wire input 67 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16755.12-16755.29"
  wire output 17 \REFCLKOUTMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16756.12-16756.29"
  wire output 18 \REFCLKOUTMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16757.18-16757.31"
  wire width 2 output 19 \RXRECCLK0_SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16758.18-16758.31"
  wire width 2 output 20 \RXRECCLK1_SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16806.18-16806.26"
  wire width 25 input 68 \SDM0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16759.18-16759.30"
  wire width 4 output 21 \SDM0FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16807.11-16807.20"
  wire input 69 \SDM0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16760.19-16760.31"
  wire width 15 output 22 \SDM0TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16808.17-16808.26"
  wire width 2 input 70 \SDM0WIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16809.18-16809.26"
  wire width 25 input 71 \SDM1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16761.18-16761.30"
  wire width 4 output 23 \SDM1FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16810.11-16810.20"
  wire input 72 \SDM1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16762.19-16762.31"
  wire width 15 output 24 \SDM1TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16811.17-16811.26"
  wire width 2 input 73 \SDM1WIDTH
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:17870.1-18694.10"
module \GTYE4_CHANNEL
  parameter \ACJTAG_DEBUG_MODE 1'0
  parameter \ACJTAG_MODE 1'0
  parameter \ACJTAG_RESET 1'0
  parameter \ADAPT_CFG0 16'1001001000000000
  parameter \ADAPT_CFG1 16'1000000000011100
  parameter \ADAPT_CFG2 16'0000000000000000
  parameter \ALIGN_COMMA_DOUBLE "FALSE"
  parameter \ALIGN_COMMA_ENABLE 10'0001111111
  parameter \ALIGN_COMMA_WORD 1
  parameter \ALIGN_MCOMMA_DET "TRUE"
  parameter \ALIGN_MCOMMA_VALUE 10'1010000011
  parameter \ALIGN_PCOMMA_DET "TRUE"
  parameter \ALIGN_PCOMMA_VALUE 10'0101111100
  parameter \A_RXOSCALRESET 1'0
  parameter \A_RXPROGDIVRESET 1'0
  parameter \A_RXTERMINATION 1'1
  parameter \A_TXDIFFCTRL 5'01100
  parameter \A_TXPROGDIVRESET 1'0
  parameter \CBCC_DATA_SOURCE_SEL "DECODED"
  parameter \CDR_SWAP_MODE_EN 1'0
  parameter \CFOK_PWRSVE_EN 1'1
  parameter \CHAN_BOND_KEEP_ALIGN "FALSE"
  parameter \CHAN_BOND_MAX_SKEW 7
  parameter \CHAN_BOND_SEQ_1_1 10'0101111100
  parameter \CHAN_BOND_SEQ_1_2 10'0000000000
  parameter \CHAN_BOND_SEQ_1_3 10'0000000000
  parameter \CHAN_BOND_SEQ_1_4 10'0000000000
  parameter \CHAN_BOND_SEQ_1_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_1 10'0100000000
  parameter \CHAN_BOND_SEQ_2_2 10'0100000000
  parameter \CHAN_BOND_SEQ_2_3 10'0100000000
  parameter \CHAN_BOND_SEQ_2_4 10'0100000000
  parameter \CHAN_BOND_SEQ_2_ENABLE 4'1111
  parameter \CHAN_BOND_SEQ_2_USE "FALSE"
  parameter \CHAN_BOND_SEQ_LEN 2
  parameter \CH_HSPMUX 16'0010010000100100
  parameter \CKCAL1_CFG_0 16'1100000011000000
  parameter \CKCAL1_CFG_1 16'0101000011000000
  parameter \CKCAL1_CFG_2 16'0000000000000000
  parameter \CKCAL1_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_0 16'1100000011000000
  parameter \CKCAL2_CFG_1 16'1000000011000000
  parameter \CKCAL2_CFG_2 16'0000000000000000
  parameter \CKCAL2_CFG_3 16'0000000000000000
  parameter \CKCAL2_CFG_4 16'0000000000000000
  parameter \CLK_CORRECT_USE "TRUE"
  parameter \CLK_COR_KEEP_IDLE "FALSE"
  parameter \CLK_COR_MAX_LAT 20
  parameter \CLK_COR_MIN_LAT 18
  parameter \CLK_COR_PRECEDENCE "TRUE"
  parameter \CLK_COR_REPEAT_WAIT 0
  parameter \CLK_COR_SEQ_1_1 10'0100011100
  parameter \CLK_COR_SEQ_1_2 10'0000000000
  parameter \CLK_COR_SEQ_1_3 10'0000000000
  parameter \CLK_COR_SEQ_1_4 10'0000000000
  parameter \CLK_COR_SEQ_1_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_1 10'0100000000
  parameter \CLK_COR_SEQ_2_2 10'0100000000
  parameter \CLK_COR_SEQ_2_3 10'0100000000
  parameter \CLK_COR_SEQ_2_4 10'0100000000
  parameter \CLK_COR_SEQ_2_ENABLE 4'1111
  parameter \CLK_COR_SEQ_2_USE "FALSE"
  parameter \CLK_COR_SEQ_LEN 2
  parameter \CPLL_CFG0 16'0000000111111010
  parameter \CPLL_CFG1 16'0010010010101001
  parameter \CPLL_CFG2 16'0110100000000111
  parameter \CPLL_CFG3 16'0000000000000000
  parameter \CPLL_FBDIV 4
  parameter \CPLL_FBDIV_45 4
  parameter \CPLL_INIT_CFG0 16'0000000000011110
  parameter \CPLL_LOCK_CFG 16'0000000111101000
  parameter \CPLL_REFCLK_DIV 1
  parameter \CTLE3_OCAP_EXT_CTRL 3'000
  parameter \CTLE3_OCAP_EXT_EN 1'0
  parameter \DDI_CTRL 2'00
  parameter \DDI_REALIGN_WAIT 15
  parameter \DEC_MCOMMA_DETECT "TRUE"
  parameter \DEC_PCOMMA_DETECT "TRUE"
  parameter \DEC_VALID_COMMA_ONLY "TRUE"
  parameter \DELAY_ELEC 1'0
  parameter \DMONITOR_CFG0 10'0000000000
  parameter \DMONITOR_CFG1 8'00000000
  parameter \ES_CLK_PHASE_SEL 1'0
  parameter \ES_CONTROL 6'000000
  parameter \ES_ERRDET_EN "FALSE"
  parameter \ES_EYE_SCAN_EN "FALSE"
  parameter \ES_HORZ_OFFSET 12'100000000000
  parameter \ES_PRESCALE 5'00000
  parameter \ES_QUALIFIER0 16'0000000000000000
  parameter \ES_QUALIFIER1 16'0000000000000000
  parameter \ES_QUALIFIER2 16'0000000000000000
  parameter \ES_QUALIFIER3 16'0000000000000000
  parameter \ES_QUALIFIER4 16'0000000000000000
  parameter \ES_QUALIFIER5 16'0000000000000000
  parameter \ES_QUALIFIER6 16'0000000000000000
  parameter \ES_QUALIFIER7 16'0000000000000000
  parameter \ES_QUALIFIER8 16'0000000000000000
  parameter \ES_QUALIFIER9 16'0000000000000000
  parameter \ES_QUAL_MASK0 16'0000000000000000
  parameter \ES_QUAL_MASK1 16'0000000000000000
  parameter \ES_QUAL_MASK2 16'0000000000000000
  parameter \ES_QUAL_MASK3 16'0000000000000000
  parameter \ES_QUAL_MASK4 16'0000000000000000
  parameter \ES_QUAL_MASK5 16'0000000000000000
  parameter \ES_QUAL_MASK6 16'0000000000000000
  parameter \ES_QUAL_MASK7 16'0000000000000000
  parameter \ES_QUAL_MASK8 16'0000000000000000
  parameter \ES_QUAL_MASK9 16'0000000000000000
  parameter \ES_SDATA_MASK0 16'0000000000000000
  parameter \ES_SDATA_MASK1 16'0000000000000000
  parameter \ES_SDATA_MASK2 16'0000000000000000
  parameter \ES_SDATA_MASK3 16'0000000000000000
  parameter \ES_SDATA_MASK4 16'0000000000000000
  parameter \ES_SDATA_MASK5 16'0000000000000000
  parameter \ES_SDATA_MASK6 16'0000000000000000
  parameter \ES_SDATA_MASK7 16'0000000000000000
  parameter \ES_SDATA_MASK8 16'0000000000000000
  parameter \ES_SDATA_MASK9 16'0000000000000000
  parameter \EYESCAN_VP_RANGE 0
  parameter \EYE_SCAN_SWAP_EN 1'0
  parameter \FTS_DESKEW_SEQ_ENABLE 4'1111
  parameter \FTS_LANE_DESKEW_CFG 4'1111
  parameter \FTS_LANE_DESKEW_EN "FALSE"
  parameter \GEARBOX_MODE 5'00000
  parameter \ISCAN_CK_PH_SEL2 1'0
  parameter \LOCAL_MASTER 1'0
  parameter \LPBK_BIAS_CTRL 4
  parameter \LPBK_EN_RCAL_B 1'0
  parameter \LPBK_EXT_RCAL 4'0000
  parameter \LPBK_IND_CTRL0 5
  parameter \LPBK_IND_CTRL1 5
  parameter \LPBK_IND_CTRL2 5
  parameter \LPBK_RG_CTRL 2
  parameter \OOBDIVCTL 2'00
  parameter \OOB_PWRUP 1'0
  parameter \PCI3_AUTO_REALIGN "FRST_SMPL"
  parameter \PCI3_PIPE_RX_ELECIDLE 1'1
  parameter \PCI3_RX_ASYNC_EBUF_BYPASS 2'00
  parameter \PCI3_RX_ELECIDLE_EI2_ENABLE 1'0
  parameter \PCI3_RX_ELECIDLE_H2L_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_H2L_DISABLE 3'000
  parameter \PCI3_RX_ELECIDLE_HI_COUNT 6'000000
  parameter \PCI3_RX_ELECIDLE_LP4_DISABLE 1'0
  parameter \PCI3_RX_FIFO_DISABLE 1'0
  parameter \PCIE3_CLK_COR_EMPTY_THRSH 5'00000
  parameter \PCIE3_CLK_COR_FULL_THRSH 6'010000
  parameter \PCIE3_CLK_COR_MAX_LAT 5'01000
  parameter \PCIE3_CLK_COR_MIN_LAT 5'00100
  parameter \PCIE3_CLK_COR_THRSH_TIMER 6'001000
  parameter \PCIE_64B_DYN_CLKSW_DIS "FALSE"
  parameter \PCIE_BUFG_DIV_CTRL 16'0000000000000000
  parameter \PCIE_GEN4_64BIT_INT_EN "FALSE"
  parameter \PCIE_PLL_SEL_MODE_GEN12 2'00
  parameter \PCIE_PLL_SEL_MODE_GEN3 2'00
  parameter \PCIE_PLL_SEL_MODE_GEN4 2'00
  parameter \PCIE_RXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_RXPMA_CFG 16'0000000000000000
  parameter \PCIE_TXPCS_CFG_GEN3 16'0000000000000000
  parameter \PCIE_TXPMA_CFG 16'0000000000000000
  parameter \PCS_PCIE_EN "FALSE"
  parameter \PCS_RSVD0 16'0000000000000000
  parameter \PD_TRANS_TIME_FROM_P2 12'000000111100
  parameter \PD_TRANS_TIME_NONE_P2 8'00011001
  parameter \PD_TRANS_TIME_TO_P2 8'01100100
  parameter \PREIQ_FREQ_BST 0
  parameter \RATE_SW_USE_DRP 1'0
  parameter \RCLK_SIPO_DLY_ENB 1'0
  parameter \RCLK_SIPO_INV_EN 1'0
  parameter \RTX_BUF_CML_CTRL 3'010
  parameter \RTX_BUF_TERM_CTRL 2'00
  parameter \RXBUFRESET_TIME 5'00001
  parameter \RXBUF_ADDR_MODE "FULL"
  parameter \RXBUF_EIDLE_HI_CNT 4'1000
  parameter \RXBUF_EIDLE_LO_CNT 4'0000
  parameter \RXBUF_EN "TRUE"
  parameter \RXBUF_RESET_ON_CB_CHANGE "TRUE"
  parameter \RXBUF_RESET_ON_COMMAALIGN "FALSE"
  parameter \RXBUF_RESET_ON_EIDLE "FALSE"
  parameter \RXBUF_RESET_ON_RATE_CHANGE "TRUE"
  parameter \RXBUF_THRESH_OVFLW 0
  parameter \RXBUF_THRESH_OVRD "FALSE"
  parameter \RXBUF_THRESH_UNDFLW 4
  parameter \RXCDRFREQRESET_TIME 5'10000
  parameter \RXCDRPHRESET_TIME 5'00001
  parameter \RXCDR_CFG0 16'0000000000000011
  parameter \RXCDR_CFG0_GEN3 16'0000000000000011
  parameter \RXCDR_CFG1 16'0000000000000000
  parameter \RXCDR_CFG1_GEN3 16'0000000000000000
  parameter \RXCDR_CFG2 16'0000000101100100
  parameter \RXCDR_CFG2_GEN2 10'0101100100
  parameter \RXCDR_CFG2_GEN3 16'0000000000110100
  parameter \RXCDR_CFG2_GEN4 16'0000000000110100
  parameter \RXCDR_CFG3 16'0000000000100100
  parameter \RXCDR_CFG3_GEN2 6'100100
  parameter \RXCDR_CFG3_GEN3 16'0000000000100100
  parameter \RXCDR_CFG3_GEN4 16'0000000000100100
  parameter \RXCDR_CFG4 16'0101110011110110
  parameter \RXCDR_CFG4_GEN3 16'0101110011110110
  parameter \RXCDR_CFG5 16'1011010001101011
  parameter \RXCDR_CFG5_GEN3 16'0001010001101011
  parameter \RXCDR_FR_RESET_ON_EIDLE 1'0
  parameter \RXCDR_HOLD_DURING_EIDLE 1'0
  parameter \RXCDR_LOCK_CFG0 16'0000000001000000
  parameter \RXCDR_LOCK_CFG1 16'1000000000000000
  parameter \RXCDR_LOCK_CFG2 16'0000000000000000
  parameter \RXCDR_LOCK_CFG3 16'0000000000000000
  parameter \RXCDR_LOCK_CFG4 16'0000000000000000
  parameter \RXCDR_PH_RESET_ON_EIDLE 1'0
  parameter \RXCFOK_CFG0 16'0000000000000000
  parameter \RXCFOK_CFG1 16'0000000000000010
  parameter \RXCFOK_CFG2 16'0000000000101101
  parameter \RXCKCAL1_IQ_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL1_I_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL1_Q_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_DX_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_D_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_S_LOOP_RST_CFG 16'0000000000000000
  parameter \RXCKCAL2_X_LOOP_RST_CFG 16'0000000000000000
  parameter \RXDFELPMRESET_TIME 7'0001111
  parameter \RXDFELPM_KL_CFG0 16'0000000000000000
  parameter \RXDFELPM_KL_CFG1 16'0000000000100010
  parameter \RXDFELPM_KL_CFG2 16'0000000100000000
  parameter \RXDFE_CFG0 16'0100000000000000
  parameter \RXDFE_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG0 16'0000000000000000
  parameter \RXDFE_GC_CFG1 16'0000000000000000
  parameter \RXDFE_GC_CFG2 16'0000000000000000
  parameter \RXDFE_H2_CFG0 16'0000000000000000
  parameter \RXDFE_H2_CFG1 16'0000000000000010
  parameter \RXDFE_H3_CFG0 16'0000000000000000
  parameter \RXDFE_H3_CFG1 16'0000000000000010
  parameter \RXDFE_H4_CFG0 16'0000000000000000
  parameter \RXDFE_H4_CFG1 16'0000000000000011
  parameter \RXDFE_H5_CFG0 16'0000000000000000
  parameter \RXDFE_H5_CFG1 16'0000000000000010
  parameter \RXDFE_H6_CFG0 16'0000000000000000
  parameter \RXDFE_H6_CFG1 16'0000000000000010
  parameter \RXDFE_H7_CFG0 16'0000000000000000
  parameter \RXDFE_H7_CFG1 16'0000000000000010
  parameter \RXDFE_H8_CFG0 16'0000000000000000
  parameter \RXDFE_H8_CFG1 16'0000000000000010
  parameter \RXDFE_H9_CFG0 16'0000000000000000
  parameter \RXDFE_H9_CFG1 16'0000000000000010
  parameter \RXDFE_HA_CFG0 16'0000000000000000
  parameter \RXDFE_HA_CFG1 16'0000000000000010
  parameter \RXDFE_HB_CFG0 16'0000000000000000
  parameter \RXDFE_HB_CFG1 16'0000000000000010
  parameter \RXDFE_HC_CFG0 16'0000000000000000
  parameter \RXDFE_HC_CFG1 16'0000000000000010
  parameter \RXDFE_HD_CFG0 16'0000000000000000
  parameter \RXDFE_HD_CFG1 16'0000000000000010
  parameter \RXDFE_HE_CFG0 16'0000000000000000
  parameter \RXDFE_HE_CFG1 16'0000000000000010
  parameter \RXDFE_HF_CFG0 16'0000000000000000
  parameter \RXDFE_HF_CFG1 16'0000000000000010
  parameter \RXDFE_KH_CFG0 16'0000000000000000
  parameter \RXDFE_KH_CFG1 16'0000000000000000
  parameter \RXDFE_KH_CFG2 16'0000000000000000
  parameter \RXDFE_KH_CFG3 16'0010000000000000
  parameter \RXDFE_OS_CFG0 16'0000000000000000
  parameter \RXDFE_OS_CFG1 16'0000000000000000
  parameter \RXDFE_UT_CFG0 16'0000000000000000
  parameter \RXDFE_UT_CFG1 16'0000000000000010
  parameter \RXDFE_UT_CFG2 16'0000000000000000
  parameter \RXDFE_VP_CFG0 16'0000000000000000
  parameter \RXDFE_VP_CFG1 16'0000000000100010
  parameter \RXDLY_CFG 16'0000000000010000
  parameter \RXDLY_LCFG 16'0000000000110000
  parameter \RXELECIDLE_CFG "SIGCFG_4"
  parameter \RXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \RXGEARBOX_EN "FALSE"
  parameter \RXISCANRESET_TIME 5'00001
  parameter \RXLPM_CFG 16'0000000000000000
  parameter \RXLPM_GC_CFG 16'0001000000000000
  parameter \RXLPM_KH_CFG0 16'0000000000000000
  parameter \RXLPM_KH_CFG1 16'0000000000000010
  parameter \RXLPM_OS_CFG0 16'0000000000000000
  parameter \RXLPM_OS_CFG1 16'0000000000000000
  parameter \RXOOB_CFG 9'000110000
  parameter \RXOOB_CLK_CFG "PMA"
  parameter \RXOSCALRESET_TIME 5'00011
  parameter \RXOUT_DIV 4
  parameter \RXPCSRESET_TIME 5'00001
  parameter \RXPHBEACON_CFG 16'0000000000000000
  parameter \RXPHDLY_CFG 16'0010000000100000
  parameter \RXPHSAMP_CFG 16'0010000100000000
  parameter \RXPHSLIP_CFG 16'1001100100110011
  parameter \RXPH_MONITOR_SEL 5'00000
  parameter \RXPI_CFG0 16'0000000100000010
  parameter \RXPI_CFG1 16'0000000001010100
  parameter \RXPMACLK_SEL "DATA"
  parameter \RXPMARESET_TIME 5'00001
  parameter \RXPRBS_ERR_LOOPBACK 1'0
  parameter \RXPRBS_LINKACQ_CNT 15
  parameter \RXREFCLKDIV2_SEL 1'0
  parameter \RXSLIDE_AUTO_WAIT 7
  parameter \RXSLIDE_MODE "OFF"
  parameter \RXSYNC_MULTILANE 1'0
  parameter \RXSYNC_OVRD 1'0
  parameter \RXSYNC_SKIP_DA 1'0
  parameter \RX_AFE_CM_EN 1'0
  parameter \RX_BIAS_CFG0 16'0001001010110000
  parameter \RX_BUFFER_CFG 6'000000
  parameter \RX_CAPFF_SARC_ENB 1'0
  parameter \RX_CLK25_DIV 8
  parameter \RX_CLKMUX_EN 1'1
  parameter \RX_CLK_SLIP_OVRD 5'00000
  parameter \RX_CM_BUF_CFG 4'1010
  parameter \RX_CM_BUF_PD 1'0
  parameter \RX_CM_SEL 2
  parameter \RX_CM_TRIM 12
  parameter \RX_CTLE_PWR_SAVING 1'0
  parameter \RX_CTLE_RES_CTRL 4'0000
  parameter \RX_DATA_WIDTH 20
  parameter \RX_DDI_SEL 6'000000
  parameter \RX_DEFER_RESET_BUF_EN "TRUE"
  parameter \RX_DEGEN_CTRL 3'100
  parameter \RX_DFELPM_CFG0 10
  parameter \RX_DFELPM_CFG1 1'1
  parameter \RX_DFELPM_KLKH_AGC_STUP_EN 1'1
  parameter \RX_DFE_AGC_CFG1 4
  parameter \RX_DFE_KL_LPM_KH_CFG0 1
  parameter \RX_DFE_KL_LPM_KH_CFG1 2
  parameter \RX_DFE_KL_LPM_KL_CFG0 2'01
  parameter \RX_DFE_KL_LPM_KL_CFG1 4
  parameter \RX_DFE_LPM_HOLD_DURING_EIDLE 1'0
  parameter \RX_DISPERR_SEQ_MATCH "TRUE"
  parameter \RX_DIVRESET_TIME 5'00001
  parameter \RX_EN_CTLE_RCAL_B 1'0
  parameter \RX_EN_SUM_RCAL_B 0
  parameter \RX_EYESCAN_VS_CODE 7'0000000
  parameter \RX_EYESCAN_VS_NEG_DIR 1'0
  parameter \RX_EYESCAN_VS_RANGE 2'10
  parameter \RX_EYESCAN_VS_UT_SIGN 1'0
  parameter \RX_FABINT_USRCLK_FLOP 1'0
  parameter \RX_I2V_FILTER_EN 1'1
  parameter \RX_INT_DATAWIDTH 1
  parameter \RX_PMA_POWER_SAVE 1'0
  parameter \RX_PMA_RSV0 16'0000000000101111
  parameter \RX_PROGDIV_CFG
  parameter \RX_PROGDIV_RATE 16'0000000000000001
  parameter \RX_RESLOAD_CTRL 4'0000
  parameter \RX_RESLOAD_OVRD 1'0
  parameter \RX_SAMPLE_PERIOD 3'101
  parameter \RX_SIG_VALID_DLY 11
  parameter \RX_SUM_DEGEN_AVTT_OVERITE 0
  parameter \RX_SUM_DFETAPREP_EN 1'0
  parameter \RX_SUM_IREF_TUNE 4'0000
  parameter \RX_SUM_PWR_SAVING 0
  parameter \RX_SUM_RES_CTRL 4'0000
  parameter \RX_SUM_VCMTUNE 4'0011
  parameter \RX_SUM_VCM_BIAS_TUNE_EN 1'1
  parameter \RX_SUM_VCM_OVWR 1'0
  parameter \RX_SUM_VREF_TUNE 3'100
  parameter \RX_TUNE_AFE_OS 2'00
  parameter \RX_VREG_CTRL 3'010
  parameter \RX_VREG_PDB 1'1
  parameter \RX_WIDEMODE_CDR 2'01
  parameter \RX_WIDEMODE_CDR_GEN3 2'01
  parameter \RX_WIDEMODE_CDR_GEN4 2'01
  parameter \RX_XCLK_SEL "RXDES"
  parameter \RX_XMODE_SEL 1'0
  parameter \SAMPLE_CLK_PHASE 1'0
  parameter \SAS_12G_MODE 1'0
  parameter \SATA_BURST_SEQ_LEN 4'1111
  parameter \SATA_BURST_VAL 3'100
  parameter \SATA_CPLL_CFG "VCO_3000MHZ"
  parameter \SATA_EIDLE_VAL 3'100
  parameter \SHOW_REALIGN_COMMA "TRUE"
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RECEIVER_DETECT_PASS "TRUE"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \SIM_TX_EIDLE_DRIVE_LEVEL "Z"
  parameter \SRSTMODE 1'0
  parameter \TAPDLY_SET_TX 2'00
  parameter \TERM_RCAL_CFG 15'100001000010000
  parameter \TERM_RCAL_OVRD 3'000
  parameter \TRANS_TIME_RATE 8'00001110
  parameter \TST_RSV0 8'00000000
  parameter \TST_RSV1 8'00000000
  parameter \TXBUF_EN "TRUE"
  parameter \TXBUF_RESET_ON_RATE_CHANGE "FALSE"
  parameter \TXDLY_CFG 16'0000000000010000
  parameter \TXDLY_LCFG 16'0000000000110000
  parameter \TXDRV_FREQBAND 0
  parameter \TXFE_CFG0 16'0000000000000000
  parameter \TXFE_CFG1 16'0000000000000000
  parameter \TXFE_CFG2 16'0000000000000000
  parameter \TXFE_CFG3 16'0000000000000000
  parameter \TXFIFO_ADDR_CFG "LOW"
  parameter \TXGBOX_FIFO_INIT_RD_ADDR 4
  parameter \TXGEARBOX_EN "FALSE"
  parameter \TXOUT_DIV 4
  parameter \TXPCSRESET_TIME 5'00001
  parameter \TXPHDLY_CFG0 16'0110000000100000
  parameter \TXPHDLY_CFG1 16'0000000000000010
  parameter \TXPH_CFG 16'0000000100100011
  parameter \TXPH_CFG2 16'0000000000000000
  parameter \TXPH_MONITOR_SEL 5'00000
  parameter \TXPI_CFG0 16'0000000100000000
  parameter \TXPI_CFG1 16'0000000000000000
  parameter \TXPI_GRAY_SEL 1'0
  parameter \TXPI_INVSTROBE_SEL 1'0
  parameter \TXPI_PPM 1'0
  parameter \TXPI_PPM_CFG 8'00000000
  parameter \TXPI_SYNFREQ_PPM 3'000
  parameter \TXPMARESET_TIME 5'00001
  parameter \TXREFCLKDIV2_SEL 1'0
  parameter \TXSWBST_BST 1
  parameter \TXSWBST_EN 0
  parameter \TXSWBST_MAG 6
  parameter \TXSYNC_MULTILANE 1'0
  parameter \TXSYNC_OVRD 1'0
  parameter \TXSYNC_SKIP_DA 1'0
  parameter \TX_CLK25_DIV 8
  parameter \TX_CLKMUX_EN 1'1
  parameter \TX_DATA_WIDTH 20
  parameter \TX_DCC_LOOP_RST_CFG 16'0000000000000000
  parameter \TX_DEEMPH0 6'000000
  parameter \TX_DEEMPH1 6'000000
  parameter \TX_DEEMPH2 6'000000
  parameter \TX_DEEMPH3 6'000000
  parameter \TX_DIVRESET_TIME 5'00001
  parameter \TX_DRIVE_MODE "DIRECT"
  parameter \TX_EIDLE_ASSERT_DELAY 3'110
  parameter \TX_EIDLE_DEASSERT_DELAY 3'100
  parameter \TX_FABINT_USRCLK_FLOP 1'0
  parameter \TX_FIFO_BYP_EN 1'0
  parameter \TX_IDLE_DATA_ZERO 1'0
  parameter \TX_INT_DATAWIDTH 1
  parameter \TX_LOOPBACK_DRIVE_HIZ "FALSE"
  parameter \TX_MAINCURSOR_SEL 1'0
  parameter \TX_MARGIN_FULL_0 7'1001110
  parameter \TX_MARGIN_FULL_1 7'1001001
  parameter \TX_MARGIN_FULL_2 7'1000101
  parameter \TX_MARGIN_FULL_3 7'1000010
  parameter \TX_MARGIN_FULL_4 7'1000000
  parameter \TX_MARGIN_LOW_0 7'1000110
  parameter \TX_MARGIN_LOW_1 7'1000100
  parameter \TX_MARGIN_LOW_2 7'1000010
  parameter \TX_MARGIN_LOW_3 7'1000000
  parameter \TX_MARGIN_LOW_4 7'1000000
  parameter \TX_PHICAL_CFG0 16'0000000000000000
  parameter \TX_PHICAL_CFG1 16'0000000000111111
  parameter \TX_PI_BIASSET 0
  parameter \TX_PMADATA_OPT 1'0
  parameter \TX_PMA_POWER_SAVE 1'0
  parameter \TX_PMA_RSV0 16'0000000000000000
  parameter \TX_PMA_RSV1 16'0000000000000000
  parameter \TX_PROGCLK_SEL "POSTPI"
  parameter \TX_PROGDIV_CFG
  parameter \TX_PROGDIV_RATE 16'0000000000000001
  parameter \TX_RXDETECT_CFG 14'00000000110010
  parameter \TX_RXDETECT_REF 3
  parameter \TX_SAMPLE_PERIOD 3'101
  parameter \TX_SW_MEAS 2'00
  parameter \TX_VREG_CTRL 3'000
  parameter \TX_VREG_PDB 1'0
  parameter \TX_VREG_VREFSEL 2'00
  parameter \TX_XCLK_SEL "TXOUT"
  parameter \USB_BOTH_BURST_IDLE 1'0
  parameter \USB_BURSTMAX_U3WAKE 7'1111111
  parameter \USB_BURSTMIN_U3WAKE 7'1100011
  parameter \USB_CLK_COR_EQ_EN 1'0
  parameter \USB_EXT_CNTL 1'1
  parameter \USB_IDLEMAX_POLLING 10'1010111011
  parameter \USB_IDLEMIN_POLLING 10'0100101011
  parameter \USB_LFPSPING_BURST 9'000000101
  parameter \USB_LFPSPOLLING_BURST 9'000110001
  parameter \USB_LFPSPOLLING_IDLE_MS 9'000000100
  parameter \USB_LFPSU1EXIT_BURST 9'000011101
  parameter \USB_LFPSU2LPEXIT_BURST_MS 9'001100011
  parameter \USB_LFPSU3WAKE_BURST_MS 9'111110011
  parameter \USB_LFPS_TPERIOD 4'0011
  parameter \USB_LFPS_TPERIOD_ACCURATE 1'1
  parameter \USB_MODE 1'0
  parameter \USB_PCIE_ERR_REP_DIS 1'0
  parameter \USB_PING_SATA_MAX_INIT 21
  parameter \USB_PING_SATA_MIN_INIT 12
  parameter \USB_POLL_SATA_MAX_BURST 8
  parameter \USB_POLL_SATA_MIN_BURST 4
  parameter \USB_RAW_ELEC 1'0
  parameter \USB_RXIDLE_P0_CTRL 1'1
  parameter \USB_TXIDLE_TUNE_ENABLE 1'1
  parameter \USB_U1_SATA_MAX_WAKE 7
  parameter \USB_U1_SATA_MIN_WAKE 4
  parameter \USB_U2_SAS_MAX_COM 64
  parameter \USB_U2_SAS_MIN_COM 36
  parameter \USE_PCS_CLK_PHASE_SEL 1'0
  parameter \Y_ALL_MODE 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18362.12-18362.19"
  wire output 1 \BUFGTCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18363.18-18363.29"
  wire width 3 output 2 \BUFGTCEMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18364.18-18364.26"
  wire width 9 output 3 \BUFGTDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18365.12-18365.22"
  wire output 4 \BUFGTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18366.18-18366.30"
  wire width 3 output 5 \BUFGTRSTMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18462.11-18462.21"
  wire input 101 \CDRSTEPDIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18463.11-18463.20"
  wire input 102 \CDRSTEPSQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18464.11-18464.20"
  wire input 103 \CDRSTEPSX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18465.11-18465.19"
  wire input 104 \CFGRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18466.11-18466.19"
  wire input 105 \CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18467.11-18467.19"
  wire input 106 \CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18367.12-18367.25"
  wire output 6 \CPLLFBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18468.11-18468.23"
  wire input 107 \CPLLFREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18368.12-18368.20"
  wire output 7 \CPLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18469.11-18469.25"
  wire input 108 \CPLLLOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18470.11-18470.21"
  wire input 109 \CPLLLOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18471.11-18471.17"
  wire input 110 \CPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18369.12-18369.26"
  wire output 8 \CPLLREFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18472.17-18472.30"
  wire width 3 input 111 \CPLLREFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18473.11-18473.20"
  wire input 112 \CPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18474.11-18474.24"
  wire input 113 \DMONFIFORESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18475.11-18475.22"
  wire input 114 \DMONITORCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18370.19-18370.30"
  wire width 16 output 9 \DMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18371.12-18371.26"
  wire output 10 \DMONITOROUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18476.17-18476.24"
  wire width 10 input 115 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18477.11-18477.17"
  wire input 116 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18478.18-18478.23"
  wire width 16 input 117 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18372.19-18372.24"
  wire width 16 output 11 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18479.11-18479.16"
  wire input 118 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18373.12-18373.18"
  wire output 12 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18480.11-18480.17"
  wire input 119 \DRPRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18481.11-18481.16"
  wire input 120 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18374.12-18374.28"
  wire output 13 \EYESCANDATAERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18482.11-18482.23"
  wire input 121 \EYESCANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18483.11-18483.25"
  wire input 122 \EYESCANTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18484.11-18484.17"
  wire input 123 \FREQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18485.11-18485.20"
  wire input 124 \GTGREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18486.11-18486.25"
  wire input 125 \GTNORTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18487.11-18487.25"
  wire input 126 \GTNORTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18375.12-18375.23"
  wire output 14 \GTPOWERGOOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18488.11-18488.20"
  wire input 127 \GTREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18489.11-18489.20"
  wire input 128 \GTREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18376.12-18376.27"
  wire output 15 \GTREFCLKMONITOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18490.18-18490.24"
  wire width 16 input 129 \GTRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18491.11-18491.20"
  wire input 130 \GTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18492.11-18492.23"
  wire input 131 \GTRXRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18493.11-18493.25"
  wire input 132 \GTSOUTHREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18494.11-18494.25"
  wire input 133 \GTSOUTHREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18495.11-18495.20"
  wire input 134 \GTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18496.11-18496.23"
  wire input 135 \GTTXRESETSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18497.11-18497.17"
  wire input 136 \GTYRXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18498.11-18498.17"
  wire input 137 \GTYRXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18377.12-18377.18"
  wire output 16 \GTYTXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18378.12-18378.18"
  wire output 17 \GTYTXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18499.11-18499.19"
  wire input 138 \INCPCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18500.17-18500.25"
  wire width 3 input 139 \LOOPBACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18501.11-18501.30"
  wire input 140 \PCIEEQRXEQADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18379.12-18379.24"
  wire output 18 \PCIERATEGEN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18380.12-18380.24"
  wire output 19 \PCIERATEIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18381.18-18381.32"
  wire width 2 output 20 \PCIERATEQPLLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18382.18-18382.35"
  wire width 2 output 21 \PCIERATEQPLLRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18502.11-18502.22"
  wire input 141 \PCIERSTIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18503.11-18503.29"
  wire input 142 \PCIERSTTXSYNCSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18383.12-18383.30"
  wire output 22 \PCIESYNCTXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18384.12-18384.27"
  wire output 23 \PCIEUSERGEN3RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18385.12-18385.32"
  wire output 24 \PCIEUSERPHYSTATUSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18504.11-18504.27"
  wire input 143 \PCIEUSERRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18386.12-18386.29"
  wire output 25 \PCIEUSERRATESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18505.18-18505.27"
  wire width 16 input 144 \PCSRSVDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18387.19-18387.29"
  wire width 16 output 26 \PCSRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18388.12-18388.21"
  wire output 27 \PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18389.19-18389.29"
  wire width 16 output 28 \PINRSRVDAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18390.12-18390.24"
  wire output 29 \POWERPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18506.11-18506.19"
  wire input 145 \QPLL0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18507.11-18507.24"
  wire input 146 \QPLL0FREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18508.11-18508.22"
  wire input 147 \QPLL0REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18509.11-18509.19"
  wire input 148 \QPLL1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18510.11-18510.24"
  wire input 149 \QPLL1FREQLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18511.11-18511.22"
  wire input 150 \QPLL1REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18391.12-18391.26"
  wire output 30 \RESETEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18512.11-18512.20"
  wire input 151 \RESETOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18513.11-18513.20"
  wire input 152 \RX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18514.11-18514.22"
  wire input 153 \RXAFECFOKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18515.11-18515.21"
  wire input 154 \RXBUFRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18392.18-18392.29"
  wire width 3 output 31 \RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18393.12-18393.27"
  wire output 32 \RXBYTEISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18394.12-18394.25"
  wire output 33 \RXBYTEREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18516.11-18516.25"
  wire input 155 \RXCDRFREQRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18517.11-18517.20"
  wire input 156 \RXCDRHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18395.12-18395.21"
  wire output 34 \RXCDRLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18518.11-18518.22"
  wire input 157 \RXCDROVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18396.12-18396.23"
  wire output 35 \RXCDRPHDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18519.11-18519.21"
  wire input 158 \RXCDRRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18397.12-18397.25"
  wire output 36 \RXCHANBONDSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18398.12-18398.27"
  wire output 37 \RXCHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18399.12-18399.25"
  wire output 38 \RXCHANREALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18520.11-18520.21"
  wire input 159 \RXCHBONDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18521.17-18521.26"
  wire width 5 input 160 \RXCHBONDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18522.17-18522.30"
  wire width 3 input 161 \RXCHBONDLEVEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18523.11-18523.25"
  wire input 162 \RXCHBONDMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18400.18-18400.27"
  wire width 5 output 39 \RXCHBONDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18524.11-18524.24"
  wire input 163 \RXCHBONDSLAVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18401.12-18401.23"
  wire output 40 \RXCKCALDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18525.11-18525.23"
  wire input 164 \RXCKCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18526.17-18526.29"
  wire width 7 input 165 \RXCKCALSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18402.18-18402.29"
  wire width 2 output 41 \RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18403.12-18403.24"
  wire output 42 \RXCOMINITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18404.12-18404.22"
  wire output 43 \RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18527.11-18527.23"
  wire input 166 \RXCOMMADETEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18405.12-18405.23"
  wire output 44 \RXCOMSASDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18406.12-18406.24"
  wire output 45 \RXCOMWAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18407.19-18407.26"
  wire width 16 output 46 \RXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18408.19-18408.26"
  wire width 16 output 47 \RXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18409.18-18409.25"
  wire width 8 output 48 \RXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18410.18-18410.25"
  wire width 8 output 49 \RXCTRL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18411.20-18411.26"
  wire width 128 output 50 \RXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18412.18-18412.34"
  wire width 8 output 51 \RXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18413.18-18413.29"
  wire width 2 output 52 \RXDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18528.11-18528.23"
  wire input 167 \RXDFEAGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18529.11-18529.25"
  wire input 168 \RXDFEAGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18530.17-18530.31"
  wire width 4 input 169 \RXDFECFOKFCNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18531.11-18531.23"
  wire input 170 \RXDFECFOKFEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18532.11-18532.26"
  wire input 171 \RXDFECFOKFPULSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18533.11-18533.24"
  wire input 172 \RXDFECFOKHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18534.11-18534.25"
  wire input 173 \RXDFECFOKOVREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18535.11-18535.22"
  wire input 174 \RXDFEKHHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18536.11-18536.24"
  wire input 175 \RXDFEKHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18537.11-18537.22"
  wire input 176 \RXDFELFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18538.11-18538.24"
  wire input 177 \RXDFELFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18539.11-18539.24"
  wire input 178 \RXDFELPMRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18540.11-18540.25"
  wire input 179 \RXDFETAP10HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18541.11-18541.27"
  wire input 180 \RXDFETAP10OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18542.11-18542.25"
  wire input 181 \RXDFETAP11HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18543.11-18543.27"
  wire input 182 \RXDFETAP11OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18544.11-18544.25"
  wire input 183 \RXDFETAP12HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18545.11-18545.27"
  wire input 184 \RXDFETAP12OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18546.11-18546.25"
  wire input 185 \RXDFETAP13HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18547.11-18547.27"
  wire input 186 \RXDFETAP13OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18548.11-18548.25"
  wire input 187 \RXDFETAP14HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18549.11-18549.27"
  wire input 188 \RXDFETAP14OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18550.11-18550.25"
  wire input 189 \RXDFETAP15HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18551.11-18551.27"
  wire input 190 \RXDFETAP15OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18552.11-18552.24"
  wire input 191 \RXDFETAP2HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18553.11-18553.26"
  wire input 192 \RXDFETAP2OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18554.11-18554.24"
  wire input 193 \RXDFETAP3HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18555.11-18555.26"
  wire input 194 \RXDFETAP3OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18556.11-18556.24"
  wire input 195 \RXDFETAP4HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18557.11-18557.26"
  wire input 196 \RXDFETAP4OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18558.11-18558.24"
  wire input 197 \RXDFETAP5HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18559.11-18559.26"
  wire input 198 \RXDFETAP5OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18560.11-18560.24"
  wire input 199 \RXDFETAP6HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18561.11-18561.26"
  wire input 200 \RXDFETAP6OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18562.11-18562.24"
  wire input 201 \RXDFETAP7HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18563.11-18563.26"
  wire input 202 \RXDFETAP7OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18564.11-18564.24"
  wire input 203 \RXDFETAP8HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18565.11-18565.26"
  wire input 204 \RXDFETAP8OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18566.11-18566.24"
  wire input 205 \RXDFETAP9HOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18567.11-18567.26"
  wire input 206 \RXDFETAP9OVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18568.11-18568.22"
  wire input 207 \RXDFEUTHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18569.11-18569.24"
  wire input 208 \RXDFEUTOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18570.11-18570.22"
  wire input 209 \RXDFEVPHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18571.11-18571.24"
  wire input 210 \RXDFEVPOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18572.11-18572.21"
  wire input 211 \RXDFEXYDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18573.11-18573.22"
  wire input 212 \RXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18574.11-18574.18"
  wire input 213 \RXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18575.11-18575.22"
  wire input 214 \RXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18576.11-18576.22"
  wire input 215 \RXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18414.12-18414.27"
  wire output 53 \RXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18415.12-18415.22"
  wire output 54 \RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18577.17-18577.31"
  wire width 2 input 216 \RXELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18578.11-18578.23"
  wire input 217 \RXEQTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18579.11-18579.24"
  wire input 218 \RXGEARBOXSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18416.18-18416.26"
  wire width 6 output 55 \RXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18417.18-18417.31"
  wire width 2 output 56 \RXHEADERVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18580.11-18580.19"
  wire input 219 \RXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18418.12-18418.27"
  wire output 57 \RXLFPSTRESETDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18419.12-18419.29"
  wire output 58 \RXLFPSU2LPEXITDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18420.12-18420.27"
  wire output 59 \RXLFPSU3WAKEDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18581.11-18581.18"
  wire input 220 \RXLPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18582.11-18582.22"
  wire input 221 \RXLPMGCHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18583.11-18583.24"
  wire input 222 \RXLPMGCOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18584.11-18584.22"
  wire input 223 \RXLPMHFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18585.11-18585.24"
  wire input 224 \RXLPMHFOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18586.11-18586.22"
  wire input 225 \RXLPMLFHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18587.11-18587.26"
  wire input 226 \RXLPMLFKLOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18588.11-18588.22"
  wire input 227 \RXLPMOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18589.11-18589.24"
  wire input 228 \RXLPMOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18590.11-18590.26"
  wire input 229 \RXMCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18421.18-18421.30"
  wire width 8 output 60 \RXMONITOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18591.17-18591.29"
  wire width 2 input 230 \RXMONITORSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18592.11-18592.21"
  wire input 231 \RXOOBRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18593.11-18593.23"
  wire input 232 \RXOSCALRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18594.11-18594.19"
  wire input 233 \RXOSHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18422.12-18422.23"
  wire output 61 \RXOSINTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18423.12-18423.26"
  wire output 62 \RXOSINTSTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18424.12-18424.29"
  wire output 63 \RXOSINTSTROBEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18425.12-18425.32"
  wire output 64 \RXOSINTSTROBESTARTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18595.11-18595.21"
  wire input 234 \RXOSOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18426.12-18426.20"
  wire output 65 \RXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18427.12-18427.26"
  wire output 66 \RXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18428.12-18428.23"
  wire output 67 \RXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18596.17-18596.28"
  wire width 3 input 235 \RXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18597.11-18597.26"
  wire input 236 \RXPCOMMAALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18598.11-18598.21"
  wire input 237 \RXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18599.17-18599.21"
  wire width 2 input 238 \RXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18600.11-18600.20"
  wire input 239 \RXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18429.12-18429.25"
  wire output 68 \RXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18601.11-18601.22"
  wire input 240 \RXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18430.12-18430.24"
  wire output 69 \RXPHALIGNERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18602.11-18602.20"
  wire input 241 \RXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18603.11-18603.23"
  wire input 242 \RXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18604.17-18604.28"
  wire width 2 input 243 \RXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18605.11-18605.21"
  wire input 244 \RXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18431.12-18431.26"
  wire output 70 \RXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18606.11-18606.21"
  wire input 245 \RXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18607.11-18607.25"
  wire input 246 \RXPRBSCNTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18432.12-18432.21"
  wire output 71 \RXPRBSERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18433.12-18433.24"
  wire output 72 \RXPRBSLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18608.17-18608.26"
  wire width 4 input 247 \RXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18434.12-18434.29"
  wire output 73 \RXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18609.11-18609.25"
  wire input 248 \RXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18610.17-18610.23"
  wire width 3 input 249 \RXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18435.12-18435.22"
  wire output 74 \RXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18611.11-18611.21"
  wire input 250 \RXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18436.12-18436.23"
  wire output 75 \RXRECCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18437.12-18437.23"
  wire output 76 \RXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18612.11-18612.18"
  wire input 251 \RXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18438.12-18438.22"
  wire output 77 \RXSLIDERDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18439.12-18439.22"
  wire output 78 \RXSLIPDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18613.11-18613.23"
  wire input 252 \RXSLIPOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18440.12-18440.27"
  wire output 79 \RXSLIPOUTCLKRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18614.11-18614.20"
  wire input 253 \RXSLIPPMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18441.12-18441.24"
  wire output 80 \RXSLIPPMARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18442.18-18442.30"
  wire width 2 output 81 \RXSTARTOFSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18443.18-18443.26"
  wire width 3 output 82 \RXSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18615.11-18615.22"
  wire input 254 \RXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18444.12-18444.22"
  wire output 83 \RXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18616.11-18616.19"
  wire input 255 \RXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18617.11-18617.21"
  wire input 256 \RXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18445.12-18445.21"
  wire output 84 \RXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18618.17-18618.28"
  wire width 2 input 257 \RXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18619.11-18619.24"
  wire input 258 \RXTERMINATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18620.11-18620.20"
  wire input 259 \RXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18621.11-18621.19"
  wire input 260 \RXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18622.11-18622.20"
  wire input 261 \RXUSRCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18446.12-18446.19"
  wire output 85 \RXVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18623.11-18623.22"
  wire input 262 \SIGVALIDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18624.18-18624.23"
  wire width 20 input 263 \TSTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18625.17-18625.30"
  wire width 8 input 264 \TX8B10BBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18626.11-18626.20"
  wire input 265 \TX8B10BEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18447.18-18447.29"
  wire width 2 output 86 \TXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18448.12-18448.23"
  wire output 87 \TXCOMFINISH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18627.11-18627.20"
  wire input 266 \TXCOMINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18628.11-18628.19"
  wire input 267 \TXCOMSAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18629.11-18629.20"
  wire input 268 \TXCOMWAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18630.18-18630.25"
  wire width 16 input 269 \TXCTRL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18631.18-18631.25"
  wire width 16 input 270 \TXCTRL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18632.17-18632.24"
  wire width 8 input 271 \TXCTRL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18633.19-18633.25"
  wire width 128 input 272 \TXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18634.17-18634.33"
  wire width 8 input 273 \TXDATAEXTENDRSVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18449.12-18449.21"
  wire output 88 \TXDCCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18635.11-18635.26"
  wire input 274 \TXDCCFORCESTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18636.11-18636.21"
  wire input 275 \TXDCCRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18637.17-18637.25"
  wire width 2 input 276 \TXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18638.11-18638.21"
  wire input 277 \TXDETECTRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18639.17-18639.27"
  wire width 5 input 278 \TXDIFFCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18640.11-18640.22"
  wire input 279 \TXDLYBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18641.11-18641.18"
  wire input 280 \TXDLYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18642.11-18642.20"
  wire input 281 \TXDLYHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18643.11-18643.22"
  wire input 282 \TXDLYOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18644.11-18644.22"
  wire input 283 \TXDLYSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18450.12-18450.27"
  wire output 89 \TXDLYSRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18645.11-18645.22"
  wire input 284 \TXDLYUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18646.11-18646.21"
  wire input 285 \TXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18647.17-18647.25"
  wire width 6 input 286 \TXHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18648.11-18648.20"
  wire input 287 \TXINHIBIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18649.11-18649.19"
  wire input 288 \TXLATCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18650.11-18650.23"
  wire input 289 \TXLFPSTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18651.11-18651.25"
  wire input 290 \TXLFPSU2LPEXIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18652.11-18652.23"
  wire input 291 \TXLFPSU3WAKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18653.17-18653.29"
  wire width 7 input 292 \TXMAINCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18654.17-18654.25"
  wire width 3 input 293 \TXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18655.11-18655.25"
  wire input 294 \TXMUXDCDEXHOLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18656.11-18656.25"
  wire input 295 \TXMUXDCDORWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18657.11-18657.22"
  wire input 296 \TXONESZEROS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18451.12-18451.20"
  wire output 90 \TXOUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18452.12-18452.26"
  wire output 91 \TXOUTCLKFABRIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18453.12-18453.23"
  wire output 92 \TXOUTCLKPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18658.17-18658.28"
  wire width 3 input 297 \TXOUTCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18659.11-18659.21"
  wire input 298 \TXPCSRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18660.17-18660.21"
  wire width 2 input 299 \TXPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18661.11-18661.27"
  wire input 300 \TXPDELECIDLEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18662.11-18662.20"
  wire input 301 \TXPHALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18454.12-18454.25"
  wire output 93 \TXPHALIGNDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18663.11-18663.22"
  wire input 302 \TXPHALIGNEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18664.11-18664.20"
  wire input 303 \TXPHDLYPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18665.11-18665.23"
  wire input 304 \TXPHDLYRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18666.11-18666.24"
  wire input 305 \TXPHDLYTSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18667.11-18667.19"
  wire input 306 \TXPHINIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18455.12-18455.24"
  wire output 94 \TXPHINITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18668.11-18668.21"
  wire input 307 \TXPHOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18669.11-18669.20"
  wire input 308 \TXPIPPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18670.11-18670.24"
  wire input 309 \TXPIPPMOVRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18671.11-18671.20"
  wire input 310 \TXPIPPMPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18672.11-18672.21"
  wire input 311 \TXPIPPMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18673.17-18673.32"
  wire width 5 input 312 \TXPIPPMSTEPSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18674.11-18674.19"
  wire input 313 \TXPISOPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18675.17-18675.28"
  wire width 2 input 314 \TXPLLCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18676.11-18676.21"
  wire input 315 \TXPMARESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18456.12-18456.26"
  wire output 95 \TXPMARESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18677.11-18677.21"
  wire input 316 \TXPOLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18678.17-18678.29"
  wire width 5 input 317 \TXPOSTCURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18679.11-18679.25"
  wire input 318 \TXPRBSFORCEERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18680.17-18680.26"
  wire width 4 input 319 \TXPRBSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18681.17-18681.28"
  wire width 5 input 320 \TXPRECURSOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18457.12-18457.29"
  wire output 96 \TXPRGDIVRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18682.11-18682.25"
  wire input 321 \TXPROGDIVRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18683.17-18683.23"
  wire width 3 input 322 \TXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18458.12-18458.22"
  wire output 97 \TXRATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18684.11-18684.21"
  wire input 323 \TXRATEMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18459.12-18459.23"
  wire output 98 \TXRESETDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18685.17-18685.27"
  wire width 7 input 324 \TXSEQUENCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18686.11-18686.18"
  wire input 325 \TXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18687.11-18687.22"
  wire input 326 \TXSYNCALLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18460.12-18460.22"
  wire output 99 \TXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18688.11-18688.19"
  wire input 327 \TXSYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18689.11-18689.21"
  wire input 328 \TXSYNCMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18461.12-18461.21"
  wire output 100 \TXSYNCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18690.17-18690.28"
  wire width 2 input 329 \TXSYSCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18691.11-18691.20"
  wire input 330 \TXUSERRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18692.11-18692.19"
  wire input 331 \TXUSRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18693.11-18693.20"
  wire input 332 \TXUSRCLK2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18696.1-18890.10"
module \GTYE4_COMMON
  parameter \AEN_QPLL0_FBDIV 1'1
  parameter \AEN_QPLL1_FBDIV 1'1
  parameter \AEN_SDM0TOGGLE 1'0
  parameter \AEN_SDM1TOGGLE 1'0
  parameter \A_SDM0TOGGLE 1'0
  parameter \A_SDM1DATA_HIGH 9'000000000
  parameter \A_SDM1DATA_LOW 16'0000000000000000
  parameter \A_SDM1TOGGLE 1'0
  parameter \BIAS_CFG0 16'0000000000000000
  parameter \BIAS_CFG1 16'0000000000000000
  parameter \BIAS_CFG2 16'0000000000000000
  parameter \BIAS_CFG3 16'0000000000000000
  parameter \BIAS_CFG4 16'0000000000000000
  parameter \BIAS_CFG_RSVD 16'0000000000000000
  parameter \COMMON_CFG0 16'0000000000000000
  parameter \COMMON_CFG1 16'0000000000000000
  parameter \POR_CFG 16'0000000000000000
  parameter \PPF0_CFG 16'0000111100000000
  parameter \PPF1_CFG 16'0000111100000000
  parameter \QPLL0CLKOUT_RATE "FULL"
  parameter \QPLL0_CFG0 16'0011100100011100
  parameter \QPLL0_CFG1 16'0000000000000000
  parameter \QPLL0_CFG1_G3 16'0000000000100000
  parameter \QPLL0_CFG2 16'0000111110000000
  parameter \QPLL0_CFG2_G3 16'0000111110000000
  parameter \QPLL0_CFG3 16'0000000100100000
  parameter \QPLL0_CFG4 16'0000000000000010
  parameter \QPLL0_CP 10'0000011111
  parameter \QPLL0_CP_G3 10'0000011111
  parameter \QPLL0_FBDIV 66
  parameter \QPLL0_FBDIV_G3 80
  parameter \QPLL0_INIT_CFG0 16'0000000000000000
  parameter \QPLL0_INIT_CFG1 8'00000000
  parameter \QPLL0_LOCK_CFG 16'0000000111101000
  parameter \QPLL0_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL0_LPF 10'1011111111
  parameter \QPLL0_LPF_G3 10'1111111111
  parameter \QPLL0_PCI_EN 1'0
  parameter \QPLL0_RATE_SW_USE_DRP 1'0
  parameter \QPLL0_REFCLK_DIV 1
  parameter \QPLL0_SDM_CFG0 16'0000000001000000
  parameter \QPLL0_SDM_CFG1 16'0000000000000000
  parameter \QPLL0_SDM_CFG2 16'0000000000000000
  parameter \QPLL1CLKOUT_RATE "FULL"
  parameter \QPLL1_CFG0 16'0110100100011100
  parameter \QPLL1_CFG1 16'0000000000100000
  parameter \QPLL1_CFG1_G3 16'0000000000100000
  parameter \QPLL1_CFG2 16'0000111110000000
  parameter \QPLL1_CFG2_G3 16'0000111110000000
  parameter \QPLL1_CFG3 16'0000000100100000
  parameter \QPLL1_CFG4 16'0000000000000010
  parameter \QPLL1_CP 10'0000011111
  parameter \QPLL1_CP_G3 10'0000011111
  parameter \QPLL1_FBDIV 66
  parameter \QPLL1_FBDIV_G3 80
  parameter \QPLL1_INIT_CFG0 16'0000000000000000
  parameter \QPLL1_INIT_CFG1 8'00000000
  parameter \QPLL1_LOCK_CFG 16'0000000111101000
  parameter \QPLL1_LOCK_CFG_G3 16'0010000111101000
  parameter \QPLL1_LPF 10'1011111111
  parameter \QPLL1_LPF_G3 10'1111111111
  parameter \QPLL1_PCI_EN 1'0
  parameter \QPLL1_RATE_SW_USE_DRP 1'0
  parameter \QPLL1_REFCLK_DIV 1
  parameter \QPLL1_SDM_CFG0 16'0000000000000000
  parameter \QPLL1_SDM_CFG1 16'0000000000000000
  parameter \QPLL1_SDM_CFG2 16'0000000000000000
  parameter \RSVD_ATTR0 16'0000000000000000
  parameter \RSVD_ATTR1 16'0000000000000000
  parameter \RSVD_ATTR2 16'0000000000000000
  parameter \RSVD_ATTR3 16'0000000000000000
  parameter \RXRECCLKOUT0_SEL 2'00
  parameter \RXRECCLKOUT1_SEL 2'00
  parameter \SARC_ENB 1'0
  parameter \SARC_SEL 1'0
  parameter \SDM0INITSEED0_0 16'0000000000000000
  parameter \SDM0INITSEED0_1 9'000000000
  parameter \SDM1INITSEED0_0 16'0000000000000000
  parameter \SDM1INITSEED0_1 9'000000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_MODE "FAST"
  parameter \SIM_RESET_SPEEDUP "TRUE"
  parameter \UB_CFG0 16'0000000000000000
  parameter \UB_CFG1 16'0000000000000000
  parameter \UB_CFG2 16'0000000000000000
  parameter \UB_CFG3 16'0000000000000000
  parameter \UB_CFG4 16'0000000000000000
  parameter \UB_CFG5 16'0000010000000000
  parameter \UB_CFG6 16'0000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18817.11-18817.20"
  wire input 32 \BGBYPASSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18818.11-18818.23"
  wire input 33 \BGMONITORENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18819.11-18819.16"
  wire input 34 \BGPDB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18820.17-18820.27"
  wire width 5 input 35 \BGRCALOVRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18821.11-18821.24"
  wire input 36 \BGRCALOVRDENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18822.18-18822.25"
  wire width 16 input 37 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18823.11-18823.17"
  wire input 38 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18824.18-18824.23"
  wire width 16 input 39 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18786.19-18786.24"
  wire width 16 output 1 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18825.11-18825.16"
  wire input 40 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18787.12-18787.18"
  wire output 2 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18826.11-18826.16"
  wire input 41 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18827.11-18827.21"
  wire input 42 \GTGREFCLK0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18828.11-18828.21"
  wire input 43 \GTGREFCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18829.11-18829.26"
  wire input 44 \GTNORTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18830.11-18830.26"
  wire input 45 \GTNORTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18831.11-18831.26"
  wire input 46 \GTNORTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18832.11-18832.26"
  wire input 47 \GTNORTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18833.11-18833.21"
  wire input 48 \GTREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18834.11-18834.21"
  wire input 49 \GTREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18835.11-18835.21"
  wire input 50 \GTREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18836.11-18836.21"
  wire input 51 \GTREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18837.11-18837.26"
  wire input 52 \GTSOUTHREFCLK00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18838.11-18838.26"
  wire input 53 \GTSOUTHREFCLK01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18839.11-18839.26"
  wire input 54 \GTSOUTHREFCLK10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18840.11-18840.26"
  wire input 55 \GTSOUTHREFCLK11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18841.17-18841.30"
  wire width 3 input 56 \PCIERATEQPLL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18842.17-18842.30"
  wire width 3 input 57 \PCIERATEQPLL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18843.17-18843.25"
  wire width 8 input 58 \PMARSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18844.17-18844.25"
  wire width 8 input 59 \PMARSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18788.18-18788.29"
  wire width 8 output 3 \PMARSVDOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18789.18-18789.29"
  wire width 8 output 4 \PMARSVDOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18845.11-18845.24"
  wire input 60 \QPLL0CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18846.11-18846.24"
  wire input 61 \QPLL0CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18790.12-18790.26"
  wire output 5 \QPLL0FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18847.17-18847.27"
  wire width 8 input 62 \QPLL0FBDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18791.12-18791.21"
  wire output 6 \QPLL0LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18848.11-18848.26"
  wire input 63 \QPLL0LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18849.11-18849.22"
  wire input 64 \QPLL0LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18792.12-18792.23"
  wire output 7 \QPLL0OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18793.12-18793.26"
  wire output 8 \QPLL0OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18850.11-18850.18"
  wire input 65 \QPLL0PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18794.12-18794.27"
  wire output 9 \QPLL0REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18851.17-18851.31"
  wire width 3 input 66 \QPLL0REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18852.11-18852.21"
  wire input 67 \QPLL0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18853.11-18853.24"
  wire input 68 \QPLL1CLKRSVD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18854.11-18854.24"
  wire input 69 \QPLL1CLKRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18795.12-18795.26"
  wire output 10 \QPLL1FBCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18855.17-18855.27"
  wire width 8 input 70 \QPLL1FBDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18796.12-18796.21"
  wire output 11 \QPLL1LOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18856.11-18856.26"
  wire input 71 \QPLL1LOCKDETCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18857.11-18857.22"
  wire input 72 \QPLL1LOCKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18797.12-18797.23"
  wire output 12 \QPLL1OUTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18798.12-18798.26"
  wire output 13 \QPLL1OUTREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18858.11-18858.18"
  wire input 73 \QPLL1PD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18799.12-18799.27"
  wire output 14 \QPLL1REFCLKLOST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18859.17-18859.31"
  wire width 3 input 74 \QPLL1REFCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18860.11-18860.21"
  wire input 75 \QPLL1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18800.18-18800.31"
  wire width 8 output 15 \QPLLDMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18801.18-18801.31"
  wire width 8 output 16 \QPLLDMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18861.17-18861.26"
  wire width 8 input 76 \QPLLRSVD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18862.17-18862.26"
  wire width 5 input 77 \QPLLRSVD2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18863.17-18863.26"
  wire width 5 input 78 \QPLLRSVD3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18864.17-18864.26"
  wire width 8 input 79 \QPLLRSVD4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18865.11-18865.18"
  wire input 80 \RCALENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18802.12-18802.29"
  wire output 17 \REFCLKOUTMONITOR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18803.12-18803.29"
  wire output 18 \REFCLKOUTMONITOR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18804.18-18804.30"
  wire width 2 output 19 \RXRECCLK0SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18805.18-18805.30"
  wire width 2 output 20 \RXRECCLK1SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18866.18-18866.26"
  wire width 25 input 81 \SDM0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18806.18-18806.30"
  wire width 4 output 21 \SDM0FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18867.11-18867.20"
  wire input 82 \SDM0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18807.19-18807.31"
  wire width 15 output 22 \SDM0TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18868.11-18868.21"
  wire input 83 \SDM0TOGGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18869.17-18869.26"
  wire width 2 input 84 \SDM0WIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18870.18-18870.26"
  wire width 25 input 85 \SDM1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18808.18-18808.30"
  wire width 4 output 23 \SDM1FINALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18871.11-18871.20"
  wire input 86 \SDM1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18809.19-18809.31"
  wire width 15 output 24 \SDM1TESTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18872.11-18872.21"
  wire input 87 \SDM1TOGGLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18873.17-18873.26"
  wire width 2 input 88 \SDM1WIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18874.11-18874.24"
  wire input 89 \UBCFGSTREAMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18810.19-18810.26"
  wire width 16 output 25 \UBDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18811.12-18811.17"
  wire output 26 \UBDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18812.19-18812.23"
  wire width 16 output 27 \UBDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18875.18-18875.22"
  wire width 16 input 90 \UBDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18876.11-18876.17"
  wire input 91 \UBDRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18813.12-18813.17"
  wire output 28 \UBDWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18877.11-18877.19"
  wire input 92 \UBENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18878.17-18878.22"
  wire width 2 input 93 \UBGPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18879.17-18879.23"
  wire width 2 input 94 \UBINTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18880.11-18880.21"
  wire input 95 \UBIOLMBRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18881.11-18881.18"
  wire input 96 \UBMBRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18882.11-18882.23"
  wire input 97 \UBMDMCAPTURE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18883.11-18883.22"
  wire input 98 \UBMDMDBGRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18884.11-18884.25"
  wire input 99 \UBMDMDBGUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18885.17-18885.27"
  wire width 4 input 100 \UBMDMREGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18886.11-18886.21"
  wire input 101 \UBMDMSHIFT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18887.11-18887.22"
  wire input 102 \UBMDMSYSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18888.11-18888.19"
  wire input 103 \UBMDMTCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18889.11-18889.19"
  wire input 104 \UBMDMTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18814.12-18814.20"
  wire output 29 \UBMDMTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18815.12-18815.21"
  wire output 30 \UBRSVDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18816.12-18816.20"
  wire output 31 \UBTXUART
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9481.1-9490.10"
module \HARD_SYNC
  parameter \INIT 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \LATENCY 2
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9488.11-9488.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9489.11-9489.14"
  wire input 3 \DIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9485.12-9485.16"
  wire output 1 \DOUT
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28393.1-29293.10"
module \HBM_ONE_STACK_INTF
  parameter \CLK_SEL_00 "FALSE"
  parameter \CLK_SEL_01 "FALSE"
  parameter \CLK_SEL_02 "FALSE"
  parameter \CLK_SEL_03 "FALSE"
  parameter \CLK_SEL_04 "FALSE"
  parameter \CLK_SEL_05 "FALSE"
  parameter \CLK_SEL_06 "FALSE"
  parameter \CLK_SEL_07 "FALSE"
  parameter \CLK_SEL_08 "FALSE"
  parameter \CLK_SEL_09 "FALSE"
  parameter \CLK_SEL_10 "FALSE"
  parameter \CLK_SEL_11 "FALSE"
  parameter \CLK_SEL_12 "FALSE"
  parameter \CLK_SEL_13 "FALSE"
  parameter \CLK_SEL_14 "FALSE"
  parameter \CLK_SEL_15 "FALSE"
  parameter \DATARATE_00 1800
  parameter \DATARATE_01 1800
  parameter \DATARATE_02 1800
  parameter \DATARATE_03 1800
  parameter \DATARATE_04 1800
  parameter \DATARATE_05 1800
  parameter \DATARATE_06 1800
  parameter \DATARATE_07 1800
  parameter \DA_LOCKOUT "FALSE"
  parameter \IS_APB_0_PCLK_INVERTED 1'0
  parameter \IS_APB_0_PRESET_N_INVERTED 1'0
  parameter \IS_AXI_00_ACLK_INVERTED 1'0
  parameter \IS_AXI_00_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_01_ACLK_INVERTED 1'0
  parameter \IS_AXI_01_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_02_ACLK_INVERTED 1'0
  parameter \IS_AXI_02_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_03_ACLK_INVERTED 1'0
  parameter \IS_AXI_03_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_04_ACLK_INVERTED 1'0
  parameter \IS_AXI_04_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_05_ACLK_INVERTED 1'0
  parameter \IS_AXI_05_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_06_ACLK_INVERTED 1'0
  parameter \IS_AXI_06_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_07_ACLK_INVERTED 1'0
  parameter \IS_AXI_07_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_08_ACLK_INVERTED 1'0
  parameter \IS_AXI_08_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_09_ACLK_INVERTED 1'0
  parameter \IS_AXI_09_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_10_ACLK_INVERTED 1'0
  parameter \IS_AXI_10_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_11_ACLK_INVERTED 1'0
  parameter \IS_AXI_11_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_12_ACLK_INVERTED 1'0
  parameter \IS_AXI_12_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_13_ACLK_INVERTED 1'0
  parameter \IS_AXI_13_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_14_ACLK_INVERTED 1'0
  parameter \IS_AXI_14_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_15_ACLK_INVERTED 1'0
  parameter \IS_AXI_15_ARESET_N_INVERTED 1'0
  parameter \MC_ENABLE_0 "FALSE"
  parameter \MC_ENABLE_1 "FALSE"
  parameter \MC_ENABLE_2 "FALSE"
  parameter \MC_ENABLE_3 "FALSE"
  parameter \MC_ENABLE_4 "FALSE"
  parameter \MC_ENABLE_5 "FALSE"
  parameter \MC_ENABLE_6 "FALSE"
  parameter \MC_ENABLE_7 "FALSE"
  parameter \MC_ENABLE_APB "FALSE"
  parameter \PAGEHIT_PERCENT_00 75
  parameter \PHY_ENABLE_00 "FALSE"
  parameter \PHY_ENABLE_01 "FALSE"
  parameter \PHY_ENABLE_02 "FALSE"
  parameter \PHY_ENABLE_03 "FALSE"
  parameter \PHY_ENABLE_04 "FALSE"
  parameter \PHY_ENABLE_05 "FALSE"
  parameter \PHY_ENABLE_06 "FALSE"
  parameter \PHY_ENABLE_07 "FALSE"
  parameter \PHY_ENABLE_08 "FALSE"
  parameter \PHY_ENABLE_09 "FALSE"
  parameter \PHY_ENABLE_10 "FALSE"
  parameter \PHY_ENABLE_11 "FALSE"
  parameter \PHY_ENABLE_12 "FALSE"
  parameter \PHY_ENABLE_13 "FALSE"
  parameter \PHY_ENABLE_14 "FALSE"
  parameter \PHY_ENABLE_15 "FALSE"
  parameter \PHY_ENABLE_APB "FALSE"
  parameter \PHY_PCLK_INVERT_01 "FALSE"
  parameter \READ_PERCENT_00 50
  parameter \READ_PERCENT_01 50
  parameter \READ_PERCENT_02 50
  parameter \READ_PERCENT_03 50
  parameter \READ_PERCENT_04 50
  parameter \READ_PERCENT_05 50
  parameter \READ_PERCENT_06 50
  parameter \READ_PERCENT_07 50
  parameter \READ_PERCENT_08 50
  parameter \READ_PERCENT_09 50
  parameter \READ_PERCENT_10 50
  parameter \READ_PERCENT_11 50
  parameter \READ_PERCENT_12 50
  parameter \READ_PERCENT_13 50
  parameter \READ_PERCENT_14 50
  parameter \READ_PERCENT_15 50
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \STACK_LOCATION 0
  parameter \SWITCH_ENABLE "FALSE"
  parameter \WRITE_PERCENT_00 50
  parameter \WRITE_PERCENT_01 50
  parameter \WRITE_PERCENT_02 50
  parameter \WRITE_PERCENT_03 50
  parameter \WRITE_PERCENT_04 50
  parameter \WRITE_PERCENT_05 50
  parameter \WRITE_PERCENT_06 50
  parameter \WRITE_PERCENT_07 50
  parameter \WRITE_PERCENT_08 50
  parameter \WRITE_PERCENT_09 50
  parameter \WRITE_PERCENT_10 50
  parameter \WRITE_PERCENT_11 50
  parameter \WRITE_PERCENT_12 50
  parameter \WRITE_PERCENT_13 50
  parameter \WRITE_PERCENT_14 50
  parameter \WRITE_PERCENT_15 50
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28889.18-28889.29"
  wire width 22 input 374 \APB_0_PADDR
  attribute \invertible_pin "IS_APB_0_PCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28891.11-28891.21"
  wire input 375 \APB_0_PCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28892.11-28892.24"
  wire input 376 \APB_0_PENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28516.19-28516.31"
  wire width 32 output 1 \APB_0_PRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28517.12-28517.24"
  wire output 2 \APB_0_PREADY
  attribute \invertible_pin "IS_APB_0_PRESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28894.11-28894.25"
  wire input 377 \APB_0_PRESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28895.11-28895.21"
  wire input 378 \APB_0_PSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28518.12-28518.25"
  wire output 3 \APB_0_PSLVERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28896.18-28896.30"
  wire width 32 input 379 \APB_0_PWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28897.11-28897.23"
  wire input 380 \APB_0_PWRITE
  attribute \invertible_pin "IS_AXI_00_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28899.11-28899.22"
  wire input 381 \AXI_00_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28900.18-28900.31"
  wire width 37 input 382 \AXI_00_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28901.17-28901.31"
  wire width 2 input 383 \AXI_00_ARBURST
  attribute \invertible_pin "IS_AXI_00_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28903.11-28903.26"
  wire input 384 \AXI_00_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28904.17-28904.28"
  wire width 6 input 385 \AXI_00_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28905.17-28905.29"
  wire width 4 input 386 \AXI_00_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28519.12-28519.26"
  wire output 4 \AXI_00_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28906.17-28906.30"
  wire width 3 input 387 \AXI_00_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28907.11-28907.25"
  wire input 388 \AXI_00_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28908.18-28908.31"
  wire width 37 input 389 \AXI_00_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28909.17-28909.31"
  wire width 2 input 390 \AXI_00_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28910.17-28910.28"
  wire width 6 input 391 \AXI_00_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28911.17-28911.29"
  wire width 4 input 392 \AXI_00_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28520.12-28520.26"
  wire output 5 \AXI_00_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28912.17-28912.30"
  wire width 3 input 393 \AXI_00_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28913.11-28913.25"
  wire input 394 \AXI_00_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28521.18-28521.28"
  wire width 6 output 6 \AXI_00_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28914.11-28914.24"
  wire input 395 \AXI_00_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28522.18-28522.30"
  wire width 2 output 7 \AXI_00_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28523.12-28523.25"
  wire output 8 \AXI_00_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28524.18-28524.38"
  wire width 2 output 9 \AXI_00_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28525.12-28525.30"
  wire output 10 \AXI_00_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28526.18-28526.45"
  wire width 8 output 11 \AXI_00_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28527.19-28527.43"
  wire width 21 output 12 \AXI_00_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28528.18-28528.43"
  wire width 8 output 13 \AXI_00_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28529.18-28529.44"
  wire width 2 output 14 \AXI_00_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28530.12-28530.36"
  wire output 15 \AXI_00_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28915.11-28915.34"
  wire input 396 \AXI_00_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28531.12-28531.33"
  wire output 16 \AXI_00_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28532.12-28532.35"
  wire output 17 \AXI_00_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28533.12-28533.32"
  wire output 18 \AXI_00_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28534.18-28534.34"
  wire width 6 output 19 \AXI_00_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28535.18-28535.35"
  wire width 8 output 20 \AXI_00_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28536.20-28536.32"
  wire width 256 output 21 \AXI_00_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28537.19-28537.38"
  wire width 32 output 22 \AXI_00_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28538.18-28538.28"
  wire width 6 output 23 \AXI_00_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28539.12-28539.24"
  wire output 24 \AXI_00_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28916.11-28916.24"
  wire input 397 \AXI_00_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28540.18-28540.30"
  wire width 2 output 25 \AXI_00_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28541.12-28541.25"
  wire output 26 \AXI_00_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28917.19-28917.31"
  wire width 256 input 398 \AXI_00_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28918.18-28918.37"
  wire width 32 input 399 \AXI_00_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28919.11-28919.23"
  wire input 400 \AXI_00_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28542.12-28542.25"
  wire output 27 \AXI_00_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28920.18-28920.30"
  wire width 32 input 401 \AXI_00_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28921.11-28921.24"
  wire input 402 \AXI_00_WVALID
  attribute \invertible_pin "IS_AXI_01_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28923.11-28923.22"
  wire input 403 \AXI_01_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28924.18-28924.31"
  wire width 37 input 404 \AXI_01_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28925.17-28925.31"
  wire width 2 input 405 \AXI_01_ARBURST
  attribute \invertible_pin "IS_AXI_01_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28927.11-28927.26"
  wire input 406 \AXI_01_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28928.17-28928.28"
  wire width 6 input 407 \AXI_01_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28929.17-28929.29"
  wire width 4 input 408 \AXI_01_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28543.12-28543.26"
  wire output 28 \AXI_01_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28930.17-28930.30"
  wire width 3 input 409 \AXI_01_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28931.11-28931.25"
  wire input 410 \AXI_01_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28932.18-28932.31"
  wire width 37 input 411 \AXI_01_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28933.17-28933.31"
  wire width 2 input 412 \AXI_01_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28934.17-28934.28"
  wire width 6 input 413 \AXI_01_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28935.17-28935.29"
  wire width 4 input 414 \AXI_01_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28544.12-28544.26"
  wire output 29 \AXI_01_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28936.17-28936.30"
  wire width 3 input 415 \AXI_01_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28937.11-28937.25"
  wire input 416 \AXI_01_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28545.18-28545.28"
  wire width 6 output 30 \AXI_01_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28938.11-28938.24"
  wire input 417 \AXI_01_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28546.18-28546.30"
  wire width 2 output 31 \AXI_01_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28547.12-28547.25"
  wire output 32 \AXI_01_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28548.18-28548.38"
  wire width 2 output 33 \AXI_01_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28549.12-28549.30"
  wire output 34 \AXI_01_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28550.18-28550.45"
  wire width 8 output 35 \AXI_01_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28551.19-28551.43"
  wire width 21 output 36 \AXI_01_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28552.18-28552.43"
  wire width 8 output 37 \AXI_01_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28553.18-28553.44"
  wire width 2 output 38 \AXI_01_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28554.12-28554.36"
  wire output 39 \AXI_01_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28939.11-28939.34"
  wire input 418 \AXI_01_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28555.12-28555.33"
  wire output 40 \AXI_01_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28556.12-28556.35"
  wire output 41 \AXI_01_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28557.12-28557.32"
  wire output 42 \AXI_01_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28558.20-28558.32"
  wire width 256 output 43 \AXI_01_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28559.19-28559.38"
  wire width 32 output 44 \AXI_01_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28560.18-28560.28"
  wire width 6 output 45 \AXI_01_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28561.12-28561.24"
  wire output 46 \AXI_01_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28940.11-28940.24"
  wire input 419 \AXI_01_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28562.18-28562.30"
  wire width 2 output 47 \AXI_01_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28563.12-28563.25"
  wire output 48 \AXI_01_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28941.19-28941.31"
  wire width 256 input 420 \AXI_01_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28942.18-28942.37"
  wire width 32 input 421 \AXI_01_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28943.11-28943.23"
  wire input 422 \AXI_01_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28564.12-28564.25"
  wire output 49 \AXI_01_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28944.18-28944.30"
  wire width 32 input 423 \AXI_01_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28945.11-28945.24"
  wire input 424 \AXI_01_WVALID
  attribute \invertible_pin "IS_AXI_02_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28947.11-28947.22"
  wire input 425 \AXI_02_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28948.18-28948.31"
  wire width 37 input 426 \AXI_02_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28949.17-28949.31"
  wire width 2 input 427 \AXI_02_ARBURST
  attribute \invertible_pin "IS_AXI_02_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28951.11-28951.26"
  wire input 428 \AXI_02_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28952.17-28952.28"
  wire width 6 input 429 \AXI_02_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28953.17-28953.29"
  wire width 4 input 430 \AXI_02_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28565.12-28565.26"
  wire output 50 \AXI_02_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28954.17-28954.30"
  wire width 3 input 431 \AXI_02_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28955.11-28955.25"
  wire input 432 \AXI_02_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28956.18-28956.31"
  wire width 37 input 433 \AXI_02_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28957.17-28957.31"
  wire width 2 input 434 \AXI_02_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28958.17-28958.28"
  wire width 6 input 435 \AXI_02_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28959.17-28959.29"
  wire width 4 input 436 \AXI_02_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28566.12-28566.26"
  wire output 51 \AXI_02_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28960.17-28960.30"
  wire width 3 input 437 \AXI_02_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28961.11-28961.25"
  wire input 438 \AXI_02_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28567.18-28567.28"
  wire width 6 output 52 \AXI_02_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28962.11-28962.24"
  wire input 439 \AXI_02_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28568.18-28568.30"
  wire width 2 output 53 \AXI_02_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28569.12-28569.25"
  wire output 54 \AXI_02_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28570.18-28570.38"
  wire width 2 output 55 \AXI_02_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28571.12-28571.30"
  wire output 56 \AXI_02_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28572.18-28572.45"
  wire width 8 output 57 \AXI_02_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28573.19-28573.43"
  wire width 21 output 58 \AXI_02_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28574.18-28574.43"
  wire width 8 output 59 \AXI_02_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28575.18-28575.44"
  wire width 2 output 60 \AXI_02_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28576.12-28576.36"
  wire output 61 \AXI_02_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28963.11-28963.34"
  wire input 440 \AXI_02_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28577.12-28577.33"
  wire output 62 \AXI_02_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28578.12-28578.35"
  wire output 63 \AXI_02_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28579.12-28579.32"
  wire output 64 \AXI_02_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28580.18-28580.34"
  wire width 6 output 65 \AXI_02_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28581.18-28581.35"
  wire width 8 output 66 \AXI_02_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28582.20-28582.32"
  wire width 256 output 67 \AXI_02_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28583.19-28583.38"
  wire width 32 output 68 \AXI_02_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28584.18-28584.28"
  wire width 6 output 69 \AXI_02_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28585.12-28585.24"
  wire output 70 \AXI_02_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28964.11-28964.24"
  wire input 441 \AXI_02_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28586.18-28586.30"
  wire width 2 output 71 \AXI_02_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28587.12-28587.25"
  wire output 72 \AXI_02_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28965.19-28965.31"
  wire width 256 input 442 \AXI_02_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28966.18-28966.37"
  wire width 32 input 443 \AXI_02_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28967.11-28967.23"
  wire input 444 \AXI_02_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28588.12-28588.25"
  wire output 73 \AXI_02_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28968.18-28968.30"
  wire width 32 input 445 \AXI_02_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28969.11-28969.24"
  wire input 446 \AXI_02_WVALID
  attribute \invertible_pin "IS_AXI_03_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28971.11-28971.22"
  wire input 447 \AXI_03_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28972.18-28972.31"
  wire width 37 input 448 \AXI_03_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28973.17-28973.31"
  wire width 2 input 449 \AXI_03_ARBURST
  attribute \invertible_pin "IS_AXI_03_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28975.11-28975.26"
  wire input 450 \AXI_03_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28976.17-28976.28"
  wire width 6 input 451 \AXI_03_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28977.17-28977.29"
  wire width 4 input 452 \AXI_03_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28589.12-28589.26"
  wire output 74 \AXI_03_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28978.17-28978.30"
  wire width 3 input 453 \AXI_03_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28979.11-28979.25"
  wire input 454 \AXI_03_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28980.18-28980.31"
  wire width 37 input 455 \AXI_03_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28981.17-28981.31"
  wire width 2 input 456 \AXI_03_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28982.17-28982.28"
  wire width 6 input 457 \AXI_03_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28983.17-28983.29"
  wire width 4 input 458 \AXI_03_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28590.12-28590.26"
  wire output 75 \AXI_03_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28984.17-28984.30"
  wire width 3 input 459 \AXI_03_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28985.11-28985.25"
  wire input 460 \AXI_03_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28591.18-28591.28"
  wire width 6 output 76 \AXI_03_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28986.11-28986.24"
  wire input 461 \AXI_03_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28592.18-28592.30"
  wire width 2 output 77 \AXI_03_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28593.12-28593.25"
  wire output 78 \AXI_03_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28594.18-28594.38"
  wire width 2 output 79 \AXI_03_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28595.12-28595.30"
  wire output 80 \AXI_03_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28596.18-28596.45"
  wire width 8 output 81 \AXI_03_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28597.19-28597.43"
  wire width 21 output 82 \AXI_03_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28598.18-28598.43"
  wire width 8 output 83 \AXI_03_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28599.18-28599.44"
  wire width 2 output 84 \AXI_03_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28600.12-28600.36"
  wire output 85 \AXI_03_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28987.11-28987.34"
  wire input 462 \AXI_03_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28601.12-28601.33"
  wire output 86 \AXI_03_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28602.12-28602.35"
  wire output 87 \AXI_03_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28603.12-28603.32"
  wire output 88 \AXI_03_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28604.20-28604.32"
  wire width 256 output 89 \AXI_03_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28605.19-28605.38"
  wire width 32 output 90 \AXI_03_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28606.18-28606.28"
  wire width 6 output 91 \AXI_03_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28607.12-28607.24"
  wire output 92 \AXI_03_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28988.11-28988.24"
  wire input 463 \AXI_03_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28608.18-28608.30"
  wire width 2 output 93 \AXI_03_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28609.12-28609.25"
  wire output 94 \AXI_03_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28989.19-28989.31"
  wire width 256 input 464 \AXI_03_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28990.18-28990.37"
  wire width 32 input 465 \AXI_03_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28991.11-28991.23"
  wire input 466 \AXI_03_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28610.12-28610.25"
  wire output 95 \AXI_03_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28992.18-28992.30"
  wire width 32 input 467 \AXI_03_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28993.11-28993.24"
  wire input 468 \AXI_03_WVALID
  attribute \invertible_pin "IS_AXI_04_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28995.11-28995.22"
  wire input 469 \AXI_04_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28996.18-28996.31"
  wire width 37 input 470 \AXI_04_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28997.17-28997.31"
  wire width 2 input 471 \AXI_04_ARBURST
  attribute \invertible_pin "IS_AXI_04_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28999.11-28999.26"
  wire input 472 \AXI_04_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29000.17-29000.28"
  wire width 6 input 473 \AXI_04_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29001.17-29001.29"
  wire width 4 input 474 \AXI_04_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28611.12-28611.26"
  wire output 96 \AXI_04_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29002.17-29002.30"
  wire width 3 input 475 \AXI_04_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29003.11-29003.25"
  wire input 476 \AXI_04_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29004.18-29004.31"
  wire width 37 input 477 \AXI_04_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29005.17-29005.31"
  wire width 2 input 478 \AXI_04_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29006.17-29006.28"
  wire width 6 input 479 \AXI_04_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29007.17-29007.29"
  wire width 4 input 480 \AXI_04_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28612.12-28612.26"
  wire output 97 \AXI_04_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29008.17-29008.30"
  wire width 3 input 481 \AXI_04_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29009.11-29009.25"
  wire input 482 \AXI_04_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28613.18-28613.28"
  wire width 6 output 98 \AXI_04_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29010.11-29010.24"
  wire input 483 \AXI_04_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28614.18-28614.30"
  wire width 2 output 99 \AXI_04_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28615.12-28615.25"
  wire output 100 \AXI_04_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28616.18-28616.38"
  wire width 2 output 101 \AXI_04_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28617.12-28617.30"
  wire output 102 \AXI_04_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28618.18-28618.45"
  wire width 8 output 103 \AXI_04_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28619.19-28619.43"
  wire width 21 output 104 \AXI_04_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28620.18-28620.43"
  wire width 8 output 105 \AXI_04_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28621.18-28621.44"
  wire width 2 output 106 \AXI_04_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28622.12-28622.36"
  wire output 107 \AXI_04_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29011.11-29011.34"
  wire input 484 \AXI_04_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28623.12-28623.33"
  wire output 108 \AXI_04_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28624.12-28624.35"
  wire output 109 \AXI_04_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28625.12-28625.32"
  wire output 110 \AXI_04_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28626.18-28626.34"
  wire width 6 output 111 \AXI_04_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28627.18-28627.35"
  wire width 8 output 112 \AXI_04_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28628.20-28628.32"
  wire width 256 output 113 \AXI_04_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28629.19-28629.38"
  wire width 32 output 114 \AXI_04_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28630.18-28630.28"
  wire width 6 output 115 \AXI_04_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28631.12-28631.24"
  wire output 116 \AXI_04_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29012.11-29012.24"
  wire input 485 \AXI_04_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28632.18-28632.30"
  wire width 2 output 117 \AXI_04_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28633.12-28633.25"
  wire output 118 \AXI_04_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29013.19-29013.31"
  wire width 256 input 486 \AXI_04_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29014.18-29014.37"
  wire width 32 input 487 \AXI_04_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29015.11-29015.23"
  wire input 488 \AXI_04_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28634.12-28634.25"
  wire output 119 \AXI_04_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29016.18-29016.30"
  wire width 32 input 489 \AXI_04_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29017.11-29017.24"
  wire input 490 \AXI_04_WVALID
  attribute \invertible_pin "IS_AXI_05_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29019.11-29019.22"
  wire input 491 \AXI_05_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29020.18-29020.31"
  wire width 37 input 492 \AXI_05_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29021.17-29021.31"
  wire width 2 input 493 \AXI_05_ARBURST
  attribute \invertible_pin "IS_AXI_05_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29023.11-29023.26"
  wire input 494 \AXI_05_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29024.17-29024.28"
  wire width 6 input 495 \AXI_05_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29025.17-29025.29"
  wire width 4 input 496 \AXI_05_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28635.12-28635.26"
  wire output 120 \AXI_05_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29026.17-29026.30"
  wire width 3 input 497 \AXI_05_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29027.11-29027.25"
  wire input 498 \AXI_05_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29028.18-29028.31"
  wire width 37 input 499 \AXI_05_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29029.17-29029.31"
  wire width 2 input 500 \AXI_05_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29030.17-29030.28"
  wire width 6 input 501 \AXI_05_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29031.17-29031.29"
  wire width 4 input 502 \AXI_05_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28636.12-28636.26"
  wire output 121 \AXI_05_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29032.17-29032.30"
  wire width 3 input 503 \AXI_05_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29033.11-29033.25"
  wire input 504 \AXI_05_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28637.18-28637.28"
  wire width 6 output 122 \AXI_05_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29034.11-29034.24"
  wire input 505 \AXI_05_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28638.18-28638.30"
  wire width 2 output 123 \AXI_05_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28639.12-28639.25"
  wire output 124 \AXI_05_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28640.18-28640.38"
  wire width 2 output 125 \AXI_05_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28641.12-28641.30"
  wire output 126 \AXI_05_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28642.18-28642.45"
  wire width 8 output 127 \AXI_05_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28643.19-28643.43"
  wire width 21 output 128 \AXI_05_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28644.18-28644.43"
  wire width 8 output 129 \AXI_05_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28645.18-28645.44"
  wire width 2 output 130 \AXI_05_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28646.12-28646.36"
  wire output 131 \AXI_05_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29035.11-29035.34"
  wire input 506 \AXI_05_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28647.12-28647.33"
  wire output 132 \AXI_05_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28648.12-28648.35"
  wire output 133 \AXI_05_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28649.12-28649.32"
  wire output 134 \AXI_05_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28650.20-28650.32"
  wire width 256 output 135 \AXI_05_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28651.19-28651.38"
  wire width 32 output 136 \AXI_05_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28652.18-28652.28"
  wire width 6 output 137 \AXI_05_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28653.12-28653.24"
  wire output 138 \AXI_05_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29036.11-29036.24"
  wire input 507 \AXI_05_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28654.18-28654.30"
  wire width 2 output 139 \AXI_05_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28655.12-28655.25"
  wire output 140 \AXI_05_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29037.19-29037.31"
  wire width 256 input 508 \AXI_05_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29038.18-29038.37"
  wire width 32 input 509 \AXI_05_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29039.11-29039.23"
  wire input 510 \AXI_05_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28656.12-28656.25"
  wire output 141 \AXI_05_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29040.18-29040.30"
  wire width 32 input 511 \AXI_05_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29041.11-29041.24"
  wire input 512 \AXI_05_WVALID
  attribute \invertible_pin "IS_AXI_06_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29043.11-29043.22"
  wire input 513 \AXI_06_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29044.18-29044.31"
  wire width 37 input 514 \AXI_06_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29045.17-29045.31"
  wire width 2 input 515 \AXI_06_ARBURST
  attribute \invertible_pin "IS_AXI_06_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29047.11-29047.26"
  wire input 516 \AXI_06_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29048.17-29048.28"
  wire width 6 input 517 \AXI_06_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29049.17-29049.29"
  wire width 4 input 518 \AXI_06_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28657.12-28657.26"
  wire output 142 \AXI_06_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29050.17-29050.30"
  wire width 3 input 519 \AXI_06_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29051.11-29051.25"
  wire input 520 \AXI_06_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29052.18-29052.31"
  wire width 37 input 521 \AXI_06_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29053.17-29053.31"
  wire width 2 input 522 \AXI_06_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29054.17-29054.28"
  wire width 6 input 523 \AXI_06_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29055.17-29055.29"
  wire width 4 input 524 \AXI_06_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28658.12-28658.26"
  wire output 143 \AXI_06_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29056.17-29056.30"
  wire width 3 input 525 \AXI_06_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29057.11-29057.25"
  wire input 526 \AXI_06_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28659.18-28659.28"
  wire width 6 output 144 \AXI_06_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29058.11-29058.24"
  wire input 527 \AXI_06_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28660.18-28660.30"
  wire width 2 output 145 \AXI_06_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28661.12-28661.25"
  wire output 146 \AXI_06_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28662.18-28662.38"
  wire width 2 output 147 \AXI_06_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28663.12-28663.30"
  wire output 148 \AXI_06_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28664.18-28664.45"
  wire width 8 output 149 \AXI_06_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28665.19-28665.43"
  wire width 21 output 150 \AXI_06_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28666.18-28666.43"
  wire width 8 output 151 \AXI_06_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28667.18-28667.44"
  wire width 2 output 152 \AXI_06_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28668.12-28668.36"
  wire output 153 \AXI_06_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29059.11-29059.34"
  wire input 528 \AXI_06_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28669.12-28669.33"
  wire output 154 \AXI_06_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28670.12-28670.35"
  wire output 155 \AXI_06_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28671.12-28671.32"
  wire output 156 \AXI_06_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28672.18-28672.34"
  wire width 6 output 157 \AXI_06_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28673.18-28673.35"
  wire width 8 output 158 \AXI_06_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28674.20-28674.32"
  wire width 256 output 159 \AXI_06_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28675.19-28675.38"
  wire width 32 output 160 \AXI_06_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28676.18-28676.28"
  wire width 6 output 161 \AXI_06_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28677.12-28677.24"
  wire output 162 \AXI_06_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29060.11-29060.24"
  wire input 529 \AXI_06_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28678.18-28678.30"
  wire width 2 output 163 \AXI_06_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28679.12-28679.25"
  wire output 164 \AXI_06_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29061.19-29061.31"
  wire width 256 input 530 \AXI_06_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29062.18-29062.37"
  wire width 32 input 531 \AXI_06_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29063.11-29063.23"
  wire input 532 \AXI_06_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28680.12-28680.25"
  wire output 165 \AXI_06_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29064.18-29064.30"
  wire width 32 input 533 \AXI_06_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29065.11-29065.24"
  wire input 534 \AXI_06_WVALID
  attribute \invertible_pin "IS_AXI_07_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29067.11-29067.22"
  wire input 535 \AXI_07_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29068.18-29068.31"
  wire width 37 input 536 \AXI_07_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29069.17-29069.31"
  wire width 2 input 537 \AXI_07_ARBURST
  attribute \invertible_pin "IS_AXI_07_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29071.11-29071.26"
  wire input 538 \AXI_07_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29072.17-29072.28"
  wire width 6 input 539 \AXI_07_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29073.17-29073.29"
  wire width 4 input 540 \AXI_07_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28681.12-28681.26"
  wire output 166 \AXI_07_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29074.17-29074.30"
  wire width 3 input 541 \AXI_07_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29075.11-29075.25"
  wire input 542 \AXI_07_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29076.18-29076.31"
  wire width 37 input 543 \AXI_07_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29077.17-29077.31"
  wire width 2 input 544 \AXI_07_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29078.17-29078.28"
  wire width 6 input 545 \AXI_07_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29079.17-29079.29"
  wire width 4 input 546 \AXI_07_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28682.12-28682.26"
  wire output 167 \AXI_07_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29080.17-29080.30"
  wire width 3 input 547 \AXI_07_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29081.11-29081.25"
  wire input 548 \AXI_07_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28683.18-28683.28"
  wire width 6 output 168 \AXI_07_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29082.11-29082.24"
  wire input 549 \AXI_07_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28684.18-28684.30"
  wire width 2 output 169 \AXI_07_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28685.12-28685.25"
  wire output 170 \AXI_07_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28686.18-28686.38"
  wire width 2 output 171 \AXI_07_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28687.12-28687.30"
  wire output 172 \AXI_07_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28688.18-28688.45"
  wire width 8 output 173 \AXI_07_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28689.19-28689.43"
  wire width 21 output 174 \AXI_07_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28690.18-28690.43"
  wire width 8 output 175 \AXI_07_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28691.18-28691.44"
  wire width 2 output 176 \AXI_07_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28692.12-28692.36"
  wire output 177 \AXI_07_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29083.11-29083.34"
  wire input 550 \AXI_07_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28693.12-28693.33"
  wire output 178 \AXI_07_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28694.12-28694.35"
  wire output 179 \AXI_07_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28695.12-28695.32"
  wire output 180 \AXI_07_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28696.20-28696.32"
  wire width 256 output 181 \AXI_07_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28697.19-28697.38"
  wire width 32 output 182 \AXI_07_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28698.18-28698.28"
  wire width 6 output 183 \AXI_07_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28699.12-28699.24"
  wire output 184 \AXI_07_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29084.11-29084.24"
  wire input 551 \AXI_07_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28700.18-28700.30"
  wire width 2 output 185 \AXI_07_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28701.12-28701.25"
  wire output 186 \AXI_07_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29085.19-29085.31"
  wire width 256 input 552 \AXI_07_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29086.18-29086.37"
  wire width 32 input 553 \AXI_07_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29087.11-29087.23"
  wire input 554 \AXI_07_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28702.12-28702.25"
  wire output 187 \AXI_07_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29088.18-29088.30"
  wire width 32 input 555 \AXI_07_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29089.11-29089.24"
  wire input 556 \AXI_07_WVALID
  attribute \invertible_pin "IS_AXI_08_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29091.11-29091.22"
  wire input 557 \AXI_08_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29092.18-29092.31"
  wire width 37 input 558 \AXI_08_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29093.17-29093.31"
  wire width 2 input 559 \AXI_08_ARBURST
  attribute \invertible_pin "IS_AXI_08_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29095.11-29095.26"
  wire input 560 \AXI_08_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29096.17-29096.28"
  wire width 6 input 561 \AXI_08_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29097.17-29097.29"
  wire width 4 input 562 \AXI_08_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28703.12-28703.26"
  wire output 188 \AXI_08_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29098.17-29098.30"
  wire width 3 input 563 \AXI_08_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29099.11-29099.25"
  wire input 564 \AXI_08_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29100.18-29100.31"
  wire width 37 input 565 \AXI_08_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29101.17-29101.31"
  wire width 2 input 566 \AXI_08_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29102.17-29102.28"
  wire width 6 input 567 \AXI_08_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29103.17-29103.29"
  wire width 4 input 568 \AXI_08_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28704.12-28704.26"
  wire output 189 \AXI_08_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29104.17-29104.30"
  wire width 3 input 569 \AXI_08_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29105.11-29105.25"
  wire input 570 \AXI_08_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28705.18-28705.28"
  wire width 6 output 190 \AXI_08_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29106.11-29106.24"
  wire input 571 \AXI_08_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28706.18-28706.30"
  wire width 2 output 191 \AXI_08_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28707.12-28707.25"
  wire output 192 \AXI_08_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28708.18-28708.38"
  wire width 2 output 193 \AXI_08_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28709.12-28709.30"
  wire output 194 \AXI_08_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28710.18-28710.45"
  wire width 8 output 195 \AXI_08_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28711.19-28711.43"
  wire width 21 output 196 \AXI_08_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28712.18-28712.43"
  wire width 8 output 197 \AXI_08_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28713.18-28713.44"
  wire width 2 output 198 \AXI_08_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28714.12-28714.36"
  wire output 199 \AXI_08_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29107.11-29107.34"
  wire input 572 \AXI_08_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28715.12-28715.33"
  wire output 200 \AXI_08_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28716.12-28716.35"
  wire output 201 \AXI_08_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28717.12-28717.32"
  wire output 202 \AXI_08_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28718.18-28718.34"
  wire width 6 output 203 \AXI_08_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28719.18-28719.35"
  wire width 8 output 204 \AXI_08_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28720.20-28720.32"
  wire width 256 output 205 \AXI_08_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28721.19-28721.38"
  wire width 32 output 206 \AXI_08_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28722.18-28722.28"
  wire width 6 output 207 \AXI_08_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28723.12-28723.24"
  wire output 208 \AXI_08_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29108.11-29108.24"
  wire input 573 \AXI_08_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28724.18-28724.30"
  wire width 2 output 209 \AXI_08_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28725.12-28725.25"
  wire output 210 \AXI_08_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29109.19-29109.31"
  wire width 256 input 574 \AXI_08_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29110.18-29110.37"
  wire width 32 input 575 \AXI_08_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29111.11-29111.23"
  wire input 576 \AXI_08_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28726.12-28726.25"
  wire output 211 \AXI_08_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29112.18-29112.30"
  wire width 32 input 577 \AXI_08_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29113.11-29113.24"
  wire input 578 \AXI_08_WVALID
  attribute \invertible_pin "IS_AXI_09_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29115.11-29115.22"
  wire input 579 \AXI_09_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29116.18-29116.31"
  wire width 37 input 580 \AXI_09_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29117.17-29117.31"
  wire width 2 input 581 \AXI_09_ARBURST
  attribute \invertible_pin "IS_AXI_09_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29119.11-29119.26"
  wire input 582 \AXI_09_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29120.17-29120.28"
  wire width 6 input 583 \AXI_09_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29121.17-29121.29"
  wire width 4 input 584 \AXI_09_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28727.12-28727.26"
  wire output 212 \AXI_09_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29122.17-29122.30"
  wire width 3 input 585 \AXI_09_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29123.11-29123.25"
  wire input 586 \AXI_09_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29124.18-29124.31"
  wire width 37 input 587 \AXI_09_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29125.17-29125.31"
  wire width 2 input 588 \AXI_09_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29126.17-29126.28"
  wire width 6 input 589 \AXI_09_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29127.17-29127.29"
  wire width 4 input 590 \AXI_09_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28728.12-28728.26"
  wire output 213 \AXI_09_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29128.17-29128.30"
  wire width 3 input 591 \AXI_09_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29129.11-29129.25"
  wire input 592 \AXI_09_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28729.18-28729.28"
  wire width 6 output 214 \AXI_09_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29130.11-29130.24"
  wire input 593 \AXI_09_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28730.18-28730.30"
  wire width 2 output 215 \AXI_09_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28731.12-28731.25"
  wire output 216 \AXI_09_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28732.18-28732.38"
  wire width 2 output 217 \AXI_09_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28733.12-28733.30"
  wire output 218 \AXI_09_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28734.18-28734.45"
  wire width 8 output 219 \AXI_09_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28735.19-28735.43"
  wire width 21 output 220 \AXI_09_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28736.18-28736.43"
  wire width 8 output 221 \AXI_09_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28737.18-28737.44"
  wire width 2 output 222 \AXI_09_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28738.12-28738.36"
  wire output 223 \AXI_09_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29131.11-29131.34"
  wire input 594 \AXI_09_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28739.12-28739.33"
  wire output 224 \AXI_09_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28740.12-28740.35"
  wire output 225 \AXI_09_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28741.12-28741.32"
  wire output 226 \AXI_09_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28742.20-28742.32"
  wire width 256 output 227 \AXI_09_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28743.19-28743.38"
  wire width 32 output 228 \AXI_09_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28744.18-28744.28"
  wire width 6 output 229 \AXI_09_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28745.12-28745.24"
  wire output 230 \AXI_09_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29132.11-29132.24"
  wire input 595 \AXI_09_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28746.18-28746.30"
  wire width 2 output 231 \AXI_09_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28747.12-28747.25"
  wire output 232 \AXI_09_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29133.19-29133.31"
  wire width 256 input 596 \AXI_09_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29134.18-29134.37"
  wire width 32 input 597 \AXI_09_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29135.11-29135.23"
  wire input 598 \AXI_09_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28748.12-28748.25"
  wire output 233 \AXI_09_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29136.18-29136.30"
  wire width 32 input 599 \AXI_09_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29137.11-29137.24"
  wire input 600 \AXI_09_WVALID
  attribute \invertible_pin "IS_AXI_10_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29139.11-29139.22"
  wire input 601 \AXI_10_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29140.18-29140.31"
  wire width 37 input 602 \AXI_10_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29141.17-29141.31"
  wire width 2 input 603 \AXI_10_ARBURST
  attribute \invertible_pin "IS_AXI_10_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29143.11-29143.26"
  wire input 604 \AXI_10_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29144.17-29144.28"
  wire width 6 input 605 \AXI_10_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29145.17-29145.29"
  wire width 4 input 606 \AXI_10_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28749.12-28749.26"
  wire output 234 \AXI_10_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29146.17-29146.30"
  wire width 3 input 607 \AXI_10_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29147.11-29147.25"
  wire input 608 \AXI_10_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29148.18-29148.31"
  wire width 37 input 609 \AXI_10_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29149.17-29149.31"
  wire width 2 input 610 \AXI_10_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29150.17-29150.28"
  wire width 6 input 611 \AXI_10_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29151.17-29151.29"
  wire width 4 input 612 \AXI_10_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28750.12-28750.26"
  wire output 235 \AXI_10_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29152.17-29152.30"
  wire width 3 input 613 \AXI_10_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29153.11-29153.25"
  wire input 614 \AXI_10_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28751.18-28751.28"
  wire width 6 output 236 \AXI_10_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29154.11-29154.24"
  wire input 615 \AXI_10_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28752.18-28752.30"
  wire width 2 output 237 \AXI_10_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28753.12-28753.25"
  wire output 238 \AXI_10_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28754.18-28754.38"
  wire width 2 output 239 \AXI_10_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28755.12-28755.30"
  wire output 240 \AXI_10_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28756.18-28756.45"
  wire width 8 output 241 \AXI_10_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28757.19-28757.43"
  wire width 21 output 242 \AXI_10_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28758.18-28758.43"
  wire width 8 output 243 \AXI_10_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28759.18-28759.44"
  wire width 2 output 244 \AXI_10_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28760.12-28760.36"
  wire output 245 \AXI_10_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29155.11-29155.34"
  wire input 616 \AXI_10_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28761.12-28761.33"
  wire output 246 \AXI_10_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28762.12-28762.35"
  wire output 247 \AXI_10_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28763.12-28763.32"
  wire output 248 \AXI_10_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28764.18-28764.34"
  wire width 6 output 249 \AXI_10_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28765.18-28765.35"
  wire width 8 output 250 \AXI_10_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28766.20-28766.32"
  wire width 256 output 251 \AXI_10_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28767.19-28767.38"
  wire width 32 output 252 \AXI_10_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28768.18-28768.28"
  wire width 6 output 253 \AXI_10_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28769.12-28769.24"
  wire output 254 \AXI_10_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29156.11-29156.24"
  wire input 617 \AXI_10_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28770.18-28770.30"
  wire width 2 output 255 \AXI_10_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28771.12-28771.25"
  wire output 256 \AXI_10_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29157.19-29157.31"
  wire width 256 input 618 \AXI_10_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29158.18-29158.37"
  wire width 32 input 619 \AXI_10_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29159.11-29159.23"
  wire input 620 \AXI_10_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28772.12-28772.25"
  wire output 257 \AXI_10_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29160.18-29160.30"
  wire width 32 input 621 \AXI_10_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29161.11-29161.24"
  wire input 622 \AXI_10_WVALID
  attribute \invertible_pin "IS_AXI_11_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29163.11-29163.22"
  wire input 623 \AXI_11_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29164.18-29164.31"
  wire width 37 input 624 \AXI_11_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29165.17-29165.31"
  wire width 2 input 625 \AXI_11_ARBURST
  attribute \invertible_pin "IS_AXI_11_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29167.11-29167.26"
  wire input 626 \AXI_11_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29168.17-29168.28"
  wire width 6 input 627 \AXI_11_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29169.17-29169.29"
  wire width 4 input 628 \AXI_11_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28773.12-28773.26"
  wire output 258 \AXI_11_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29170.17-29170.30"
  wire width 3 input 629 \AXI_11_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29171.11-29171.25"
  wire input 630 \AXI_11_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29172.18-29172.31"
  wire width 37 input 631 \AXI_11_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29173.17-29173.31"
  wire width 2 input 632 \AXI_11_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29174.17-29174.28"
  wire width 6 input 633 \AXI_11_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29175.17-29175.29"
  wire width 4 input 634 \AXI_11_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28774.12-28774.26"
  wire output 259 \AXI_11_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29176.17-29176.30"
  wire width 3 input 635 \AXI_11_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29177.11-29177.25"
  wire input 636 \AXI_11_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28775.18-28775.28"
  wire width 6 output 260 \AXI_11_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29178.11-29178.24"
  wire input 637 \AXI_11_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28776.18-28776.30"
  wire width 2 output 261 \AXI_11_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28777.12-28777.25"
  wire output 262 \AXI_11_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28778.18-28778.38"
  wire width 2 output 263 \AXI_11_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28779.12-28779.30"
  wire output 264 \AXI_11_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28780.18-28780.45"
  wire width 8 output 265 \AXI_11_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28781.19-28781.43"
  wire width 21 output 266 \AXI_11_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28782.18-28782.43"
  wire width 8 output 267 \AXI_11_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28783.18-28783.44"
  wire width 2 output 268 \AXI_11_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28784.12-28784.36"
  wire output 269 \AXI_11_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29179.11-29179.34"
  wire input 638 \AXI_11_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28785.12-28785.33"
  wire output 270 \AXI_11_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28786.12-28786.35"
  wire output 271 \AXI_11_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28787.12-28787.32"
  wire output 272 \AXI_11_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28788.20-28788.32"
  wire width 256 output 273 \AXI_11_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28789.19-28789.38"
  wire width 32 output 274 \AXI_11_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28790.18-28790.28"
  wire width 6 output 275 \AXI_11_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28791.12-28791.24"
  wire output 276 \AXI_11_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29180.11-29180.24"
  wire input 639 \AXI_11_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28792.18-28792.30"
  wire width 2 output 277 \AXI_11_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28793.12-28793.25"
  wire output 278 \AXI_11_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29181.19-29181.31"
  wire width 256 input 640 \AXI_11_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29182.18-29182.37"
  wire width 32 input 641 \AXI_11_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29183.11-29183.23"
  wire input 642 \AXI_11_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28794.12-28794.25"
  wire output 279 \AXI_11_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29184.18-29184.30"
  wire width 32 input 643 \AXI_11_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29185.11-29185.24"
  wire input 644 \AXI_11_WVALID
  attribute \invertible_pin "IS_AXI_12_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29187.11-29187.22"
  wire input 645 \AXI_12_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29188.18-29188.31"
  wire width 37 input 646 \AXI_12_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29189.17-29189.31"
  wire width 2 input 647 \AXI_12_ARBURST
  attribute \invertible_pin "IS_AXI_12_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29191.11-29191.26"
  wire input 648 \AXI_12_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29192.17-29192.28"
  wire width 6 input 649 \AXI_12_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29193.17-29193.29"
  wire width 4 input 650 \AXI_12_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28795.12-28795.26"
  wire output 280 \AXI_12_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29194.17-29194.30"
  wire width 3 input 651 \AXI_12_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29195.11-29195.25"
  wire input 652 \AXI_12_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29196.18-29196.31"
  wire width 37 input 653 \AXI_12_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29197.17-29197.31"
  wire width 2 input 654 \AXI_12_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29198.17-29198.28"
  wire width 6 input 655 \AXI_12_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29199.17-29199.29"
  wire width 4 input 656 \AXI_12_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28796.12-28796.26"
  wire output 281 \AXI_12_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29200.17-29200.30"
  wire width 3 input 657 \AXI_12_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29201.11-29201.25"
  wire input 658 \AXI_12_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28797.18-28797.28"
  wire width 6 output 282 \AXI_12_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29202.11-29202.24"
  wire input 659 \AXI_12_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28798.18-28798.30"
  wire width 2 output 283 \AXI_12_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28799.12-28799.25"
  wire output 284 \AXI_12_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28800.18-28800.38"
  wire width 2 output 285 \AXI_12_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28801.12-28801.30"
  wire output 286 \AXI_12_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28802.18-28802.45"
  wire width 8 output 287 \AXI_12_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28803.19-28803.43"
  wire width 21 output 288 \AXI_12_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28804.18-28804.43"
  wire width 8 output 289 \AXI_12_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28805.18-28805.44"
  wire width 2 output 290 \AXI_12_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28806.12-28806.36"
  wire output 291 \AXI_12_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29203.11-29203.34"
  wire input 660 \AXI_12_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28807.12-28807.33"
  wire output 292 \AXI_12_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28808.12-28808.35"
  wire output 293 \AXI_12_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28809.12-28809.32"
  wire output 294 \AXI_12_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28810.18-28810.34"
  wire width 6 output 295 \AXI_12_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28811.18-28811.35"
  wire width 8 output 296 \AXI_12_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28812.20-28812.32"
  wire width 256 output 297 \AXI_12_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28813.19-28813.38"
  wire width 32 output 298 \AXI_12_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28814.18-28814.28"
  wire width 6 output 299 \AXI_12_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28815.12-28815.24"
  wire output 300 \AXI_12_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29204.11-29204.24"
  wire input 661 \AXI_12_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28816.18-28816.30"
  wire width 2 output 301 \AXI_12_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28817.12-28817.25"
  wire output 302 \AXI_12_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29205.19-29205.31"
  wire width 256 input 662 \AXI_12_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29206.18-29206.37"
  wire width 32 input 663 \AXI_12_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29207.11-29207.23"
  wire input 664 \AXI_12_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28818.12-28818.25"
  wire output 303 \AXI_12_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29208.18-29208.30"
  wire width 32 input 665 \AXI_12_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29209.11-29209.24"
  wire input 666 \AXI_12_WVALID
  attribute \invertible_pin "IS_AXI_13_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29211.11-29211.22"
  wire input 667 \AXI_13_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29212.18-29212.31"
  wire width 37 input 668 \AXI_13_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29213.17-29213.31"
  wire width 2 input 669 \AXI_13_ARBURST
  attribute \invertible_pin "IS_AXI_13_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29215.11-29215.26"
  wire input 670 \AXI_13_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29216.17-29216.28"
  wire width 6 input 671 \AXI_13_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29217.17-29217.29"
  wire width 4 input 672 \AXI_13_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28819.12-28819.26"
  wire output 304 \AXI_13_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29218.17-29218.30"
  wire width 3 input 673 \AXI_13_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29219.11-29219.25"
  wire input 674 \AXI_13_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29220.18-29220.31"
  wire width 37 input 675 \AXI_13_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29221.17-29221.31"
  wire width 2 input 676 \AXI_13_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29222.17-29222.28"
  wire width 6 input 677 \AXI_13_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29223.17-29223.29"
  wire width 4 input 678 \AXI_13_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28820.12-28820.26"
  wire output 305 \AXI_13_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29224.17-29224.30"
  wire width 3 input 679 \AXI_13_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29225.11-29225.25"
  wire input 680 \AXI_13_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28821.18-28821.28"
  wire width 6 output 306 \AXI_13_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29226.11-29226.24"
  wire input 681 \AXI_13_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28822.18-28822.30"
  wire width 2 output 307 \AXI_13_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28823.12-28823.25"
  wire output 308 \AXI_13_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28824.18-28824.38"
  wire width 2 output 309 \AXI_13_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28825.12-28825.30"
  wire output 310 \AXI_13_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28826.18-28826.45"
  wire width 8 output 311 \AXI_13_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28827.19-28827.43"
  wire width 21 output 312 \AXI_13_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28828.18-28828.43"
  wire width 8 output 313 \AXI_13_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28829.18-28829.44"
  wire width 2 output 314 \AXI_13_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28830.12-28830.36"
  wire output 315 \AXI_13_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29227.11-29227.34"
  wire input 682 \AXI_13_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28831.12-28831.33"
  wire output 316 \AXI_13_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28832.12-28832.35"
  wire output 317 \AXI_13_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28833.12-28833.32"
  wire output 318 \AXI_13_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28834.20-28834.32"
  wire width 256 output 319 \AXI_13_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28835.19-28835.38"
  wire width 32 output 320 \AXI_13_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28836.18-28836.28"
  wire width 6 output 321 \AXI_13_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28837.12-28837.24"
  wire output 322 \AXI_13_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29228.11-29228.24"
  wire input 683 \AXI_13_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28838.18-28838.30"
  wire width 2 output 323 \AXI_13_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28839.12-28839.25"
  wire output 324 \AXI_13_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29229.19-29229.31"
  wire width 256 input 684 \AXI_13_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29230.18-29230.37"
  wire width 32 input 685 \AXI_13_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29231.11-29231.23"
  wire input 686 \AXI_13_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28840.12-28840.25"
  wire output 325 \AXI_13_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29232.18-29232.30"
  wire width 32 input 687 \AXI_13_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29233.11-29233.24"
  wire input 688 \AXI_13_WVALID
  attribute \invertible_pin "IS_AXI_14_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29235.11-29235.22"
  wire input 689 \AXI_14_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29236.18-29236.31"
  wire width 37 input 690 \AXI_14_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29237.17-29237.31"
  wire width 2 input 691 \AXI_14_ARBURST
  attribute \invertible_pin "IS_AXI_14_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29239.11-29239.26"
  wire input 692 \AXI_14_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29240.17-29240.28"
  wire width 6 input 693 \AXI_14_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29241.17-29241.29"
  wire width 4 input 694 \AXI_14_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28841.12-28841.26"
  wire output 326 \AXI_14_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29242.17-29242.30"
  wire width 3 input 695 \AXI_14_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29243.11-29243.25"
  wire input 696 \AXI_14_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29244.18-29244.31"
  wire width 37 input 697 \AXI_14_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29245.17-29245.31"
  wire width 2 input 698 \AXI_14_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29246.17-29246.28"
  wire width 6 input 699 \AXI_14_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29247.17-29247.29"
  wire width 4 input 700 \AXI_14_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28842.12-28842.26"
  wire output 327 \AXI_14_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29248.17-29248.30"
  wire width 3 input 701 \AXI_14_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29249.11-29249.25"
  wire input 702 \AXI_14_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28843.18-28843.28"
  wire width 6 output 328 \AXI_14_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29250.11-29250.24"
  wire input 703 \AXI_14_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28844.18-28844.30"
  wire width 2 output 329 \AXI_14_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28845.12-28845.25"
  wire output 330 \AXI_14_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28846.18-28846.38"
  wire width 2 output 331 \AXI_14_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28847.12-28847.30"
  wire output 332 \AXI_14_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28848.18-28848.45"
  wire width 8 output 333 \AXI_14_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28849.19-28849.43"
  wire width 21 output 334 \AXI_14_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28850.18-28850.43"
  wire width 8 output 335 \AXI_14_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28851.18-28851.44"
  wire width 2 output 336 \AXI_14_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28852.12-28852.36"
  wire output 337 \AXI_14_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29251.11-29251.34"
  wire input 704 \AXI_14_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28853.12-28853.33"
  wire output 338 \AXI_14_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28854.12-28854.35"
  wire output 339 \AXI_14_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28855.12-28855.32"
  wire output 340 \AXI_14_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28856.18-28856.34"
  wire width 6 output 341 \AXI_14_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28857.18-28857.35"
  wire width 8 output 342 \AXI_14_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28858.20-28858.32"
  wire width 256 output 343 \AXI_14_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28859.19-28859.38"
  wire width 32 output 344 \AXI_14_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28860.18-28860.28"
  wire width 6 output 345 \AXI_14_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28861.12-28861.24"
  wire output 346 \AXI_14_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29252.11-29252.24"
  wire input 705 \AXI_14_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28862.18-28862.30"
  wire width 2 output 347 \AXI_14_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28863.12-28863.25"
  wire output 348 \AXI_14_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29253.19-29253.31"
  wire width 256 input 706 \AXI_14_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29254.18-29254.37"
  wire width 32 input 707 \AXI_14_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29255.11-29255.23"
  wire input 708 \AXI_14_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28864.12-28864.25"
  wire output 349 \AXI_14_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29256.18-29256.30"
  wire width 32 input 709 \AXI_14_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29257.11-29257.24"
  wire input 710 \AXI_14_WVALID
  attribute \invertible_pin "IS_AXI_15_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29259.11-29259.22"
  wire input 711 \AXI_15_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29260.18-29260.31"
  wire width 37 input 712 \AXI_15_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29261.17-29261.31"
  wire width 2 input 713 \AXI_15_ARBURST
  attribute \invertible_pin "IS_AXI_15_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29263.11-29263.26"
  wire input 714 \AXI_15_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29264.17-29264.28"
  wire width 6 input 715 \AXI_15_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29265.17-29265.29"
  wire width 4 input 716 \AXI_15_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28865.12-28865.26"
  wire output 350 \AXI_15_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29266.17-29266.30"
  wire width 3 input 717 \AXI_15_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29267.11-29267.25"
  wire input 718 \AXI_15_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29268.18-29268.31"
  wire width 37 input 719 \AXI_15_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29269.17-29269.31"
  wire width 2 input 720 \AXI_15_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29270.17-29270.28"
  wire width 6 input 721 \AXI_15_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29271.17-29271.29"
  wire width 4 input 722 \AXI_15_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28866.12-28866.26"
  wire output 351 \AXI_15_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29272.17-29272.30"
  wire width 3 input 723 \AXI_15_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29273.11-29273.25"
  wire input 724 \AXI_15_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28867.18-28867.28"
  wire width 6 output 352 \AXI_15_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29274.11-29274.24"
  wire input 725 \AXI_15_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28868.18-28868.30"
  wire width 2 output 353 \AXI_15_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28869.12-28869.25"
  wire output 354 \AXI_15_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28870.18-28870.38"
  wire width 2 output 355 \AXI_15_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28871.12-28871.30"
  wire output 356 \AXI_15_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28872.18-28872.45"
  wire width 8 output 357 \AXI_15_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28873.19-28873.43"
  wire width 21 output 358 \AXI_15_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28874.18-28874.43"
  wire width 8 output 359 \AXI_15_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28875.18-28875.44"
  wire width 2 output 360 \AXI_15_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28876.12-28876.36"
  wire output 361 \AXI_15_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29275.11-29275.34"
  wire input 726 \AXI_15_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28877.12-28877.33"
  wire output 362 \AXI_15_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28878.12-28878.35"
  wire output 363 \AXI_15_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28879.12-28879.32"
  wire output 364 \AXI_15_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28880.20-28880.32"
  wire width 256 output 365 \AXI_15_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28881.19-28881.38"
  wire width 32 output 366 \AXI_15_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28882.18-28882.28"
  wire width 6 output 367 \AXI_15_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28883.12-28883.24"
  wire output 368 \AXI_15_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29276.11-29276.24"
  wire input 727 \AXI_15_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28884.18-28884.30"
  wire width 2 output 369 \AXI_15_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28885.12-28885.25"
  wire output 370 \AXI_15_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29277.19-29277.31"
  wire width 256 input 728 \AXI_15_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29278.18-29278.37"
  wire width 32 input 729 \AXI_15_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29279.11-29279.23"
  wire input 730 \AXI_15_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28886.12-28886.25"
  wire output 371 \AXI_15_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29280.18-29280.30"
  wire width 32 input 731 \AXI_15_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29281.11-29281.24"
  wire input 732 \AXI_15_WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29282.11-29282.21"
  wire input 733 \BSCAN_DRCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29283.11-29283.20"
  wire input 734 \BSCAN_TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28887.12-28887.31"
  wire output 372 \DRAM_0_STAT_CATTRIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28888.18-28888.34"
  wire width 3 output 373 \DRAM_0_STAT_TEMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29284.11-29284.22"
  wire input 735 \HBM_REF_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29285.11-29285.22"
  wire input 736 \MBIST_EN_00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29286.11-29286.22"
  wire input 737 \MBIST_EN_01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29287.11-29287.22"
  wire input 738 \MBIST_EN_02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29288.11-29288.22"
  wire input 739 \MBIST_EN_03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29289.11-29289.22"
  wire input 740 \MBIST_EN_04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29290.11-29290.22"
  wire input 741 \MBIST_EN_05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29291.11-29291.22"
  wire input 742 \MBIST_EN_06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29292.11-29292.22"
  wire input 743 \MBIST_EN_07
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28295.1-28297.10"
module \HBM_REF_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28296.11-28296.18"
  wire input 1 \REF_CLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28300.1-28322.10"
module \HBM_SNGLBLI_INTF_APB
  parameter \CLK_SEL "FALSE"
  parameter \IS_PCLK_INVERTED 1'0
  parameter \IS_PRESET_N_INVERTED 1'0
  parameter \MC_ENABLE "FALSE"
  parameter \PHY_ENABLE "FALSE"
  parameter \PHY_PCLK_INVERT "FALSE"
  parameter \SWITCH_ENABLE "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28308.12-28308.24"
  wire output 1 \CATTRIP_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28313.18-28313.23"
  wire width 22 input 6 \PADDR
  attribute \invertible_pin "IS_PCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28315.11-28315.15"
  wire input 7 \PCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28316.11-28316.18"
  wire input 8 \PENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28309.19-28309.30"
  wire width 32 output 2 \PRDATA_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28310.12-28310.23"
  wire output 3 \PREADY_PIPE
  attribute \invertible_pin "IS_PRESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28318.11-28318.19"
  wire input 9 \PRESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28319.11-28319.15"
  wire input 10 \PSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28311.12-28311.24"
  wire output 4 \PSLVERR_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28320.18-28320.24"
  wire width 32 input 11 \PWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28321.11-28321.17"
  wire input 12 \PWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28312.18-28312.27"
  wire width 3 output 5 \TEMP_PIPE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28325.1-28390.10"
module \HBM_SNGLBLI_INTF_AXI
  parameter \CLK_SEL "FALSE"
  parameter \DATARATE 1800
  parameter \IS_ACLK_INVERTED 1'0
  parameter \IS_ARESET_N_INVERTED 1'0
  parameter \MC_ENABLE "FALSE"
  parameter \PAGEHIT_PERCENT 75
  parameter \PHY_ENABLE "FALSE"
  parameter \READ_PERCENT 50
  parameter \SWITCH_ENABLE "FALSE"
  parameter \WRITE_PERCENT 50
  attribute \invertible_pin "IS_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28365.11-28365.15"
  wire input 29 \ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28366.18-28366.24"
  wire width 37 input 30 \ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28367.17-28367.24"
  wire width 2 input 31 \ARBURST
  attribute \invertible_pin "IS_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28369.11-28369.19"
  wire input 32 \ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28370.17-28370.21"
  wire width 6 input 33 \ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28371.17-28371.22"
  wire width 4 input 34 \ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28336.12-28336.24"
  wire output 1 \ARREADY_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28372.17-28372.23"
  wire width 3 input 35 \ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28373.11-28373.18"
  wire input 36 \ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28374.18-28374.24"
  wire width 37 input 37 \AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28375.17-28375.24"
  wire width 2 input 38 \AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28376.17-28376.21"
  wire width 6 input 39 \AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28377.17-28377.22"
  wire width 4 input 40 \AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28337.12-28337.24"
  wire output 2 \AWREADY_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28378.17-28378.23"
  wire width 3 input 41 \AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28379.11-28379.18"
  wire input 42 \AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28338.18-28338.26"
  wire width 6 output 3 \BID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28380.11-28380.17"
  wire input 43 \BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28339.18-28339.28"
  wire width 2 output 4 \BRESP_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28381.11-28381.19"
  wire input 44 \BSCAN_CK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28340.12-28340.23"
  wire output 5 \BVALID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28341.18-28341.36"
  wire width 2 output 6 \DFI_AW_AERR_N_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28342.12-28342.23"
  wire output 7 \DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28343.12-28343.32"
  wire output 8 \DFI_CTRLUPD_ACK_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28344.18-28344.43"
  wire width 8 output 9 \DFI_DBI_BYTE_DISABLE_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28345.19-28345.41"
  wire width 21 output 10 \DFI_DW_RDDATA_DBI_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28346.18-28346.41"
  wire width 8 output 11 \DFI_DW_RDDATA_DERR_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28347.18-28347.46"
  wire width 2 output 12 \DFI_DW_RDDATA_PAR_VALID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28348.18-28348.42"
  wire width 2 output 13 \DFI_DW_RDDATA_VALID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28349.12-28349.34"
  wire output 14 \DFI_INIT_COMPLETE_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28382.11-28382.27"
  wire input 45 \DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28350.12-28350.31"
  wire output 15 \DFI_PHYUPD_REQ_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28351.12-28351.32"
  wire output 16 \DFI_PHYUPD_TYPE_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28352.12-28352.33"
  wire output 17 \DFI_PHY_LP_STATE_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28353.12-28353.25"
  wire output 18 \DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28383.11-28383.19"
  wire input 46 \MBIST_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28354.18-28354.27"
  wire width 6 output 19 \MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28355.18-28355.28"
  wire width 8 output 20 \PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28356.19-28356.36"
  wire width 32 output 21 \RDATA_PARITY_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28357.20-28357.30"
  wire width 256 output 22 \RDATA_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28358.18-28358.26"
  wire width 6 output 23 \RID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28359.12-28359.22"
  wire output 24 \RLAST_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28384.11-28384.17"
  wire input 47 \RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28360.18-28360.28"
  wire width 2 output 25 \RRESP_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28361.12-28361.23"
  wire output 26 \RVALID_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28362.18-28362.24"
  wire width 6 output 27 \STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28385.19-28385.24"
  wire width 256 input 48 \WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28386.18-28386.30"
  wire width 32 input 49 \WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28387.11-28387.16"
  wire input 50 \WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28363.12-28363.23"
  wire output 28 \WREADY_PIPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28388.18-28388.23"
  wire width 32 input 51 \WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28389.11-28389.17"
  wire input 52 \WVALID
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29296.1-31092.10"
module \HBM_TWO_STACK_INTF
  parameter \CLK_SEL_00 "FALSE"
  parameter \CLK_SEL_01 "FALSE"
  parameter \CLK_SEL_02 "FALSE"
  parameter \CLK_SEL_03 "FALSE"
  parameter \CLK_SEL_04 "FALSE"
  parameter \CLK_SEL_05 "FALSE"
  parameter \CLK_SEL_06 "FALSE"
  parameter \CLK_SEL_07 "FALSE"
  parameter \CLK_SEL_08 "FALSE"
  parameter \CLK_SEL_09 "FALSE"
  parameter \CLK_SEL_10 "FALSE"
  parameter \CLK_SEL_11 "FALSE"
  parameter \CLK_SEL_12 "FALSE"
  parameter \CLK_SEL_13 "FALSE"
  parameter \CLK_SEL_14 "FALSE"
  parameter \CLK_SEL_15 "FALSE"
  parameter \CLK_SEL_16 "FALSE"
  parameter \CLK_SEL_17 "FALSE"
  parameter \CLK_SEL_18 "FALSE"
  parameter \CLK_SEL_19 "FALSE"
  parameter \CLK_SEL_20 "FALSE"
  parameter \CLK_SEL_21 "FALSE"
  parameter \CLK_SEL_22 "FALSE"
  parameter \CLK_SEL_23 "FALSE"
  parameter \CLK_SEL_24 "FALSE"
  parameter \CLK_SEL_25 "FALSE"
  parameter \CLK_SEL_26 "FALSE"
  parameter \CLK_SEL_27 "FALSE"
  parameter \CLK_SEL_28 "FALSE"
  parameter \CLK_SEL_29 "FALSE"
  parameter \CLK_SEL_30 "FALSE"
  parameter \CLK_SEL_31 "FALSE"
  parameter \DATARATE_00 1800
  parameter \DATARATE_01 1800
  parameter \DATARATE_02 1800
  parameter \DATARATE_03 1800
  parameter \DATARATE_04 1800
  parameter \DATARATE_05 1800
  parameter \DATARATE_06 1800
  parameter \DATARATE_07 1800
  parameter \DATARATE_08 1800
  parameter \DATARATE_09 1800
  parameter \DATARATE_10 1800
  parameter \DATARATE_11 1800
  parameter \DATARATE_12 1800
  parameter \DATARATE_13 1800
  parameter \DATARATE_14 1800
  parameter \DATARATE_15 1800
  parameter \DA_LOCKOUT_0 "FALSE"
  parameter \DA_LOCKOUT_1 "FALSE"
  parameter \IS_APB_0_PCLK_INVERTED 1'0
  parameter \IS_APB_0_PRESET_N_INVERTED 1'0
  parameter \IS_APB_1_PCLK_INVERTED 1'0
  parameter \IS_APB_1_PRESET_N_INVERTED 1'0
  parameter \IS_AXI_00_ACLK_INVERTED 1'0
  parameter \IS_AXI_00_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_01_ACLK_INVERTED 1'0
  parameter \IS_AXI_01_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_02_ACLK_INVERTED 1'0
  parameter \IS_AXI_02_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_03_ACLK_INVERTED 1'0
  parameter \IS_AXI_03_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_04_ACLK_INVERTED 1'0
  parameter \IS_AXI_04_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_05_ACLK_INVERTED 1'0
  parameter \IS_AXI_05_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_06_ACLK_INVERTED 1'0
  parameter \IS_AXI_06_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_07_ACLK_INVERTED 1'0
  parameter \IS_AXI_07_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_08_ACLK_INVERTED 1'0
  parameter \IS_AXI_08_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_09_ACLK_INVERTED 1'0
  parameter \IS_AXI_09_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_10_ACLK_INVERTED 1'0
  parameter \IS_AXI_10_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_11_ACLK_INVERTED 1'0
  parameter \IS_AXI_11_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_12_ACLK_INVERTED 1'0
  parameter \IS_AXI_12_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_13_ACLK_INVERTED 1'0
  parameter \IS_AXI_13_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_14_ACLK_INVERTED 1'0
  parameter \IS_AXI_14_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_15_ACLK_INVERTED 1'0
  parameter \IS_AXI_15_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_16_ACLK_INVERTED 1'0
  parameter \IS_AXI_16_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_17_ACLK_INVERTED 1'0
  parameter \IS_AXI_17_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_18_ACLK_INVERTED 1'0
  parameter \IS_AXI_18_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_19_ACLK_INVERTED 1'0
  parameter \IS_AXI_19_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_20_ACLK_INVERTED 1'0
  parameter \IS_AXI_20_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_21_ACLK_INVERTED 1'0
  parameter \IS_AXI_21_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_22_ACLK_INVERTED 1'0
  parameter \IS_AXI_22_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_23_ACLK_INVERTED 1'0
  parameter \IS_AXI_23_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_24_ACLK_INVERTED 1'0
  parameter \IS_AXI_24_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_25_ACLK_INVERTED 1'0
  parameter \IS_AXI_25_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_26_ACLK_INVERTED 1'0
  parameter \IS_AXI_26_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_27_ACLK_INVERTED 1'0
  parameter \IS_AXI_27_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_28_ACLK_INVERTED 1'0
  parameter \IS_AXI_28_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_29_ACLK_INVERTED 1'0
  parameter \IS_AXI_29_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_30_ACLK_INVERTED 1'0
  parameter \IS_AXI_30_ARESET_N_INVERTED 1'0
  parameter \IS_AXI_31_ACLK_INVERTED 1'0
  parameter \IS_AXI_31_ARESET_N_INVERTED 1'0
  parameter \MC_ENABLE_00 "FALSE"
  parameter \MC_ENABLE_01 "FALSE"
  parameter \MC_ENABLE_02 "FALSE"
  parameter \MC_ENABLE_03 "FALSE"
  parameter \MC_ENABLE_04 "FALSE"
  parameter \MC_ENABLE_05 "FALSE"
  parameter \MC_ENABLE_06 "FALSE"
  parameter \MC_ENABLE_07 "FALSE"
  parameter \MC_ENABLE_08 "FALSE"
  parameter \MC_ENABLE_09 "FALSE"
  parameter \MC_ENABLE_10 "FALSE"
  parameter \MC_ENABLE_11 "FALSE"
  parameter \MC_ENABLE_12 "FALSE"
  parameter \MC_ENABLE_13 "FALSE"
  parameter \MC_ENABLE_14 "FALSE"
  parameter \MC_ENABLE_15 "FALSE"
  parameter \MC_ENABLE_APB_00 "FALSE"
  parameter \MC_ENABLE_APB_01 "FALSE"
  parameter \PAGEHIT_PERCENT_00 75
  parameter \PAGEHIT_PERCENT_01 75
  parameter \PHY_ENABLE_00 "FALSE"
  parameter \PHY_ENABLE_01 "FALSE"
  parameter \PHY_ENABLE_02 "FALSE"
  parameter \PHY_ENABLE_03 "FALSE"
  parameter \PHY_ENABLE_04 "FALSE"
  parameter \PHY_ENABLE_05 "FALSE"
  parameter \PHY_ENABLE_06 "FALSE"
  parameter \PHY_ENABLE_07 "FALSE"
  parameter \PHY_ENABLE_08 "FALSE"
  parameter \PHY_ENABLE_09 "FALSE"
  parameter \PHY_ENABLE_10 "FALSE"
  parameter \PHY_ENABLE_11 "FALSE"
  parameter \PHY_ENABLE_12 "FALSE"
  parameter \PHY_ENABLE_13 "FALSE"
  parameter \PHY_ENABLE_14 "FALSE"
  parameter \PHY_ENABLE_15 "FALSE"
  parameter \PHY_ENABLE_16 "FALSE"
  parameter \PHY_ENABLE_17 "FALSE"
  parameter \PHY_ENABLE_18 "FALSE"
  parameter \PHY_ENABLE_19 "FALSE"
  parameter \PHY_ENABLE_20 "FALSE"
  parameter \PHY_ENABLE_21 "FALSE"
  parameter \PHY_ENABLE_22 "FALSE"
  parameter \PHY_ENABLE_23 "FALSE"
  parameter \PHY_ENABLE_24 "FALSE"
  parameter \PHY_ENABLE_25 "FALSE"
  parameter \PHY_ENABLE_26 "FALSE"
  parameter \PHY_ENABLE_27 "FALSE"
  parameter \PHY_ENABLE_28 "FALSE"
  parameter \PHY_ENABLE_29 "FALSE"
  parameter \PHY_ENABLE_30 "FALSE"
  parameter \PHY_ENABLE_31 "FALSE"
  parameter \PHY_ENABLE_APB_00 "FALSE"
  parameter \PHY_ENABLE_APB_01 "FALSE"
  parameter \PHY_PCLK_INVERT_01 "FALSE"
  parameter \PHY_PCLK_INVERT_02 "FALSE"
  parameter \READ_PERCENT_00 50
  parameter \READ_PERCENT_01 50
  parameter \READ_PERCENT_02 50
  parameter \READ_PERCENT_03 50
  parameter \READ_PERCENT_04 50
  parameter \READ_PERCENT_05 50
  parameter \READ_PERCENT_06 50
  parameter \READ_PERCENT_07 50
  parameter \READ_PERCENT_08 50
  parameter \READ_PERCENT_09 50
  parameter \READ_PERCENT_10 50
  parameter \READ_PERCENT_11 50
  parameter \READ_PERCENT_12 50
  parameter \READ_PERCENT_13 50
  parameter \READ_PERCENT_14 50
  parameter \READ_PERCENT_15 50
  parameter \READ_PERCENT_16 50
  parameter \READ_PERCENT_17 50
  parameter \READ_PERCENT_18 50
  parameter \READ_PERCENT_19 50
  parameter \READ_PERCENT_20 50
  parameter \READ_PERCENT_21 50
  parameter \READ_PERCENT_22 50
  parameter \READ_PERCENT_23 50
  parameter \READ_PERCENT_24 50
  parameter \READ_PERCENT_25 50
  parameter \READ_PERCENT_26 50
  parameter \READ_PERCENT_27 50
  parameter \READ_PERCENT_28 50
  parameter \READ_PERCENT_29 50
  parameter \READ_PERCENT_30 50
  parameter \READ_PERCENT_31 50
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SWITCH_ENABLE_00 "FALSE"
  parameter \SWITCH_ENABLE_01 "FALSE"
  parameter \WRITE_PERCENT_00 50
  parameter \WRITE_PERCENT_01 50
  parameter \WRITE_PERCENT_02 50
  parameter \WRITE_PERCENT_03 50
  parameter \WRITE_PERCENT_04 50
  parameter \WRITE_PERCENT_05 50
  parameter \WRITE_PERCENT_06 50
  parameter \WRITE_PERCENT_07 50
  parameter \WRITE_PERCENT_08 50
  parameter \WRITE_PERCENT_09 50
  parameter \WRITE_PERCENT_10 50
  parameter \WRITE_PERCENT_11 50
  parameter \WRITE_PERCENT_12 50
  parameter \WRITE_PERCENT_13 50
  parameter \WRITE_PERCENT_14 50
  parameter \WRITE_PERCENT_15 50
  parameter \WRITE_PERCENT_16 50
  parameter \WRITE_PERCENT_17 50
  parameter \WRITE_PERCENT_18 50
  parameter \WRITE_PERCENT_19 50
  parameter \WRITE_PERCENT_20 50
  parameter \WRITE_PERCENT_21 50
  parameter \WRITE_PERCENT_22 50
  parameter \WRITE_PERCENT_23 50
  parameter \WRITE_PERCENT_24 50
  parameter \WRITE_PERCENT_25 50
  parameter \WRITE_PERCENT_26 50
  parameter \WRITE_PERCENT_27 50
  parameter \WRITE_PERCENT_28 50
  parameter \WRITE_PERCENT_29 50
  parameter \WRITE_PERCENT_30 50
  parameter \WRITE_PERCENT_31 50
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30284.18-30284.29"
  wire width 22 input 747 \APB_0_PADDR
  attribute \invertible_pin "IS_APB_0_PCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30286.11-30286.21"
  wire input 748 \APB_0_PCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30287.11-30287.24"
  wire input 749 \APB_0_PENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29538.19-29538.31"
  wire width 32 output 1 \APB_0_PRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29539.12-29539.24"
  wire output 2 \APB_0_PREADY
  attribute \invertible_pin "IS_APB_0_PRESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30289.11-30289.25"
  wire input 750 \APB_0_PRESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30290.11-30290.21"
  wire input 751 \APB_0_PSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29540.12-29540.25"
  wire output 3 \APB_0_PSLVERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30291.18-30291.30"
  wire width 32 input 752 \APB_0_PWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30292.11-30292.23"
  wire input 753 \APB_0_PWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30293.18-30293.29"
  wire width 22 input 754 \APB_1_PADDR
  attribute \invertible_pin "IS_APB_1_PCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30295.11-30295.21"
  wire input 755 \APB_1_PCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30296.11-30296.24"
  wire input 756 \APB_1_PENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29541.19-29541.31"
  wire width 32 output 4 \APB_1_PRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29542.12-29542.24"
  wire output 5 \APB_1_PREADY
  attribute \invertible_pin "IS_APB_1_PRESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30298.11-30298.25"
  wire input 757 \APB_1_PRESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30299.11-30299.21"
  wire input 758 \APB_1_PSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29543.12-29543.25"
  wire output 6 \APB_1_PSLVERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30300.18-30300.30"
  wire width 32 input 759 \APB_1_PWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30301.11-30301.23"
  wire input 760 \APB_1_PWRITE
  attribute \invertible_pin "IS_AXI_00_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30303.11-30303.22"
  wire input 761 \AXI_00_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30304.18-30304.31"
  wire width 37 input 762 \AXI_00_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30305.17-30305.31"
  wire width 2 input 763 \AXI_00_ARBURST
  attribute \invertible_pin "IS_AXI_00_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30307.11-30307.26"
  wire input 764 \AXI_00_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30308.17-30308.28"
  wire width 6 input 765 \AXI_00_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30309.17-30309.29"
  wire width 4 input 766 \AXI_00_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29544.12-29544.26"
  wire output 7 \AXI_00_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30310.17-30310.30"
  wire width 3 input 767 \AXI_00_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30311.11-30311.25"
  wire input 768 \AXI_00_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30312.18-30312.31"
  wire width 37 input 769 \AXI_00_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30313.17-30313.31"
  wire width 2 input 770 \AXI_00_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30314.17-30314.28"
  wire width 6 input 771 \AXI_00_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30315.17-30315.29"
  wire width 4 input 772 \AXI_00_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29545.12-29545.26"
  wire output 8 \AXI_00_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30316.17-30316.30"
  wire width 3 input 773 \AXI_00_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30317.11-30317.25"
  wire input 774 \AXI_00_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29546.18-29546.28"
  wire width 6 output 9 \AXI_00_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30318.11-30318.24"
  wire input 775 \AXI_00_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29547.18-29547.30"
  wire width 2 output 10 \AXI_00_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29548.12-29548.25"
  wire output 11 \AXI_00_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29549.18-29549.38"
  wire width 2 output 12 \AXI_00_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29550.12-29550.30"
  wire output 13 \AXI_00_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29551.18-29551.45"
  wire width 8 output 14 \AXI_00_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29552.19-29552.43"
  wire width 21 output 15 \AXI_00_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29553.18-29553.43"
  wire width 8 output 16 \AXI_00_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29554.18-29554.44"
  wire width 2 output 17 \AXI_00_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29555.12-29555.36"
  wire output 18 \AXI_00_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30319.11-30319.34"
  wire input 776 \AXI_00_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29556.12-29556.33"
  wire output 19 \AXI_00_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29557.12-29557.35"
  wire output 20 \AXI_00_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29558.12-29558.32"
  wire output 21 \AXI_00_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29559.18-29559.34"
  wire width 6 output 22 \AXI_00_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29560.18-29560.35"
  wire width 8 output 23 \AXI_00_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29561.20-29561.32"
  wire width 256 output 24 \AXI_00_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29562.19-29562.38"
  wire width 32 output 25 \AXI_00_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29563.18-29563.28"
  wire width 6 output 26 \AXI_00_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29564.12-29564.24"
  wire output 27 \AXI_00_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30320.11-30320.24"
  wire input 777 \AXI_00_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29565.18-29565.30"
  wire width 2 output 28 \AXI_00_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29566.12-29566.25"
  wire output 29 \AXI_00_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30321.19-30321.31"
  wire width 256 input 778 \AXI_00_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30322.18-30322.37"
  wire width 32 input 779 \AXI_00_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30323.11-30323.23"
  wire input 780 \AXI_00_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29567.12-29567.25"
  wire output 30 \AXI_00_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30324.18-30324.30"
  wire width 32 input 781 \AXI_00_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30325.11-30325.24"
  wire input 782 \AXI_00_WVALID
  attribute \invertible_pin "IS_AXI_01_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30327.11-30327.22"
  wire input 783 \AXI_01_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30328.18-30328.31"
  wire width 37 input 784 \AXI_01_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30329.17-30329.31"
  wire width 2 input 785 \AXI_01_ARBURST
  attribute \invertible_pin "IS_AXI_01_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30331.11-30331.26"
  wire input 786 \AXI_01_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30332.17-30332.28"
  wire width 6 input 787 \AXI_01_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30333.17-30333.29"
  wire width 4 input 788 \AXI_01_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29568.12-29568.26"
  wire output 31 \AXI_01_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30334.17-30334.30"
  wire width 3 input 789 \AXI_01_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30335.11-30335.25"
  wire input 790 \AXI_01_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30336.18-30336.31"
  wire width 37 input 791 \AXI_01_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30337.17-30337.31"
  wire width 2 input 792 \AXI_01_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30338.17-30338.28"
  wire width 6 input 793 \AXI_01_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30339.17-30339.29"
  wire width 4 input 794 \AXI_01_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29569.12-29569.26"
  wire output 32 \AXI_01_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30340.17-30340.30"
  wire width 3 input 795 \AXI_01_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30341.11-30341.25"
  wire input 796 \AXI_01_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29570.18-29570.28"
  wire width 6 output 33 \AXI_01_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30342.11-30342.24"
  wire input 797 \AXI_01_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29571.18-29571.30"
  wire width 2 output 34 \AXI_01_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29572.12-29572.25"
  wire output 35 \AXI_01_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29573.18-29573.38"
  wire width 2 output 36 \AXI_01_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29574.12-29574.30"
  wire output 37 \AXI_01_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29575.18-29575.45"
  wire width 8 output 38 \AXI_01_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29576.19-29576.43"
  wire width 21 output 39 \AXI_01_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29577.18-29577.43"
  wire width 8 output 40 \AXI_01_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29578.18-29578.44"
  wire width 2 output 41 \AXI_01_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29579.12-29579.36"
  wire output 42 \AXI_01_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30343.11-30343.34"
  wire input 798 \AXI_01_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29580.12-29580.33"
  wire output 43 \AXI_01_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29581.12-29581.35"
  wire output 44 \AXI_01_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29582.12-29582.32"
  wire output 45 \AXI_01_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29583.20-29583.32"
  wire width 256 output 46 \AXI_01_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29584.19-29584.38"
  wire width 32 output 47 \AXI_01_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29585.18-29585.28"
  wire width 6 output 48 \AXI_01_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29586.12-29586.24"
  wire output 49 \AXI_01_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30344.11-30344.24"
  wire input 799 \AXI_01_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29587.18-29587.30"
  wire width 2 output 50 \AXI_01_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29588.12-29588.25"
  wire output 51 \AXI_01_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30345.19-30345.31"
  wire width 256 input 800 \AXI_01_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30346.18-30346.37"
  wire width 32 input 801 \AXI_01_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30347.11-30347.23"
  wire input 802 \AXI_01_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29589.12-29589.25"
  wire output 52 \AXI_01_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30348.18-30348.30"
  wire width 32 input 803 \AXI_01_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30349.11-30349.24"
  wire input 804 \AXI_01_WVALID
  attribute \invertible_pin "IS_AXI_02_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30351.11-30351.22"
  wire input 805 \AXI_02_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30352.18-30352.31"
  wire width 37 input 806 \AXI_02_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30353.17-30353.31"
  wire width 2 input 807 \AXI_02_ARBURST
  attribute \invertible_pin "IS_AXI_02_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30355.11-30355.26"
  wire input 808 \AXI_02_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30356.17-30356.28"
  wire width 6 input 809 \AXI_02_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30357.17-30357.29"
  wire width 4 input 810 \AXI_02_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29590.12-29590.26"
  wire output 53 \AXI_02_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30358.17-30358.30"
  wire width 3 input 811 \AXI_02_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30359.11-30359.25"
  wire input 812 \AXI_02_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30360.18-30360.31"
  wire width 37 input 813 \AXI_02_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30361.17-30361.31"
  wire width 2 input 814 \AXI_02_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30362.17-30362.28"
  wire width 6 input 815 \AXI_02_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30363.17-30363.29"
  wire width 4 input 816 \AXI_02_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29591.12-29591.26"
  wire output 54 \AXI_02_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30364.17-30364.30"
  wire width 3 input 817 \AXI_02_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30365.11-30365.25"
  wire input 818 \AXI_02_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29592.18-29592.28"
  wire width 6 output 55 \AXI_02_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30366.11-30366.24"
  wire input 819 \AXI_02_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29593.18-29593.30"
  wire width 2 output 56 \AXI_02_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29594.12-29594.25"
  wire output 57 \AXI_02_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29595.18-29595.38"
  wire width 2 output 58 \AXI_02_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29596.12-29596.30"
  wire output 59 \AXI_02_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29597.18-29597.45"
  wire width 8 output 60 \AXI_02_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29598.19-29598.43"
  wire width 21 output 61 \AXI_02_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29599.18-29599.43"
  wire width 8 output 62 \AXI_02_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29600.18-29600.44"
  wire width 2 output 63 \AXI_02_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29601.12-29601.36"
  wire output 64 \AXI_02_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30367.11-30367.34"
  wire input 820 \AXI_02_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29602.12-29602.33"
  wire output 65 \AXI_02_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29603.12-29603.35"
  wire output 66 \AXI_02_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29604.12-29604.32"
  wire output 67 \AXI_02_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29605.18-29605.34"
  wire width 6 output 68 \AXI_02_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29606.18-29606.35"
  wire width 8 output 69 \AXI_02_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29607.20-29607.32"
  wire width 256 output 70 \AXI_02_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29608.19-29608.38"
  wire width 32 output 71 \AXI_02_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29609.18-29609.28"
  wire width 6 output 72 \AXI_02_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29610.12-29610.24"
  wire output 73 \AXI_02_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30368.11-30368.24"
  wire input 821 \AXI_02_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29611.18-29611.30"
  wire width 2 output 74 \AXI_02_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29612.12-29612.25"
  wire output 75 \AXI_02_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30369.19-30369.31"
  wire width 256 input 822 \AXI_02_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30370.18-30370.37"
  wire width 32 input 823 \AXI_02_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30371.11-30371.23"
  wire input 824 \AXI_02_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29613.12-29613.25"
  wire output 76 \AXI_02_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30372.18-30372.30"
  wire width 32 input 825 \AXI_02_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30373.11-30373.24"
  wire input 826 \AXI_02_WVALID
  attribute \invertible_pin "IS_AXI_03_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30375.11-30375.22"
  wire input 827 \AXI_03_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30376.18-30376.31"
  wire width 37 input 828 \AXI_03_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30377.17-30377.31"
  wire width 2 input 829 \AXI_03_ARBURST
  attribute \invertible_pin "IS_AXI_03_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30379.11-30379.26"
  wire input 830 \AXI_03_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30380.17-30380.28"
  wire width 6 input 831 \AXI_03_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30381.17-30381.29"
  wire width 4 input 832 \AXI_03_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29614.12-29614.26"
  wire output 77 \AXI_03_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30382.17-30382.30"
  wire width 3 input 833 \AXI_03_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30383.11-30383.25"
  wire input 834 \AXI_03_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30384.18-30384.31"
  wire width 37 input 835 \AXI_03_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30385.17-30385.31"
  wire width 2 input 836 \AXI_03_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30386.17-30386.28"
  wire width 6 input 837 \AXI_03_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30387.17-30387.29"
  wire width 4 input 838 \AXI_03_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29615.12-29615.26"
  wire output 78 \AXI_03_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30388.17-30388.30"
  wire width 3 input 839 \AXI_03_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30389.11-30389.25"
  wire input 840 \AXI_03_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29616.18-29616.28"
  wire width 6 output 79 \AXI_03_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30390.11-30390.24"
  wire input 841 \AXI_03_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29617.18-29617.30"
  wire width 2 output 80 \AXI_03_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29618.12-29618.25"
  wire output 81 \AXI_03_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29619.18-29619.38"
  wire width 2 output 82 \AXI_03_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29620.12-29620.30"
  wire output 83 \AXI_03_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29621.18-29621.45"
  wire width 8 output 84 \AXI_03_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29622.19-29622.43"
  wire width 21 output 85 \AXI_03_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29623.18-29623.43"
  wire width 8 output 86 \AXI_03_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29624.18-29624.44"
  wire width 2 output 87 \AXI_03_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29625.12-29625.36"
  wire output 88 \AXI_03_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30391.11-30391.34"
  wire input 842 \AXI_03_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29626.12-29626.33"
  wire output 89 \AXI_03_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29627.12-29627.35"
  wire output 90 \AXI_03_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29628.12-29628.32"
  wire output 91 \AXI_03_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29629.20-29629.32"
  wire width 256 output 92 \AXI_03_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29630.19-29630.38"
  wire width 32 output 93 \AXI_03_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29631.18-29631.28"
  wire width 6 output 94 \AXI_03_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29632.12-29632.24"
  wire output 95 \AXI_03_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30392.11-30392.24"
  wire input 843 \AXI_03_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29633.18-29633.30"
  wire width 2 output 96 \AXI_03_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29634.12-29634.25"
  wire output 97 \AXI_03_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30393.19-30393.31"
  wire width 256 input 844 \AXI_03_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30394.18-30394.37"
  wire width 32 input 845 \AXI_03_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30395.11-30395.23"
  wire input 846 \AXI_03_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29635.12-29635.25"
  wire output 98 \AXI_03_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30396.18-30396.30"
  wire width 32 input 847 \AXI_03_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30397.11-30397.24"
  wire input 848 \AXI_03_WVALID
  attribute \invertible_pin "IS_AXI_04_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30399.11-30399.22"
  wire input 849 \AXI_04_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30400.18-30400.31"
  wire width 37 input 850 \AXI_04_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30401.17-30401.31"
  wire width 2 input 851 \AXI_04_ARBURST
  attribute \invertible_pin "IS_AXI_04_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30403.11-30403.26"
  wire input 852 \AXI_04_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30404.17-30404.28"
  wire width 6 input 853 \AXI_04_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30405.17-30405.29"
  wire width 4 input 854 \AXI_04_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29636.12-29636.26"
  wire output 99 \AXI_04_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30406.17-30406.30"
  wire width 3 input 855 \AXI_04_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30407.11-30407.25"
  wire input 856 \AXI_04_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30408.18-30408.31"
  wire width 37 input 857 \AXI_04_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30409.17-30409.31"
  wire width 2 input 858 \AXI_04_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30410.17-30410.28"
  wire width 6 input 859 \AXI_04_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30411.17-30411.29"
  wire width 4 input 860 \AXI_04_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29637.12-29637.26"
  wire output 100 \AXI_04_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30412.17-30412.30"
  wire width 3 input 861 \AXI_04_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30413.11-30413.25"
  wire input 862 \AXI_04_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29638.18-29638.28"
  wire width 6 output 101 \AXI_04_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30414.11-30414.24"
  wire input 863 \AXI_04_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29639.18-29639.30"
  wire width 2 output 102 \AXI_04_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29640.12-29640.25"
  wire output 103 \AXI_04_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29641.18-29641.38"
  wire width 2 output 104 \AXI_04_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29642.12-29642.30"
  wire output 105 \AXI_04_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29643.18-29643.45"
  wire width 8 output 106 \AXI_04_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29644.19-29644.43"
  wire width 21 output 107 \AXI_04_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29645.18-29645.43"
  wire width 8 output 108 \AXI_04_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29646.18-29646.44"
  wire width 2 output 109 \AXI_04_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29647.12-29647.36"
  wire output 110 \AXI_04_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30415.11-30415.34"
  wire input 864 \AXI_04_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29648.12-29648.33"
  wire output 111 \AXI_04_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29649.12-29649.35"
  wire output 112 \AXI_04_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29650.12-29650.32"
  wire output 113 \AXI_04_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29651.18-29651.34"
  wire width 6 output 114 \AXI_04_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29652.18-29652.35"
  wire width 8 output 115 \AXI_04_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29653.20-29653.32"
  wire width 256 output 116 \AXI_04_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29654.19-29654.38"
  wire width 32 output 117 \AXI_04_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29655.18-29655.28"
  wire width 6 output 118 \AXI_04_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29656.12-29656.24"
  wire output 119 \AXI_04_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30416.11-30416.24"
  wire input 865 \AXI_04_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29657.18-29657.30"
  wire width 2 output 120 \AXI_04_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29658.12-29658.25"
  wire output 121 \AXI_04_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30417.19-30417.31"
  wire width 256 input 866 \AXI_04_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30418.18-30418.37"
  wire width 32 input 867 \AXI_04_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30419.11-30419.23"
  wire input 868 \AXI_04_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29659.12-29659.25"
  wire output 122 \AXI_04_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30420.18-30420.30"
  wire width 32 input 869 \AXI_04_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30421.11-30421.24"
  wire input 870 \AXI_04_WVALID
  attribute \invertible_pin "IS_AXI_05_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30423.11-30423.22"
  wire input 871 \AXI_05_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30424.18-30424.31"
  wire width 37 input 872 \AXI_05_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30425.17-30425.31"
  wire width 2 input 873 \AXI_05_ARBURST
  attribute \invertible_pin "IS_AXI_05_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30427.11-30427.26"
  wire input 874 \AXI_05_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30428.17-30428.28"
  wire width 6 input 875 \AXI_05_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30429.17-30429.29"
  wire width 4 input 876 \AXI_05_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29660.12-29660.26"
  wire output 123 \AXI_05_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30430.17-30430.30"
  wire width 3 input 877 \AXI_05_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30431.11-30431.25"
  wire input 878 \AXI_05_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30432.18-30432.31"
  wire width 37 input 879 \AXI_05_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30433.17-30433.31"
  wire width 2 input 880 \AXI_05_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30434.17-30434.28"
  wire width 6 input 881 \AXI_05_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30435.17-30435.29"
  wire width 4 input 882 \AXI_05_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29661.12-29661.26"
  wire output 124 \AXI_05_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30436.17-30436.30"
  wire width 3 input 883 \AXI_05_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30437.11-30437.25"
  wire input 884 \AXI_05_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29662.18-29662.28"
  wire width 6 output 125 \AXI_05_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30438.11-30438.24"
  wire input 885 \AXI_05_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29663.18-29663.30"
  wire width 2 output 126 \AXI_05_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29664.12-29664.25"
  wire output 127 \AXI_05_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29665.18-29665.38"
  wire width 2 output 128 \AXI_05_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29666.12-29666.30"
  wire output 129 \AXI_05_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29667.18-29667.45"
  wire width 8 output 130 \AXI_05_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29668.19-29668.43"
  wire width 21 output 131 \AXI_05_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29669.18-29669.43"
  wire width 8 output 132 \AXI_05_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29670.18-29670.44"
  wire width 2 output 133 \AXI_05_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29671.12-29671.36"
  wire output 134 \AXI_05_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30439.11-30439.34"
  wire input 886 \AXI_05_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29672.12-29672.33"
  wire output 135 \AXI_05_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29673.12-29673.35"
  wire output 136 \AXI_05_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29674.12-29674.32"
  wire output 137 \AXI_05_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29675.20-29675.32"
  wire width 256 output 138 \AXI_05_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29676.19-29676.38"
  wire width 32 output 139 \AXI_05_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29677.18-29677.28"
  wire width 6 output 140 \AXI_05_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29678.12-29678.24"
  wire output 141 \AXI_05_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30440.11-30440.24"
  wire input 887 \AXI_05_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29679.18-29679.30"
  wire width 2 output 142 \AXI_05_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29680.12-29680.25"
  wire output 143 \AXI_05_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30441.19-30441.31"
  wire width 256 input 888 \AXI_05_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30442.18-30442.37"
  wire width 32 input 889 \AXI_05_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30443.11-30443.23"
  wire input 890 \AXI_05_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29681.12-29681.25"
  wire output 144 \AXI_05_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30444.18-30444.30"
  wire width 32 input 891 \AXI_05_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30445.11-30445.24"
  wire input 892 \AXI_05_WVALID
  attribute \invertible_pin "IS_AXI_06_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30447.11-30447.22"
  wire input 893 \AXI_06_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30448.18-30448.31"
  wire width 37 input 894 \AXI_06_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30449.17-30449.31"
  wire width 2 input 895 \AXI_06_ARBURST
  attribute \invertible_pin "IS_AXI_06_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30451.11-30451.26"
  wire input 896 \AXI_06_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30452.17-30452.28"
  wire width 6 input 897 \AXI_06_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30453.17-30453.29"
  wire width 4 input 898 \AXI_06_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29682.12-29682.26"
  wire output 145 \AXI_06_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30454.17-30454.30"
  wire width 3 input 899 \AXI_06_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30455.11-30455.25"
  wire input 900 \AXI_06_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30456.18-30456.31"
  wire width 37 input 901 \AXI_06_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30457.17-30457.31"
  wire width 2 input 902 \AXI_06_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30458.17-30458.28"
  wire width 6 input 903 \AXI_06_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30459.17-30459.29"
  wire width 4 input 904 \AXI_06_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29683.12-29683.26"
  wire output 146 \AXI_06_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30460.17-30460.30"
  wire width 3 input 905 \AXI_06_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30461.11-30461.25"
  wire input 906 \AXI_06_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29684.18-29684.28"
  wire width 6 output 147 \AXI_06_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30462.11-30462.24"
  wire input 907 \AXI_06_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29685.18-29685.30"
  wire width 2 output 148 \AXI_06_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29686.12-29686.25"
  wire output 149 \AXI_06_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29687.18-29687.38"
  wire width 2 output 150 \AXI_06_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29688.12-29688.30"
  wire output 151 \AXI_06_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29689.18-29689.45"
  wire width 8 output 152 \AXI_06_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29690.19-29690.43"
  wire width 21 output 153 \AXI_06_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29691.18-29691.43"
  wire width 8 output 154 \AXI_06_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29692.18-29692.44"
  wire width 2 output 155 \AXI_06_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29693.12-29693.36"
  wire output 156 \AXI_06_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30463.11-30463.34"
  wire input 908 \AXI_06_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29694.12-29694.33"
  wire output 157 \AXI_06_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29695.12-29695.35"
  wire output 158 \AXI_06_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29696.12-29696.32"
  wire output 159 \AXI_06_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29697.18-29697.34"
  wire width 6 output 160 \AXI_06_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29698.18-29698.35"
  wire width 8 output 161 \AXI_06_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29699.20-29699.32"
  wire width 256 output 162 \AXI_06_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29700.19-29700.38"
  wire width 32 output 163 \AXI_06_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29701.18-29701.28"
  wire width 6 output 164 \AXI_06_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29702.12-29702.24"
  wire output 165 \AXI_06_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30464.11-30464.24"
  wire input 909 \AXI_06_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29703.18-29703.30"
  wire width 2 output 166 \AXI_06_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29704.12-29704.25"
  wire output 167 \AXI_06_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30465.19-30465.31"
  wire width 256 input 910 \AXI_06_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30466.18-30466.37"
  wire width 32 input 911 \AXI_06_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30467.11-30467.23"
  wire input 912 \AXI_06_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29705.12-29705.25"
  wire output 168 \AXI_06_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30468.18-30468.30"
  wire width 32 input 913 \AXI_06_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30469.11-30469.24"
  wire input 914 \AXI_06_WVALID
  attribute \invertible_pin "IS_AXI_07_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30471.11-30471.22"
  wire input 915 \AXI_07_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30472.18-30472.31"
  wire width 37 input 916 \AXI_07_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30473.17-30473.31"
  wire width 2 input 917 \AXI_07_ARBURST
  attribute \invertible_pin "IS_AXI_07_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30475.11-30475.26"
  wire input 918 \AXI_07_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30476.17-30476.28"
  wire width 6 input 919 \AXI_07_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30477.17-30477.29"
  wire width 4 input 920 \AXI_07_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29706.12-29706.26"
  wire output 169 \AXI_07_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30478.17-30478.30"
  wire width 3 input 921 \AXI_07_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30479.11-30479.25"
  wire input 922 \AXI_07_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30480.18-30480.31"
  wire width 37 input 923 \AXI_07_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30481.17-30481.31"
  wire width 2 input 924 \AXI_07_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30482.17-30482.28"
  wire width 6 input 925 \AXI_07_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30483.17-30483.29"
  wire width 4 input 926 \AXI_07_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29707.12-29707.26"
  wire output 170 \AXI_07_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30484.17-30484.30"
  wire width 3 input 927 \AXI_07_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30485.11-30485.25"
  wire input 928 \AXI_07_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29708.18-29708.28"
  wire width 6 output 171 \AXI_07_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30486.11-30486.24"
  wire input 929 \AXI_07_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29709.18-29709.30"
  wire width 2 output 172 \AXI_07_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29710.12-29710.25"
  wire output 173 \AXI_07_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29711.18-29711.38"
  wire width 2 output 174 \AXI_07_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29712.12-29712.30"
  wire output 175 \AXI_07_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29713.18-29713.45"
  wire width 8 output 176 \AXI_07_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29714.19-29714.43"
  wire width 21 output 177 \AXI_07_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29715.18-29715.43"
  wire width 8 output 178 \AXI_07_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29716.18-29716.44"
  wire width 2 output 179 \AXI_07_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29717.12-29717.36"
  wire output 180 \AXI_07_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30487.11-30487.34"
  wire input 930 \AXI_07_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29718.12-29718.33"
  wire output 181 \AXI_07_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29719.12-29719.35"
  wire output 182 \AXI_07_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29720.12-29720.32"
  wire output 183 \AXI_07_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29721.20-29721.32"
  wire width 256 output 184 \AXI_07_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29722.19-29722.38"
  wire width 32 output 185 \AXI_07_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29723.18-29723.28"
  wire width 6 output 186 \AXI_07_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29724.12-29724.24"
  wire output 187 \AXI_07_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30488.11-30488.24"
  wire input 931 \AXI_07_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29725.18-29725.30"
  wire width 2 output 188 \AXI_07_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29726.12-29726.25"
  wire output 189 \AXI_07_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30489.19-30489.31"
  wire width 256 input 932 \AXI_07_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30490.18-30490.37"
  wire width 32 input 933 \AXI_07_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30491.11-30491.23"
  wire input 934 \AXI_07_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29727.12-29727.25"
  wire output 190 \AXI_07_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30492.18-30492.30"
  wire width 32 input 935 \AXI_07_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30493.11-30493.24"
  wire input 936 \AXI_07_WVALID
  attribute \invertible_pin "IS_AXI_08_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30495.11-30495.22"
  wire input 937 \AXI_08_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30496.18-30496.31"
  wire width 37 input 938 \AXI_08_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30497.17-30497.31"
  wire width 2 input 939 \AXI_08_ARBURST
  attribute \invertible_pin "IS_AXI_08_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30499.11-30499.26"
  wire input 940 \AXI_08_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30500.17-30500.28"
  wire width 6 input 941 \AXI_08_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30501.17-30501.29"
  wire width 4 input 942 \AXI_08_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29728.12-29728.26"
  wire output 191 \AXI_08_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30502.17-30502.30"
  wire width 3 input 943 \AXI_08_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30503.11-30503.25"
  wire input 944 \AXI_08_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30504.18-30504.31"
  wire width 37 input 945 \AXI_08_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30505.17-30505.31"
  wire width 2 input 946 \AXI_08_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30506.17-30506.28"
  wire width 6 input 947 \AXI_08_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30507.17-30507.29"
  wire width 4 input 948 \AXI_08_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29729.12-29729.26"
  wire output 192 \AXI_08_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30508.17-30508.30"
  wire width 3 input 949 \AXI_08_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30509.11-30509.25"
  wire input 950 \AXI_08_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29730.18-29730.28"
  wire width 6 output 193 \AXI_08_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30510.11-30510.24"
  wire input 951 \AXI_08_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29731.18-29731.30"
  wire width 2 output 194 \AXI_08_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29732.12-29732.25"
  wire output 195 \AXI_08_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29733.18-29733.38"
  wire width 2 output 196 \AXI_08_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29734.12-29734.30"
  wire output 197 \AXI_08_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29735.18-29735.45"
  wire width 8 output 198 \AXI_08_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29736.19-29736.43"
  wire width 21 output 199 \AXI_08_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29737.18-29737.43"
  wire width 8 output 200 \AXI_08_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29738.18-29738.44"
  wire width 2 output 201 \AXI_08_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29739.12-29739.36"
  wire output 202 \AXI_08_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30511.11-30511.34"
  wire input 952 \AXI_08_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29740.12-29740.33"
  wire output 203 \AXI_08_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29741.12-29741.35"
  wire output 204 \AXI_08_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29742.12-29742.32"
  wire output 205 \AXI_08_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29743.18-29743.34"
  wire width 6 output 206 \AXI_08_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29744.18-29744.35"
  wire width 8 output 207 \AXI_08_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29745.20-29745.32"
  wire width 256 output 208 \AXI_08_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29746.19-29746.38"
  wire width 32 output 209 \AXI_08_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29747.18-29747.28"
  wire width 6 output 210 \AXI_08_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29748.12-29748.24"
  wire output 211 \AXI_08_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30512.11-30512.24"
  wire input 953 \AXI_08_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29749.18-29749.30"
  wire width 2 output 212 \AXI_08_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29750.12-29750.25"
  wire output 213 \AXI_08_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30513.19-30513.31"
  wire width 256 input 954 \AXI_08_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30514.18-30514.37"
  wire width 32 input 955 \AXI_08_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30515.11-30515.23"
  wire input 956 \AXI_08_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29751.12-29751.25"
  wire output 214 \AXI_08_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30516.18-30516.30"
  wire width 32 input 957 \AXI_08_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30517.11-30517.24"
  wire input 958 \AXI_08_WVALID
  attribute \invertible_pin "IS_AXI_09_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30519.11-30519.22"
  wire input 959 \AXI_09_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30520.18-30520.31"
  wire width 37 input 960 \AXI_09_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30521.17-30521.31"
  wire width 2 input 961 \AXI_09_ARBURST
  attribute \invertible_pin "IS_AXI_09_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30523.11-30523.26"
  wire input 962 \AXI_09_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30524.17-30524.28"
  wire width 6 input 963 \AXI_09_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30525.17-30525.29"
  wire width 4 input 964 \AXI_09_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29752.12-29752.26"
  wire output 215 \AXI_09_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30526.17-30526.30"
  wire width 3 input 965 \AXI_09_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30527.11-30527.25"
  wire input 966 \AXI_09_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30528.18-30528.31"
  wire width 37 input 967 \AXI_09_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30529.17-30529.31"
  wire width 2 input 968 \AXI_09_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30530.17-30530.28"
  wire width 6 input 969 \AXI_09_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30531.17-30531.29"
  wire width 4 input 970 \AXI_09_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29753.12-29753.26"
  wire output 216 \AXI_09_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30532.17-30532.30"
  wire width 3 input 971 \AXI_09_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30533.11-30533.25"
  wire input 972 \AXI_09_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29754.18-29754.28"
  wire width 6 output 217 \AXI_09_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30534.11-30534.24"
  wire input 973 \AXI_09_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29755.18-29755.30"
  wire width 2 output 218 \AXI_09_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29756.12-29756.25"
  wire output 219 \AXI_09_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29757.18-29757.38"
  wire width 2 output 220 \AXI_09_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29758.12-29758.30"
  wire output 221 \AXI_09_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29759.18-29759.45"
  wire width 8 output 222 \AXI_09_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29760.19-29760.43"
  wire width 21 output 223 \AXI_09_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29761.18-29761.43"
  wire width 8 output 224 \AXI_09_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29762.18-29762.44"
  wire width 2 output 225 \AXI_09_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29763.12-29763.36"
  wire output 226 \AXI_09_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30535.11-30535.34"
  wire input 974 \AXI_09_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29764.12-29764.33"
  wire output 227 \AXI_09_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29765.12-29765.35"
  wire output 228 \AXI_09_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29766.12-29766.32"
  wire output 229 \AXI_09_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29767.20-29767.32"
  wire width 256 output 230 \AXI_09_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29768.19-29768.38"
  wire width 32 output 231 \AXI_09_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29769.18-29769.28"
  wire width 6 output 232 \AXI_09_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29770.12-29770.24"
  wire output 233 \AXI_09_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30536.11-30536.24"
  wire input 975 \AXI_09_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29771.18-29771.30"
  wire width 2 output 234 \AXI_09_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29772.12-29772.25"
  wire output 235 \AXI_09_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30537.19-30537.31"
  wire width 256 input 976 \AXI_09_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30538.18-30538.37"
  wire width 32 input 977 \AXI_09_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30539.11-30539.23"
  wire input 978 \AXI_09_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29773.12-29773.25"
  wire output 236 \AXI_09_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30540.18-30540.30"
  wire width 32 input 979 \AXI_09_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30541.11-30541.24"
  wire input 980 \AXI_09_WVALID
  attribute \invertible_pin "IS_AXI_10_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30543.11-30543.22"
  wire input 981 \AXI_10_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30544.18-30544.31"
  wire width 37 input 982 \AXI_10_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30545.17-30545.31"
  wire width 2 input 983 \AXI_10_ARBURST
  attribute \invertible_pin "IS_AXI_10_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30547.11-30547.26"
  wire input 984 \AXI_10_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30548.17-30548.28"
  wire width 6 input 985 \AXI_10_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30549.17-30549.29"
  wire width 4 input 986 \AXI_10_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29774.12-29774.26"
  wire output 237 \AXI_10_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30550.17-30550.30"
  wire width 3 input 987 \AXI_10_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30551.11-30551.25"
  wire input 988 \AXI_10_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30552.18-30552.31"
  wire width 37 input 989 \AXI_10_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30553.17-30553.31"
  wire width 2 input 990 \AXI_10_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30554.17-30554.28"
  wire width 6 input 991 \AXI_10_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30555.17-30555.29"
  wire width 4 input 992 \AXI_10_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29775.12-29775.26"
  wire output 238 \AXI_10_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30556.17-30556.30"
  wire width 3 input 993 \AXI_10_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30557.11-30557.25"
  wire input 994 \AXI_10_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29776.18-29776.28"
  wire width 6 output 239 \AXI_10_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30558.11-30558.24"
  wire input 995 \AXI_10_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29777.18-29777.30"
  wire width 2 output 240 \AXI_10_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29778.12-29778.25"
  wire output 241 \AXI_10_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29779.18-29779.38"
  wire width 2 output 242 \AXI_10_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29780.12-29780.30"
  wire output 243 \AXI_10_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29781.18-29781.45"
  wire width 8 output 244 \AXI_10_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29782.19-29782.43"
  wire width 21 output 245 \AXI_10_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29783.18-29783.43"
  wire width 8 output 246 \AXI_10_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29784.18-29784.44"
  wire width 2 output 247 \AXI_10_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29785.12-29785.36"
  wire output 248 \AXI_10_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30559.11-30559.34"
  wire input 996 \AXI_10_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29786.12-29786.33"
  wire output 249 \AXI_10_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29787.12-29787.35"
  wire output 250 \AXI_10_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29788.12-29788.32"
  wire output 251 \AXI_10_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29789.18-29789.34"
  wire width 6 output 252 \AXI_10_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29790.18-29790.35"
  wire width 8 output 253 \AXI_10_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29791.20-29791.32"
  wire width 256 output 254 \AXI_10_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29792.19-29792.38"
  wire width 32 output 255 \AXI_10_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29793.18-29793.28"
  wire width 6 output 256 \AXI_10_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29794.12-29794.24"
  wire output 257 \AXI_10_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30560.11-30560.24"
  wire input 997 \AXI_10_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29795.18-29795.30"
  wire width 2 output 258 \AXI_10_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29796.12-29796.25"
  wire output 259 \AXI_10_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30561.19-30561.31"
  wire width 256 input 998 \AXI_10_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30562.18-30562.37"
  wire width 32 input 999 \AXI_10_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30563.11-30563.23"
  wire input 1000 \AXI_10_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29797.12-29797.25"
  wire output 260 \AXI_10_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30564.18-30564.30"
  wire width 32 input 1001 \AXI_10_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30565.11-30565.24"
  wire input 1002 \AXI_10_WVALID
  attribute \invertible_pin "IS_AXI_11_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30567.11-30567.22"
  wire input 1003 \AXI_11_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30568.18-30568.31"
  wire width 37 input 1004 \AXI_11_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30569.17-30569.31"
  wire width 2 input 1005 \AXI_11_ARBURST
  attribute \invertible_pin "IS_AXI_11_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30571.11-30571.26"
  wire input 1006 \AXI_11_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30572.17-30572.28"
  wire width 6 input 1007 \AXI_11_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30573.17-30573.29"
  wire width 4 input 1008 \AXI_11_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29798.12-29798.26"
  wire output 261 \AXI_11_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30574.17-30574.30"
  wire width 3 input 1009 \AXI_11_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30575.11-30575.25"
  wire input 1010 \AXI_11_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30576.18-30576.31"
  wire width 37 input 1011 \AXI_11_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30577.17-30577.31"
  wire width 2 input 1012 \AXI_11_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30578.17-30578.28"
  wire width 6 input 1013 \AXI_11_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30579.17-30579.29"
  wire width 4 input 1014 \AXI_11_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29799.12-29799.26"
  wire output 262 \AXI_11_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30580.17-30580.30"
  wire width 3 input 1015 \AXI_11_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30581.11-30581.25"
  wire input 1016 \AXI_11_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29800.18-29800.28"
  wire width 6 output 263 \AXI_11_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30582.11-30582.24"
  wire input 1017 \AXI_11_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29801.18-29801.30"
  wire width 2 output 264 \AXI_11_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29802.12-29802.25"
  wire output 265 \AXI_11_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29803.18-29803.38"
  wire width 2 output 266 \AXI_11_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29804.12-29804.30"
  wire output 267 \AXI_11_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29805.18-29805.45"
  wire width 8 output 268 \AXI_11_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29806.19-29806.43"
  wire width 21 output 269 \AXI_11_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29807.18-29807.43"
  wire width 8 output 270 \AXI_11_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29808.18-29808.44"
  wire width 2 output 271 \AXI_11_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29809.12-29809.36"
  wire output 272 \AXI_11_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30583.11-30583.34"
  wire input 1018 \AXI_11_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29810.12-29810.33"
  wire output 273 \AXI_11_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29811.12-29811.35"
  wire output 274 \AXI_11_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29812.12-29812.32"
  wire output 275 \AXI_11_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29813.20-29813.32"
  wire width 256 output 276 \AXI_11_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29814.19-29814.38"
  wire width 32 output 277 \AXI_11_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29815.18-29815.28"
  wire width 6 output 278 \AXI_11_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29816.12-29816.24"
  wire output 279 \AXI_11_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30584.11-30584.24"
  wire input 1019 \AXI_11_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29817.18-29817.30"
  wire width 2 output 280 \AXI_11_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29818.12-29818.25"
  wire output 281 \AXI_11_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30585.19-30585.31"
  wire width 256 input 1020 \AXI_11_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30586.18-30586.37"
  wire width 32 input 1021 \AXI_11_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30587.11-30587.23"
  wire input 1022 \AXI_11_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29819.12-29819.25"
  wire output 282 \AXI_11_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30588.18-30588.30"
  wire width 32 input 1023 \AXI_11_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30589.11-30589.24"
  wire input 1024 \AXI_11_WVALID
  attribute \invertible_pin "IS_AXI_12_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30591.11-30591.22"
  wire input 1025 \AXI_12_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30592.18-30592.31"
  wire width 37 input 1026 \AXI_12_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30593.17-30593.31"
  wire width 2 input 1027 \AXI_12_ARBURST
  attribute \invertible_pin "IS_AXI_12_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30595.11-30595.26"
  wire input 1028 \AXI_12_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30596.17-30596.28"
  wire width 6 input 1029 \AXI_12_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30597.17-30597.29"
  wire width 4 input 1030 \AXI_12_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29820.12-29820.26"
  wire output 283 \AXI_12_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30598.17-30598.30"
  wire width 3 input 1031 \AXI_12_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30599.11-30599.25"
  wire input 1032 \AXI_12_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30600.18-30600.31"
  wire width 37 input 1033 \AXI_12_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30601.17-30601.31"
  wire width 2 input 1034 \AXI_12_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30602.17-30602.28"
  wire width 6 input 1035 \AXI_12_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30603.17-30603.29"
  wire width 4 input 1036 \AXI_12_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29821.12-29821.26"
  wire output 284 \AXI_12_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30604.17-30604.30"
  wire width 3 input 1037 \AXI_12_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30605.11-30605.25"
  wire input 1038 \AXI_12_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29822.18-29822.28"
  wire width 6 output 285 \AXI_12_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30606.11-30606.24"
  wire input 1039 \AXI_12_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29823.18-29823.30"
  wire width 2 output 286 \AXI_12_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29824.12-29824.25"
  wire output 287 \AXI_12_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29825.18-29825.38"
  wire width 2 output 288 \AXI_12_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29826.12-29826.30"
  wire output 289 \AXI_12_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29827.18-29827.45"
  wire width 8 output 290 \AXI_12_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29828.19-29828.43"
  wire width 21 output 291 \AXI_12_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29829.18-29829.43"
  wire width 8 output 292 \AXI_12_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29830.18-29830.44"
  wire width 2 output 293 \AXI_12_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29831.12-29831.36"
  wire output 294 \AXI_12_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30607.11-30607.34"
  wire input 1040 \AXI_12_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29832.12-29832.33"
  wire output 295 \AXI_12_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29833.12-29833.35"
  wire output 296 \AXI_12_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29834.12-29834.32"
  wire output 297 \AXI_12_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29835.18-29835.34"
  wire width 6 output 298 \AXI_12_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29836.18-29836.35"
  wire width 8 output 299 \AXI_12_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29837.20-29837.32"
  wire width 256 output 300 \AXI_12_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29838.19-29838.38"
  wire width 32 output 301 \AXI_12_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29839.18-29839.28"
  wire width 6 output 302 \AXI_12_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29840.12-29840.24"
  wire output 303 \AXI_12_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30608.11-30608.24"
  wire input 1041 \AXI_12_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29841.18-29841.30"
  wire width 2 output 304 \AXI_12_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29842.12-29842.25"
  wire output 305 \AXI_12_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30609.19-30609.31"
  wire width 256 input 1042 \AXI_12_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30610.18-30610.37"
  wire width 32 input 1043 \AXI_12_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30611.11-30611.23"
  wire input 1044 \AXI_12_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29843.12-29843.25"
  wire output 306 \AXI_12_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30612.18-30612.30"
  wire width 32 input 1045 \AXI_12_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30613.11-30613.24"
  wire input 1046 \AXI_12_WVALID
  attribute \invertible_pin "IS_AXI_13_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30615.11-30615.22"
  wire input 1047 \AXI_13_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30616.18-30616.31"
  wire width 37 input 1048 \AXI_13_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30617.17-30617.31"
  wire width 2 input 1049 \AXI_13_ARBURST
  attribute \invertible_pin "IS_AXI_13_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30619.11-30619.26"
  wire input 1050 \AXI_13_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30620.17-30620.28"
  wire width 6 input 1051 \AXI_13_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30621.17-30621.29"
  wire width 4 input 1052 \AXI_13_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29844.12-29844.26"
  wire output 307 \AXI_13_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30622.17-30622.30"
  wire width 3 input 1053 \AXI_13_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30623.11-30623.25"
  wire input 1054 \AXI_13_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30624.18-30624.31"
  wire width 37 input 1055 \AXI_13_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30625.17-30625.31"
  wire width 2 input 1056 \AXI_13_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30626.17-30626.28"
  wire width 6 input 1057 \AXI_13_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30627.17-30627.29"
  wire width 4 input 1058 \AXI_13_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29845.12-29845.26"
  wire output 308 \AXI_13_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30628.17-30628.30"
  wire width 3 input 1059 \AXI_13_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30629.11-30629.25"
  wire input 1060 \AXI_13_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29846.18-29846.28"
  wire width 6 output 309 \AXI_13_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30630.11-30630.24"
  wire input 1061 \AXI_13_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29847.18-29847.30"
  wire width 2 output 310 \AXI_13_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29848.12-29848.25"
  wire output 311 \AXI_13_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29849.18-29849.38"
  wire width 2 output 312 \AXI_13_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29850.12-29850.30"
  wire output 313 \AXI_13_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29851.18-29851.45"
  wire width 8 output 314 \AXI_13_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29852.19-29852.43"
  wire width 21 output 315 \AXI_13_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29853.18-29853.43"
  wire width 8 output 316 \AXI_13_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29854.18-29854.44"
  wire width 2 output 317 \AXI_13_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29855.12-29855.36"
  wire output 318 \AXI_13_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30631.11-30631.34"
  wire input 1062 \AXI_13_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29856.12-29856.33"
  wire output 319 \AXI_13_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29857.12-29857.35"
  wire output 320 \AXI_13_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29858.12-29858.32"
  wire output 321 \AXI_13_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29859.20-29859.32"
  wire width 256 output 322 \AXI_13_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29860.19-29860.38"
  wire width 32 output 323 \AXI_13_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29861.18-29861.28"
  wire width 6 output 324 \AXI_13_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29862.12-29862.24"
  wire output 325 \AXI_13_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30632.11-30632.24"
  wire input 1063 \AXI_13_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29863.18-29863.30"
  wire width 2 output 326 \AXI_13_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29864.12-29864.25"
  wire output 327 \AXI_13_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30633.19-30633.31"
  wire width 256 input 1064 \AXI_13_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30634.18-30634.37"
  wire width 32 input 1065 \AXI_13_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30635.11-30635.23"
  wire input 1066 \AXI_13_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29865.12-29865.25"
  wire output 328 \AXI_13_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30636.18-30636.30"
  wire width 32 input 1067 \AXI_13_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30637.11-30637.24"
  wire input 1068 \AXI_13_WVALID
  attribute \invertible_pin "IS_AXI_14_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30639.11-30639.22"
  wire input 1069 \AXI_14_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30640.18-30640.31"
  wire width 37 input 1070 \AXI_14_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30641.17-30641.31"
  wire width 2 input 1071 \AXI_14_ARBURST
  attribute \invertible_pin "IS_AXI_14_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30643.11-30643.26"
  wire input 1072 \AXI_14_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30644.17-30644.28"
  wire width 6 input 1073 \AXI_14_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30645.17-30645.29"
  wire width 4 input 1074 \AXI_14_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29866.12-29866.26"
  wire output 329 \AXI_14_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30646.17-30646.30"
  wire width 3 input 1075 \AXI_14_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30647.11-30647.25"
  wire input 1076 \AXI_14_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30648.18-30648.31"
  wire width 37 input 1077 \AXI_14_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30649.17-30649.31"
  wire width 2 input 1078 \AXI_14_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30650.17-30650.28"
  wire width 6 input 1079 \AXI_14_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30651.17-30651.29"
  wire width 4 input 1080 \AXI_14_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29867.12-29867.26"
  wire output 330 \AXI_14_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30652.17-30652.30"
  wire width 3 input 1081 \AXI_14_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30653.11-30653.25"
  wire input 1082 \AXI_14_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29868.18-29868.28"
  wire width 6 output 331 \AXI_14_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30654.11-30654.24"
  wire input 1083 \AXI_14_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29869.18-29869.30"
  wire width 2 output 332 \AXI_14_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29870.12-29870.25"
  wire output 333 \AXI_14_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29871.18-29871.38"
  wire width 2 output 334 \AXI_14_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29872.12-29872.30"
  wire output 335 \AXI_14_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29873.18-29873.45"
  wire width 8 output 336 \AXI_14_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29874.19-29874.43"
  wire width 21 output 337 \AXI_14_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29875.18-29875.43"
  wire width 8 output 338 \AXI_14_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29876.18-29876.44"
  wire width 2 output 339 \AXI_14_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29877.12-29877.36"
  wire output 340 \AXI_14_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30655.11-30655.34"
  wire input 1084 \AXI_14_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29878.12-29878.33"
  wire output 341 \AXI_14_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29879.12-29879.35"
  wire output 342 \AXI_14_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29880.12-29880.32"
  wire output 343 \AXI_14_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29881.18-29881.34"
  wire width 6 output 344 \AXI_14_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29882.18-29882.35"
  wire width 8 output 345 \AXI_14_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29883.20-29883.32"
  wire width 256 output 346 \AXI_14_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29884.19-29884.38"
  wire width 32 output 347 \AXI_14_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29885.18-29885.28"
  wire width 6 output 348 \AXI_14_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29886.12-29886.24"
  wire output 349 \AXI_14_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30656.11-30656.24"
  wire input 1085 \AXI_14_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29887.18-29887.30"
  wire width 2 output 350 \AXI_14_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29888.12-29888.25"
  wire output 351 \AXI_14_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30657.19-30657.31"
  wire width 256 input 1086 \AXI_14_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30658.18-30658.37"
  wire width 32 input 1087 \AXI_14_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30659.11-30659.23"
  wire input 1088 \AXI_14_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29889.12-29889.25"
  wire output 352 \AXI_14_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30660.18-30660.30"
  wire width 32 input 1089 \AXI_14_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30661.11-30661.24"
  wire input 1090 \AXI_14_WVALID
  attribute \invertible_pin "IS_AXI_15_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30663.11-30663.22"
  wire input 1091 \AXI_15_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30664.18-30664.31"
  wire width 37 input 1092 \AXI_15_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30665.17-30665.31"
  wire width 2 input 1093 \AXI_15_ARBURST
  attribute \invertible_pin "IS_AXI_15_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30667.11-30667.26"
  wire input 1094 \AXI_15_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30668.17-30668.28"
  wire width 6 input 1095 \AXI_15_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30669.17-30669.29"
  wire width 4 input 1096 \AXI_15_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29890.12-29890.26"
  wire output 353 \AXI_15_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30670.17-30670.30"
  wire width 3 input 1097 \AXI_15_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30671.11-30671.25"
  wire input 1098 \AXI_15_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30672.18-30672.31"
  wire width 37 input 1099 \AXI_15_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30673.17-30673.31"
  wire width 2 input 1100 \AXI_15_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30674.17-30674.28"
  wire width 6 input 1101 \AXI_15_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30675.17-30675.29"
  wire width 4 input 1102 \AXI_15_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29891.12-29891.26"
  wire output 354 \AXI_15_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30676.17-30676.30"
  wire width 3 input 1103 \AXI_15_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30677.11-30677.25"
  wire input 1104 \AXI_15_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29892.18-29892.28"
  wire width 6 output 355 \AXI_15_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30678.11-30678.24"
  wire input 1105 \AXI_15_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29893.18-29893.30"
  wire width 2 output 356 \AXI_15_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29894.12-29894.25"
  wire output 357 \AXI_15_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29895.18-29895.38"
  wire width 2 output 358 \AXI_15_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29896.12-29896.30"
  wire output 359 \AXI_15_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29897.18-29897.45"
  wire width 8 output 360 \AXI_15_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29898.19-29898.43"
  wire width 21 output 361 \AXI_15_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29899.18-29899.43"
  wire width 8 output 362 \AXI_15_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29900.18-29900.44"
  wire width 2 output 363 \AXI_15_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29901.12-29901.36"
  wire output 364 \AXI_15_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30679.11-30679.34"
  wire input 1106 \AXI_15_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29902.12-29902.33"
  wire output 365 \AXI_15_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29903.12-29903.35"
  wire output 366 \AXI_15_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29904.12-29904.32"
  wire output 367 \AXI_15_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29905.20-29905.32"
  wire width 256 output 368 \AXI_15_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29906.19-29906.38"
  wire width 32 output 369 \AXI_15_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29907.18-29907.28"
  wire width 6 output 370 \AXI_15_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29908.12-29908.24"
  wire output 371 \AXI_15_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30680.11-30680.24"
  wire input 1107 \AXI_15_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29909.18-29909.30"
  wire width 2 output 372 \AXI_15_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29910.12-29910.25"
  wire output 373 \AXI_15_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30681.19-30681.31"
  wire width 256 input 1108 \AXI_15_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30682.18-30682.37"
  wire width 32 input 1109 \AXI_15_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30683.11-30683.23"
  wire input 1110 \AXI_15_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29911.12-29911.25"
  wire output 374 \AXI_15_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30684.18-30684.30"
  wire width 32 input 1111 \AXI_15_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30685.11-30685.24"
  wire input 1112 \AXI_15_WVALID
  attribute \invertible_pin "IS_AXI_16_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30687.11-30687.22"
  wire input 1113 \AXI_16_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30688.18-30688.31"
  wire width 37 input 1114 \AXI_16_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30689.17-30689.31"
  wire width 2 input 1115 \AXI_16_ARBURST
  attribute \invertible_pin "IS_AXI_16_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30691.11-30691.26"
  wire input 1116 \AXI_16_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30692.17-30692.28"
  wire width 6 input 1117 \AXI_16_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30693.17-30693.29"
  wire width 4 input 1118 \AXI_16_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29912.12-29912.26"
  wire output 375 \AXI_16_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30694.17-30694.30"
  wire width 3 input 1119 \AXI_16_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30695.11-30695.25"
  wire input 1120 \AXI_16_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30696.18-30696.31"
  wire width 37 input 1121 \AXI_16_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30697.17-30697.31"
  wire width 2 input 1122 \AXI_16_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30698.17-30698.28"
  wire width 6 input 1123 \AXI_16_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30699.17-30699.29"
  wire width 4 input 1124 \AXI_16_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29913.12-29913.26"
  wire output 376 \AXI_16_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30700.17-30700.30"
  wire width 3 input 1125 \AXI_16_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30701.11-30701.25"
  wire input 1126 \AXI_16_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29914.18-29914.28"
  wire width 6 output 377 \AXI_16_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30702.11-30702.24"
  wire input 1127 \AXI_16_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29915.18-29915.30"
  wire width 2 output 378 \AXI_16_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29916.12-29916.25"
  wire output 379 \AXI_16_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29917.18-29917.38"
  wire width 2 output 380 \AXI_16_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29918.12-29918.30"
  wire output 381 \AXI_16_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29919.18-29919.45"
  wire width 8 output 382 \AXI_16_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29920.19-29920.43"
  wire width 21 output 383 \AXI_16_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29921.18-29921.43"
  wire width 8 output 384 \AXI_16_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29922.18-29922.44"
  wire width 2 output 385 \AXI_16_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29923.12-29923.36"
  wire output 386 \AXI_16_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30703.11-30703.34"
  wire input 1128 \AXI_16_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29924.12-29924.33"
  wire output 387 \AXI_16_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29925.12-29925.35"
  wire output 388 \AXI_16_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29926.12-29926.32"
  wire output 389 \AXI_16_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29927.18-29927.34"
  wire width 6 output 390 \AXI_16_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29928.18-29928.35"
  wire width 8 output 391 \AXI_16_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29929.20-29929.32"
  wire width 256 output 392 \AXI_16_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29930.19-29930.38"
  wire width 32 output 393 \AXI_16_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29931.18-29931.28"
  wire width 6 output 394 \AXI_16_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29932.12-29932.24"
  wire output 395 \AXI_16_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30704.11-30704.24"
  wire input 1129 \AXI_16_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29933.18-29933.30"
  wire width 2 output 396 \AXI_16_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29934.12-29934.25"
  wire output 397 \AXI_16_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30705.19-30705.31"
  wire width 256 input 1130 \AXI_16_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30706.18-30706.37"
  wire width 32 input 1131 \AXI_16_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30707.11-30707.23"
  wire input 1132 \AXI_16_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29935.12-29935.25"
  wire output 398 \AXI_16_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30708.18-30708.30"
  wire width 32 input 1133 \AXI_16_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30709.11-30709.24"
  wire input 1134 \AXI_16_WVALID
  attribute \invertible_pin "IS_AXI_17_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30711.11-30711.22"
  wire input 1135 \AXI_17_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30712.18-30712.31"
  wire width 37 input 1136 \AXI_17_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30713.17-30713.31"
  wire width 2 input 1137 \AXI_17_ARBURST
  attribute \invertible_pin "IS_AXI_17_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30715.11-30715.26"
  wire input 1138 \AXI_17_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30716.17-30716.28"
  wire width 6 input 1139 \AXI_17_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30717.17-30717.29"
  wire width 4 input 1140 \AXI_17_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29936.12-29936.26"
  wire output 399 \AXI_17_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30718.17-30718.30"
  wire width 3 input 1141 \AXI_17_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30719.11-30719.25"
  wire input 1142 \AXI_17_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30720.18-30720.31"
  wire width 37 input 1143 \AXI_17_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30721.17-30721.31"
  wire width 2 input 1144 \AXI_17_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30722.17-30722.28"
  wire width 6 input 1145 \AXI_17_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30723.17-30723.29"
  wire width 4 input 1146 \AXI_17_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29937.12-29937.26"
  wire output 400 \AXI_17_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30724.17-30724.30"
  wire width 3 input 1147 \AXI_17_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30725.11-30725.25"
  wire input 1148 \AXI_17_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29938.18-29938.28"
  wire width 6 output 401 \AXI_17_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30726.11-30726.24"
  wire input 1149 \AXI_17_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29939.18-29939.30"
  wire width 2 output 402 \AXI_17_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29940.12-29940.25"
  wire output 403 \AXI_17_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29941.18-29941.38"
  wire width 2 output 404 \AXI_17_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29942.12-29942.30"
  wire output 405 \AXI_17_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29943.18-29943.45"
  wire width 8 output 406 \AXI_17_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29944.19-29944.43"
  wire width 21 output 407 \AXI_17_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29945.18-29945.43"
  wire width 8 output 408 \AXI_17_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29946.18-29946.44"
  wire width 2 output 409 \AXI_17_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29947.12-29947.36"
  wire output 410 \AXI_17_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30727.11-30727.34"
  wire input 1150 \AXI_17_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29948.12-29948.33"
  wire output 411 \AXI_17_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29949.12-29949.35"
  wire output 412 \AXI_17_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29950.12-29950.32"
  wire output 413 \AXI_17_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29951.20-29951.32"
  wire width 256 output 414 \AXI_17_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29952.19-29952.38"
  wire width 32 output 415 \AXI_17_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29953.18-29953.28"
  wire width 6 output 416 \AXI_17_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29954.12-29954.24"
  wire output 417 \AXI_17_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30728.11-30728.24"
  wire input 1151 \AXI_17_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29955.18-29955.30"
  wire width 2 output 418 \AXI_17_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29956.12-29956.25"
  wire output 419 \AXI_17_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30729.19-30729.31"
  wire width 256 input 1152 \AXI_17_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30730.18-30730.37"
  wire width 32 input 1153 \AXI_17_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30731.11-30731.23"
  wire input 1154 \AXI_17_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29957.12-29957.25"
  wire output 420 \AXI_17_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30732.18-30732.30"
  wire width 32 input 1155 \AXI_17_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30733.11-30733.24"
  wire input 1156 \AXI_17_WVALID
  attribute \invertible_pin "IS_AXI_18_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30735.11-30735.22"
  wire input 1157 \AXI_18_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30736.18-30736.31"
  wire width 37 input 1158 \AXI_18_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30737.17-30737.31"
  wire width 2 input 1159 \AXI_18_ARBURST
  attribute \invertible_pin "IS_AXI_18_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30739.11-30739.26"
  wire input 1160 \AXI_18_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30740.17-30740.28"
  wire width 6 input 1161 \AXI_18_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30741.17-30741.29"
  wire width 4 input 1162 \AXI_18_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29958.12-29958.26"
  wire output 421 \AXI_18_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30742.17-30742.30"
  wire width 3 input 1163 \AXI_18_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30743.11-30743.25"
  wire input 1164 \AXI_18_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30744.18-30744.31"
  wire width 37 input 1165 \AXI_18_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30745.17-30745.31"
  wire width 2 input 1166 \AXI_18_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30746.17-30746.28"
  wire width 6 input 1167 \AXI_18_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30747.17-30747.29"
  wire width 4 input 1168 \AXI_18_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29959.12-29959.26"
  wire output 422 \AXI_18_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30748.17-30748.30"
  wire width 3 input 1169 \AXI_18_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30749.11-30749.25"
  wire input 1170 \AXI_18_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29960.18-29960.28"
  wire width 6 output 423 \AXI_18_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30750.11-30750.24"
  wire input 1171 \AXI_18_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29961.18-29961.30"
  wire width 2 output 424 \AXI_18_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29962.12-29962.25"
  wire output 425 \AXI_18_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29963.18-29963.38"
  wire width 2 output 426 \AXI_18_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29964.12-29964.30"
  wire output 427 \AXI_18_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29965.18-29965.45"
  wire width 8 output 428 \AXI_18_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29966.19-29966.43"
  wire width 21 output 429 \AXI_18_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29967.18-29967.43"
  wire width 8 output 430 \AXI_18_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29968.18-29968.44"
  wire width 2 output 431 \AXI_18_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29969.12-29969.36"
  wire output 432 \AXI_18_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30751.11-30751.34"
  wire input 1172 \AXI_18_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29970.12-29970.33"
  wire output 433 \AXI_18_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29971.12-29971.35"
  wire output 434 \AXI_18_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29972.12-29972.32"
  wire output 435 \AXI_18_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29973.18-29973.34"
  wire width 6 output 436 \AXI_18_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29974.18-29974.35"
  wire width 8 output 437 \AXI_18_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29975.20-29975.32"
  wire width 256 output 438 \AXI_18_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29976.19-29976.38"
  wire width 32 output 439 \AXI_18_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29977.18-29977.28"
  wire width 6 output 440 \AXI_18_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29978.12-29978.24"
  wire output 441 \AXI_18_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30752.11-30752.24"
  wire input 1173 \AXI_18_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29979.18-29979.30"
  wire width 2 output 442 \AXI_18_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29980.12-29980.25"
  wire output 443 \AXI_18_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30753.19-30753.31"
  wire width 256 input 1174 \AXI_18_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30754.18-30754.37"
  wire width 32 input 1175 \AXI_18_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30755.11-30755.23"
  wire input 1176 \AXI_18_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29981.12-29981.25"
  wire output 444 \AXI_18_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30756.18-30756.30"
  wire width 32 input 1177 \AXI_18_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30757.11-30757.24"
  wire input 1178 \AXI_18_WVALID
  attribute \invertible_pin "IS_AXI_19_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30759.11-30759.22"
  wire input 1179 \AXI_19_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30760.18-30760.31"
  wire width 37 input 1180 \AXI_19_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30761.17-30761.31"
  wire width 2 input 1181 \AXI_19_ARBURST
  attribute \invertible_pin "IS_AXI_19_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30763.11-30763.26"
  wire input 1182 \AXI_19_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30764.17-30764.28"
  wire width 6 input 1183 \AXI_19_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30765.17-30765.29"
  wire width 4 input 1184 \AXI_19_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29982.12-29982.26"
  wire output 445 \AXI_19_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30766.17-30766.30"
  wire width 3 input 1185 \AXI_19_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30767.11-30767.25"
  wire input 1186 \AXI_19_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30768.18-30768.31"
  wire width 37 input 1187 \AXI_19_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30769.17-30769.31"
  wire width 2 input 1188 \AXI_19_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30770.17-30770.28"
  wire width 6 input 1189 \AXI_19_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30771.17-30771.29"
  wire width 4 input 1190 \AXI_19_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29983.12-29983.26"
  wire output 446 \AXI_19_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30772.17-30772.30"
  wire width 3 input 1191 \AXI_19_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30773.11-30773.25"
  wire input 1192 \AXI_19_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29984.18-29984.28"
  wire width 6 output 447 \AXI_19_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30774.11-30774.24"
  wire input 1193 \AXI_19_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29985.18-29985.30"
  wire width 2 output 448 \AXI_19_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29986.12-29986.25"
  wire output 449 \AXI_19_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29987.18-29987.38"
  wire width 2 output 450 \AXI_19_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29988.12-29988.30"
  wire output 451 \AXI_19_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29989.18-29989.45"
  wire width 8 output 452 \AXI_19_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29990.19-29990.43"
  wire width 21 output 453 \AXI_19_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29991.18-29991.43"
  wire width 8 output 454 \AXI_19_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29992.18-29992.44"
  wire width 2 output 455 \AXI_19_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29993.12-29993.36"
  wire output 456 \AXI_19_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30775.11-30775.34"
  wire input 1194 \AXI_19_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29994.12-29994.33"
  wire output 457 \AXI_19_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29995.12-29995.35"
  wire output 458 \AXI_19_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29996.12-29996.32"
  wire output 459 \AXI_19_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29997.20-29997.32"
  wire width 256 output 460 \AXI_19_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29998.19-29998.38"
  wire width 32 output 461 \AXI_19_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:29999.18-29999.28"
  wire width 6 output 462 \AXI_19_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30000.12-30000.24"
  wire output 463 \AXI_19_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30776.11-30776.24"
  wire input 1195 \AXI_19_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30001.18-30001.30"
  wire width 2 output 464 \AXI_19_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30002.12-30002.25"
  wire output 465 \AXI_19_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30777.19-30777.31"
  wire width 256 input 1196 \AXI_19_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30778.18-30778.37"
  wire width 32 input 1197 \AXI_19_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30779.11-30779.23"
  wire input 1198 \AXI_19_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30003.12-30003.25"
  wire output 466 \AXI_19_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30780.18-30780.30"
  wire width 32 input 1199 \AXI_19_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30781.11-30781.24"
  wire input 1200 \AXI_19_WVALID
  attribute \invertible_pin "IS_AXI_20_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30783.11-30783.22"
  wire input 1201 \AXI_20_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30784.18-30784.31"
  wire width 37 input 1202 \AXI_20_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30785.17-30785.31"
  wire width 2 input 1203 \AXI_20_ARBURST
  attribute \invertible_pin "IS_AXI_20_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30787.11-30787.26"
  wire input 1204 \AXI_20_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30788.17-30788.28"
  wire width 6 input 1205 \AXI_20_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30789.17-30789.29"
  wire width 4 input 1206 \AXI_20_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30004.12-30004.26"
  wire output 467 \AXI_20_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30790.17-30790.30"
  wire width 3 input 1207 \AXI_20_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30791.11-30791.25"
  wire input 1208 \AXI_20_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30792.18-30792.31"
  wire width 37 input 1209 \AXI_20_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30793.17-30793.31"
  wire width 2 input 1210 \AXI_20_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30794.17-30794.28"
  wire width 6 input 1211 \AXI_20_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30795.17-30795.29"
  wire width 4 input 1212 \AXI_20_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30005.12-30005.26"
  wire output 468 \AXI_20_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30796.17-30796.30"
  wire width 3 input 1213 \AXI_20_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30797.11-30797.25"
  wire input 1214 \AXI_20_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30006.18-30006.28"
  wire width 6 output 469 \AXI_20_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30798.11-30798.24"
  wire input 1215 \AXI_20_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30007.18-30007.30"
  wire width 2 output 470 \AXI_20_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30008.12-30008.25"
  wire output 471 \AXI_20_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30009.18-30009.38"
  wire width 2 output 472 \AXI_20_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30010.12-30010.30"
  wire output 473 \AXI_20_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30011.18-30011.45"
  wire width 8 output 474 \AXI_20_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30012.19-30012.43"
  wire width 21 output 475 \AXI_20_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30013.18-30013.43"
  wire width 8 output 476 \AXI_20_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30014.18-30014.44"
  wire width 2 output 477 \AXI_20_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30015.12-30015.36"
  wire output 478 \AXI_20_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30799.11-30799.34"
  wire input 1216 \AXI_20_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30016.12-30016.33"
  wire output 479 \AXI_20_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30017.12-30017.35"
  wire output 480 \AXI_20_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30018.12-30018.32"
  wire output 481 \AXI_20_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30019.18-30019.34"
  wire width 6 output 482 \AXI_20_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30020.18-30020.35"
  wire width 8 output 483 \AXI_20_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30021.20-30021.32"
  wire width 256 output 484 \AXI_20_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30022.19-30022.38"
  wire width 32 output 485 \AXI_20_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30023.18-30023.28"
  wire width 6 output 486 \AXI_20_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30024.12-30024.24"
  wire output 487 \AXI_20_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30800.11-30800.24"
  wire input 1217 \AXI_20_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30025.18-30025.30"
  wire width 2 output 488 \AXI_20_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30026.12-30026.25"
  wire output 489 \AXI_20_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30801.19-30801.31"
  wire width 256 input 1218 \AXI_20_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30802.18-30802.37"
  wire width 32 input 1219 \AXI_20_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30803.11-30803.23"
  wire input 1220 \AXI_20_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30027.12-30027.25"
  wire output 490 \AXI_20_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30804.18-30804.30"
  wire width 32 input 1221 \AXI_20_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30805.11-30805.24"
  wire input 1222 \AXI_20_WVALID
  attribute \invertible_pin "IS_AXI_21_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30807.11-30807.22"
  wire input 1223 \AXI_21_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30808.18-30808.31"
  wire width 37 input 1224 \AXI_21_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30809.17-30809.31"
  wire width 2 input 1225 \AXI_21_ARBURST
  attribute \invertible_pin "IS_AXI_21_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30811.11-30811.26"
  wire input 1226 \AXI_21_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30812.17-30812.28"
  wire width 6 input 1227 \AXI_21_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30813.17-30813.29"
  wire width 4 input 1228 \AXI_21_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30028.12-30028.26"
  wire output 491 \AXI_21_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30814.17-30814.30"
  wire width 3 input 1229 \AXI_21_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30815.11-30815.25"
  wire input 1230 \AXI_21_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30816.18-30816.31"
  wire width 37 input 1231 \AXI_21_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30817.17-30817.31"
  wire width 2 input 1232 \AXI_21_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30818.17-30818.28"
  wire width 6 input 1233 \AXI_21_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30819.17-30819.29"
  wire width 4 input 1234 \AXI_21_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30029.12-30029.26"
  wire output 492 \AXI_21_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30820.17-30820.30"
  wire width 3 input 1235 \AXI_21_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30821.11-30821.25"
  wire input 1236 \AXI_21_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30030.18-30030.28"
  wire width 6 output 493 \AXI_21_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30822.11-30822.24"
  wire input 1237 \AXI_21_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30031.18-30031.30"
  wire width 2 output 494 \AXI_21_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30032.12-30032.25"
  wire output 495 \AXI_21_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30033.18-30033.38"
  wire width 2 output 496 \AXI_21_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30034.12-30034.30"
  wire output 497 \AXI_21_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30035.18-30035.45"
  wire width 8 output 498 \AXI_21_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30036.19-30036.43"
  wire width 21 output 499 \AXI_21_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30037.18-30037.43"
  wire width 8 output 500 \AXI_21_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30038.18-30038.44"
  wire width 2 output 501 \AXI_21_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30039.12-30039.36"
  wire output 502 \AXI_21_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30823.11-30823.34"
  wire input 1238 \AXI_21_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30040.12-30040.33"
  wire output 503 \AXI_21_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30041.12-30041.35"
  wire output 504 \AXI_21_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30042.12-30042.32"
  wire output 505 \AXI_21_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30043.20-30043.32"
  wire width 256 output 506 \AXI_21_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30044.19-30044.38"
  wire width 32 output 507 \AXI_21_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30045.18-30045.28"
  wire width 6 output 508 \AXI_21_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30046.12-30046.24"
  wire output 509 \AXI_21_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30824.11-30824.24"
  wire input 1239 \AXI_21_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30047.18-30047.30"
  wire width 2 output 510 \AXI_21_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30048.12-30048.25"
  wire output 511 \AXI_21_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30825.19-30825.31"
  wire width 256 input 1240 \AXI_21_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30826.18-30826.37"
  wire width 32 input 1241 \AXI_21_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30827.11-30827.23"
  wire input 1242 \AXI_21_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30049.12-30049.25"
  wire output 512 \AXI_21_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30828.18-30828.30"
  wire width 32 input 1243 \AXI_21_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30829.11-30829.24"
  wire input 1244 \AXI_21_WVALID
  attribute \invertible_pin "IS_AXI_22_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30831.11-30831.22"
  wire input 1245 \AXI_22_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30832.18-30832.31"
  wire width 37 input 1246 \AXI_22_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30833.17-30833.31"
  wire width 2 input 1247 \AXI_22_ARBURST
  attribute \invertible_pin "IS_AXI_22_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30835.11-30835.26"
  wire input 1248 \AXI_22_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30836.17-30836.28"
  wire width 6 input 1249 \AXI_22_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30837.17-30837.29"
  wire width 4 input 1250 \AXI_22_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30050.12-30050.26"
  wire output 513 \AXI_22_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30838.17-30838.30"
  wire width 3 input 1251 \AXI_22_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30839.11-30839.25"
  wire input 1252 \AXI_22_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30840.18-30840.31"
  wire width 37 input 1253 \AXI_22_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30841.17-30841.31"
  wire width 2 input 1254 \AXI_22_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30842.17-30842.28"
  wire width 6 input 1255 \AXI_22_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30843.17-30843.29"
  wire width 4 input 1256 \AXI_22_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30051.12-30051.26"
  wire output 514 \AXI_22_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30844.17-30844.30"
  wire width 3 input 1257 \AXI_22_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30845.11-30845.25"
  wire input 1258 \AXI_22_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30052.18-30052.28"
  wire width 6 output 515 \AXI_22_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30846.11-30846.24"
  wire input 1259 \AXI_22_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30053.18-30053.30"
  wire width 2 output 516 \AXI_22_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30054.12-30054.25"
  wire output 517 \AXI_22_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30055.18-30055.38"
  wire width 2 output 518 \AXI_22_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30056.12-30056.30"
  wire output 519 \AXI_22_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30057.18-30057.45"
  wire width 8 output 520 \AXI_22_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30058.19-30058.43"
  wire width 21 output 521 \AXI_22_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30059.18-30059.43"
  wire width 8 output 522 \AXI_22_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30060.18-30060.44"
  wire width 2 output 523 \AXI_22_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30061.12-30061.36"
  wire output 524 \AXI_22_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30847.11-30847.34"
  wire input 1260 \AXI_22_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30062.12-30062.33"
  wire output 525 \AXI_22_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30063.12-30063.35"
  wire output 526 \AXI_22_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30064.12-30064.32"
  wire output 527 \AXI_22_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30065.18-30065.34"
  wire width 6 output 528 \AXI_22_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30066.18-30066.35"
  wire width 8 output 529 \AXI_22_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30067.20-30067.32"
  wire width 256 output 530 \AXI_22_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30068.19-30068.38"
  wire width 32 output 531 \AXI_22_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30069.18-30069.28"
  wire width 6 output 532 \AXI_22_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30070.12-30070.24"
  wire output 533 \AXI_22_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30848.11-30848.24"
  wire input 1261 \AXI_22_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30071.18-30071.30"
  wire width 2 output 534 \AXI_22_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30072.12-30072.25"
  wire output 535 \AXI_22_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30849.19-30849.31"
  wire width 256 input 1262 \AXI_22_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30850.18-30850.37"
  wire width 32 input 1263 \AXI_22_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30851.11-30851.23"
  wire input 1264 \AXI_22_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30073.12-30073.25"
  wire output 536 \AXI_22_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30852.18-30852.30"
  wire width 32 input 1265 \AXI_22_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30853.11-30853.24"
  wire input 1266 \AXI_22_WVALID
  attribute \invertible_pin "IS_AXI_23_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30855.11-30855.22"
  wire input 1267 \AXI_23_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30856.18-30856.31"
  wire width 37 input 1268 \AXI_23_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30857.17-30857.31"
  wire width 2 input 1269 \AXI_23_ARBURST
  attribute \invertible_pin "IS_AXI_23_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30859.11-30859.26"
  wire input 1270 \AXI_23_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30860.17-30860.28"
  wire width 6 input 1271 \AXI_23_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30861.17-30861.29"
  wire width 4 input 1272 \AXI_23_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30074.12-30074.26"
  wire output 537 \AXI_23_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30862.17-30862.30"
  wire width 3 input 1273 \AXI_23_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30863.11-30863.25"
  wire input 1274 \AXI_23_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30864.18-30864.31"
  wire width 37 input 1275 \AXI_23_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30865.17-30865.31"
  wire width 2 input 1276 \AXI_23_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30866.17-30866.28"
  wire width 6 input 1277 \AXI_23_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30867.17-30867.29"
  wire width 4 input 1278 \AXI_23_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30075.12-30075.26"
  wire output 538 \AXI_23_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30868.17-30868.30"
  wire width 3 input 1279 \AXI_23_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30869.11-30869.25"
  wire input 1280 \AXI_23_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30076.18-30076.28"
  wire width 6 output 539 \AXI_23_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30870.11-30870.24"
  wire input 1281 \AXI_23_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30077.18-30077.30"
  wire width 2 output 540 \AXI_23_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30078.12-30078.25"
  wire output 541 \AXI_23_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30079.18-30079.38"
  wire width 2 output 542 \AXI_23_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30080.12-30080.30"
  wire output 543 \AXI_23_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30081.18-30081.45"
  wire width 8 output 544 \AXI_23_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30082.19-30082.43"
  wire width 21 output 545 \AXI_23_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30083.18-30083.43"
  wire width 8 output 546 \AXI_23_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30084.18-30084.44"
  wire width 2 output 547 \AXI_23_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30085.12-30085.36"
  wire output 548 \AXI_23_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30871.11-30871.34"
  wire input 1282 \AXI_23_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30086.12-30086.33"
  wire output 549 \AXI_23_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30087.12-30087.35"
  wire output 550 \AXI_23_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30088.12-30088.32"
  wire output 551 \AXI_23_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30089.20-30089.32"
  wire width 256 output 552 \AXI_23_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30090.19-30090.38"
  wire width 32 output 553 \AXI_23_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30091.18-30091.28"
  wire width 6 output 554 \AXI_23_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30092.12-30092.24"
  wire output 555 \AXI_23_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30872.11-30872.24"
  wire input 1283 \AXI_23_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30093.18-30093.30"
  wire width 2 output 556 \AXI_23_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30094.12-30094.25"
  wire output 557 \AXI_23_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30873.19-30873.31"
  wire width 256 input 1284 \AXI_23_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30874.18-30874.37"
  wire width 32 input 1285 \AXI_23_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30875.11-30875.23"
  wire input 1286 \AXI_23_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30095.12-30095.25"
  wire output 558 \AXI_23_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30876.18-30876.30"
  wire width 32 input 1287 \AXI_23_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30877.11-30877.24"
  wire input 1288 \AXI_23_WVALID
  attribute \invertible_pin "IS_AXI_24_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30879.11-30879.22"
  wire input 1289 \AXI_24_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30880.18-30880.31"
  wire width 37 input 1290 \AXI_24_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30881.17-30881.31"
  wire width 2 input 1291 \AXI_24_ARBURST
  attribute \invertible_pin "IS_AXI_24_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30883.11-30883.26"
  wire input 1292 \AXI_24_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30884.17-30884.28"
  wire width 6 input 1293 \AXI_24_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30885.17-30885.29"
  wire width 4 input 1294 \AXI_24_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30096.12-30096.26"
  wire output 559 \AXI_24_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30886.17-30886.30"
  wire width 3 input 1295 \AXI_24_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30887.11-30887.25"
  wire input 1296 \AXI_24_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30888.18-30888.31"
  wire width 37 input 1297 \AXI_24_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30889.17-30889.31"
  wire width 2 input 1298 \AXI_24_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30890.17-30890.28"
  wire width 6 input 1299 \AXI_24_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30891.17-30891.29"
  wire width 4 input 1300 \AXI_24_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30097.12-30097.26"
  wire output 560 \AXI_24_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30892.17-30892.30"
  wire width 3 input 1301 \AXI_24_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30893.11-30893.25"
  wire input 1302 \AXI_24_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30098.18-30098.28"
  wire width 6 output 561 \AXI_24_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30894.11-30894.24"
  wire input 1303 \AXI_24_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30099.18-30099.30"
  wire width 2 output 562 \AXI_24_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30100.12-30100.25"
  wire output 563 \AXI_24_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30101.18-30101.38"
  wire width 2 output 564 \AXI_24_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30102.12-30102.30"
  wire output 565 \AXI_24_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30103.18-30103.45"
  wire width 8 output 566 \AXI_24_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30104.19-30104.43"
  wire width 21 output 567 \AXI_24_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30105.18-30105.43"
  wire width 8 output 568 \AXI_24_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30106.18-30106.44"
  wire width 2 output 569 \AXI_24_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30107.12-30107.36"
  wire output 570 \AXI_24_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30895.11-30895.34"
  wire input 1304 \AXI_24_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30108.12-30108.33"
  wire output 571 \AXI_24_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30109.12-30109.35"
  wire output 572 \AXI_24_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30110.12-30110.32"
  wire output 573 \AXI_24_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30111.18-30111.34"
  wire width 6 output 574 \AXI_24_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30112.18-30112.35"
  wire width 8 output 575 \AXI_24_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30113.20-30113.32"
  wire width 256 output 576 \AXI_24_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30114.19-30114.38"
  wire width 32 output 577 \AXI_24_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30115.18-30115.28"
  wire width 6 output 578 \AXI_24_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30116.12-30116.24"
  wire output 579 \AXI_24_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30896.11-30896.24"
  wire input 1305 \AXI_24_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30117.18-30117.30"
  wire width 2 output 580 \AXI_24_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30118.12-30118.25"
  wire output 581 \AXI_24_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30897.19-30897.31"
  wire width 256 input 1306 \AXI_24_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30898.18-30898.37"
  wire width 32 input 1307 \AXI_24_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30899.11-30899.23"
  wire input 1308 \AXI_24_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30119.12-30119.25"
  wire output 582 \AXI_24_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30900.18-30900.30"
  wire width 32 input 1309 \AXI_24_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30901.11-30901.24"
  wire input 1310 \AXI_24_WVALID
  attribute \invertible_pin "IS_AXI_25_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30903.11-30903.22"
  wire input 1311 \AXI_25_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30904.18-30904.31"
  wire width 37 input 1312 \AXI_25_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30905.17-30905.31"
  wire width 2 input 1313 \AXI_25_ARBURST
  attribute \invertible_pin "IS_AXI_25_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30907.11-30907.26"
  wire input 1314 \AXI_25_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30908.17-30908.28"
  wire width 6 input 1315 \AXI_25_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30909.17-30909.29"
  wire width 4 input 1316 \AXI_25_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30120.12-30120.26"
  wire output 583 \AXI_25_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30910.17-30910.30"
  wire width 3 input 1317 \AXI_25_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30911.11-30911.25"
  wire input 1318 \AXI_25_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30912.18-30912.31"
  wire width 37 input 1319 \AXI_25_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30913.17-30913.31"
  wire width 2 input 1320 \AXI_25_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30914.17-30914.28"
  wire width 6 input 1321 \AXI_25_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30915.17-30915.29"
  wire width 4 input 1322 \AXI_25_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30121.12-30121.26"
  wire output 584 \AXI_25_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30916.17-30916.30"
  wire width 3 input 1323 \AXI_25_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30917.11-30917.25"
  wire input 1324 \AXI_25_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30122.18-30122.28"
  wire width 6 output 585 \AXI_25_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30918.11-30918.24"
  wire input 1325 \AXI_25_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30123.18-30123.30"
  wire width 2 output 586 \AXI_25_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30124.12-30124.25"
  wire output 587 \AXI_25_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30125.18-30125.38"
  wire width 2 output 588 \AXI_25_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30126.12-30126.30"
  wire output 589 \AXI_25_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30127.18-30127.45"
  wire width 8 output 590 \AXI_25_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30128.19-30128.43"
  wire width 21 output 591 \AXI_25_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30129.18-30129.43"
  wire width 8 output 592 \AXI_25_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30130.18-30130.44"
  wire width 2 output 593 \AXI_25_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30131.12-30131.36"
  wire output 594 \AXI_25_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30919.11-30919.34"
  wire input 1326 \AXI_25_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30132.12-30132.33"
  wire output 595 \AXI_25_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30133.12-30133.35"
  wire output 596 \AXI_25_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30134.12-30134.32"
  wire output 597 \AXI_25_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30135.20-30135.32"
  wire width 256 output 598 \AXI_25_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30136.19-30136.38"
  wire width 32 output 599 \AXI_25_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30137.18-30137.28"
  wire width 6 output 600 \AXI_25_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30138.12-30138.24"
  wire output 601 \AXI_25_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30920.11-30920.24"
  wire input 1327 \AXI_25_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30139.18-30139.30"
  wire width 2 output 602 \AXI_25_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30140.12-30140.25"
  wire output 603 \AXI_25_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30921.19-30921.31"
  wire width 256 input 1328 \AXI_25_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30922.18-30922.37"
  wire width 32 input 1329 \AXI_25_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30923.11-30923.23"
  wire input 1330 \AXI_25_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30141.12-30141.25"
  wire output 604 \AXI_25_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30924.18-30924.30"
  wire width 32 input 1331 \AXI_25_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30925.11-30925.24"
  wire input 1332 \AXI_25_WVALID
  attribute \invertible_pin "IS_AXI_26_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30927.11-30927.22"
  wire input 1333 \AXI_26_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30928.18-30928.31"
  wire width 37 input 1334 \AXI_26_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30929.17-30929.31"
  wire width 2 input 1335 \AXI_26_ARBURST
  attribute \invertible_pin "IS_AXI_26_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30931.11-30931.26"
  wire input 1336 \AXI_26_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30932.17-30932.28"
  wire width 6 input 1337 \AXI_26_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30933.17-30933.29"
  wire width 4 input 1338 \AXI_26_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30142.12-30142.26"
  wire output 605 \AXI_26_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30934.17-30934.30"
  wire width 3 input 1339 \AXI_26_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30935.11-30935.25"
  wire input 1340 \AXI_26_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30936.18-30936.31"
  wire width 37 input 1341 \AXI_26_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30937.17-30937.31"
  wire width 2 input 1342 \AXI_26_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30938.17-30938.28"
  wire width 6 input 1343 \AXI_26_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30939.17-30939.29"
  wire width 4 input 1344 \AXI_26_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30143.12-30143.26"
  wire output 606 \AXI_26_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30940.17-30940.30"
  wire width 3 input 1345 \AXI_26_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30941.11-30941.25"
  wire input 1346 \AXI_26_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30144.18-30144.28"
  wire width 6 output 607 \AXI_26_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30942.11-30942.24"
  wire input 1347 \AXI_26_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30145.18-30145.30"
  wire width 2 output 608 \AXI_26_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30146.12-30146.25"
  wire output 609 \AXI_26_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30147.18-30147.38"
  wire width 2 output 610 \AXI_26_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30148.12-30148.30"
  wire output 611 \AXI_26_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30149.18-30149.45"
  wire width 8 output 612 \AXI_26_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30150.19-30150.43"
  wire width 21 output 613 \AXI_26_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30151.18-30151.43"
  wire width 8 output 614 \AXI_26_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30152.18-30152.44"
  wire width 2 output 615 \AXI_26_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30153.12-30153.36"
  wire output 616 \AXI_26_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30943.11-30943.34"
  wire input 1348 \AXI_26_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30154.12-30154.33"
  wire output 617 \AXI_26_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30155.12-30155.35"
  wire output 618 \AXI_26_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30156.12-30156.32"
  wire output 619 \AXI_26_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30157.18-30157.34"
  wire width 6 output 620 \AXI_26_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30158.18-30158.35"
  wire width 8 output 621 \AXI_26_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30159.20-30159.32"
  wire width 256 output 622 \AXI_26_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30160.19-30160.38"
  wire width 32 output 623 \AXI_26_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30161.18-30161.28"
  wire width 6 output 624 \AXI_26_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30162.12-30162.24"
  wire output 625 \AXI_26_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30944.11-30944.24"
  wire input 1349 \AXI_26_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30163.18-30163.30"
  wire width 2 output 626 \AXI_26_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30164.12-30164.25"
  wire output 627 \AXI_26_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30945.19-30945.31"
  wire width 256 input 1350 \AXI_26_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30946.18-30946.37"
  wire width 32 input 1351 \AXI_26_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30947.11-30947.23"
  wire input 1352 \AXI_26_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30165.12-30165.25"
  wire output 628 \AXI_26_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30948.18-30948.30"
  wire width 32 input 1353 \AXI_26_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30949.11-30949.24"
  wire input 1354 \AXI_26_WVALID
  attribute \invertible_pin "IS_AXI_27_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30951.11-30951.22"
  wire input 1355 \AXI_27_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30952.18-30952.31"
  wire width 37 input 1356 \AXI_27_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30953.17-30953.31"
  wire width 2 input 1357 \AXI_27_ARBURST
  attribute \invertible_pin "IS_AXI_27_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30955.11-30955.26"
  wire input 1358 \AXI_27_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30956.17-30956.28"
  wire width 6 input 1359 \AXI_27_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30957.17-30957.29"
  wire width 4 input 1360 \AXI_27_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30166.12-30166.26"
  wire output 629 \AXI_27_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30958.17-30958.30"
  wire width 3 input 1361 \AXI_27_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30959.11-30959.25"
  wire input 1362 \AXI_27_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30960.18-30960.31"
  wire width 37 input 1363 \AXI_27_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30961.17-30961.31"
  wire width 2 input 1364 \AXI_27_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30962.17-30962.28"
  wire width 6 input 1365 \AXI_27_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30963.17-30963.29"
  wire width 4 input 1366 \AXI_27_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30167.12-30167.26"
  wire output 630 \AXI_27_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30964.17-30964.30"
  wire width 3 input 1367 \AXI_27_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30965.11-30965.25"
  wire input 1368 \AXI_27_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30168.18-30168.28"
  wire width 6 output 631 \AXI_27_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30966.11-30966.24"
  wire input 1369 \AXI_27_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30169.18-30169.30"
  wire width 2 output 632 \AXI_27_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30170.12-30170.25"
  wire output 633 \AXI_27_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30171.18-30171.38"
  wire width 2 output 634 \AXI_27_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30172.12-30172.30"
  wire output 635 \AXI_27_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30173.18-30173.45"
  wire width 8 output 636 \AXI_27_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30174.19-30174.43"
  wire width 21 output 637 \AXI_27_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30175.18-30175.43"
  wire width 8 output 638 \AXI_27_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30176.18-30176.44"
  wire width 2 output 639 \AXI_27_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30177.12-30177.36"
  wire output 640 \AXI_27_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30967.11-30967.34"
  wire input 1370 \AXI_27_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30178.12-30178.33"
  wire output 641 \AXI_27_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30179.12-30179.35"
  wire output 642 \AXI_27_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30180.12-30180.32"
  wire output 643 \AXI_27_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30181.20-30181.32"
  wire width 256 output 644 \AXI_27_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30182.19-30182.38"
  wire width 32 output 645 \AXI_27_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30183.18-30183.28"
  wire width 6 output 646 \AXI_27_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30184.12-30184.24"
  wire output 647 \AXI_27_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30968.11-30968.24"
  wire input 1371 \AXI_27_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30185.18-30185.30"
  wire width 2 output 648 \AXI_27_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30186.12-30186.25"
  wire output 649 \AXI_27_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30969.19-30969.31"
  wire width 256 input 1372 \AXI_27_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30970.18-30970.37"
  wire width 32 input 1373 \AXI_27_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30971.11-30971.23"
  wire input 1374 \AXI_27_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30187.12-30187.25"
  wire output 650 \AXI_27_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30972.18-30972.30"
  wire width 32 input 1375 \AXI_27_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30973.11-30973.24"
  wire input 1376 \AXI_27_WVALID
  attribute \invertible_pin "IS_AXI_28_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30975.11-30975.22"
  wire input 1377 \AXI_28_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30976.18-30976.31"
  wire width 37 input 1378 \AXI_28_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30977.17-30977.31"
  wire width 2 input 1379 \AXI_28_ARBURST
  attribute \invertible_pin "IS_AXI_28_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30979.11-30979.26"
  wire input 1380 \AXI_28_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30980.17-30980.28"
  wire width 6 input 1381 \AXI_28_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30981.17-30981.29"
  wire width 4 input 1382 \AXI_28_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30188.12-30188.26"
  wire output 651 \AXI_28_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30982.17-30982.30"
  wire width 3 input 1383 \AXI_28_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30983.11-30983.25"
  wire input 1384 \AXI_28_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30984.18-30984.31"
  wire width 37 input 1385 \AXI_28_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30985.17-30985.31"
  wire width 2 input 1386 \AXI_28_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30986.17-30986.28"
  wire width 6 input 1387 \AXI_28_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30987.17-30987.29"
  wire width 4 input 1388 \AXI_28_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30189.12-30189.26"
  wire output 652 \AXI_28_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30988.17-30988.30"
  wire width 3 input 1389 \AXI_28_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30989.11-30989.25"
  wire input 1390 \AXI_28_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30190.18-30190.28"
  wire width 6 output 653 \AXI_28_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30990.11-30990.24"
  wire input 1391 \AXI_28_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30191.18-30191.30"
  wire width 2 output 654 \AXI_28_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30192.12-30192.25"
  wire output 655 \AXI_28_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30193.18-30193.38"
  wire width 2 output 656 \AXI_28_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30194.12-30194.30"
  wire output 657 \AXI_28_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30195.18-30195.45"
  wire width 8 output 658 \AXI_28_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30196.19-30196.43"
  wire width 21 output 659 \AXI_28_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30197.18-30197.43"
  wire width 8 output 660 \AXI_28_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30198.18-30198.44"
  wire width 2 output 661 \AXI_28_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30199.12-30199.36"
  wire output 662 \AXI_28_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30991.11-30991.34"
  wire input 1392 \AXI_28_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30200.12-30200.33"
  wire output 663 \AXI_28_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30201.12-30201.35"
  wire output 664 \AXI_28_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30202.12-30202.32"
  wire output 665 \AXI_28_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30203.18-30203.34"
  wire width 6 output 666 \AXI_28_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30204.18-30204.35"
  wire width 8 output 667 \AXI_28_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30205.20-30205.32"
  wire width 256 output 668 \AXI_28_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30206.19-30206.38"
  wire width 32 output 669 \AXI_28_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30207.18-30207.28"
  wire width 6 output 670 \AXI_28_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30208.12-30208.24"
  wire output 671 \AXI_28_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30992.11-30992.24"
  wire input 1393 \AXI_28_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30209.18-30209.30"
  wire width 2 output 672 \AXI_28_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30210.12-30210.25"
  wire output 673 \AXI_28_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30993.19-30993.31"
  wire width 256 input 1394 \AXI_28_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30994.18-30994.37"
  wire width 32 input 1395 \AXI_28_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30995.11-30995.23"
  wire input 1396 \AXI_28_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30211.12-30211.25"
  wire output 674 \AXI_28_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30996.18-30996.30"
  wire width 32 input 1397 \AXI_28_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30997.11-30997.24"
  wire input 1398 \AXI_28_WVALID
  attribute \invertible_pin "IS_AXI_29_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30999.11-30999.22"
  wire input 1399 \AXI_29_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31000.18-31000.31"
  wire width 37 input 1400 \AXI_29_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31001.17-31001.31"
  wire width 2 input 1401 \AXI_29_ARBURST
  attribute \invertible_pin "IS_AXI_29_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31003.11-31003.26"
  wire input 1402 \AXI_29_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31004.17-31004.28"
  wire width 6 input 1403 \AXI_29_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31005.17-31005.29"
  wire width 4 input 1404 \AXI_29_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30212.12-30212.26"
  wire output 675 \AXI_29_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31006.17-31006.30"
  wire width 3 input 1405 \AXI_29_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31007.11-31007.25"
  wire input 1406 \AXI_29_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31008.18-31008.31"
  wire width 37 input 1407 \AXI_29_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31009.17-31009.31"
  wire width 2 input 1408 \AXI_29_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31010.17-31010.28"
  wire width 6 input 1409 \AXI_29_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31011.17-31011.29"
  wire width 4 input 1410 \AXI_29_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30213.12-30213.26"
  wire output 676 \AXI_29_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31012.17-31012.30"
  wire width 3 input 1411 \AXI_29_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31013.11-31013.25"
  wire input 1412 \AXI_29_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30214.18-30214.28"
  wire width 6 output 677 \AXI_29_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31014.11-31014.24"
  wire input 1413 \AXI_29_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30215.18-30215.30"
  wire width 2 output 678 \AXI_29_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30216.12-30216.25"
  wire output 679 \AXI_29_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30217.18-30217.38"
  wire width 2 output 680 \AXI_29_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30218.12-30218.30"
  wire output 681 \AXI_29_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30219.18-30219.45"
  wire width 8 output 682 \AXI_29_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30220.19-30220.43"
  wire width 21 output 683 \AXI_29_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30221.18-30221.43"
  wire width 8 output 684 \AXI_29_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30222.18-30222.44"
  wire width 2 output 685 \AXI_29_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30223.12-30223.36"
  wire output 686 \AXI_29_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31015.11-31015.34"
  wire input 1414 \AXI_29_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30224.12-30224.33"
  wire output 687 \AXI_29_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30225.12-30225.35"
  wire output 688 \AXI_29_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30226.12-30226.32"
  wire output 689 \AXI_29_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30227.20-30227.32"
  wire width 256 output 690 \AXI_29_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30228.19-30228.38"
  wire width 32 output 691 \AXI_29_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30229.18-30229.28"
  wire width 6 output 692 \AXI_29_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30230.12-30230.24"
  wire output 693 \AXI_29_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31016.11-31016.24"
  wire input 1415 \AXI_29_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30231.18-30231.30"
  wire width 2 output 694 \AXI_29_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30232.12-30232.25"
  wire output 695 \AXI_29_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31017.19-31017.31"
  wire width 256 input 1416 \AXI_29_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31018.18-31018.37"
  wire width 32 input 1417 \AXI_29_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31019.11-31019.23"
  wire input 1418 \AXI_29_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30233.12-30233.25"
  wire output 696 \AXI_29_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31020.18-31020.30"
  wire width 32 input 1419 \AXI_29_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31021.11-31021.24"
  wire input 1420 \AXI_29_WVALID
  attribute \invertible_pin "IS_AXI_30_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31023.11-31023.22"
  wire input 1421 \AXI_30_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31024.18-31024.31"
  wire width 37 input 1422 \AXI_30_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31025.17-31025.31"
  wire width 2 input 1423 \AXI_30_ARBURST
  attribute \invertible_pin "IS_AXI_30_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31027.11-31027.26"
  wire input 1424 \AXI_30_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31028.17-31028.28"
  wire width 6 input 1425 \AXI_30_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31029.17-31029.29"
  wire width 4 input 1426 \AXI_30_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30234.12-30234.26"
  wire output 697 \AXI_30_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31030.17-31030.30"
  wire width 3 input 1427 \AXI_30_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31031.11-31031.25"
  wire input 1428 \AXI_30_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31032.18-31032.31"
  wire width 37 input 1429 \AXI_30_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31033.17-31033.31"
  wire width 2 input 1430 \AXI_30_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31034.17-31034.28"
  wire width 6 input 1431 \AXI_30_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31035.17-31035.29"
  wire width 4 input 1432 \AXI_30_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30235.12-30235.26"
  wire output 698 \AXI_30_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31036.17-31036.30"
  wire width 3 input 1433 \AXI_30_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31037.11-31037.25"
  wire input 1434 \AXI_30_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30236.18-30236.28"
  wire width 6 output 699 \AXI_30_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31038.11-31038.24"
  wire input 1435 \AXI_30_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30237.18-30237.30"
  wire width 2 output 700 \AXI_30_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30238.12-30238.25"
  wire output 701 \AXI_30_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30239.18-30239.38"
  wire width 2 output 702 \AXI_30_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30240.12-30240.30"
  wire output 703 \AXI_30_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30241.18-30241.45"
  wire width 8 output 704 \AXI_30_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30242.19-30242.43"
  wire width 21 output 705 \AXI_30_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30243.18-30243.43"
  wire width 8 output 706 \AXI_30_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30244.18-30244.44"
  wire width 2 output 707 \AXI_30_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30245.12-30245.36"
  wire output 708 \AXI_30_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31039.11-31039.34"
  wire input 1436 \AXI_30_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30246.12-30246.33"
  wire output 709 \AXI_30_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30247.12-30247.35"
  wire output 710 \AXI_30_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30248.12-30248.32"
  wire output 711 \AXI_30_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30249.18-30249.34"
  wire width 6 output 712 \AXI_30_MC_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30250.18-30250.35"
  wire width 8 output 713 \AXI_30_PHY_STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30251.20-30251.32"
  wire width 256 output 714 \AXI_30_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30252.19-30252.38"
  wire width 32 output 715 \AXI_30_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30253.18-30253.28"
  wire width 6 output 716 \AXI_30_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30254.12-30254.24"
  wire output 717 \AXI_30_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31040.11-31040.24"
  wire input 1437 \AXI_30_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30255.18-30255.30"
  wire width 2 output 718 \AXI_30_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30256.12-30256.25"
  wire output 719 \AXI_30_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31041.19-31041.31"
  wire width 256 input 1438 \AXI_30_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31042.18-31042.37"
  wire width 32 input 1439 \AXI_30_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31043.11-31043.23"
  wire input 1440 \AXI_30_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30257.12-30257.25"
  wire output 720 \AXI_30_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31044.18-31044.30"
  wire width 32 input 1441 \AXI_30_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31045.11-31045.24"
  wire input 1442 \AXI_30_WVALID
  attribute \invertible_pin "IS_AXI_31_ACLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31047.11-31047.22"
  wire input 1443 \AXI_31_ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31048.18-31048.31"
  wire width 37 input 1444 \AXI_31_ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31049.17-31049.31"
  wire width 2 input 1445 \AXI_31_ARBURST
  attribute \invertible_pin "IS_AXI_31_ARESET_N_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31051.11-31051.26"
  wire input 1446 \AXI_31_ARESET_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31052.17-31052.28"
  wire width 6 input 1447 \AXI_31_ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31053.17-31053.29"
  wire width 4 input 1448 \AXI_31_ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30258.12-30258.26"
  wire output 721 \AXI_31_ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31054.17-31054.30"
  wire width 3 input 1449 \AXI_31_ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31055.11-31055.25"
  wire input 1450 \AXI_31_ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31056.18-31056.31"
  wire width 37 input 1451 \AXI_31_AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31057.17-31057.31"
  wire width 2 input 1452 \AXI_31_AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31058.17-31058.28"
  wire width 6 input 1453 \AXI_31_AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31059.17-31059.29"
  wire width 4 input 1454 \AXI_31_AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30259.12-30259.26"
  wire output 722 \AXI_31_AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31060.17-31060.30"
  wire width 3 input 1455 \AXI_31_AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31061.11-31061.25"
  wire input 1456 \AXI_31_AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30260.18-30260.28"
  wire width 6 output 723 \AXI_31_BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31062.11-31062.24"
  wire input 1457 \AXI_31_BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30261.18-30261.30"
  wire width 2 output 724 \AXI_31_BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30262.12-30262.25"
  wire output 725 \AXI_31_BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30263.18-30263.38"
  wire width 2 output 726 \AXI_31_DFI_AW_AERR_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30264.12-30264.30"
  wire output 727 \AXI_31_DFI_CLK_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30265.18-30265.45"
  wire width 8 output 728 \AXI_31_DFI_DBI_BYTE_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30266.19-30266.43"
  wire width 21 output 729 \AXI_31_DFI_DW_RDDATA_DBI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30267.18-30267.43"
  wire width 8 output 730 \AXI_31_DFI_DW_RDDATA_DERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30268.18-30268.44"
  wire width 2 output 731 \AXI_31_DFI_DW_RDDATA_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30269.12-30269.36"
  wire output 732 \AXI_31_DFI_INIT_COMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31063.11-31063.34"
  wire input 1458 \AXI_31_DFI_LP_PWR_X_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30270.12-30270.33"
  wire output 733 \AXI_31_DFI_PHYUPD_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30271.12-30271.35"
  wire output 734 \AXI_31_DFI_PHY_LP_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30272.12-30272.32"
  wire output 735 \AXI_31_DFI_RST_N_BUF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30273.20-30273.32"
  wire width 256 output 736 \AXI_31_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30274.19-30274.38"
  wire width 32 output 737 \AXI_31_RDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30275.18-30275.28"
  wire width 6 output 738 \AXI_31_RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30276.12-30276.24"
  wire output 739 \AXI_31_RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31064.11-31064.24"
  wire input 1459 \AXI_31_RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30277.18-30277.30"
  wire width 2 output 740 \AXI_31_RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30278.12-30278.25"
  wire output 741 \AXI_31_RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31065.19-31065.31"
  wire width 256 input 1460 \AXI_31_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31066.18-31066.37"
  wire width 32 input 1461 \AXI_31_WDATA_PARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31067.11-31067.23"
  wire input 1462 \AXI_31_WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30279.12-30279.25"
  wire output 742 \AXI_31_WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31068.18-31068.30"
  wire width 32 input 1463 \AXI_31_WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31069.11-31069.24"
  wire input 1464 \AXI_31_WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31070.11-31070.23"
  wire input 1465 \BSCAN_DRCK_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31071.11-31071.23"
  wire input 1466 \BSCAN_DRCK_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31072.11-31072.22"
  wire input 1467 \BSCAN_TCK_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31073.11-31073.22"
  wire input 1468 \BSCAN_TCK_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30280.12-30280.31"
  wire output 743 \DRAM_0_STAT_CATTRIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30281.18-30281.34"
  wire width 3 output 744 \DRAM_0_STAT_TEMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30282.12-30282.31"
  wire output 745 \DRAM_1_STAT_CATTRIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30283.18-30283.34"
  wire width 3 output 746 \DRAM_1_STAT_TEMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31074.11-31074.24"
  wire input 1469 \HBM_REF_CLK_0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31075.11-31075.24"
  wire input 1470 \HBM_REF_CLK_1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31076.11-31076.22"
  wire input 1471 \MBIST_EN_00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31077.11-31077.22"
  wire input 1472 \MBIST_EN_01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31078.11-31078.22"
  wire input 1473 \MBIST_EN_02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31079.11-31079.22"
  wire input 1474 \MBIST_EN_03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31080.11-31080.22"
  wire input 1475 \MBIST_EN_04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31081.11-31081.22"
  wire input 1476 \MBIST_EN_05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31082.11-31082.22"
  wire input 1477 \MBIST_EN_06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31083.11-31083.22"
  wire input 1478 \MBIST_EN_07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31084.11-31084.22"
  wire input 1479 \MBIST_EN_08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31085.11-31085.22"
  wire input 1480 \MBIST_EN_09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31086.11-31086.22"
  wire input 1481 \MBIST_EN_10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31087.11-31087.22"
  wire input 1482 \MBIST_EN_11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31088.11-31088.22"
  wire input 1483 \MBIST_EN_12
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31089.11-31089.22"
  wire input 1484 \MBIST_EN_13
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31090.11-31090.22"
  wire input 1485 \MBIST_EN_14
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31091.11-31091.22"
  wire input 1486 \MBIST_EN_15
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7961.1-7965.10"
module \HPIO_VREF
  parameter \VREF_CNTR "OFF"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7964.17-7964.33"
  wire width 7 input 2 \FABRIC_VREF_TUNE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7963.12-7963.16"
  wire output 1 \VREF
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19665.1-19721.10"
module \HSADC
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \XPA_CFG0 0
  parameter \XPA_CFG1 0
  parameter \XPA_NUM_ADCS "0"
  parameter \XPA_NUM_DDCS 0
  parameter \XPA_PLL_USED "No"
  parameter \XPA_SAMPLE_RATE_MSPS 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19689.11-19689.20"
  wire input 17 \ADC_CLK_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19690.11-19690.20"
  wire input 18 \ADC_CLK_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19673.12-19673.19"
  wire output 1 \CLK_ADC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19691.11-19691.22"
  wire input 19 \CLK_FIFO_LM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19692.18-19692.30"
  wire width 16 input 20 \CONTROL_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19693.18-19693.30"
  wire width 16 input 21 \CONTROL_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19694.18-19694.30"
  wire width 16 input 22 \CONTROL_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19695.18-19695.30"
  wire width 16 input 23 \CONTROL_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19696.18-19696.32"
  wire width 16 input 24 \CONTROL_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19697.18-19697.23"
  wire width 12 input 25 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19674.20-19674.29"
  wire width 128 output 2 \DATA_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19675.20-19675.29"
  wire width 128 output 3 \DATA_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19676.20-19676.29"
  wire width 128 output 4 \DATA_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19677.20-19677.29"
  wire width 128 output 5 \DATA_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19698.11-19698.15"
  wire input 26 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19699.11-19699.14"
  wire input 27 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19700.18-19700.20"
  wire width 16 input 28 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19678.19-19678.23"
  wire width 16 output 6 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19679.12-19679.16"
  wire output 7 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19701.11-19701.14"
  wire input 29 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19702.11-19702.21"
  wire input 30 \FABRIC_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19680.12-19680.24"
  wire output 8 \PLL_DMON_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19703.11-19703.21"
  wire input 31 \PLL_MONCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19704.11-19704.24"
  wire input 32 \PLL_REFCLK_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19681.12-19681.26"
  wire output 9 \PLL_REFCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19682.19-19682.30"
  wire width 16 output 10 \STATUS_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19683.19-19683.30"
  wire width 16 output 11 \STATUS_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19684.19-19684.30"
  wire width 16 output 12 \STATUS_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19685.19-19685.30"
  wire width 16 output 13 \STATUS_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19686.19-19686.32"
  wire width 16 output 14 \STATUS_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19705.11-19705.26"
  wire input 33 \SYSREF_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19706.11-19706.26"
  wire input 34 \SYSREF_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19707.11-19707.19"
  wire input 35 \SYSREF_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19687.12-19687.28"
  wire output 15 \SYSREF_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19688.12-19688.28"
  wire output 16 \SYSREF_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19708.11-19708.19"
  wire input 36 \SYSREF_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19709.11-19709.17"
  wire input 37 \VIN0_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19710.11-19710.17"
  wire input 38 \VIN0_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19711.11-19711.17"
  wire input 39 \VIN1_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19712.11-19712.17"
  wire input 40 \VIN1_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19713.11-19713.17"
  wire input 41 \VIN2_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19714.11-19714.17"
  wire input 42 \VIN2_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19715.11-19715.17"
  wire input 43 \VIN3_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19716.11-19716.17"
  wire input 44 \VIN3_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19717.11-19717.20"
  wire input 45 \VIN_I01_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19718.11-19718.20"
  wire input 46 \VIN_I01_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19719.11-19719.20"
  wire input 47 \VIN_I23_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19720.11-19720.20"
  wire input 48 \VIN_I23_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19611.1-19663.10"
module \HSDAC
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \XPA_CFG0 0
  parameter \XPA_CFG1 0
  parameter \XPA_NUM_DACS 0
  parameter \XPA_NUM_DUCS 0
  parameter \XPA_PLL_USED "No"
  parameter \XPA_SAMPLE_RATE_MSPS 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19619.12-19619.19"
  wire output 1 \CLK_DAC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19639.11-19639.22"
  wire input 21 \CLK_FIFO_LM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19640.18-19640.32"
  wire width 16 input 22 \CONTROL_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19641.18-19641.30"
  wire width 16 input 23 \CONTROL_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19642.18-19642.30"
  wire width 16 input 24 \CONTROL_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19643.18-19643.30"
  wire width 16 input 25 \CONTROL_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19644.18-19644.30"
  wire width 16 input 26 \CONTROL_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19645.11-19645.20"
  wire input 27 \DAC_CLK_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19646.11-19646.20"
  wire input 28 \DAC_CLK_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19647.18-19647.23"
  wire width 12 input 29 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19648.19-19648.28"
  wire width 256 input 30 \DATA_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19649.19-19649.28"
  wire width 256 input 31 \DATA_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19650.19-19650.28"
  wire width 256 input 32 \DATA_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19651.19-19651.28"
  wire width 256 input 33 \DATA_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19652.11-19652.15"
  wire input 34 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19653.11-19653.14"
  wire input 35 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19654.18-19654.20"
  wire width 16 input 36 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19620.19-19620.23"
  wire width 16 output 2 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19621.12-19621.16"
  wire output 3 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19655.11-19655.14"
  wire input 37 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19656.11-19656.21"
  wire input 38 \FABRIC_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19622.12-19622.24"
  wire output 4 \PLL_DMON_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19657.11-19657.21"
  wire input 39 \PLL_MONCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19658.11-19658.24"
  wire input 40 \PLL_REFCLK_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19623.12-19623.26"
  wire output 5 \PLL_REFCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19624.19-19624.32"
  wire width 16 output 6 \STATUS_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19625.19-19625.30"
  wire width 16 output 7 \STATUS_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19626.19-19626.30"
  wire width 16 output 8 \STATUS_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19627.19-19627.30"
  wire width 16 output 9 \STATUS_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19628.19-19628.30"
  wire width 16 output 10 \STATUS_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19659.11-19659.26"
  wire input 41 \SYSREF_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19660.11-19660.26"
  wire input 42 \SYSREF_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19661.11-19661.19"
  wire input 43 \SYSREF_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19629.12-19629.28"
  wire output 11 \SYSREF_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19630.12-19630.28"
  wire output 12 \SYSREF_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19662.11-19662.19"
  wire input 44 \SYSREF_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19631.12-19631.19"
  wire output 13 \VOUT0_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19632.12-19632.19"
  wire output 14 \VOUT0_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19633.12-19633.19"
  wire output 15 \VOUT1_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19634.12-19634.19"
  wire output 16 \VOUT1_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19635.12-19635.19"
  wire output 17 \VOUT2_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19636.12-19636.19"
  wire output 18 \VOUT2_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19637.12-19637.19"
  wire output 19 \VOUT3_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19638.12-19638.19"
  wire output 20 \VOUT3_P
end
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:32.1-42.10"
module \IBUF
  parameter \IOSTANDARD "default"
  parameter \IBUF_LOW_PWR 0
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:35.11-35.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:33.12-33.13"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:40.5-40.18"
  cell $specify2 $specify$37
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 0
    parameter signed \T_FALL_MIN 0
    parameter signed \T_FALL_TYP 0
    parameter signed \T_RISE_MAX 0
    parameter signed \T_RISE_MIN 0
    parameter signed \T_RISE_TYP 0
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7566.1-7579.10"
module \IBUFDS
  parameter \CAPACITANCE "DONT_CARE"
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_DELAY_VALUE "0"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IFD_DELAY_VALUE "AUTO"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7576.11-7576.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7578.11-7578.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7574.12-7574.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7670.1-7685.10"
module \IBUFDSE3
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \USE_IBUFDISABLE "FALSE"
  parameter \SIM_INPUT_BUFFER_OFFSET 0
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7679.11-7679.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7681.11-7681.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7682.11-7682.22"
  wire input 4 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7677.12-7677.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7683.17-7683.20"
  wire width 4 input 5 \OSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7684.17-7684.23"
  wire width 2 input 6 \OSC_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7624.1-7635.10"
module \IBUFDS_DIFF_OUT
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7632.11-7632.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7634.11-7634.13"
  wire input 4 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7629.12-7629.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7630.12-7630.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7637.1-7651.10"
module \IBUFDS_DIFF_OUT_IBUFDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7647.11-7647.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7649.11-7649.13"
  wire input 4 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7650.11-7650.22"
  wire input 5 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7644.12-7644.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7645.12-7645.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7653.1-7668.10"
module \IBUFDS_DIFF_OUT_INTERMDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7663.11-7663.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7665.11-7665.13"
  wire input 4 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7666.11-7666.22"
  wire input 5 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7667.11-7667.24"
  wire input 6 \INTERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7660.12-7660.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7661.12-7661.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7581.1-7591.10"
module \IBUFDS_DLY_ADJ
  parameter \DELAY_OFFSET "OFF"
  parameter \DIFF_TERM "FALSE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7587.11-7587.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7589.11-7589.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7585.12-7585.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7590.17-7590.18"
  wire width 3 input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7687.1-7699.10"
module \IBUFDS_DPHY
  parameter \DIFF_TERM "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7693.11-7693.23"
  wire input 4 \HSRX_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7690.12-7690.18"
  wire output 1 \HSRX_O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7695.11-7695.12"
  wire input 5 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7697.11-7697.13"
  wire input 6 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7698.11-7698.23"
  wire input 7 \LPRX_DISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7691.12-7691.20"
  wire output 2 \LPRX_O_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7692.12-7692.20"
  wire output 3 \LPRX_O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14990.1-15001.10"
module \IBUFDS_GTE2
  parameter \CLKCM_CFG "TRUE"
  parameter \CLKRCV_TRST "TRUE"
  parameter \CLKSWING_CFG "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14996.11-14996.14"
  wire input 3 \CEB
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14998.11-14998.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:15000.11-15000.13"
  wire input 5 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14994.12-14994.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:14995.12-14995.17"
  wire output 2 \ODIV2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16814.1-16825.10"
module \IBUFDS_GTE3
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_HROW_CK_SEL 2'00
  parameter \REFCLK_ICNTL_RX 2'00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16820.11-16820.14"
  wire input 3 \CEB
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16822.11-16822.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16824.11-16824.13"
  wire input 5 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16818.12-16818.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16819.12-16819.17"
  wire output 2 \ODIV2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18892.1-18903.10"
module \IBUFDS_GTE4
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_HROW_CK_SEL 2'00
  parameter \REFCLK_ICNTL_RX 2'00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18898.11-18898.14"
  wire input 3 \CEB
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18900.11-18900.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18902.11-18902.13"
  wire input 5 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18896.12-18896.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18897.12-18897.17"
  wire output 2 \ODIV2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13272.1-13278.10"
module \IBUFDS_GTHE1
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13275.11-13275.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13277.11-13277.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13273.12-13273.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19575.1-19586.10"
module \IBUFDS_GTM
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_HROW_CK_SEL 0
  parameter \REFCLK_ICNTL_RX 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19581.11-19581.14"
  wire input 3 \CEB
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19583.11-19583.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19585.11-19585.13"
  wire input 5 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19579.12-19579.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19580.12-19580.17"
  wire output 2 \ODIV2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13259.1-13270.10"
module \IBUFDS_GTXE1
  parameter \CLKCM_CFG "TRUE"
  parameter \CLKRCV_TRST "TRUE"
  parameter \REFCLKOUT_DLY 10'0000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13265.11-13265.14"
  wire input 3 \CEB
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13267.11-13267.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13269.11-13269.13"
  wire input 5 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13263.12-13263.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:13264.12-13264.17"
  wire output 2 \ODIV2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7593.1-7606.10"
module \IBUFDS_IBUFDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7602.11-7602.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7604.11-7604.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7605.11-7605.22"
  wire input 4 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7600.12-7600.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7608.1-7622.10"
module \IBUFDS_INTERMDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7617.11-7617.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7619.11-7619.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7620.11-7620.22"
  wire input 4 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7621.11-7621.24"
  wire input 5 \INTERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7615.12-7615.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7552.1-7564.10"
module \IBUFE3
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \USE_IBUFDISABLE "FALSE"
  parameter \SIM_INPUT_BUFFER_OFFSET 0
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7559.11-7559.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7560.11-7560.22"
  wire input 3 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7557.12-7557.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7561.17-7561.20"
  wire width 4 input 4 \OSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7562.11-7562.17"
  wire input 5 \OSC_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7563.11-7563.15"
  wire input 6 \VREF
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:44.1-53.10"
module \IBUFG
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IBUF_DELAY_VALUE "0"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:47.11-47.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:45.12-45.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7701.1-7712.10"
module \IBUFGDS
  parameter \CAPACITANCE "DONT_CARE"
  parameter \DIFF_TERM "FALSE"
  parameter \IBUF_DELAY_VALUE "0"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7709.11-7709.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7711.11-7711.13"
  wire input 3 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7707.12-7707.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7714.1-7725.10"
module \IBUFGDS_DIFF_OUT
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7722.11-7722.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7724.11-7724.13"
  wire input 4 \IB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7719.12-7719.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7720.12-7720.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7546.1-7550.10"
module \IBUF_ANALOG
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7549.11-7549.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7547.12-7547.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7514.1-7521.10"
module \IBUF_DLY_ADJ
  parameter \DELAY_OFFSET "OFF"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7519.11-7519.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7517.12-7517.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7520.17-7520.18"
  wire width 3 input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7523.1-7532.10"
module \IBUF_IBUFDISABLE
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7530.11-7530.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7531.11-7531.22"
  wire input 3 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7528.12-7528.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7534.1-7544.10"
module \IBUF_INTERMDISABLE
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7541.11-7541.12"
  wire input 2 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7542.11-7542.22"
  wire input 3 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7543.11-7543.24"
  wire input 4 \INTERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7539.12-7539.13"
  wire output 1 \O
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9715.1-9724.10"
module \ICAPE2
  parameter \DEVICE_ID 69484691
  parameter \ICAP_WIDTH "X32"
  parameter \SIM_CFG_FILE_NAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9720.11-9720.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9721.11-9721.15"
  wire input 3 \CSIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9723.18-9723.19"
  wire width 32 input 5 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9719.19-9719.20"
  wire width 32 output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9722.11-9722.16"
  wire input 4 \RDWRB
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9727.1-9739.10"
module \ICAPE3
  parameter \DEVICE_ID 56787091
  parameter \ICAP_AUTO_SWITCH "DISABLE"
  parameter \SIM_CFG_FILE_NAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9731.12-9731.17"
  wire output 1 \AVAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9735.11-9735.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9736.11-9736.15"
  wire input 6 \CSIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9738.18-9738.19"
  wire width 32 input 8 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9732.19-9732.20"
  wire width 32 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9733.12-9733.18"
  wire output 3 \PRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9734.12-9734.19"
  wire output 4 \PRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9737.11-9737.16"
  wire input 7 \RDWRB
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9658.1-9665.10"
module \ICAP_SPARTAN3A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9659.12-9659.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9661.11-9661.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9662.11-9662.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9664.17-9664.18"
  wire width 8 input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9660.18-9660.19"
  wire width 8 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9663.11-9663.16"
  wire input 5 \WRITE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9668.1-9677.10"
module \ICAP_SPARTAN6
  parameter \DEVICE_ID 67109011
  parameter \SIM_CFG_FILE_NAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9671.12-9671.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9674.11-9674.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9673.11-9673.14"
  wire input 3 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9676.18-9676.19"
  wire width 16 input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9672.19-9672.20"
  wire width 16 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9675.11-9675.16"
  wire input 5 \WRITE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9680.1-9688.10"
module \ICAP_VIRTEX4
  parameter \ICAP_WIDTH "X8"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9682.12-9682.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9684.11-9684.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9685.11-9685.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9687.18-9687.19"
  wire width 32 input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9683.19-9683.20"
  wire width 32 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9686.11-9686.16"
  wire input 5 \WRITE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9691.1-9699.10"
module \ICAP_VIRTEX5
  parameter \ICAP_WIDTH "X8"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9693.12-9693.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9695.11-9695.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9696.11-9696.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9698.18-9698.19"
  wire width 32 input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9694.19-9694.20"
  wire width 32 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9697.11-9697.16"
  wire input 5 \WRITE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9702.1-9712.10"
module \ICAP_VIRTEX6
  parameter \DEVICE_ID 69484691
  parameter \ICAP_WIDTH "X8"
  parameter \SIM_CFG_FILE_NAME "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9706.12-9706.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9708.11-9708.14"
  wire input 3 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9709.11-9709.14"
  wire input 4 \CSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9711.18-9711.19"
  wire width 32 input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9707.19-9707.20"
  wire width 32 output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9710.11-9710.16"
  wire input 5 \RDWRB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6126.1-6145.10"
module \IDDR
  parameter \DDR_CLK_EDGE "OPPOSITE_EDGE"
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \SRTYPE "SYNC"
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6139.11-6139.12"
  wire input 3 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6140.11-6140.13"
  wire input 4 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6142.11-6142.12"
  wire input 5 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6135.12-6135.14"
  wire output 1 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6136.12-6136.14"
  wire output 2 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6143.11-6143.12"
  wire input 6 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6144.11-6144.12"
  wire input 7 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6093.1-6108.10"
module \IDDR2
  parameter \DDR_ALIGNMENT "NONE"
  parameter \INIT_Q0 1'0
  parameter \INIT_Q1 1'0
  parameter \SRTYPE "SYNC"
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6101.11-6101.13"
  wire input 3 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6103.11-6103.13"
  wire input 4 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6104.11-6104.13"
  wire input 5 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6105.11-6105.12"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6098.12-6098.14"
  wire output 1 \Q0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6099.12-6099.14"
  wire output 2 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6106.11-6106.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6107.11-6107.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6916.1-6930.10"
module \IDDRE1
  parameter \DDR_CLK_EDGE "OPPOSITE_EDGE"
  parameter \IS_CB_INVERTED 1'0
  parameter \IS_C_INVERTED 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6924.11-6924.12"
  wire input 3 \C
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6927.11-6927.13"
  wire input 4 \CB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6928.11-6928.12"
  wire input 5 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6920.12-6920.14"
  wire output 1 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6921.12-6921.14"
  wire output 2 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6929.11-6929.12"
  wire input 6 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6147.1-6168.10"
module \IDDR_2CLK
  parameter \DDR_CLK_EDGE "OPPOSITE_EDGE"
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \IS_CB_INVERTED 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \SRTYPE "SYNC"
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6159.11-6159.12"
  wire input 3 \C
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6162.11-6162.13"
  wire input 4 \CB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6163.11-6163.13"
  wire input 5 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6165.11-6165.12"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6155.12-6155.14"
  wire output 1 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6156.12-6156.14"
  wire output 2 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6166.11-6166.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6167.11-6167.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6201.1-6211.10"
module \IDELAY
  parameter \IOBDELAY_TYPE "DEFAULT"
  parameter \IOBDELAY_VALUE 0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6206.11-6206.12"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6207.11-6207.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6208.11-6208.12"
  wire input 4 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6209.11-6209.14"
  wire input 5 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6204.12-6204.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6210.11-6210.14"
  wire input 6 \RST
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6193.1-6199.10"
module \IDELAYCTRL
  parameter \SIM_DEVICE "7SERIES"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6195.12-6195.15"
  wire output 1 \RDY
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6197.11-6197.17"
  wire input 2 \REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6198.11-6198.14"
  wire input 3 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6473.1-6502.10"
module \IDELAYE2
  parameter \CINVCTRL_SEL "FALSE"
  parameter \DELAY_SRC "IDATAIN"
  parameter \HIGH_PERFORMANCE_MODE "FALSE"
  parameter \IDELAY_TYPE "FIXED"
  parameter \IDELAY_VALUE 0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_DATAIN_INVERTED 1'0
  parameter \IS_IDATAIN_INVERTED 1'0
  parameter \PIPE_SEL "FALSE"
  parameter \REFCLK_FREQUENCY
  parameter \SIGNAL_PATTERN "DATA"
  parameter \SIM_DELAY_D 0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6490.11-6490.12"
  wire input 3 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6491.11-6491.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6492.11-6492.19"
  wire input 5 \CINVCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6493.17-6493.27"
  wire width 5 input 6 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6486.18-6486.29"
  wire width 5 output 1 \CNTVALUEOUT
  attribute \invertible_pin "IS_DATAIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6495.11-6495.17"
  wire input 7 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6487.12-6487.19"
  wire output 2 \DATAOUT
  attribute \invertible_pin "IS_IDATAIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6497.11-6497.18"
  wire input 8 \IDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6498.11-6498.14"
  wire input 9 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6499.11-6499.13"
  wire input 10 \LD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6500.11-6500.19"
  wire input 11 \LDPIPEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6501.11-6501.17"
  wire input 12 \REGRST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6949.1-6979.10"
module \IDELAYE3
  parameter \CASCADE "NONE"
  parameter \DELAY_FORMAT "TIME"
  parameter \DELAY_SRC "IDATAIN"
  parameter \DELAY_TYPE "FIXED"
  parameter \DELAY_VALUE 0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \LOOPBACK "FALSE"
  parameter \REFCLK_FREQUENCY
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \UPDATE_MODE "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6965.11-6965.18"
  wire input 4 \CASC_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6962.12-6962.20"
  wire output 1 \CASC_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6966.11-6966.22"
  wire input 5 \CASC_RETURN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6967.11-6967.13"
  wire input 6 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6970.11-6970.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6971.17-6971.27"
  wire width 9 input 8 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6963.18-6963.29"
  wire width 9 output 2 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6972.11-6972.17"
  wire input 9 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6964.12-6964.19"
  wire output 3 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6973.11-6973.17"
  wire input 10 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6974.11-6974.18"
  wire input 11 \IDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6975.11-6975.14"
  wire input 12 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6976.11-6976.15"
  wire input 13 \LOAD
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6978.11-6978.14"
  wire input 14 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6007.1-6019.10"
module \IFDDRCPE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6011.11-6011.13"
  wire input 3 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6013.11-6013.13"
  wire input 4 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6014.11-6014.13"
  wire input 5 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6015.11-6015.14"
  wire input 6 \CLR
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6017.11-6017.12"
  wire input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6018.11-6018.14"
  wire input 8 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6008.12-6008.14"
  wire output 1 \Q0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6009.12-6009.14"
  wire output 2 \Q1
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6021.1-6033.10"
module \IFDDRRSE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6025.11-6025.13"
  wire input 3 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6027.11-6027.13"
  wire input 4 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6028.11-6028.13"
  wire input 5 \CE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6030.11-6030.12"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6022.12-6022.14"
  wire output 1 \Q0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6023.12-6023.14"
  wire output 2 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6031.11-6031.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6032.11-6032.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33332.1-33575.10"
module \ILKN
  parameter \BYPASS "FALSE"
  parameter \CTL_RX_BURSTMAX 2'11
  parameter \CTL_RX_CHAN_EXT 2'00
  parameter \CTL_RX_LAST_LANE 4'1011
  parameter \CTL_RX_MFRAMELEN_MINUS1 16'0000011111111111
  parameter \CTL_RX_PACKET_MODE "TRUE"
  parameter \CTL_RX_RETRANS_MULT 3'000
  parameter \CTL_RX_RETRANS_RETRY 4'0010
  parameter \CTL_RX_RETRANS_TIMER1 16'0000000000000000
  parameter \CTL_RX_RETRANS_TIMER2 16'0000000000001000
  parameter \CTL_RX_RETRANS_WDOG 12'000000000000
  parameter \CTL_RX_RETRANS_WRAP_TIMER 8'00000000
  parameter \CTL_TEST_MODE_PIN_CHAR "FALSE"
  parameter \CTL_TX_BURSTMAX 2'11
  parameter \CTL_TX_BURSTSHORT 3'001
  parameter \CTL_TX_CHAN_EXT 2'00
  parameter \CTL_TX_DISABLE_SKIPWORD "TRUE"
  parameter \CTL_TX_FC_CALLEN 7'0000000
  parameter \CTL_TX_LAST_LANE 4'1011
  parameter \CTL_TX_MFRAMELEN_MINUS1 16'0000011111111111
  parameter \CTL_TX_RETRANS_DEPTH 14'00100000000000
  parameter \CTL_TX_RETRANS_MULT 3'000
  parameter \CTL_TX_RETRANS_RAM_BANKS 2'11
  parameter \MODE "TRUE"
  parameter \SIM_VERSION "2.0"
  parameter \TEST_MODE_PIN_CHAR "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33477.11-33477.19"
  wire input 119 \CORE_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33478.11-33478.30"
  wire input 120 \CTL_RX_FORCE_RESYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33479.11-33479.29"
  wire input 121 \CTL_RX_RETRANS_ACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33480.11-33480.32"
  wire input 122 \CTL_RX_RETRANS_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33481.11-33481.31"
  wire input 123 \CTL_RX_RETRANS_ERRIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33482.11-33482.35"
  wire input 124 \CTL_RX_RETRANS_FORCE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33483.11-33483.31"
  wire input 125 \CTL_RX_RETRANS_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33484.11-33484.36"
  wire input 126 \CTL_RX_RETRANS_RESET_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33485.11-33485.35"
  wire input 127 \CTL_TX_DIAGWORD_INTFSTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33486.18-33486.42"
  wire width 12 input 128 \CTL_TX_DIAGWORD_LANESTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33487.11-33487.24"
  wire input 129 \CTL_TX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33488.11-33488.34"
  wire input 130 \CTL_TX_ERRINJ_BITERR_GO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33489.17-33489.42"
  wire width 4 input 131 \CTL_TX_ERRINJ_BITERR_LANE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33490.19-33490.33"
  wire width 256 input 132 \CTL_TX_FC_STAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33491.17-33491.30"
  wire width 8 input 133 \CTL_TX_MUBITS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33492.11-33492.32"
  wire input 134 \CTL_TX_RETRANS_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33493.11-33493.36"
  wire input 135 \CTL_TX_RETRANS_RAM_PERRIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33494.19-33494.43"
  wire width 644 input 136 \CTL_TX_RETRANS_RAM_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33495.11-33495.29"
  wire input 137 \CTL_TX_RETRANS_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33496.11-33496.35"
  wire input 138 \CTL_TX_RETRANS_REQ_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33497.18-33497.35"
  wire width 12 input 139 \CTL_TX_RLIM_DELTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33498.11-33498.29"
  wire input 140 \CTL_TX_RLIM_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33499.17-33499.33"
  wire width 8 input 141 \CTL_TX_RLIM_INTV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33500.18-33500.33"
  wire width 12 input 142 \CTL_TX_RLIM_MAX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33501.17-33501.25"
  wire width 10 input 143 \DRP_ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33502.11-33502.18"
  wire input 144 \DRP_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33503.18-33503.24"
  wire width 16 input 145 \DRP_DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33359.19-33359.25"
  wire width 16 output 1 \DRP_DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33504.11-33504.17"
  wire input 146 \DRP_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33360.12-33360.19"
  wire output 2 \DRP_RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33505.11-33505.17"
  wire input 147 \DRP_WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33506.11-33506.19"
  wire input 148 \LBUS_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33361.19-33361.38"
  wire width 66 output 3 \RX_BYPASS_DATAOUT00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33362.19-33362.38"
  wire width 66 output 4 \RX_BYPASS_DATAOUT01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33363.19-33363.38"
  wire width 66 output 5 \RX_BYPASS_DATAOUT02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33364.19-33364.38"
  wire width 66 output 6 \RX_BYPASS_DATAOUT03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33365.19-33365.38"
  wire width 66 output 7 \RX_BYPASS_DATAOUT04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33366.19-33366.38"
  wire width 66 output 8 \RX_BYPASS_DATAOUT05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33367.19-33367.38"
  wire width 66 output 9 \RX_BYPASS_DATAOUT06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33368.19-33368.38"
  wire width 66 output 10 \RX_BYPASS_DATAOUT07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33369.19-33369.38"
  wire width 66 output 11 \RX_BYPASS_DATAOUT08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33370.19-33370.38"
  wire width 66 output 12 \RX_BYPASS_DATAOUT09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33371.19-33371.38"
  wire width 66 output 13 \RX_BYPASS_DATAOUT10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33372.19-33372.38"
  wire width 66 output 14 \RX_BYPASS_DATAOUT11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33373.19-33373.35"
  wire width 12 output 15 \RX_BYPASS_ENAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33507.11-33507.36"
  wire input 149 \RX_BYPASS_FORCE_REALIGNIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33374.19-33374.40"
  wire width 12 output 16 \RX_BYPASS_IS_AVAILOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33375.19-33375.46"
  wire width 12 output 17 \RX_BYPASS_IS_BADLYFRAMEDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33376.19-33376.43"
  wire width 12 output 18 \RX_BYPASS_IS_OVERFLOWOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33377.19-33377.41"
  wire width 12 output 19 \RX_BYPASS_IS_SYNCEDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33378.19-33378.43"
  wire width 12 output 20 \RX_BYPASS_IS_SYNCWORDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33508.11-33508.25"
  wire input 150 \RX_BYPASS_RDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33379.19-33379.30"
  wire width 11 output 21 \RX_CHANOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33380.19-33380.30"
  wire width 11 output 22 \RX_CHANOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33381.19-33381.30"
  wire width 11 output 23 \RX_CHANOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33382.19-33382.30"
  wire width 11 output 24 \RX_CHANOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33383.20-33383.31"
  wire width 128 output 25 \RX_DATAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33384.20-33384.31"
  wire width 128 output 26 \RX_DATAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33385.20-33385.31"
  wire width 128 output 27 \RX_DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33386.20-33386.31"
  wire width 128 output 28 \RX_DATAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33387.12-33387.22"
  wire output 29 \RX_ENAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33388.12-33388.22"
  wire output 30 \RX_ENAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33389.12-33389.22"
  wire output 31 \RX_ENAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33390.12-33390.22"
  wire output 32 \RX_ENAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33391.12-33391.22"
  wire output 33 \RX_EOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33392.12-33392.22"
  wire output 34 \RX_EOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33393.12-33393.22"
  wire output 35 \RX_EOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33394.12-33394.22"
  wire output 36 \RX_EOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33395.12-33395.22"
  wire output 37 \RX_ERROUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33396.12-33396.22"
  wire output 38 \RX_ERROUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33397.12-33397.22"
  wire output 39 \RX_ERROUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33398.12-33398.22"
  wire output 40 \RX_ERROUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33399.18-33399.28"
  wire width 4 output 41 \RX_MTYOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33400.18-33400.28"
  wire width 4 output 42 \RX_MTYOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33401.18-33401.28"
  wire width 4 output 43 \RX_MTYOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33402.18-33402.28"
  wire width 4 output 44 \RX_MTYOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33403.12-33403.21"
  wire output 45 \RX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33509.11-33509.19"
  wire input 151 \RX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33510.18-33510.31"
  wire width 12 input 152 \RX_SERDES_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33511.18-33511.34"
  wire width 64 input 153 \RX_SERDES_DATA00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33512.18-33512.34"
  wire width 64 input 154 \RX_SERDES_DATA01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33513.18-33513.34"
  wire width 64 input 155 \RX_SERDES_DATA02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33514.18-33514.34"
  wire width 64 input 156 \RX_SERDES_DATA03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33515.18-33515.34"
  wire width 64 input 157 \RX_SERDES_DATA04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33516.18-33516.34"
  wire width 64 input 158 \RX_SERDES_DATA05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33517.18-33517.34"
  wire width 64 input 159 \RX_SERDES_DATA06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33518.18-33518.34"
  wire width 64 input 160 \RX_SERDES_DATA07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33519.18-33519.34"
  wire width 64 input 161 \RX_SERDES_DATA08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33520.18-33520.34"
  wire width 64 input 162 \RX_SERDES_DATA09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33521.18-33521.34"
  wire width 64 input 163 \RX_SERDES_DATA10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33522.18-33522.34"
  wire width 64 input 164 \RX_SERDES_DATA11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33523.18-33523.33"
  wire width 12 input 165 \RX_SERDES_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33404.12-33404.22"
  wire output 46 \RX_SOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33405.12-33405.22"
  wire output 47 \RX_SOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33406.12-33406.22"
  wire output 48 \RX_SOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33407.12-33407.22"
  wire output 49 \RX_SOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33408.12-33408.27"
  wire output 50 \STAT_RX_ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33409.12-33409.31"
  wire output 51 \STAT_RX_ALIGNED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33410.19-33410.39"
  wire width 12 output 52 \STAT_RX_BAD_TYPE_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33411.12-33411.32"
  wire output 53 \STAT_RX_BURSTMAX_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33412.12-33412.29"
  wire output 54 \STAT_RX_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33413.12-33413.29"
  wire output 55 \STAT_RX_CRC24_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33414.19-33414.36"
  wire width 12 output 56 \STAT_RX_CRC32_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33415.19-33415.38"
  wire width 12 output 57 \STAT_RX_CRC32_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33416.19-33416.38"
  wire width 12 output 58 \STAT_RX_DESCRAM_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33417.19-33417.44"
  wire width 12 output 59 \STAT_RX_DIAGWORD_INTFSTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33418.19-33418.44"
  wire width 12 output 60 \STAT_RX_DIAGWORD_LANESTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33419.20-33419.35"
  wire width 256 output 61 \STAT_RX_FC_STAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33420.19-33420.38"
  wire width 12 output 62 \STAT_RX_FRAMING_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33421.12-33421.28"
  wire output 63 \STAT_RX_MEOP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33422.19-33422.33"
  wire width 12 output 64 \STAT_RX_MF_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33423.19-33423.37"
  wire width 12 output 65 \STAT_RX_MF_LEN_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33424.19-33424.40"
  wire width 12 output 66 \STAT_RX_MF_REPEAT_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33425.12-33425.30"
  wire output 67 \STAT_RX_MISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33426.12-33426.28"
  wire output 68 \STAT_RX_MSOP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33427.18-33427.32"
  wire width 8 output 69 \STAT_RX_MUBITS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33428.12-33428.34"
  wire output 70 \STAT_RX_MUBITS_UPDATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33429.12-33429.32"
  wire output 71 \STAT_RX_OVERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33430.12-33430.37"
  wire output 72 \STAT_RX_RETRANS_CRC24_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33431.12-33431.32"
  wire output 73 \STAT_RX_RETRANS_DISC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33432.19-33432.42"
  wire width 16 output 74 \STAT_RX_RETRANS_LATENCY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33433.12-33433.31"
  wire output 75 \STAT_RX_RETRANS_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33434.12-33434.37"
  wire output 76 \STAT_RX_RETRANS_RETRY_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33435.18-33435.37"
  wire width 8 output 77 \STAT_RX_RETRANS_SEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33436.12-33436.39"
  wire output 78 \STAT_RX_RETRANS_SEQ_UPDATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33437.18-33437.39"
  wire width 3 output 79 \STAT_RX_RETRANS_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33438.18-33438.40"
  wire width 5 output 80 \STAT_RX_RETRANS_SUBSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33439.12-33439.36"
  wire output 81 \STAT_RX_RETRANS_WDOG_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33440.12-33440.36"
  wire output 82 \STAT_RX_RETRANS_WRAP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33441.19-33441.33"
  wire width 12 output 83 \STAT_RX_SYNCED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33442.19-33442.37"
  wire width 12 output 84 \STAT_RX_SYNCED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33443.19-33443.36"
  wire width 12 output 85 \STAT_RX_WORD_SYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33444.12-33444.29"
  wire output 86 \STAT_TX_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33445.12-33445.38"
  wire output 87 \STAT_TX_ERRINJ_BITERR_DONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33446.12-33446.32"
  wire output 88 \STAT_TX_OVERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33447.12-33447.37"
  wire output 89 \STAT_TX_RETRANS_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33448.12-33448.32"
  wire output 90 \STAT_TX_RETRANS_BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33449.12-33449.39"
  wire output 91 \STAT_TX_RETRANS_RAM_PERROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33450.18-33450.43"
  wire width 9 output 92 \STAT_TX_RETRANS_RAM_RADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33451.12-33451.37"
  wire output 93 \STAT_TX_RETRANS_RAM_RD_B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33452.12-33452.37"
  wire output 94 \STAT_TX_RETRANS_RAM_RD_B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33453.12-33453.37"
  wire output 95 \STAT_TX_RETRANS_RAM_RD_B2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33454.12-33454.37"
  wire output 96 \STAT_TX_RETRANS_RAM_RD_B3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33455.18-33455.42"
  wire width 2 output 97 \STAT_TX_RETRANS_RAM_RSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33456.18-33456.43"
  wire width 9 output 98 \STAT_TX_RETRANS_RAM_WADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33457.20-33457.45"
  wire width 644 output 99 \STAT_TX_RETRANS_RAM_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33458.12-33458.37"
  wire output 100 \STAT_TX_RETRANS_RAM_WE_B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33459.12-33459.37"
  wire output 101 \STAT_TX_RETRANS_RAM_WE_B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33460.12-33460.37"
  wire output 102 \STAT_TX_RETRANS_RAM_WE_B2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33461.12-33461.37"
  wire output 103 \STAT_TX_RETRANS_RAM_WE_B3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33462.12-33462.33"
  wire output 104 \STAT_TX_UNDERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33524.11-33524.21"
  wire input 166 \TX_BCTLIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33525.11-33525.21"
  wire input 167 \TX_BCTLIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33526.11-33526.21"
  wire input 168 \TX_BCTLIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33527.11-33527.21"
  wire input 169 \TX_BCTLIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33528.18-33528.34"
  wire width 12 input 170 \TX_BYPASS_CTRLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33529.18-33529.36"
  wire width 64 input 171 \TX_BYPASS_DATAIN00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33530.18-33530.36"
  wire width 64 input 172 \TX_BYPASS_DATAIN01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33531.18-33531.36"
  wire width 64 input 173 \TX_BYPASS_DATAIN02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33532.18-33532.36"
  wire width 64 input 174 \TX_BYPASS_DATAIN03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33533.18-33533.36"
  wire width 64 input 175 \TX_BYPASS_DATAIN04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33534.18-33534.36"
  wire width 64 input 176 \TX_BYPASS_DATAIN05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33535.18-33535.36"
  wire width 64 input 177 \TX_BYPASS_DATAIN06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33536.18-33536.36"
  wire width 64 input 178 \TX_BYPASS_DATAIN07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33537.18-33537.36"
  wire width 64 input 179 \TX_BYPASS_DATAIN08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33538.18-33538.36"
  wire width 64 input 180 \TX_BYPASS_DATAIN09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33539.18-33539.36"
  wire width 64 input 181 \TX_BYPASS_DATAIN10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33540.18-33540.36"
  wire width 64 input 182 \TX_BYPASS_DATAIN11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33541.11-33541.26"
  wire input 183 \TX_BYPASS_ENAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33542.17-33542.40"
  wire width 8 input 184 \TX_BYPASS_GEARBOX_SEQIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33543.17-33543.42"
  wire width 4 input 185 \TX_BYPASS_MFRAMER_STATEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33544.18-33544.28"
  wire width 11 input 186 \TX_CHANIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33545.18-33545.28"
  wire width 11 input 187 \TX_CHANIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33546.18-33546.28"
  wire width 11 input 188 \TX_CHANIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33547.18-33547.28"
  wire width 11 input 189 \TX_CHANIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33548.19-33548.29"
  wire width 128 input 190 \TX_DATAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33549.19-33549.29"
  wire width 128 input 191 \TX_DATAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33550.19-33550.29"
  wire width 128 input 192 \TX_DATAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33551.19-33551.29"
  wire width 128 input 193 \TX_DATAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33552.11-33552.20"
  wire input 194 \TX_ENAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33553.11-33553.20"
  wire input 195 \TX_ENAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33554.11-33554.20"
  wire input 196 \TX_ENAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33555.11-33555.20"
  wire input 197 \TX_ENAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33556.11-33556.20"
  wire input 198 \TX_EOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33557.11-33557.20"
  wire input 199 \TX_EOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33558.11-33558.20"
  wire input 200 \TX_EOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33559.11-33559.20"
  wire input 201 \TX_EOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33560.11-33560.20"
  wire input 202 \TX_ERRIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33561.11-33561.20"
  wire input 203 \TX_ERRIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33562.11-33562.20"
  wire input 204 \TX_ERRIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33563.11-33563.20"
  wire input 205 \TX_ERRIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33564.17-33564.26"
  wire width 4 input 206 \TX_MTYIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33565.17-33565.26"
  wire width 4 input 207 \TX_MTYIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33566.17-33566.26"
  wire width 4 input 208 \TX_MTYIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33567.17-33567.26"
  wire width 4 input 209 \TX_MTYIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33463.12-33463.21"
  wire output 105 \TX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33464.12-33464.21"
  wire output 106 \TX_RDYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33568.11-33568.19"
  wire input 210 \TX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33465.19-33465.35"
  wire width 64 output 107 \TX_SERDES_DATA00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33466.19-33466.35"
  wire width 64 output 108 \TX_SERDES_DATA01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33467.19-33467.35"
  wire width 64 output 109 \TX_SERDES_DATA02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33468.19-33468.35"
  wire width 64 output 110 \TX_SERDES_DATA03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33469.19-33469.35"
  wire width 64 output 111 \TX_SERDES_DATA04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33470.19-33470.35"
  wire width 64 output 112 \TX_SERDES_DATA05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33471.19-33471.35"
  wire width 64 output 113 \TX_SERDES_DATA06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33472.19-33472.35"
  wire width 64 output 114 \TX_SERDES_DATA07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33473.19-33473.35"
  wire width 64 output 115 \TX_SERDES_DATA08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33474.19-33474.35"
  wire width 64 output 116 \TX_SERDES_DATA09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33475.19-33475.35"
  wire width 64 output 117 \TX_SERDES_DATA10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33476.19-33476.35"
  wire width 64 output 118 \TX_SERDES_DATA11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33569.11-33569.27"
  wire input 211 \TX_SERDES_REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33570.11-33570.33"
  wire input 212 \TX_SERDES_REFCLK_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33571.11-33571.20"
  wire input 213 \TX_SOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33572.11-33572.20"
  wire input 214 \TX_SOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33573.11-33573.20"
  wire input 215 \TX_SOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33574.11-33574.20"
  wire input 216 \TX_SOPIN3
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33577.1-33820.10"
module \ILKNE4
  parameter \BYPASS "FALSE"
  parameter \CTL_RX_BURSTMAX 2'11
  parameter \CTL_RX_CHAN_EXT 2'00
  parameter \CTL_RX_LAST_LANE 4'1011
  parameter \CTL_RX_MFRAMELEN_MINUS1 16'0000011111111111
  parameter \CTL_RX_PACKET_MODE "FALSE"
  parameter \CTL_RX_RETRANS_MULT 3'000
  parameter \CTL_RX_RETRANS_RETRY 4'0010
  parameter \CTL_RX_RETRANS_TIMER1 16'0000000000001001
  parameter \CTL_RX_RETRANS_TIMER2 16'0000000000000000
  parameter \CTL_RX_RETRANS_WDOG 12'000000000000
  parameter \CTL_RX_RETRANS_WRAP_TIMER 8'00000000
  parameter \CTL_TEST_MODE_PIN_CHAR "FALSE"
  parameter \CTL_TX_BURSTMAX 2'11
  parameter \CTL_TX_BURSTSHORT 3'001
  parameter \CTL_TX_CHAN_EXT 2'00
  parameter \CTL_TX_DISABLE_SKIPWORD "FALSE"
  parameter \CTL_TX_FC_CALLEN 4'1111
  parameter \CTL_TX_LAST_LANE 4'1011
  parameter \CTL_TX_MFRAMELEN_MINUS1 16'0000011111111111
  parameter \CTL_TX_RETRANS_DEPTH 14'00100000000000
  parameter \CTL_TX_RETRANS_MULT 3'000
  parameter \CTL_TX_RETRANS_RAM_BANKS 2'11
  parameter \MODE "TRUE"
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \TEST_MODE_PIN_CHAR "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33722.11-33722.19"
  wire input 119 \CORE_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33723.11-33723.30"
  wire input 120 \CTL_RX_FORCE_RESYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33724.11-33724.29"
  wire input 121 \CTL_RX_RETRANS_ACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33725.11-33725.32"
  wire input 122 \CTL_RX_RETRANS_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33726.11-33726.31"
  wire input 123 \CTL_RX_RETRANS_ERRIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33727.11-33727.35"
  wire input 124 \CTL_RX_RETRANS_FORCE_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33728.11-33728.31"
  wire input 125 \CTL_RX_RETRANS_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33729.11-33729.36"
  wire input 126 \CTL_RX_RETRANS_RESET_MODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33730.11-33730.35"
  wire input 127 \CTL_TX_DIAGWORD_INTFSTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33731.18-33731.42"
  wire width 12 input 128 \CTL_TX_DIAGWORD_LANESTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33732.11-33732.24"
  wire input 129 \CTL_TX_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33733.11-33733.34"
  wire input 130 \CTL_TX_ERRINJ_BITERR_GO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33734.17-33734.42"
  wire width 4 input 131 \CTL_TX_ERRINJ_BITERR_LANE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33735.19-33735.33"
  wire width 256 input 132 \CTL_TX_FC_STAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33736.17-33736.30"
  wire width 8 input 133 \CTL_TX_MUBITS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33737.11-33737.32"
  wire input 134 \CTL_TX_RETRANS_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33738.11-33738.36"
  wire input 135 \CTL_TX_RETRANS_RAM_PERRIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33739.19-33739.43"
  wire width 644 input 136 \CTL_TX_RETRANS_RAM_RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33740.11-33740.29"
  wire input 137 \CTL_TX_RETRANS_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33741.11-33741.35"
  wire input 138 \CTL_TX_RETRANS_REQ_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33742.18-33742.35"
  wire width 12 input 139 \CTL_TX_RLIM_DELTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33743.11-33743.29"
  wire input 140 \CTL_TX_RLIM_ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33744.17-33744.33"
  wire width 8 input 141 \CTL_TX_RLIM_INTV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33745.18-33745.33"
  wire width 12 input 142 \CTL_TX_RLIM_MAX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33746.17-33746.25"
  wire width 10 input 143 \DRP_ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33747.11-33747.18"
  wire input 144 \DRP_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33748.18-33748.24"
  wire width 16 input 145 \DRP_DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33604.19-33604.25"
  wire width 16 output 1 \DRP_DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33749.11-33749.17"
  wire input 146 \DRP_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33605.12-33605.19"
  wire output 2 \DRP_RDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33750.11-33750.17"
  wire input 147 \DRP_WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33751.11-33751.19"
  wire input 148 \LBUS_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33606.19-33606.38"
  wire width 66 output 3 \RX_BYPASS_DATAOUT00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33607.19-33607.38"
  wire width 66 output 4 \RX_BYPASS_DATAOUT01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33608.19-33608.38"
  wire width 66 output 5 \RX_BYPASS_DATAOUT02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33609.19-33609.38"
  wire width 66 output 6 \RX_BYPASS_DATAOUT03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33610.19-33610.38"
  wire width 66 output 7 \RX_BYPASS_DATAOUT04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33611.19-33611.38"
  wire width 66 output 8 \RX_BYPASS_DATAOUT05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33612.19-33612.38"
  wire width 66 output 9 \RX_BYPASS_DATAOUT06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33613.19-33613.38"
  wire width 66 output 10 \RX_BYPASS_DATAOUT07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33614.19-33614.38"
  wire width 66 output 11 \RX_BYPASS_DATAOUT08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33615.19-33615.38"
  wire width 66 output 12 \RX_BYPASS_DATAOUT09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33616.19-33616.38"
  wire width 66 output 13 \RX_BYPASS_DATAOUT10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33617.19-33617.38"
  wire width 66 output 14 \RX_BYPASS_DATAOUT11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33618.19-33618.35"
  wire width 12 output 15 \RX_BYPASS_ENAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33752.11-33752.36"
  wire input 149 \RX_BYPASS_FORCE_REALIGNIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33619.19-33619.40"
  wire width 12 output 16 \RX_BYPASS_IS_AVAILOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33620.19-33620.46"
  wire width 12 output 17 \RX_BYPASS_IS_BADLYFRAMEDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33621.19-33621.43"
  wire width 12 output 18 \RX_BYPASS_IS_OVERFLOWOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33622.19-33622.41"
  wire width 12 output 19 \RX_BYPASS_IS_SYNCEDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33623.19-33623.43"
  wire width 12 output 20 \RX_BYPASS_IS_SYNCWORDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33753.11-33753.25"
  wire input 150 \RX_BYPASS_RDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33624.19-33624.30"
  wire width 11 output 21 \RX_CHANOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33625.19-33625.30"
  wire width 11 output 22 \RX_CHANOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33626.19-33626.30"
  wire width 11 output 23 \RX_CHANOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33627.19-33627.30"
  wire width 11 output 24 \RX_CHANOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33628.20-33628.31"
  wire width 128 output 25 \RX_DATAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33629.20-33629.31"
  wire width 128 output 26 \RX_DATAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33630.20-33630.31"
  wire width 128 output 27 \RX_DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33631.20-33631.31"
  wire width 128 output 28 \RX_DATAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33632.12-33632.22"
  wire output 29 \RX_ENAOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33633.12-33633.22"
  wire output 30 \RX_ENAOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33634.12-33634.22"
  wire output 31 \RX_ENAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33635.12-33635.22"
  wire output 32 \RX_ENAOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33636.12-33636.22"
  wire output 33 \RX_EOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33637.12-33637.22"
  wire output 34 \RX_EOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33638.12-33638.22"
  wire output 35 \RX_EOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33639.12-33639.22"
  wire output 36 \RX_EOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33640.12-33640.22"
  wire output 37 \RX_ERROUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33641.12-33641.22"
  wire output 38 \RX_ERROUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33642.12-33642.22"
  wire output 39 \RX_ERROUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33643.12-33643.22"
  wire output 40 \RX_ERROUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33644.18-33644.28"
  wire width 4 output 41 \RX_MTYOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33645.18-33645.28"
  wire width 4 output 42 \RX_MTYOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33646.18-33646.28"
  wire width 4 output 43 \RX_MTYOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33647.18-33647.28"
  wire width 4 output 44 \RX_MTYOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33648.12-33648.21"
  wire output 45 \RX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33754.11-33754.19"
  wire input 151 \RX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33755.18-33755.31"
  wire width 12 input 152 \RX_SERDES_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33756.18-33756.34"
  wire width 64 input 153 \RX_SERDES_DATA00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33757.18-33757.34"
  wire width 64 input 154 \RX_SERDES_DATA01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33758.18-33758.34"
  wire width 64 input 155 \RX_SERDES_DATA02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33759.18-33759.34"
  wire width 64 input 156 \RX_SERDES_DATA03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33760.18-33760.34"
  wire width 64 input 157 \RX_SERDES_DATA04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33761.18-33761.34"
  wire width 64 input 158 \RX_SERDES_DATA05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33762.18-33762.34"
  wire width 64 input 159 \RX_SERDES_DATA06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33763.18-33763.34"
  wire width 64 input 160 \RX_SERDES_DATA07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33764.18-33764.34"
  wire width 64 input 161 \RX_SERDES_DATA08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33765.18-33765.34"
  wire width 64 input 162 \RX_SERDES_DATA09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33766.18-33766.34"
  wire width 64 input 163 \RX_SERDES_DATA10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33767.18-33767.34"
  wire width 64 input 164 \RX_SERDES_DATA11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33768.18-33768.33"
  wire width 12 input 165 \RX_SERDES_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33649.12-33649.22"
  wire output 46 \RX_SOPOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33650.12-33650.22"
  wire output 47 \RX_SOPOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33651.12-33651.22"
  wire output 48 \RX_SOPOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33652.12-33652.22"
  wire output 49 \RX_SOPOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33653.12-33653.27"
  wire output 50 \STAT_RX_ALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33654.12-33654.31"
  wire output 51 \STAT_RX_ALIGNED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33655.19-33655.39"
  wire width 12 output 52 \STAT_RX_BAD_TYPE_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33656.12-33656.32"
  wire output 53 \STAT_RX_BURSTMAX_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33657.12-33657.29"
  wire output 54 \STAT_RX_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33658.12-33658.29"
  wire output 55 \STAT_RX_CRC24_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33659.19-33659.36"
  wire width 12 output 56 \STAT_RX_CRC32_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33660.19-33660.38"
  wire width 12 output 57 \STAT_RX_CRC32_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33661.19-33661.38"
  wire width 12 output 58 \STAT_RX_DESCRAM_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33662.19-33662.44"
  wire width 12 output 59 \STAT_RX_DIAGWORD_INTFSTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33663.19-33663.44"
  wire width 12 output 60 \STAT_RX_DIAGWORD_LANESTAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33664.20-33664.35"
  wire width 256 output 61 \STAT_RX_FC_STAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33665.19-33665.38"
  wire width 12 output 62 \STAT_RX_FRAMING_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33666.12-33666.28"
  wire output 63 \STAT_RX_MEOP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33667.19-33667.33"
  wire width 12 output 64 \STAT_RX_MF_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33668.19-33668.37"
  wire width 12 output 65 \STAT_RX_MF_LEN_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33669.19-33669.40"
  wire width 12 output 66 \STAT_RX_MF_REPEAT_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33670.12-33670.30"
  wire output 67 \STAT_RX_MISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33671.12-33671.28"
  wire output 68 \STAT_RX_MSOP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33672.18-33672.32"
  wire width 8 output 69 \STAT_RX_MUBITS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33673.12-33673.34"
  wire output 70 \STAT_RX_MUBITS_UPDATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33674.12-33674.32"
  wire output 71 \STAT_RX_OVERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33675.12-33675.37"
  wire output 72 \STAT_RX_RETRANS_CRC24_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33676.12-33676.32"
  wire output 73 \STAT_RX_RETRANS_DISC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33677.19-33677.42"
  wire width 16 output 74 \STAT_RX_RETRANS_LATENCY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33678.12-33678.31"
  wire output 75 \STAT_RX_RETRANS_REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33679.12-33679.37"
  wire output 76 \STAT_RX_RETRANS_RETRY_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33680.18-33680.37"
  wire width 8 output 77 \STAT_RX_RETRANS_SEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33681.12-33681.39"
  wire output 78 \STAT_RX_RETRANS_SEQ_UPDATED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33682.18-33682.39"
  wire width 3 output 79 \STAT_RX_RETRANS_STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33683.18-33683.40"
  wire width 5 output 80 \STAT_RX_RETRANS_SUBSEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33684.12-33684.36"
  wire output 81 \STAT_RX_RETRANS_WDOG_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33685.12-33685.36"
  wire output 82 \STAT_RX_RETRANS_WRAP_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33686.19-33686.33"
  wire width 12 output 83 \STAT_RX_SYNCED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33687.19-33687.37"
  wire width 12 output 84 \STAT_RX_SYNCED_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33688.19-33688.36"
  wire width 12 output 85 \STAT_RX_WORD_SYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33689.12-33689.29"
  wire output 86 \STAT_TX_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33690.12-33690.38"
  wire output 87 \STAT_TX_ERRINJ_BITERR_DONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33691.12-33691.32"
  wire output 88 \STAT_TX_OVERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33692.12-33692.37"
  wire output 89 \STAT_TX_RETRANS_BURST_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33693.12-33693.32"
  wire output 90 \STAT_TX_RETRANS_BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33694.12-33694.39"
  wire output 91 \STAT_TX_RETRANS_RAM_PERROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33695.18-33695.43"
  wire width 9 output 92 \STAT_TX_RETRANS_RAM_RADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33696.12-33696.37"
  wire output 93 \STAT_TX_RETRANS_RAM_RD_B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33697.12-33697.37"
  wire output 94 \STAT_TX_RETRANS_RAM_RD_B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33698.12-33698.37"
  wire output 95 \STAT_TX_RETRANS_RAM_RD_B2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33699.12-33699.37"
  wire output 96 \STAT_TX_RETRANS_RAM_RD_B3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33700.18-33700.42"
  wire width 2 output 97 \STAT_TX_RETRANS_RAM_RSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33701.18-33701.43"
  wire width 9 output 98 \STAT_TX_RETRANS_RAM_WADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33702.20-33702.45"
  wire width 644 output 99 \STAT_TX_RETRANS_RAM_WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33703.12-33703.37"
  wire output 100 \STAT_TX_RETRANS_RAM_WE_B0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33704.12-33704.37"
  wire output 101 \STAT_TX_RETRANS_RAM_WE_B1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33705.12-33705.37"
  wire output 102 \STAT_TX_RETRANS_RAM_WE_B2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33706.12-33706.37"
  wire output 103 \STAT_TX_RETRANS_RAM_WE_B3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33707.12-33707.33"
  wire output 104 \STAT_TX_UNDERFLOW_ERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33769.11-33769.21"
  wire input 166 \TX_BCTLIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33770.11-33770.21"
  wire input 167 \TX_BCTLIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33771.11-33771.21"
  wire input 168 \TX_BCTLIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33772.11-33772.21"
  wire input 169 \TX_BCTLIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33773.18-33773.34"
  wire width 12 input 170 \TX_BYPASS_CTRLIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33774.18-33774.36"
  wire width 64 input 171 \TX_BYPASS_DATAIN00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33775.18-33775.36"
  wire width 64 input 172 \TX_BYPASS_DATAIN01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33776.18-33776.36"
  wire width 64 input 173 \TX_BYPASS_DATAIN02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33777.18-33777.36"
  wire width 64 input 174 \TX_BYPASS_DATAIN03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33778.18-33778.36"
  wire width 64 input 175 \TX_BYPASS_DATAIN04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33779.18-33779.36"
  wire width 64 input 176 \TX_BYPASS_DATAIN05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33780.18-33780.36"
  wire width 64 input 177 \TX_BYPASS_DATAIN06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33781.18-33781.36"
  wire width 64 input 178 \TX_BYPASS_DATAIN07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33782.18-33782.36"
  wire width 64 input 179 \TX_BYPASS_DATAIN08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33783.18-33783.36"
  wire width 64 input 180 \TX_BYPASS_DATAIN09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33784.18-33784.36"
  wire width 64 input 181 \TX_BYPASS_DATAIN10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33785.18-33785.36"
  wire width 64 input 182 \TX_BYPASS_DATAIN11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33786.11-33786.26"
  wire input 183 \TX_BYPASS_ENAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33787.17-33787.40"
  wire width 8 input 184 \TX_BYPASS_GEARBOX_SEQIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33788.17-33788.42"
  wire width 4 input 185 \TX_BYPASS_MFRAMER_STATEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33789.18-33789.28"
  wire width 11 input 186 \TX_CHANIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33790.18-33790.28"
  wire width 11 input 187 \TX_CHANIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33791.18-33791.28"
  wire width 11 input 188 \TX_CHANIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33792.18-33792.28"
  wire width 11 input 189 \TX_CHANIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33793.19-33793.29"
  wire width 128 input 190 \TX_DATAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33794.19-33794.29"
  wire width 128 input 191 \TX_DATAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33795.19-33795.29"
  wire width 128 input 192 \TX_DATAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33796.19-33796.29"
  wire width 128 input 193 \TX_DATAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33797.11-33797.20"
  wire input 194 \TX_ENAIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33798.11-33798.20"
  wire input 195 \TX_ENAIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33799.11-33799.20"
  wire input 196 \TX_ENAIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33800.11-33800.20"
  wire input 197 \TX_ENAIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33801.11-33801.20"
  wire input 198 \TX_EOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33802.11-33802.20"
  wire input 199 \TX_EOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33803.11-33803.20"
  wire input 200 \TX_EOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33804.11-33804.20"
  wire input 201 \TX_EOPIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33805.11-33805.20"
  wire input 202 \TX_ERRIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33806.11-33806.20"
  wire input 203 \TX_ERRIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33807.11-33807.20"
  wire input 204 \TX_ERRIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33808.11-33808.20"
  wire input 205 \TX_ERRIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33809.17-33809.26"
  wire width 4 input 206 \TX_MTYIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33810.17-33810.26"
  wire width 4 input 207 \TX_MTYIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33811.17-33811.26"
  wire width 4 input 208 \TX_MTYIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33812.17-33812.26"
  wire width 4 input 209 \TX_MTYIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33708.12-33708.21"
  wire output 105 \TX_OVFOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33709.12-33709.21"
  wire output 106 \TX_RDYOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33813.11-33813.19"
  wire input 210 \TX_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33710.19-33710.35"
  wire width 64 output 107 \TX_SERDES_DATA00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33711.19-33711.35"
  wire width 64 output 108 \TX_SERDES_DATA01
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33712.19-33712.35"
  wire width 64 output 109 \TX_SERDES_DATA02
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33713.19-33713.35"
  wire width 64 output 110 \TX_SERDES_DATA03
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33714.19-33714.35"
  wire width 64 output 111 \TX_SERDES_DATA04
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33715.19-33715.35"
  wire width 64 output 112 \TX_SERDES_DATA05
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33716.19-33716.35"
  wire width 64 output 113 \TX_SERDES_DATA06
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33717.19-33717.35"
  wire width 64 output 114 \TX_SERDES_DATA07
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33718.19-33718.35"
  wire width 64 output 115 \TX_SERDES_DATA08
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33719.19-33719.35"
  wire width 64 output 116 \TX_SERDES_DATA09
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33720.19-33720.35"
  wire width 64 output 117 \TX_SERDES_DATA10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33721.19-33721.35"
  wire width 64 output 118 \TX_SERDES_DATA11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33814.11-33814.27"
  wire input 211 \TX_SERDES_REFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33815.11-33815.33"
  wire input 212 \TX_SERDES_REFCLK_RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33816.11-33816.20"
  wire input 213 \TX_SOPIN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33817.11-33817.20"
  wire input 214 \TX_SOPIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33818.11-33818.20"
  wire input 215 \TX_SOPIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33819.11-33819.20"
  wire input 216 \TX_SOPIN3
end
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:173.1-182.10"
module \INV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:176.11-176.12"
  wire input 2 \I
  attribute \clkbuf_inv "I"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:175.12-175.13"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:180.5-180.20"
  cell $specify2 $specify$43
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9404.1-9440.10"
module \IN_FIFO
  parameter \ALMOST_EMPTY_VALUE 1
  parameter \ALMOST_FULL_VALUE 1
  parameter \ARRAY_MODE "ARRAY_MODE_4_X_8"
  parameter \SYNCHRONOUS_MODE "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9409.12-9409.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9410.12-9410.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9430.17-9430.19"
  wire width 4 input 20 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9431.17-9431.19"
  wire width 4 input 21 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9432.17-9432.19"
  wire width 4 input 22 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9433.17-9433.19"
  wire width 4 input 23 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9434.17-9434.19"
  wire width 4 input 24 \D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9438.17-9438.19"
  wire width 8 input 28 \D5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9439.17-9439.19"
  wire width 8 input 29 \D6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9435.17-9435.19"
  wire width 4 input 25 \D7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9436.17-9436.19"
  wire width 4 input 26 \D8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9437.17-9437.19"
  wire width 4 input 27 \D9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9411.12-9411.17"
  wire output 3 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9412.12-9412.16"
  wire output 4 \FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9413.18-9413.20"
  wire width 8 output 5 \Q0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9414.18-9414.20"
  wire width 8 output 6 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9415.18-9415.20"
  wire width 8 output 7 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9416.18-9416.20"
  wire width 8 output 8 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9417.18-9417.20"
  wire width 8 output 9 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9418.18-9418.20"
  wire width 8 output 10 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9419.18-9419.20"
  wire width 8 output 11 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9420.18-9420.20"
  wire width 8 output 12 \Q7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9421.18-9421.20"
  wire width 8 output 13 \Q8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9422.18-9422.20"
  wire width 8 output 14 \Q9
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9424.11-9424.16"
  wire input 15 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9425.11-9425.15"
  wire input 16 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9426.11-9426.16"
  wire input 17 \RESET
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9428.11-9428.16"
  wire input 18 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9429.11-9429.15"
  wire input 19 \WREN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:68.1-85.10"
module \IOBUF
  parameter \DRIVE 12
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:72.11-72.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:70.11-70.13"
  wire inout 1 \IO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:71.12-71.13"
  wire output 2 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:73.11-73.12"
  wire input 4 \T
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:82.9-82.23"
  cell $specify2 $specify$39
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 0
    parameter signed \T_FALL_MIN 0
    parameter signed \T_FALL_TYP 0
    parameter signed \T_RISE_MAX 0
    parameter signed \T_RISE_MIN 0
    parameter signed \T_RISE_TYP 0
    connect \DST \IO
    connect \EN 1'1
    connect \SRC \I
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:83.9-83.23"
  cell $specify2 $specify$40
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 0
    parameter signed \T_FALL_MIN 0
    parameter signed \T_FALL_TYP 0
    parameter signed \T_RISE_MAX 0
    parameter signed \T_RISE_MIN 0
    parameter signed \T_RISE_TYP 0
    connect \DST \O
    connect \EN 1'1
    connect \SRC \IO
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7777.1-7790.10"
module \IOBUFDS
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7788.11-7788.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7785.11-7785.13"
  wire inout 2 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7787.11-7787.14"
  wire inout 3 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7783.12-7783.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7789.11-7789.12"
  wire input 5 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7886.1-7904.10"
module \IOBUFDSE3
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_INPUT_BUFFER_OFFSET 0
  parameter \USE_IBUFDISABLE "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7898.11-7898.25"
  wire input 4 \DCITERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7899.11-7899.12"
  wire input 5 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7900.11-7900.22"
  wire input 6 \IBUFDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7895.11-7895.13"
  wire inout 2 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7897.11-7897.14"
  wire inout 3 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7893.12-7893.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7901.17-7901.20"
  wire width 4 input 7 \OSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7902.17-7902.23"
  wire width 2 input 8 \OSC_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7903.11-7903.12"
  wire input 9 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7792.1-7809.10"
module \IOBUFDS_DCIEN
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \SLEW "SLOW"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7805.11-7805.25"
  wire input 4 \DCITERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7806.11-7806.12"
  wire input 5 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7807.11-7807.22"
  wire input 6 \IBUFDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7802.11-7802.13"
  wire inout 2 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7804.11-7804.14"
  wire inout 3 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7800.12-7800.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7808.11-7808.12"
  wire input 7 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7830.1-7844.10"
module \IOBUFDS_DIFF_OUT
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7841.11-7841.12"
  wire input 5 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7838.11-7838.13"
  wire inout 3 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7840.11-7840.14"
  wire inout 4 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7835.12-7835.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7836.12-7836.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7842.11-7842.13"
  wire input 6 \TM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7843.11-7843.13"
  wire input 7 \TS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7846.1-7864.10"
module \IOBUFDS_DIFF_OUT_DCIEN
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7859.11-7859.25"
  wire input 5 \DCITERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7860.11-7860.12"
  wire input 6 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7861.11-7861.22"
  wire input 7 \IBUFDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7856.11-7856.13"
  wire inout 3 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7858.11-7858.14"
  wire inout 4 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7853.12-7853.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7854.12-7854.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7862.11-7862.13"
  wire input 8 \TM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7863.11-7863.13"
  wire input 9 \TS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7866.1-7884.10"
module \IOBUFDS_DIFF_OUT_INTERMDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7879.11-7879.12"
  wire input 5 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7880.11-7880.22"
  wire input 6 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7881.11-7881.24"
  wire input 7 \INTERMDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7876.11-7876.13"
  wire inout 3 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7878.11-7878.14"
  wire inout 4 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7873.12-7873.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7874.12-7874.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7882.11-7882.13"
  wire input 8 \TM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7883.11-7883.13"
  wire input 9 \TS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7811.1-7828.10"
module \IOBUFDS_INTERMDISABLE
  parameter \DIFF_TERM "FALSE"
  parameter \DQS_BIAS "FALSE"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \SLEW "SLOW"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7824.11-7824.12"
  wire input 4 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7825.11-7825.22"
  wire input 5 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7826.11-7826.24"
  wire input 6 \INTERMDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7821.11-7821.13"
  wire inout 2 \IO
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7823.11-7823.14"
  wire inout 3 \IOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7819.12-7819.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7827.11-7827.12"
  wire input 7 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7759.1-7775.10"
module \IOBUFE3
  parameter \DRIVE 12
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \USE_IBUFDISABLE "FALSE"
  parameter \SIM_INPUT_BUFFER_OFFSET 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7768.11-7768.25"
  wire input 3 \DCITERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7769.11-7769.12"
  wire input 4 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7770.11-7770.22"
  wire input 5 \IBUFDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7767.11-7767.13"
  wire inout 2 \IO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7765.12-7765.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7771.17-7771.20"
  wire width 4 input 6 \OSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7772.11-7772.17"
  wire input 7 \OSC_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7773.11-7773.12"
  wire input 8 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7774.11-7774.15"
  wire input 9 \VREF
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7727.1-7741.10"
module \IOBUF_DCIEN
  parameter \DRIVE 12
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \SLEW "SLOW"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7737.11-7737.25"
  wire input 3 \DCITERMDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7738.11-7738.12"
  wire input 4 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7739.11-7739.22"
  wire input 5 \IBUFDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7736.11-7736.13"
  wire inout 2 \IO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7734.12-7734.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7740.11-7740.12"
  wire input 6 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7743.1-7757.10"
module \IOBUF_INTERMDISABLE
  parameter \DRIVE 12
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SIM_DEVICE "7SERIES"
  parameter \SLEW "SLOW"
  parameter \USE_IBUFDISABLE "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7753.11-7753.12"
  wire input 3 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7754.11-7754.22"
  wire input 4 \IBUFDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7755.11-7755.24"
  wire input 5 \INTERMDISABLE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7752.11-7752.13"
  wire inout 2 \IO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7750.12-7750.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7756.11-7756.12"
  wire input 6 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6298.1-6316.10"
module \IODELAY
  parameter \DELAY_SRC "I"
  parameter \HIGH_PERFORMANCE_MODE "TRUE"
  parameter \IDELAY_TYPE "DEFAULT"
  parameter \IDELAY_VALUE 0
  parameter \ODELAY_VALUE 0
  parameter \REFCLK_FREQUENCY
  parameter \SIGNAL_PATTERN "DATA"
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6308.11-6308.12"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6309.11-6309.13"
  wire input 3 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6310.11-6310.17"
  wire input 4 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6306.12-6306.19"
  wire output 1 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6311.11-6311.18"
  wire input 5 \IDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6312.11-6312.14"
  wire input 6 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6313.11-6313.18"
  wire input 7 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6314.11-6314.14"
  wire input 8 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6315.11-6315.12"
  wire input 9 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7357.1-7386.10"
module \IODELAY2
  parameter \COUNTER_WRAPAROUND "WRAPAROUND"
  parameter \DATA_RATE "SDR"
  parameter \DELAY_SRC "IO"
  parameter \IDELAY2_VALUE 0
  parameter \IDELAY_MODE "NORMAL"
  parameter \IDELAY_TYPE "DEFAULT"
  parameter \IDELAY_VALUE 0
  parameter \ODELAY_VALUE 0
  parameter \SERDES_MODE "NONE"
  parameter \SIM_TAPDELAY_VALUE 75
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7368.12-7368.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7373.11-7373.14"
  wire input 6 \CAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7374.11-7374.13"
  wire input 7 \CE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7376.11-7376.14"
  wire input 8 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7370.12-7370.19"
  wire output 3 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7369.12-7369.20"
  wire output 2 \DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7371.12-7371.16"
  wire output 4 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7377.11-7377.18"
  wire input 9 \IDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7378.11-7378.14"
  wire input 10 \INC
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7380.11-7380.17"
  wire input 11 \IOCLK0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7382.11-7382.17"
  wire input 12 \IOCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7383.11-7383.18"
  wire input 13 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7384.11-7384.14"
  wire input 14 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7385.11-7385.12"
  wire input 15 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7372.12-7372.16"
  wire output 5 \TOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6354.1-6378.10"
module \IODELAYE1
  parameter \CINVCTRL_SEL "FALSE"
  parameter \DELAY_SRC "I"
  parameter \HIGH_PERFORMANCE_MODE "FALSE"
  parameter \IDELAY_TYPE "DEFAULT"
  parameter \IDELAY_VALUE 0
  parameter \ODELAY_TYPE "FIXED"
  parameter \ODELAY_VALUE 0
  parameter \REFCLK_FREQUENCY
  parameter \SIGNAL_PATTERN "DATA"
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6367.11-6367.12"
  wire input 3 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6368.11-6368.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6369.11-6369.19"
  wire input 5 \CINVCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6370.11-6370.16"
  wire input 6 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6371.17-6371.27"
  wire width 5 input 7 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6364.18-6364.29"
  wire width 5 output 1 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6372.11-6372.17"
  wire input 8 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6365.12-6365.19"
  wire output 2 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6373.11-6373.18"
  wire input 9 \IDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6374.11-6374.14"
  wire input 10 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6375.11-6375.18"
  wire input 11 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6376.11-6376.14"
  wire input 12 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6377.11-6377.12"
  wire input 13 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7388.1-7409.10"
module \IODRP2
  parameter \DATA_RATE "SDR"
  parameter \SIM_TAPDELAY_VALUE 75
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7396.11-7396.14"
  wire input 6 \ADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7397.11-7397.15"
  wire input 7 \BKST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7399.11-7399.14"
  wire input 8 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7400.11-7400.13"
  wire input 9 \CS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7392.12-7392.19"
  wire output 2 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7391.12-7391.20"
  wire output 1 \DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7393.12-7393.16"
  wire output 3 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7401.11-7401.18"
  wire input 10 \IDATAIN
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7403.11-7403.17"
  wire input 11 \IOCLK0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7405.11-7405.17"
  wire input 12 \IOCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7406.11-7406.18"
  wire input 13 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7407.11-7407.14"
  wire input 14 \SDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7394.12-7394.15"
  wire output 4 \SDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7408.11-7408.12"
  wire input 15 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7395.12-7395.16"
  wire output 5 \TOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7411.1-7442.10"
module \IODRP2_MCB
  parameter \DATA_RATE "SDR"
  parameter \IDELAY_VALUE 0
  parameter \MCB_ADDRESS 0
  parameter \ODELAY_VALUE 0
  parameter \SERDES_MODE "NONE"
  parameter \SIM_TAPDELAY_VALUE 75
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7426.11-7426.14"
  wire input 9 \ADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7441.17-7441.24"
  wire width 5 input 21 \AUXADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7418.12-7418.18"
  wire output 1 \AUXSDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7427.11-7427.19"
  wire input 10 \AUXSDOIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7428.11-7428.15"
  wire input 11 \BKST
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7430.11-7430.14"
  wire input 12 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7431.11-7431.13"
  wire input 13 \CS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7420.12-7420.19"
  wire output 3 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7419.12-7419.20"
  wire output 2 \DATAOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7421.12-7421.16"
  wire output 4 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7422.12-7422.19"
  wire output 5 \DQSOUTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7423.12-7423.19"
  wire output 6 \DQSOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7432.11-7432.18"
  wire input 14 \IDATAIN
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7434.11-7434.17"
  wire input 15 \IOCLK0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7436.11-7436.17"
  wire input 16 \IOCLK1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7437.11-7437.20"
  wire input 17 \MEMUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7438.11-7438.18"
  wire input 18 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7439.11-7439.14"
  wire input 19 \SDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7424.12-7424.15"
  wire output 7 \SDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7440.11-7440.12"
  wire input 20 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7425.12-7425.16"
  wire output 8 \TOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6213.1-6260.10"
module \ISERDES
  parameter \BITSLIP_ENABLE "FALSE"
  parameter \DATA_RATE "DDR"
  parameter \DATA_WIDTH 4
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \INIT_Q3 1'0
  parameter \INIT_Q4 1'0
  parameter \INTERFACE_TYPE "MEMORY"
  parameter \IOBDELAY "NONE"
  parameter \IOBDELAY_TYPE "DEFAULT"
  parameter \IOBDELAY_VALUE 0
  parameter \NUM_CE 2
  parameter \SERDES_MODE "MASTER"
  parameter \SIM_DELAY_D 0
  parameter \SIM_SETUP_D_CLK 0
  parameter \SIM_HOLD_D_CLK 0
  parameter \SRVAL_Q1 1'0
  parameter \SRVAL_Q2 1'0
  parameter \SRVAL_Q3 1'0
  parameter \SRVAL_Q4 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6243.11-6243.18"
  wire input 10 \BITSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6244.11-6244.14"
  wire input 11 \CE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6245.11-6245.14"
  wire input 12 \CE2
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6247.11-6247.14"
  wire input 13 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6249.11-6249.17"
  wire input 14 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6250.11-6250.12"
  wire input 15 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6251.11-6251.16"
  wire input 16 \DLYCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6252.11-6252.17"
  wire input 17 \DLYINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6253.11-6253.17"
  wire input 18 \DLYRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6234.12-6234.13"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6255.11-6255.15"
  wire input 19 \OCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6235.12-6235.14"
  wire output 2 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6236.12-6236.14"
  wire output 3 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6237.12-6237.14"
  wire output 4 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6238.12-6238.14"
  wire output 5 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6239.12-6239.14"
  wire output 6 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6240.12-6240.14"
  wire output 7 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6256.11-6256.14"
  wire input 20 \REV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6257.11-6257.19"
  wire input 21 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6258.11-6258.19"
  wire input 22 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6241.12-6241.21"
  wire output 8 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6242.12-6242.21"
  wire output 9 \SHIFTOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6259.11-6259.13"
  wire input 23 \SR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7444.1-7473.10"
module \ISERDES2
  parameter \BITSLIP_ENABLE "FALSE"
  parameter \DATA_RATE "SDR"
  parameter \DATA_WIDTH 1
  parameter \INTERFACE_TYPE "NETWORKING"
  parameter \SERDES_MODE "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7461.11-7461.18"
  wire input 12 \BITSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7462.11-7462.14"
  wire input 13 \CE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7450.12-7450.16"
  wire output 1 \CFB0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7451.12-7451.16"
  wire output 2 \CFB1
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7464.11-7464.15"
  wire input 14 \CLK0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7466.11-7466.15"
  wire input 15 \CLK1
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7468.11-7468.17"
  wire input 16 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7469.11-7469.12"
  wire input 17 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7452.12-7452.15"
  wire output 3 \DFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7453.12-7453.21"
  wire output 4 \FABRICOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7454.12-7454.18"
  wire output 5 \INCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7470.11-7470.15"
  wire input 18 \IOCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7455.12-7455.14"
  wire output 6 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7456.12-7456.14"
  wire output 7 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7457.12-7457.14"
  wire output 8 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7458.12-7458.14"
  wire output 9 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7471.11-7471.14"
  wire input 19 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7472.11-7472.18"
  wire input 20 \SHIFTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7459.12-7459.20"
  wire output 10 \SHIFTOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7460.12-7460.17"
  wire output 11 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6380.1-6426.10"
module \ISERDESE1
  parameter \DATA_RATE "DDR"
  parameter \DATA_WIDTH 4
  parameter \DYN_CLKDIV_INV_EN "FALSE"
  parameter \DYN_CLK_INV_EN "FALSE"
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \INIT_Q3 1'0
  parameter \INIT_Q4 1'0
  parameter \INTERFACE_TYPE "MEMORY"
  parameter \NUM_CE 2
  parameter \IOBDELAY "NONE"
  parameter \OFB_USED "FALSE"
  parameter \SERDES_MODE "MASTER"
  parameter \SRVAL_Q1 1'0
  parameter \SRVAL_Q2 1'0
  parameter \SRVAL_Q3 1'0
  parameter \SRVAL_Q4 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6407.11-6407.18"
  wire input 10 \BITSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6408.11-6408.14"
  wire input 11 \CE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6409.11-6409.14"
  wire input 12 \CE2
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6411.11-6411.14"
  wire input 13 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6413.11-6413.15"
  wire input 14 \CLKB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6415.11-6415.17"
  wire input 15 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6416.11-6416.12"
  wire input 16 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6417.11-6417.15"
  wire input 17 \DDLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6418.11-6418.23"
  wire input 18 \DYNCLKDIVSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6419.11-6419.20"
  wire input 19 \DYNCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6398.12-6398.13"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6421.11-6421.15"
  wire input 20 \OCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6422.11-6422.14"
  wire input 21 \OFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6399.12-6399.14"
  wire output 2 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6400.12-6400.14"
  wire output 3 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6401.12-6401.14"
  wire output 4 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6402.12-6402.14"
  wire output 5 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6403.12-6403.14"
  wire output 6 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6404.12-6404.14"
  wire output 7 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6423.11-6423.14"
  wire input 22 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6424.11-6424.19"
  wire input 23 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6425.11-6425.19"
  wire input 24 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6405.12-6405.21"
  wire output 8 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6406.12-6406.21"
  wire output 9 \SHIFTOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6533.1-6599.10"
module \ISERDESE2
  parameter \DATA_RATE "DDR"
  parameter \DATA_WIDTH 4
  parameter \DYN_CLKDIV_INV_EN "FALSE"
  parameter \DYN_CLK_INV_EN "FALSE"
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \INIT_Q3 1'0
  parameter \INIT_Q4 1'0
  parameter \INTERFACE_TYPE "MEMORY"
  parameter \IOBDELAY "NONE"
  parameter \IS_CLKB_INVERTED 1'0
  parameter \IS_CLKDIVP_INVERTED 1'0
  parameter \IS_CLKDIV_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_OCLKB_INVERTED 1'0
  parameter \IS_OCLK_INVERTED 1'0
  parameter \NUM_CE 2
  parameter \OFB_USED "FALSE"
  parameter \SERDES_MODE "MASTER"
  parameter \SRVAL_Q1 1'0
  parameter \SRVAL_Q2 1'0
  parameter \SRVAL_Q3 1'0
  parameter \SRVAL_Q4 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6569.11-6569.18"
  wire input 12 \BITSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6570.11-6570.14"
  wire input 13 \CE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6571.11-6571.14"
  wire input 14 \CE2
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6574.11-6574.14"
  wire input 15 \CLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6577.11-6577.15"
  wire input 16 \CLKB
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKDIV_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6580.11-6580.17"
  wire input 17 \CLKDIV
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKDIVP_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6583.11-6583.18"
  wire input 18 \CLKDIVP
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6585.11-6585.12"
  wire input 19 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6586.11-6586.15"
  wire input 20 \DDLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6587.11-6587.23"
  wire input 21 \DYNCLKDIVSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6588.11-6588.20"
  wire input 22 \DYNCLKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6558.12-6558.13"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_OCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6591.11-6591.15"
  wire input 23 \OCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_OCLKB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6594.11-6594.16"
  wire input 24 \OCLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6595.11-6595.14"
  wire input 25 \OFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6559.12-6559.14"
  wire output 2 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6560.12-6560.14"
  wire output 3 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6561.12-6561.14"
  wire output 4 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6562.12-6562.14"
  wire output 5 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6563.12-6563.14"
  wire output 6 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6564.12-6564.14"
  wire output 7 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6565.12-6565.14"
  wire output 8 \Q7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6566.12-6566.14"
  wire output 9 \Q8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6596.11-6596.14"
  wire input 26 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6597.11-6597.19"
  wire input 27 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6598.11-6598.19"
  wire input 28 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6567.12-6567.21"
  wire output 10 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6568.12-6568.21"
  wire output 11 \SHIFTOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7010.1-7038.10"
module \ISERDESE3
  parameter \DATA_WIDTH 8
  parameter \DDR_CLK_EDGE "OPPOSITE_EDGE"
  parameter \FIFO_ENABLE "FALSE"
  parameter \FIFO_SYNC_MODE "FALSE"
  parameter \IDDR_MODE "FALSE"
  parameter \IS_CLK_B_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7026.11-7026.14"
  wire input 4 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7028.11-7028.17"
  wire input 5 \CLKDIV
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7031.11-7031.16"
  wire input 6 \CLK_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7032.11-7032.12"
  wire input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7021.12-7021.22"
  wire output 1 \FIFO_EMPTY
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7034.11-7034.22"
  wire input 8 \FIFO_RD_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7035.11-7035.21"
  wire input 9 \FIFO_RD_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7022.12-7022.27"
  wire output 2 \INTERNAL_DIVCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7023.18-7023.19"
  wire width 8 output 3 \Q
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7037.11-7037.14"
  wire input 10 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6318.1-6352.10"
module \ISERDES_NODELAY
  parameter \BITSLIP_ENABLE "FALSE"
  parameter \DATA_RATE "DDR"
  parameter \DATA_WIDTH 4
  parameter \INIT_Q1 1'0
  parameter \INIT_Q2 1'0
  parameter \INIT_Q3 1'0
  parameter \INIT_Q4 1'0
  parameter \INTERFACE_TYPE "MEMORY"
  parameter \NUM_CE 2
  parameter \SERDES_MODE "MASTER"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6337.11-6337.18"
  wire input 9 \BITSLIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6338.11-6338.14"
  wire input 10 \CE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6339.11-6339.14"
  wire input 11 \CE2
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6341.11-6341.14"
  wire input 12 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6343.11-6343.15"
  wire input 13 \CLKB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6345.11-6345.17"
  wire input 14 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6346.11-6346.12"
  wire input 15 \D
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6348.11-6348.15"
  wire input 16 \OCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6329.12-6329.14"
  wire output 1 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6330.12-6330.14"
  wire output 2 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6331.12-6331.14"
  wire output 3 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6332.12-6332.14"
  wire output 4 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6333.12-6333.14"
  wire output 5 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6334.12-6334.14"
  wire output 6 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6349.11-6349.14"
  wire input 17 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6350.11-6350.19"
  wire input 18 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6351.11-6351.19"
  wire input 19 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6335.12-6335.21"
  wire output 7 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6336.12-6336.21"
  wire output 8 \SHIFTOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7942.1-7944.10"
module \KEEPER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7943.11-7943.12"
  wire inout 1 \O
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9965.1-9967.10"
module \KEY_CLEAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9966.11-9966.20"
  wire input 1 \KEYCLEARB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:920.1-940.10"
module \LDCE
  parameter \INIT 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_G_INVERTED 1'0
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:923.9-923.12"
  wire input 2 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:924.9-924.10"
  wire input 3 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:926.9-926.10"
  wire input 4 \G
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:927.9-927.11"
  wire input 5 \GE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:921.14-921.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:964.1-993.10"
module \LDCPE
  parameter \INIT 1'1
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_G_INVERTED 1'0
  parameter \IS_GE_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:967.9-967.12"
  wire input 2 \CLR
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:969.9-969.10"
  wire input 3 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:971.9-971.10"
  wire input 4 \G
  attribute \invertible_pin "IS_GE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:973.9-973.11"
  wire input 5 \GE
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:975.9-975.12"
  wire input 6 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:965.14-965.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:942.1-962.10"
module \LDPE
  parameter \INIT 1'1
  parameter \IS_G_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:944.9-944.10"
  wire input 2 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:946.9-946.10"
  wire input 3 \G
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:947.9-947.11"
  wire input 4 \GE
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:949.9-949.12"
  wire input 5 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:943.14-943.15"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_lut 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.1-191.10"
module \LUT1
  parameter \INIT 2'00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.29-185.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:185.20-185.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:189.5-189.21"
  cell $specify2 $specify$44
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
end
attribute \abc9_lut 2
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.1-202.10"
module \LUT2
  parameter \INIT 4'0000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.29-194.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.33-194.35"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:194.20-194.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:199.5-199.21"
  cell $specify2 $specify$45
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:200.5-200.21"
  cell $specify2 $specify$46
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
end
attribute \abc9_lut 3
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.1-215.10"
module \LUT3
  parameter \INIT 8'00000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.29-205.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.33-205.35"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.37-205.39"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:205.20-205.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:211.5-211.21"
  cell $specify2 $specify$47
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:212.5-212.21"
  cell $specify2 $specify$48
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:213.5-213.21"
  cell $specify2 $specify$49
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
end
attribute \abc9_lut 3
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.1-230.10"
module \LUT4
  parameter \INIT 16'0000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.29-218.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.33-218.35"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.37-218.39"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.41-218.43"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:218.20-218.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:225.5-225.21"
  cell $specify2 $specify$50
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 472
    parameter signed \T_FALL_MIN 472
    parameter signed \T_FALL_TYP 472
    parameter signed \T_RISE_MAX 472
    parameter signed \T_RISE_MIN 472
    parameter signed \T_RISE_TYP 472
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:226.5-226.21"
  cell $specify2 $specify$51
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:227.5-227.21"
  cell $specify2 $specify$52
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:228.5-228.21"
  cell $specify2 $specify$53
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
end
attribute \abc9_lut 3
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.1-247.10"
module \LUT5
  parameter \INIT 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.29-233.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.33-233.35"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.37-233.39"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.41-233.43"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.45-233.47"
  wire input 6 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:233.20-233.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:241.5-241.21"
  cell $specify2 $specify$54
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 631
    parameter signed \T_FALL_MIN 631
    parameter signed \T_FALL_TYP 631
    parameter signed \T_RISE_MAX 631
    parameter signed \T_RISE_MIN 631
    parameter signed \T_RISE_TYP 631
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:242.5-242.21"
  cell $specify2 $specify$55
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 472
    parameter signed \T_FALL_MIN 472
    parameter signed \T_FALL_TYP 472
    parameter signed \T_RISE_MAX 472
    parameter signed \T_RISE_MIN 472
    parameter signed \T_RISE_TYP 472
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:243.5-243.21"
  cell $specify2 $specify$56
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:244.5-244.21"
  cell $specify2 $specify$57
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:245.5-245.21"
  cell $specify2 $specify$58
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I4
  end
end
attribute \abc9_lut 5
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.1-269.10"
module \LUT6
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.29-253.31"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.33-253.35"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.37-253.39"
  wire input 4 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.41-253.43"
  wire input 5 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.45-253.47"
  wire input 6 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.49-253.51"
  wire input 7 \I5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:253.20-253.21"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:262.5-262.21"
  cell $specify2 $specify$59
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 642
    parameter signed \T_FALL_MIN 642
    parameter signed \T_FALL_TYP 642
    parameter signed \T_RISE_MAX 642
    parameter signed \T_RISE_MIN 642
    parameter signed \T_RISE_TYP 642
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:263.5-263.21"
  cell $specify2 $specify$60
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 631
    parameter signed \T_FALL_MIN 631
    parameter signed \T_FALL_TYP 631
    parameter signed \T_RISE_MAX 631
    parameter signed \T_RISE_MIN 631
    parameter signed \T_RISE_TYP 631
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:264.5-264.21"
  cell $specify2 $specify$61
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 472
    parameter signed \T_FALL_MIN 472
    parameter signed \T_FALL_TYP 472
    parameter signed \T_RISE_MAX 472
    parameter signed \T_RISE_MIN 472
    parameter signed \T_RISE_TYP 472
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:265.5-265.21"
  cell $specify2 $specify$62
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:266.5-266.21"
  cell $specify2 $specify$63
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I4
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:267.5-267.21"
  cell $specify2 $specify$64
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I5
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.1-285.10"
module \LUT6_2
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.43-271.45"
  wire input 3 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.47-271.49"
  wire input 4 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.51-271.53"
  wire input 5 \I2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.55-271.57"
  wire input 6 \I3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.59-271.61"
  wire input 7 \I4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.63-271.65"
  wire input 8 \I5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.33-271.35"
  wire output 2 \O5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:271.22-271.24"
  wire output 1 \O6
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9970.1-9975.10"
module \MASTER_JTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9972.11-9972.14"
  wire input 2 \TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9973.11-9973.14"
  wire input 3 \TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9971.12-9971.15"
  wire output 1 \TDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9974.11-9974.14"
  wire input 4 \TMS
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28031.1-28292.10"
module \MCB
  parameter \ARB_NUM_TIME_SLOTS 12
  parameter \ARB_TIME_SLOT_0 18'111111111111111111
  parameter \ARB_TIME_SLOT_1 18'111111111111111111
  parameter \ARB_TIME_SLOT_10 18'111111111111111111
  parameter \ARB_TIME_SLOT_11 18'111111111111111111
  parameter \ARB_TIME_SLOT_2 18'111111111111111111
  parameter \ARB_TIME_SLOT_3 18'111111111111111111
  parameter \ARB_TIME_SLOT_4 18'111111111111111111
  parameter \ARB_TIME_SLOT_5 18'111111111111111111
  parameter \ARB_TIME_SLOT_6 18'111111111111111111
  parameter \ARB_TIME_SLOT_7 18'111111111111111111
  parameter \ARB_TIME_SLOT_8 18'111111111111111111
  parameter \ARB_TIME_SLOT_9 18'111111111111111111
  parameter \CAL_BA 3'000
  parameter \CAL_BYPASS "YES"
  parameter \CAL_CA 12'000000000000
  parameter \CAL_CALIBRATION_MODE "NOCALIBRATION"
  parameter \CAL_CLK_DIV 1
  parameter \CAL_DELAY "QUARTER"
  parameter \CAL_RA 15'000000000000000
  parameter \MEM_ADDR_ORDER "BANK_ROW_COLUMN"
  parameter \MEM_BA_SIZE 3
  parameter \MEM_BURST_LEN 8
  parameter \MEM_CAS_LATENCY 4
  parameter \MEM_CA_SIZE 11
  parameter \MEM_DDR1_2_ODS "FULL"
  parameter \MEM_DDR2_3_HIGH_TEMP_SR "NORMAL"
  parameter \MEM_DDR2_3_PA_SR "FULL"
  parameter \MEM_DDR2_ADD_LATENCY 0
  parameter \MEM_DDR2_DIFF_DQS_EN "YES"
  parameter \MEM_DDR2_RTT "50OHMS"
  parameter \MEM_DDR2_WRT_RECOVERY 4
  parameter \MEM_DDR3_ADD_LATENCY "OFF"
  parameter \MEM_DDR3_AUTO_SR "ENABLED"
  parameter \MEM_DDR3_CAS_LATENCY 7
  parameter \MEM_DDR3_CAS_WR_LATENCY 5
  parameter \MEM_DDR3_DYN_WRT_ODT "OFF"
  parameter \MEM_DDR3_ODS "DIV7"
  parameter \MEM_DDR3_RTT "DIV2"
  parameter \MEM_DDR3_WRT_RECOVERY 7
  parameter \MEM_MDDR_ODS "FULL"
  parameter \MEM_MOBILE_PA_SR "FULL"
  parameter \MEM_MOBILE_TC_SR 0
  parameter \MEM_RAS_VAL 0
  parameter \MEM_RA_SIZE 13
  parameter \MEM_RCD_VAL 1
  parameter \MEM_REFI_VAL 0
  parameter \MEM_RFC_VAL 0
  parameter \MEM_RP_VAL 0
  parameter \MEM_RTP_VAL 0
  parameter \MEM_TYPE "DDR3"
  parameter \MEM_WIDTH 4
  parameter \MEM_WR_VAL 0
  parameter \MEM_WTR_VAL 3
  parameter \PORT_CONFIG "B32_B32_B32_B32"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28162.19-28162.23"
  wire width 15 output 76 \ADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28165.18-28165.20"
  wire width 3 output 79 \BA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28087.12-28087.15"
  wire output 1 \CAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28088.12-28088.15"
  wire output 2 \CKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28257.18-28257.21"
  wire width 16 input 171 \DQI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28089.12-28089.20"
  wire output 3 \DQIOWEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28163.19-28163.23"
  wire width 16 output 77 \DQON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28164.19-28164.23"
  wire width 16 output 78 \DQOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28183.11-28183.18"
  wire input 97 \DQSIOIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28184.11-28184.18"
  wire input 98 \DQSIOIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28090.12-28090.23"
  wire output 4 \DQSIOWEN90N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28091.12-28091.23"
  wire output 5 \DQSIOWEN90P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28092.12-28092.21"
  wire output 6 \IOIDRPADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28173.18-28173.28"
  wire width 5 output 87 \IOIDRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28093.12-28093.27"
  wire output 7 \IOIDRPBROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28094.12-28094.21"
  wire output 8 \IOIDRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28095.12-28095.20"
  wire output 9 \IOIDRPCS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28185.11-28185.20"
  wire input 99 \IOIDRPSDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28096.12-28096.21"
  wire output 10 \IOIDRPSDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28097.12-28097.23"
  wire output 11 \IOIDRPTRAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28098.12-28098.24"
  wire output 12 \IOIDRPUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28099.12-28099.16"
  wire output 13 \LDMN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28100.12-28100.16"
  wire output 14 \LDMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28101.12-28101.15"
  wire output 15 \ODT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28186.11-28186.18"
  wire input 100 \P0ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28260.17-28260.24"
  wire width 3 input 174 \P0CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28286.17-28286.24"
  wire width 6 input 200 \P0CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28245.18-28245.25"
  wire width 12 input 159 \P0CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28187.11-28187.19"
  wire input 101 \P0CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28102.12-28102.22"
  wire output 16 \P0CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28188.11-28188.18"
  wire input 102 \P0CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28103.12-28103.21"
  wire output 17 \P0CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28261.17-28261.27"
  wire width 3 input 175 \P0CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28251.18-28251.25"
  wire width 15 input 165 \P0CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28189.11-28189.18"
  wire input 103 \P0RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28174.18-28174.27"
  wire width 7 output 88 \P0RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28166.19-28166.27"
  wire width 32 output 80 \P0RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28104.12-28104.21"
  wire output 18 \P0RDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28190.11-28190.17"
  wire input 104 \P0RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28105.12-28105.21"
  wire output 19 \P0RDERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28106.12-28106.20"
  wire output 20 \P0RDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28107.12-28107.24"
  wire output 21 \P0RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28278.17-28278.26"
  wire width 4 input 192 \P0RWRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28191.11-28191.18"
  wire input 105 \P0WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28175.18-28175.27"
  wire width 7 output 89 \P0WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28272.18-28272.26"
  wire width 32 input 186 \P0WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28108.12-28108.21"
  wire output 22 \P0WREMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28192.11-28192.17"
  wire input 106 \P0WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28109.12-28109.21"
  wire output 23 \P0WRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28110.12-28110.20"
  wire output 24 \P0WRFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28111.12-28111.24"
  wire output 25 \P0WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28193.11-28193.18"
  wire input 107 \P1ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28262.17-28262.24"
  wire width 3 input 176 \P1CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28287.17-28287.24"
  wire width 6 input 201 \P1CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28246.18-28246.25"
  wire width 12 input 160 \P1CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28194.11-28194.19"
  wire input 108 \P1CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28112.12-28112.22"
  wire output 26 \P1CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28195.11-28195.18"
  wire input 109 \P1CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28113.12-28113.21"
  wire output 27 \P1CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28263.17-28263.27"
  wire width 3 input 177 \P1CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28252.18-28252.25"
  wire width 15 input 166 \P1CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28196.11-28196.18"
  wire input 110 \P1RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28176.18-28176.27"
  wire width 7 output 90 \P1RDCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28167.19-28167.27"
  wire width 32 output 81 \P1RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28114.12-28114.21"
  wire output 28 \P1RDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28197.11-28197.17"
  wire input 111 \P1RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28115.12-28115.21"
  wire output 29 \P1RDERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28116.12-28116.20"
  wire output 30 \P1RDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28117.12-28117.24"
  wire output 31 \P1RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28279.17-28279.26"
  wire width 4 input 193 \P1RWRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28198.11-28198.18"
  wire input 112 \P1WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28177.18-28177.27"
  wire width 7 output 91 \P1WRCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28273.18-28273.26"
  wire width 32 input 187 \P1WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28118.12-28118.21"
  wire output 32 \P1WREMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28199.11-28199.17"
  wire input 113 \P1WREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28119.12-28119.21"
  wire output 33 \P1WRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28120.12-28120.20"
  wire output 34 \P1WRFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28121.12-28121.24"
  wire output 35 \P1WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28200.11-28200.18"
  wire input 114 \P2ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28201.11-28201.16"
  wire input 115 \P2CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28264.17-28264.24"
  wire width 3 input 178 \P2CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28288.17-28288.24"
  wire width 6 input 202 \P2CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28247.18-28247.25"
  wire width 12 input 161 \P2CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28202.11-28202.19"
  wire input 116 \P2CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28122.12-28122.22"
  wire output 36 \P2CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28203.11-28203.18"
  wire input 117 \P2CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28123.12-28123.21"
  wire output 37 \P2CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28265.17-28265.27"
  wire width 3 input 179 \P2CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28253.18-28253.25"
  wire width 15 input 167 \P2CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28178.18-28178.25"
  wire width 7 output 92 \P2COUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28124.12-28124.19"
  wire output 38 \P2EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28204.11-28204.15"
  wire input 118 \P2EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28125.12-28125.19"
  wire output 39 \P2ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28126.12-28126.18"
  wire output 40 \P2FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28168.19-28168.27"
  wire width 32 output 82 \P2RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28127.12-28127.24"
  wire output 41 \P2RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28274.18-28274.26"
  wire width 32 input 188 \P2WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28280.17-28280.25"
  wire width 4 input 194 \P2WRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28128.12-28128.24"
  wire output 42 \P2WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28205.11-28205.18"
  wire input 119 \P3ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28206.11-28206.16"
  wire input 120 \P3CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28266.17-28266.24"
  wire width 3 input 180 \P3CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28289.17-28289.24"
  wire width 6 input 203 \P3CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28248.18-28248.25"
  wire width 12 input 162 \P3CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28207.11-28207.19"
  wire input 121 \P3CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28129.12-28129.22"
  wire output 43 \P3CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28208.11-28208.18"
  wire input 122 \P3CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28130.12-28130.21"
  wire output 44 \P3CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28267.17-28267.27"
  wire width 3 input 181 \P3CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28254.18-28254.25"
  wire width 15 input 168 \P3CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28179.18-28179.25"
  wire width 7 output 93 \P3COUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28131.12-28131.19"
  wire output 45 \P3EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28209.11-28209.15"
  wire input 123 \P3EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28132.12-28132.19"
  wire output 46 \P3ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28133.12-28133.18"
  wire output 47 \P3FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28169.19-28169.27"
  wire width 32 output 83 \P3RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28134.12-28134.24"
  wire output 48 \P3RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28275.18-28275.26"
  wire width 32 input 189 \P3WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28281.17-28281.25"
  wire width 4 input 195 \P3WRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28135.12-28135.24"
  wire output 49 \P3WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28210.11-28210.18"
  wire input 124 \P4ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28211.11-28211.16"
  wire input 125 \P4CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28268.17-28268.24"
  wire width 3 input 182 \P4CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28290.17-28290.24"
  wire width 6 input 204 \P4CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28249.18-28249.25"
  wire width 12 input 163 \P4CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28212.11-28212.19"
  wire input 126 \P4CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28136.12-28136.22"
  wire output 50 \P4CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28213.11-28213.18"
  wire input 127 \P4CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28137.12-28137.21"
  wire output 51 \P4CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28269.17-28269.27"
  wire width 3 input 183 \P4CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28255.18-28255.25"
  wire width 15 input 169 \P4CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28180.18-28180.25"
  wire width 7 output 94 \P4COUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28138.12-28138.19"
  wire output 52 \P4EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28214.11-28214.15"
  wire input 128 \P4EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28139.12-28139.19"
  wire output 53 \P4ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28140.12-28140.18"
  wire output 54 \P4FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28170.19-28170.27"
  wire width 32 output 84 \P4RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28141.12-28141.24"
  wire output 55 \P4RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28276.18-28276.26"
  wire width 32 input 190 \P4WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28282.17-28282.25"
  wire width 4 input 196 \P4WRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28142.12-28142.24"
  wire output 56 \P4WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28215.11-28215.18"
  wire input 129 \P5ARBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28216.11-28216.16"
  wire input 130 \P5CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28270.17-28270.24"
  wire width 3 input 184 \P5CMDBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28291.17-28291.24"
  wire width 6 input 205 \P5CMDBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28250.18-28250.25"
  wire width 12 input 164 \P5CMDCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28217.11-28217.19"
  wire input 131 \P5CMDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28143.12-28143.22"
  wire output 57 \P5CMDEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28218.11-28218.18"
  wire input 132 \P5CMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28144.12-28144.21"
  wire output 58 \P5CMDFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28271.17-28271.27"
  wire width 3 input 185 \P5CMDINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28256.18-28256.25"
  wire width 15 input 170 \P5CMDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28181.18-28181.25"
  wire width 7 output 95 \P5COUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28145.12-28145.19"
  wire output 59 \P5EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28219.11-28219.15"
  wire input 133 \P5EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28146.12-28146.19"
  wire output 60 \P5ERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28147.12-28147.18"
  wire output 61 \P5FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28171.19-28171.27"
  wire width 32 output 85 \P5RDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28148.12-28148.24"
  wire output 62 \P5RDOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28277.18-28277.26"
  wire width 32 input 191 \P5WRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28283.17-28283.25"
  wire width 4 input 197 \P5WRMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28149.12-28149.24"
  wire output 63 \P5WRUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28258.17-28258.22"
  wire width 2 input 172 \PLLCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28259.17-28259.23"
  wire width 2 input 173 \PLLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28220.11-28220.18"
  wire input 134 \PLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28150.12-28150.15"
  wire output 64 \RAS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28221.11-28221.16"
  wire input 135 \RECAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28151.12-28151.15"
  wire output 65 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28222.11-28222.27"
  wire input 136 \SELFREFRESHENTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28152.12-28152.27"
  wire output 66 \SELFREFRESHMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28172.19-28172.25"
  wire width 32 output 86 \STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28223.11-28223.17"
  wire input 137 \SYSRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28153.12-28153.16"
  wire output 67 \UDMN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28154.12-28154.16"
  wire output 68 \UDMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28224.11-28224.19"
  wire input 138 \UDQSIOIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28225.11-28225.19"
  wire input 139 \UDQSIOIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28226.11-28226.16"
  wire input 140 \UIADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28285.17-28285.23"
  wire width 5 input 199 \UIADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28227.11-28227.22"
  wire input 141 \UIBROADCAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28228.11-28228.16"
  wire input 142 \UICLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28229.11-28229.16"
  wire input 143 \UICMD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28230.11-28230.18"
  wire input 144 \UICMDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28231.11-28231.18"
  wire input 145 \UICMDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28232.11-28232.15"
  wire input 146 \UICS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28233.11-28233.20"
  wire input 147 \UIDONECAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28284.17-28284.26"
  wire width 4 input 198 \UIDQCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28234.11-28234.23"
  wire input 148 \UIDQLOWERDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28235.11-28235.23"
  wire input 149 \UIDQLOWERINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28236.11-28236.23"
  wire input 150 \UIDQUPPERDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28237.11-28237.23"
  wire input 151 \UIDQUPPERINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28238.11-28238.22"
  wire input 152 \UIDRPUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28239.11-28239.20"
  wire input 153 \UILDQSDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28240.11-28240.20"
  wire input 154 \UILDQSINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28241.11-28241.17"
  wire input 155 \UIREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28242.11-28242.16"
  wire input 156 \UISDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28243.11-28243.20"
  wire input 157 \UIUDQSDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28244.11-28244.20"
  wire input 158 \UIUDQSINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28155.12-28155.22"
  wire output 69 \UOCALSTART
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28156.12-28156.24"
  wire output 70 \UOCMDREADYIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28182.18-28182.24"
  wire width 8 output 96 \UODATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28157.12-28157.23"
  wire output 71 \UODATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28158.12-28158.21"
  wire output 72 \UODONECAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28159.12-28159.24"
  wire output 73 \UOREFRSHFLAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28160.12-28160.17"
  wire output 74 \UOSDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:28161.12-28161.14"
  wire output 75 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8655.1-8748.10"
module \MMCME2_ADV
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKFBOUT_USE_FINE_PS "FALSE"
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT0_USE_FINE_PS "FALSE"
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT1_USE_FINE_PS "FALSE"
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT2_USE_FINE_PS "FALSE"
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT3_USE_FINE_PS "FALSE"
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT4_USE_FINE_PS "FALSE"
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT5_USE_FINE_PS "FALSE"
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \CLKOUT6_USE_FINE_PS "FALSE"
  parameter \COMPENSATION "ZHOLD"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKINSEL_INVERTED 1'0
  parameter \IS_PSEN_INVERTED 1'0
  parameter \IS_PSINCDEC_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \REF_JITTER2
  parameter \SS_EN "FALSE"
  parameter \SS_MODE "CENTER_HIGH"
  parameter \SS_MOD_PERIOD 10000
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8729.11-8729.18"
  wire input 20 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8710.12-8710.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8711.12-8711.21"
  wire output 2 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8712.12-8712.24"
  wire output 3 \CLKFBSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8730.11-8730.17"
  wire input 21 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8731.11-8731.17"
  wire input 22 \CLKIN2
  attribute \invertible_pin "IS_CLKINSEL_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8733.11-8733.19"
  wire input 23 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8713.12-8713.24"
  wire output 4 \CLKINSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8714.12-8714.19"
  wire output 5 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8715.12-8715.20"
  wire output 6 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8716.12-8716.19"
  wire output 7 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8717.12-8717.20"
  wire output 8 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8718.12-8718.19"
  wire output 9 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8719.12-8719.20"
  wire output 10 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8720.12-8720.19"
  wire output 11 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8721.12-8721.20"
  wire output 12 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8722.12-8722.19"
  wire output 13 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8723.12-8723.19"
  wire output 14 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8724.12-8724.19"
  wire output 15 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8734.17-8734.22"
  wire width 7 input 24 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8735.11-8735.15"
  wire input 25 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8736.11-8736.14"
  wire input 26 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8737.18-8737.20"
  wire width 16 input 27 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8725.19-8725.21"
  wire width 16 output 16 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8726.12-8726.16"
  wire output 17 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8738.11-8738.14"
  wire input 28 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8727.12-8727.18"
  wire output 18 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8739.11-8739.16"
  wire input 29 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8728.12-8728.18"
  wire output 19 \PSDONE
  attribute \invertible_pin "IS_PSEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8741.11-8741.15"
  wire input 30 \PSEN
  attribute \invertible_pin "IS_PSINCDEC_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8743.11-8743.19"
  wire input 31 \PSINCDEC
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8745.11-8745.17"
  wire input 32 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8747.11-8747.14"
  wire input 33 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8750.1-8798.10"
module \MMCME2_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \DIVCLK_DIVIDE 1
  parameter \REF_JITTER1
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8794.11-8794.18"
  wire input 15 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8780.12-8780.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8781.12-8781.21"
  wire output 2 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8795.11-8795.17"
  wire input 16 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8782.12-8782.19"
  wire output 3 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8783.12-8783.20"
  wire output 4 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8784.12-8784.19"
  wire output 5 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8785.12-8785.20"
  wire output 6 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8786.12-8786.19"
  wire output 7 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8787.12-8787.20"
  wire output 8 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8788.12-8788.19"
  wire output 9 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8789.12-8789.20"
  wire output 10 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8790.12-8790.19"
  wire output 11 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8791.12-8791.19"
  wire output 12 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8792.12-8792.19"
  wire output 13 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8793.12-8793.18"
  wire output 14 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8796.11-8796.17"
  wire input 17 \PWRDWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8797.11-8797.14"
  wire input 18 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8904.1-9005.10"
module \MMCME3_ADV
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKFBOUT_USE_FINE_PS "FALSE"
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT0_USE_FINE_PS "FALSE"
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT1_USE_FINE_PS "FALSE"
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT2_USE_FINE_PS "FALSE"
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT3_USE_FINE_PS "FALSE"
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT4_USE_FINE_PS "FALSE"
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT5_USE_FINE_PS "FALSE"
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \CLKOUT6_USE_FINE_PS "FALSE"
  parameter \COMPENSATION "AUTO"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN1_INVERTED 1'0
  parameter \IS_CLKIN2_INVERTED 1'0
  parameter \IS_CLKINSEL_INVERTED 1'0
  parameter \IS_PSEN_INVERTED 1'0
  parameter \IS_PSINCDEC_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \REF_JITTER2
  parameter \SS_EN "FALSE"
  parameter \SS_MODE "CENTER_HIGH"
  parameter \SS_MOD_PERIOD 10000
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8962.12-8962.20"
  wire output 1 \CDDCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8982.11-8982.18"
  wire input 21 \CDDCREQ
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8984.11-8984.18"
  wire input 22 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8963.12-8963.20"
  wire output 2 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8964.12-8964.21"
  wire output 3 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8965.12-8965.24"
  wire output 4 \CLKFBSTOPPED
  attribute \invertible_pin "IS_CLKIN1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8986.11-8986.17"
  wire input 23 \CLKIN1
  attribute \invertible_pin "IS_CLKIN2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8988.11-8988.17"
  wire input 24 \CLKIN2
  attribute \invertible_pin "IS_CLKINSEL_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8990.11-8990.19"
  wire input 25 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8966.12-8966.24"
  wire output 5 \CLKINSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8967.12-8967.19"
  wire output 6 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8968.12-8968.20"
  wire output 7 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8969.12-8969.19"
  wire output 8 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8970.12-8970.20"
  wire output 9 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8971.12-8971.19"
  wire output 10 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8972.12-8972.20"
  wire output 11 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8973.12-8973.19"
  wire output 12 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8974.12-8974.20"
  wire output 13 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8975.12-8975.19"
  wire output 14 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8976.12-8976.19"
  wire output 15 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8977.12-8977.19"
  wire output 16 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8991.17-8991.22"
  wire width 7 input 26 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8992.11-8992.15"
  wire input 27 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8993.11-8993.14"
  wire input 28 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8994.18-8994.20"
  wire width 16 input 29 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8978.19-8978.21"
  wire width 16 output 17 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8979.12-8979.16"
  wire output 18 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8995.11-8995.14"
  wire input 30 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8980.12-8980.18"
  wire output 19 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8996.11-8996.16"
  wire input 31 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8981.12-8981.18"
  wire output 20 \PSDONE
  attribute \invertible_pin "IS_PSEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8998.11-8998.15"
  wire input 32 \PSEN
  attribute \invertible_pin "IS_PSINCDEC_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9000.11-9000.19"
  wire input 33 \PSINCDEC
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9002.11-9002.17"
  wire input 34 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9004.11-9004.14"
  wire input 35 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9007.1-9063.10"
module \MMCME3_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN1_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9056.11-9056.18"
  wire input 15 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9041.12-9041.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9042.12-9042.21"
  wire output 2 \CLKFBOUTB
  attribute \invertible_pin "IS_CLKIN1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9058.11-9058.17"
  wire input 16 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9043.12-9043.19"
  wire output 3 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9044.12-9044.20"
  wire output 4 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9045.12-9045.19"
  wire output 5 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9046.12-9046.20"
  wire output 6 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9047.12-9047.19"
  wire output 7 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9048.12-9048.20"
  wire output 8 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9049.12-9049.19"
  wire output 9 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9050.12-9050.20"
  wire output 10 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9051.12-9051.19"
  wire output 11 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9052.12-9052.19"
  wire output 12 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9053.12-9053.19"
  wire output 13 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9054.12-9054.18"
  wire output 14 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9060.11-9060.17"
  wire input 17 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9062.11-9062.14"
  wire input 18 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9151.1-9252.10"
module \MMCME4_ADV
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKFBOUT_USE_FINE_PS "FALSE"
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT0_USE_FINE_PS "FALSE"
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT1_USE_FINE_PS "FALSE"
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT2_USE_FINE_PS "FALSE"
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT3_USE_FINE_PS "FALSE"
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT4_USE_FINE_PS "FALSE"
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT5_USE_FINE_PS "FALSE"
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \CLKOUT6_USE_FINE_PS "FALSE"
  parameter \COMPENSATION "AUTO"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN1_INVERTED 1'0
  parameter \IS_CLKIN2_INVERTED 1'0
  parameter \IS_CLKINSEL_INVERTED 1'0
  parameter \IS_PSEN_INVERTED 1'0
  parameter \IS_PSINCDEC_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \REF_JITTER2
  parameter \SS_EN "FALSE"
  parameter \SS_MODE "CENTER_HIGH"
  parameter \SS_MOD_PERIOD 10000
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9209.12-9209.20"
  wire output 1 \CDDCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9229.11-9229.18"
  wire input 21 \CDDCREQ
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9231.11-9231.18"
  wire input 22 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9210.12-9210.20"
  wire output 2 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9211.12-9211.21"
  wire output 3 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9212.12-9212.24"
  wire output 4 \CLKFBSTOPPED
  attribute \invertible_pin "IS_CLKIN1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9233.11-9233.17"
  wire input 23 \CLKIN1
  attribute \invertible_pin "IS_CLKIN2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9235.11-9235.17"
  wire input 24 \CLKIN2
  attribute \invertible_pin "IS_CLKINSEL_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9237.11-9237.19"
  wire input 25 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9213.12-9213.24"
  wire output 5 \CLKINSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9214.12-9214.19"
  wire output 6 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9215.12-9215.20"
  wire output 7 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9216.12-9216.19"
  wire output 8 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9217.12-9217.20"
  wire output 9 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9218.12-9218.19"
  wire output 10 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9219.12-9219.20"
  wire output 11 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9220.12-9220.19"
  wire output 12 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9221.12-9221.20"
  wire output 13 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9222.12-9222.19"
  wire output 14 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9223.12-9223.19"
  wire output 15 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9224.12-9224.19"
  wire output 16 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9238.17-9238.22"
  wire width 7 input 26 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9239.11-9239.15"
  wire input 27 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9240.11-9240.14"
  wire input 28 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9241.18-9241.20"
  wire width 16 input 29 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9225.19-9225.21"
  wire width 16 output 17 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9226.12-9226.16"
  wire output 18 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9242.11-9242.14"
  wire input 30 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9227.12-9227.18"
  wire output 19 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9243.11-9243.16"
  wire input 31 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9228.12-9228.18"
  wire output 20 \PSDONE
  attribute \invertible_pin "IS_PSEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9245.11-9245.15"
  wire input 32 \PSEN
  attribute \invertible_pin "IS_PSINCDEC_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9247.11-9247.19"
  wire input 33 \PSINCDEC
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9249.11-9249.17"
  wire input 34 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9251.11-9251.14"
  wire input 35 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9254.1-9310.10"
module \MMCME4_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN1_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9303.11-9303.18"
  wire input 15 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9288.12-9288.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9289.12-9289.21"
  wire output 2 \CLKFBOUTB
  attribute \invertible_pin "IS_CLKIN1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9305.11-9305.17"
  wire input 16 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9290.12-9290.19"
  wire output 3 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9291.12-9291.20"
  wire output 4 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9292.12-9292.19"
  wire output 5 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9293.12-9293.20"
  wire output 6 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9294.12-9294.19"
  wire output 7 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9295.12-9295.20"
  wire output 8 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9296.12-9296.19"
  wire output 9 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9297.12-9297.20"
  wire output 10 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9298.12-9298.19"
  wire output 11 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9299.12-9299.19"
  wire output 12 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9300.12-9300.19"
  wire output 13 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9301.12-9301.18"
  wire output 14 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9307.11-9307.17"
  wire input 17 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9309.11-9309.14"
  wire input 18 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8521.1-8602.10"
module \MMCM_ADV
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_USE_FINE_PS "FALSE"
  parameter \CLKOUT0_USE_FINE_PS "FALSE"
  parameter \CLKOUT1_USE_FINE_PS "FALSE"
  parameter \CLKOUT2_USE_FINE_PS "FALSE"
  parameter \CLKOUT3_USE_FINE_PS "FALSE"
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_USE_FINE_PS "FALSE"
  parameter \CLKOUT5_USE_FINE_PS "FALSE"
  parameter \CLKOUT6_USE_FINE_PS "FALSE"
  parameter \CLOCK_HOLD "FALSE"
  parameter \COMPENSATION "ZHOLD"
  parameter \STARTUP_WAIT "FALSE"
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT6_DIVIDE 1
  parameter \DIVCLK_DIVIDE 1
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \REF_JITTER1
  parameter \REF_JITTER2
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8588.11-8588.18"
  wire input 20 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8569.12-8569.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8570.12-8570.21"
  wire output 2 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8571.12-8571.24"
  wire output 3 \CLKFBSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8589.11-8589.17"
  wire input 21 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8590.11-8590.17"
  wire input 22 \CLKIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8591.11-8591.19"
  wire input 23 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8572.12-8572.24"
  wire output 4 \CLKINSTOPPED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8573.12-8573.19"
  wire output 5 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8574.12-8574.20"
  wire output 6 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8575.12-8575.19"
  wire output 7 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8576.12-8576.20"
  wire output 8 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8577.12-8577.19"
  wire output 9 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8578.12-8578.20"
  wire output 10 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8579.12-8579.19"
  wire output 11 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8580.12-8580.20"
  wire output 12 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8581.12-8581.19"
  wire output 13 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8582.12-8582.19"
  wire output 14 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8583.12-8583.19"
  wire output 15 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8601.17-8601.22"
  wire width 7 input 33 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8592.11-8592.15"
  wire input 24 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8593.11-8593.14"
  wire input 25 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8600.18-8600.20"
  wire width 16 input 32 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8587.19-8587.21"
  wire width 16 output 19 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8584.12-8584.16"
  wire output 16 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8594.11-8594.14"
  wire input 26 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8585.12-8585.18"
  wire output 17 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8595.11-8595.16"
  wire input 27 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8586.12-8586.18"
  wire output 18 \PSDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8596.11-8596.15"
  wire input 28 \PSEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8597.11-8597.19"
  wire input 29 \PSINCDEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8598.11-8598.17"
  wire input 30 \PWRDWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8599.11-8599.14"
  wire input 31 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8604.1-8653.10"
module \MMCM_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT_F
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKOUT0_DIVIDE_F
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_CASCADE "FALSE"
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLKOUT6_DIVIDE 1
  parameter \CLKOUT6_DUTY_CYCLE
  parameter \CLKOUT6_PHASE
  parameter \CLOCK_HOLD "FALSE"
  parameter \DIVCLK_DIVIDE 1
  parameter \REF_JITTER1
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8649.11-8649.18"
  wire input 15 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8635.12-8635.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8636.12-8636.21"
  wire output 2 \CLKFBOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8650.11-8650.17"
  wire input 16 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8637.12-8637.19"
  wire output 3 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8638.12-8638.20"
  wire output 4 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8639.12-8639.19"
  wire output 5 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8640.12-8640.20"
  wire output 6 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8641.12-8641.19"
  wire output 7 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8642.12-8642.20"
  wire output 8 \CLKOUT2B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8643.12-8643.19"
  wire output 9 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8644.12-8644.20"
  wire output 10 \CLKOUT3B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8645.12-8645.19"
  wire output 11 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8646.12-8646.19"
  wire output 12 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8647.12-8647.19"
  wire output 13 \CLKOUT6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8648.12-8648.18"
  wire output 14 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8651.11-8651.17"
  wire input 17 \PWRDWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8652.11-8652.14"
  wire input 18 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2462.1-2470.10"
module \MULT18X18
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2463.25-2463.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2464.25-2464.26"
  wire width 18 input 2 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2465.26-2465.27"
  wire width 36 output 3 signed \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2474.1-2490.10"
module \MULT18X18S
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2475.25-2475.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2476.25-2476.26"
  wire width 18 input 2 signed \B
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2479.11-2479.12"
  wire input 4 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2480.11-2480.13"
  wire input 5 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2477.30-2477.31"
  wire width 36 output 3 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2481.11-2481.12"
  wire input 6 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2494.1-2561.10"
module \MULT18X18SIO
  parameter \AREG 1
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \PREG 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2495.25-2495.26"
  wire width 18 input 1 signed \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2496.25-2496.26"
  wire width 18 input 2 signed \B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2506.25-2506.29"
  wire width 18 input 11 signed \BCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2507.26-2507.31"
  wire width 18 output 12 signed \BCOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2500.11-2500.14"
  wire input 5 \CEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2501.11-2501.14"
  wire input 6 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2502.11-2502.14"
  wire input 7 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2499.11-2499.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2497.26-2497.27"
  wire width 36 output 3 signed \P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2503.11-2503.15"
  wire input 8 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2504.11-2504.15"
  wire input 9 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2505.11-2505.15"
  wire input 10 \RSTP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.1-464.10"
module \MULT_AND
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.35-462.37"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.39-462.41"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:462.25-462.27"
  wire output 1 \LO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.1-326.10"
module \MUXCY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.30-324.32"
  wire input 2 \CI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.34-324.36"
  wire input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.21-324.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:324.38-324.39"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.1-330.10"
module \MUXF5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.30-328.32"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.34-328.36"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.21-328.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:328.38-328.39"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.1-334.10"
module \MUXF6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.30-332.32"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.34-332.36"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.21-332.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:332.38-332.39"
  wire input 4 \S
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.1-345.10"
module \MUXF7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.30-337.32"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.34-337.36"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.21-337.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:337.38-337.39"
  wire input 4 \S
end
attribute \abc9_box 1
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.1-356.10"
module \MUXF8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.30-348.32"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.34-348.36"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.21-348.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:348.38-348.39"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.1-360.10"
module \MUXF9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.30-358.32"
  wire input 2 \I0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.34-358.36"
  wire input 3 \I1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.21-358.22"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:358.38-358.39"
  wire input 4 \S
end
attribute \blackbox 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:55.1-66.10"
module \OBUF
  parameter \IOSTANDARD "default"
  parameter \DRIVE 12
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:58.11-58.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:57.12-57.13"
  wire output 1 \O
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:64.5-64.18"
  cell $specify2 $specify$38
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 0
    parameter signed \T_FALL_MIN 0
    parameter signed \T_FALL_TYP 0
    parameter signed \T_RISE_MAX 0
    parameter signed \T_RISE_MIN 0
    parameter signed \T_RISE_TYP 0
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7906.1-7915.10"
module \OBUFDS
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7914.11-7914.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7911.12-7911.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7913.12-7913.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7917.1-7928.10"
module \OBUFDS_DPHY
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7923.11-7923.17"
  wire input 3 \HSTX_I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7924.11-7924.17"
  wire input 4 \HSTX_T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7925.11-7925.19"
  wire input 5 \LPTX_I_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7926.11-7926.19"
  wire input 6 \LPTX_I_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7927.11-7927.17"
  wire input 7 \LPTX_T
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7920.12-7920.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7922.12-7922.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16827.1-16836.10"
module \OBUFDS_GTE3
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 5'00000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16834.11-16834.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16835.11-16835.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16831.12-16831.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16833.12-16833.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16838.1-16848.10"
module \OBUFDS_GTE3_ADV
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 5'00000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16845.11-16845.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16846.17-16846.18"
  wire width 4 input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16842.12-16842.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16844.12-16844.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:16847.17-16847.29"
  wire width 2 input 5 \RXRECCLK_SEL
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18905.1-18914.10"
module \OBUFDS_GTE4
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 5'00000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18912.11-18912.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18913.11-18913.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18909.12-18909.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18911.12-18911.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18916.1-18926.10"
module \OBUFDS_GTE4_ADV
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 5'00000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18923.11-18923.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18924.17-18924.18"
  wire width 4 input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18920.12-18920.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18922.12-18922.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:18925.17-18925.29"
  wire width 2 input 5 \RXRECCLK_SEL
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19588.1-19597.10"
module \OBUFDS_GTM
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19595.11-19595.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19596.11-19596.12"
  wire input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19592.12-19592.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19594.12-19594.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19599.1-19609.10"
module \OBUFDS_GTM_ADV
  parameter \REFCLK_EN_TX_PATH 1'0
  parameter \REFCLK_ICNTL_TX 0
  parameter \RXRECCLK_SEL 2'00
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19607.11-19607.14"
  wire input 3 \CEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19608.17-19608.18"
  wire width 4 input 4 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19604.12-19604.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19606.12-19606.14"
  wire output 2 \OB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:87.1-101.10"
module \OBUFT
  parameter \CAPACITANCE "DONT_CARE"
  parameter \DRIVE 12
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:90.11-90.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:89.12-89.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:91.11-91.12"
  wire input 3 \T
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:99.9-99.22"
  cell $specify2 $specify$41
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 0
    parameter signed \T_FALL_MIN 0
    parameter signed \T_FALL_TYP 0
    parameter signed \T_RISE_MAX 0
    parameter signed \T_RISE_MIN 0
    parameter signed \T_RISE_TYP 0
    connect \DST \O
    connect \EN 1'1
    connect \SRC \I
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7930.1-7940.10"
module \OBUFTDS
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7938.11-7938.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7935.12-7935.13"
  wire output 1 \O
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7937.12-7937.14"
  wire output 2 \OB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7939.11-7939.12"
  wire input 4 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6170.1-6190.10"
module \ODDR
  parameter \DDR_CLK_EDGE "OPPOSITE_EDGE"
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D1_INVERTED 1'0
  parameter \IS_D2_INVERTED 1'0
  parameter \SRTYPE "SYNC"
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6182.11-6182.12"
  wire input 2 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6183.11-6183.13"
  wire input 3 \CE
  attribute \invertible_pin "IS_D1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6185.11-6185.13"
  wire input 4 \D1
  attribute \invertible_pin "IS_D2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6187.11-6187.13"
  wire input 5 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6179.12-6179.13"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6188.11-6188.12"
  wire input 6 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6189.11-6189.12"
  wire input 7 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6110.1-6124.10"
module \ODDR2
  parameter \DDR_ALIGNMENT "NONE"
  parameter \INIT 1'0
  parameter \SRTYPE "SYNC"
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6116.11-6116.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6118.11-6118.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6119.11-6119.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6120.11-6120.13"
  wire input 5 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6121.11-6121.13"
  wire input 6 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6114.12-6114.13"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6122.11-6122.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6123.11-6123.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6932.1-6947.10"
module \ODDRE1
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D1_INVERTED 1'0
  parameter \IS_D2_INVERTED 1'0
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SRVAL 1'0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6941.11-6941.12"
  wire input 2 \C
  attribute \invertible_pin "IS_D1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6943.11-6943.13"
  wire input 3 \D1
  attribute \invertible_pin "IS_D2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6945.11-6945.13"
  wire input 4 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6938.12-6938.13"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6946.11-6946.13"
  wire input 5 \SR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6504.1-6531.10"
module \ODELAYE2
  parameter \CINVCTRL_SEL "FALSE"
  parameter \DELAY_SRC "ODATAIN"
  parameter \HIGH_PERFORMANCE_MODE "FALSE"
  parameter \IS_C_INVERTED 1'0
  parameter \IS_ODATAIN_INVERTED 1'0
  parameter \ODELAY_TYPE "FIXED"
  parameter \ODELAY_VALUE 0
  parameter \PIPE_SEL "FALSE"
  parameter \REFCLK_FREQUENCY
  parameter \SIGNAL_PATTERN "DATA"
  parameter \SIM_DELAY_D 0
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6520.11-6520.12"
  wire input 3 \C
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6521.11-6521.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6522.11-6522.19"
  wire input 5 \CINVCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6523.11-6523.16"
  wire input 6 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6524.17-6524.27"
  wire width 5 input 7 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6516.18-6516.29"
  wire width 5 output 1 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6517.12-6517.19"
  wire output 2 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6525.11-6525.14"
  wire input 8 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6526.11-6526.13"
  wire input 9 \LD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6527.11-6527.19"
  wire input 10 \LDPIPEEN
  attribute \invertible_pin "IS_ODATAIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6529.11-6529.18"
  wire input 11 \ODATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6530.11-6530.17"
  wire input 12 \REGRST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6981.1-7008.10"
module \ODELAYE3
  parameter \CASCADE "NONE"
  parameter \DELAY_FORMAT "TIME"
  parameter \DELAY_TYPE "FIXED"
  parameter \DELAY_VALUE 0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REFCLK_FREQUENCY
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \UPDATE_MODE "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6995.11-6995.18"
  wire input 4 \CASC_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6992.12-6992.20"
  wire output 1 \CASC_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6996.11-6996.22"
  wire input 5 \CASC_RETURN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6997.11-6997.13"
  wire input 6 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7000.11-7000.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7001.17-7001.27"
  wire width 9 input 8 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6993.18-6993.29"
  wire width 9 output 2 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6994.12-6994.19"
  wire output 3 \DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7002.11-7002.17"
  wire input 9 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7003.11-7003.14"
  wire input 10 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7004.11-7004.15"
  wire input 11 \LOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7005.11-7005.18"
  wire input 12 \ODATAIN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7007.11-7007.14"
  wire input 13 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6035.1-6047.10"
module \OFDDRCPE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6039.11-6039.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6041.11-6041.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6042.11-6042.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6043.11-6043.14"
  wire input 5 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6044.11-6044.13"
  wire input 6 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6045.11-6045.13"
  wire input 7 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6046.11-6046.14"
  wire input 8 \PRE
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6037.12-6037.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6049.1-6061.10"
module \OFDDRRSE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6053.11-6053.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6055.11-6055.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6056.11-6056.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6057.11-6057.13"
  wire input 5 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6058.11-6058.13"
  wire input 6 \D1
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6051.12-6051.13"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6059.11-6059.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6060.11-6060.12"
  wire input 8 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6063.1-6076.10"
module \OFDDRTCPE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6067.11-6067.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6069.11-6069.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6070.11-6070.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6071.11-6071.14"
  wire input 5 \CLR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6072.11-6072.13"
  wire input 6 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6073.11-6073.13"
  wire input 7 \D1
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6065.12-6065.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6074.11-6074.14"
  wire input 8 \PRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6075.11-6075.12"
  wire input 9 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6078.1-6091.10"
module \OFDDRTRSE
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6082.11-6082.13"
  wire input 2 \C0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6084.11-6084.13"
  wire input 3 \C1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6085.11-6085.13"
  wire input 4 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6086.11-6086.13"
  wire input 5 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6087.11-6087.13"
  wire input 6 \D1
  attribute \iopad_external_pin 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6080.12-6080.13"
  wire output 1 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6088.11-6088.12"
  wire input 7 \R
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6089.11-6089.12"
  wire input 8 \S
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6090.11-6090.12"
  wire input 9 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1005.1-1013.10"
module \OR2L
  parameter \IS_SRI_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1007.9-1007.11"
  wire input 2 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1006.10-1006.11"
  wire output 1 \O
  attribute \invertible_pin "IS_SRI_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1009.9-1009.12"
  wire input 3 \SRI
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.1-460.10"
module \ORCY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.30-458.32"
  wire input 2 \CI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.34-458.35"
  wire input 3 \I
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:458.21-458.22"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6262.1-6296.10"
module \OSERDES
  parameter \DATA_RATE_OQ "DDR"
  parameter \DATA_RATE_TQ "DDR"
  parameter \DATA_WIDTH 4
  parameter \INIT_OQ 1'0
  parameter \INIT_TQ 1'0
  parameter \SERDES_MODE "MASTER"
  parameter \SRVAL_OQ 1'0
  parameter \SRVAL_TQ 1'0
  parameter \TRISTATE_WIDTH 4
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6277.11-6277.14"
  wire input 5 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6279.11-6279.17"
  wire input 6 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6280.11-6280.13"
  wire input 7 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6281.11-6281.13"
  wire input 8 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6282.11-6282.13"
  wire input 9 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6283.11-6283.13"
  wire input 10 \D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6284.11-6284.13"
  wire input 11 \D5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6285.11-6285.13"
  wire input 12 \D6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6286.11-6286.14"
  wire input 13 \OCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6272.12-6272.14"
  wire output 1 \OQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6287.11-6287.14"
  wire input 14 \REV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6288.11-6288.19"
  wire input 15 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6289.11-6289.19"
  wire input 16 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6273.12-6273.21"
  wire output 2 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6274.12-6274.21"
  wire output 3 \SHIFTOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6290.11-6290.13"
  wire input 17 \SR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6291.11-6291.13"
  wire input 18 \T1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6292.11-6292.13"
  wire input 19 \T2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6293.11-6293.13"
  wire input 20 \T3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6294.11-6294.13"
  wire input 21 \T4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6295.11-6295.14"
  wire input 22 \TCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6275.12-6275.14"
  wire output 4 \TQ
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7475.1-7512.10"
module \OSERDES2
  parameter \BYPASS_GCLK_FF "FALSE"
  parameter \DATA_RATE_OQ "DDR"
  parameter \DATA_RATE_OT "DDR"
  parameter \DATA_WIDTH 2
  parameter \OUTPUT_MODE "SINGLE_ENDED"
  parameter \SERDES_MODE "NONE"
  parameter \TRAIN_PATTERN 0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7490.11-7490.15"
  wire input 7 \CLK0
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7492.11-7492.15"
  wire input 8 \CLK1
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7494.11-7494.17"
  wire input 9 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7495.11-7495.13"
  wire input 10 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7496.11-7496.13"
  wire input 11 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7497.11-7497.13"
  wire input 12 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7498.11-7498.13"
  wire input 13 \D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7499.11-7499.15"
  wire input 14 \IOCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7500.11-7500.14"
  wire input 15 \OCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7483.12-7483.14"
  wire output 1 \OQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7501.11-7501.14"
  wire input 16 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7502.11-7502.19"
  wire input 17 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7503.11-7503.19"
  wire input 18 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7504.11-7504.19"
  wire input 19 \SHIFTIN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7505.11-7505.19"
  wire input 20 \SHIFTIN4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7484.12-7484.21"
  wire output 2 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7485.12-7485.21"
  wire output 3 \SHIFTOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7486.12-7486.21"
  wire output 4 \SHIFTOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7487.12-7487.21"
  wire output 5 \SHIFTOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7506.11-7506.13"
  wire input 21 \T1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7507.11-7507.13"
  wire input 22 \T2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7508.11-7508.13"
  wire input 23 \T3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7509.11-7509.13"
  wire input 24 \T4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7510.11-7510.14"
  wire input 25 \TCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7488.12-7488.14"
  wire output 6 \TQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7511.11-7511.16"
  wire input 26 \TRAIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6428.1-6471.10"
module \OSERDESE1
  parameter \DATA_RATE_OQ "DDR"
  parameter \DATA_RATE_TQ "DDR"
  parameter \DATA_WIDTH 4
  parameter \DDR3_DATA 1
  parameter \INIT_OQ 1'0
  parameter \INIT_TQ 1'0
  parameter \INTERFACE_TYPE "DEFAULT"
  parameter \ODELAY_USED 0
  parameter \SERDES_MODE "MASTER"
  parameter \SRVAL_OQ 1'0
  parameter \SRVAL_TQ 1'0
  parameter \TRISTATE_WIDTH 4
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6449.11-6449.14"
  wire input 8 \CLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6451.11-6451.17"
  wire input 9 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6452.11-6452.18"
  wire input 10 \CLKPERF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6453.11-6453.23"
  wire input 11 \CLKPERFDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6454.11-6454.13"
  wire input 12 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6455.11-6455.13"
  wire input 13 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6456.11-6456.13"
  wire input 14 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6457.11-6457.13"
  wire input 15 \D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6458.11-6458.13"
  wire input 16 \D5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6459.11-6459.13"
  wire input 17 \D6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6441.12-6441.21"
  wire output 1 \OCBEXTEND
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6460.11-6460.14"
  wire input 18 \OCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6461.11-6461.14"
  wire input 19 \ODV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6442.12-6442.15"
  wire output 2 \OFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6443.12-6443.14"
  wire output 3 \OQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6462.11-6462.14"
  wire input 20 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6463.11-6463.19"
  wire input 21 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6464.11-6464.19"
  wire input 22 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6444.12-6444.21"
  wire output 4 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6445.12-6445.21"
  wire output 5 \SHIFTOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6465.11-6465.13"
  wire input 23 \T1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6466.11-6466.13"
  wire input 24 \T2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6467.11-6467.13"
  wire input 25 \T3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6468.11-6468.13"
  wire input 26 \T4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6469.11-6469.14"
  wire input 27 \TCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6446.12-6446.15"
  wire output 6 \TFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6447.12-6447.14"
  wire output 7 \TQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6470.11-6470.13"
  wire input 28 \WC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6601.1-6670.10"
module \OSERDESE2
  parameter \DATA_RATE_OQ "DDR"
  parameter \DATA_RATE_TQ "DDR"
  parameter \DATA_WIDTH 4
  parameter \INIT_OQ 1'0
  parameter \INIT_TQ 1'0
  parameter \IS_CLKDIV_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_D1_INVERTED 1'0
  parameter \IS_D2_INVERTED 1'0
  parameter \IS_D3_INVERTED 1'0
  parameter \IS_D4_INVERTED 1'0
  parameter \IS_D5_INVERTED 1'0
  parameter \IS_D6_INVERTED 1'0
  parameter \IS_D7_INVERTED 1'0
  parameter \IS_D8_INVERTED 1'0
  parameter \IS_T1_INVERTED 1'0
  parameter \IS_T2_INVERTED 1'0
  parameter \IS_T3_INVERTED 1'0
  parameter \IS_T4_INVERTED 1'0
  parameter \SERDES_MODE "MASTER"
  parameter \SRVAL_OQ 1'0
  parameter \SRVAL_TQ 1'0
  parameter \TBYTE_CTL "FALSE"
  parameter \TBYTE_SRC "FALSE"
  parameter \TRISTATE_WIDTH 4
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6636.11-6636.14"
  wire input 8 \CLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKDIV_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6639.11-6639.17"
  wire input 9 \CLKDIV
  attribute \invertible_pin "IS_D1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6641.11-6641.13"
  wire input 10 \D1
  attribute \invertible_pin "IS_D2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6643.11-6643.13"
  wire input 11 \D2
  attribute \invertible_pin "IS_D3_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6645.11-6645.13"
  wire input 12 \D3
  attribute \invertible_pin "IS_D4_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6647.11-6647.13"
  wire input 13 \D4
  attribute \invertible_pin "IS_D5_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6649.11-6649.13"
  wire input 14 \D5
  attribute \invertible_pin "IS_D6_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6651.11-6651.13"
  wire input 15 \D6
  attribute \invertible_pin "IS_D7_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6653.11-6653.13"
  wire input 16 \D7
  attribute \invertible_pin "IS_D8_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6655.11-6655.13"
  wire input 17 \D8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6656.11-6656.14"
  wire input 18 \OCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6627.12-6627.15"
  wire output 1 \OFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6628.12-6628.14"
  wire output 2 \OQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6657.11-6657.14"
  wire input 19 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6658.11-6658.19"
  wire input 20 \SHIFTIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6659.11-6659.19"
  wire input 21 \SHIFTIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6629.12-6629.21"
  wire output 3 \SHIFTOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6630.12-6630.21"
  wire output 4 \SHIFTOUT2
  attribute \invertible_pin "IS_T1_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6661.11-6661.13"
  wire input 22 \T1
  attribute \invertible_pin "IS_T2_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6663.11-6663.13"
  wire input 23 \T2
  attribute \invertible_pin "IS_T3_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6665.11-6665.13"
  wire input 24 \T3
  attribute \invertible_pin "IS_T4_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6667.11-6667.13"
  wire input 25 \T4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6668.11-6668.18"
  wire input 26 \TBYTEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6631.12-6631.20"
  wire output 5 \TBYTEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6669.11-6669.14"
  wire input 27 \TCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6632.12-6632.15"
  wire output 6 \TFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6633.12-6633.14"
  wire output 7 \TQ
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7040.1-7063.10"
module \OSERDESE3
  parameter \DATA_WIDTH 8
  parameter \INIT 1'0
  parameter \IS_CLKDIV_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \ODDR_MODE "FALSE"
  parameter \OSERDES_D_BYPASS "FALSE"
  parameter \OSERDES_T_BYPASS "FALSE"
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7055.11-7055.14"
  wire input 3 \CLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKDIV_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7058.11-7058.17"
  wire input 4 \CLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7059.17-7059.18"
  wire width 8 input 5 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7051.12-7051.14"
  wire output 1 \OQ
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7061.11-7061.14"
  wire input 6 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7062.11-7062.12"
  wire input 7 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7052.12-7052.17"
  wire output 2 \T_OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9442.1-9479.10"
module \OUT_FIFO
  parameter \ALMOST_EMPTY_VALUE 1
  parameter \ALMOST_FULL_VALUE 1
  parameter \ARRAY_MODE "ARRAY_MODE_8_X_4"
  parameter \OUTPUT_DISABLE "FALSE"
  parameter \SYNCHRONOUS_MODE "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9448.12-9448.23"
  wire output 1 \ALMOSTEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9449.12-9449.22"
  wire output 2 \ALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9469.17-9469.19"
  wire width 8 input 20 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9470.17-9470.19"
  wire width 8 input 21 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9471.17-9471.19"
  wire width 8 input 22 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9472.17-9472.19"
  wire width 8 input 23 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9473.17-9473.19"
  wire width 8 input 24 \D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9474.17-9474.19"
  wire width 8 input 25 \D5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9475.17-9475.19"
  wire width 8 input 26 \D6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9476.17-9476.19"
  wire width 8 input 27 \D7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9477.17-9477.19"
  wire width 8 input 28 \D8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9478.17-9478.19"
  wire width 8 input 29 \D9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9450.12-9450.17"
  wire output 3 \EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9451.12-9451.16"
  wire output 4 \FULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9452.18-9452.20"
  wire width 4 output 5 \Q0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9453.18-9453.20"
  wire width 4 output 6 \Q1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9454.18-9454.20"
  wire width 4 output 7 \Q2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9455.18-9455.20"
  wire width 4 output 8 \Q3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9456.18-9456.20"
  wire width 4 output 9 \Q4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9460.18-9460.20"
  wire width 8 output 13 \Q5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9461.18-9461.20"
  wire width 8 output 14 \Q6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9457.18-9457.20"
  wire width 4 output 10 \Q7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9458.18-9458.20"
  wire width 4 output 11 \Q8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9459.18-9459.20"
  wire width 4 output 12 \Q9
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9463.11-9463.16"
  wire input 15 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9464.11-9464.15"
  wire input 16 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9465.11-9465.16"
  wire input 17 \RESET
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9467.11-9467.16"
  wire input 18 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9468.11-9468.15"
  wire input 19 \WREN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24002.1-25229.10"
module \PCIE40E4
  parameter \ARI_CAP_ENABLE "FALSE"
  parameter \AUTO_FLR_RESPONSE "FALSE"
  parameter \AXISTEN_IF_CC_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_COMPL_TIMEOUT_REG0 24'101111101011110000100000
  parameter \AXISTEN_IF_COMPL_TIMEOUT_REG1 28'0010111110101111000010000000
  parameter \AXISTEN_IF_CQ_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_CQ_EN_POISONED_MEM_WR "FALSE"
  parameter \AXISTEN_IF_ENABLE_256_TAGS "FALSE"
  parameter \AXISTEN_IF_ENABLE_CLIENT_TAG "FALSE"
  parameter \AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE "FALSE"
  parameter \AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK "TRUE"
  parameter \AXISTEN_IF_ENABLE_MSG_ROUTE 18'000000000000000000
  parameter \AXISTEN_IF_ENABLE_RX_MSG_INTFC "FALSE"
  parameter \AXISTEN_IF_EXT_512 "FALSE"
  parameter \AXISTEN_IF_EXT_512_CC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_CQ_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_RQ_STRADDLE "FALSE"
  parameter \AXISTEN_IF_LEGACY_MODE_ENABLE "FALSE"
  parameter \AXISTEN_IF_MSIX_FROM_RAM_PIPELINE "FALSE"
  parameter \AXISTEN_IF_MSIX_RX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_MSIX_TO_RAM_PIPELINE "FALSE"
  parameter \AXISTEN_IF_RC_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_RQ_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_RX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT "FALSE"
  parameter \AXISTEN_IF_TX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_WIDTH 2'10
  parameter \CFG_BYPASS_MODE_ENABLE "FALSE"
  parameter \CRM_CORE_CLK_FREQ_500 "TRUE"
  parameter \CRM_USER_CLK_FREQ 2'10
  parameter \DEBUG_AXI4ST_SPARE 16'0000000000000000
  parameter \DEBUG_AXIST_DISABLE_FEATURE_BIT 8'00000000
  parameter \DEBUG_CAR_SPARE 4'0000
  parameter \DEBUG_CFG_SPARE 16'0000000000000000
  parameter \DEBUG_LL_SPARE 16'0000000000000000
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL "FALSE"
  parameter \DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW "FALSE"
  parameter \DEBUG_PL_DISABLE_SCRAMBLING "FALSE"
  parameter \DEBUG_PL_SIM_RESET_LFSR "FALSE"
  parameter \DEBUG_PL_SPARE 16'0000000000000000
  parameter \DEBUG_TL_DISABLE_FC_TIMEOUT "FALSE"
  parameter \DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS "FALSE"
  parameter \DEBUG_TL_SPARE 16'0000000000000000
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \DSN_CAP_ENABLE "FALSE"
  parameter \EXTENDED_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \HEADER_TYPE_OVERRIDE "FALSE"
  parameter \IS_SWITCH_PORT "FALSE"
  parameter \LEGACY_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \LL_ACK_TIMEOUT 9'000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_DISABLE_SCHED_TX_NAK "FALSE"
  parameter \LL_REPLAY_FROM_RAM_PIPELINE "FALSE"
  parameter \LL_REPLAY_TIMEOUT 9'000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LL_REPLAY_TO_RAM_PIPELINE "FALSE"
  parameter \LL_RX_TLP_PARITY_GEN "TRUE"
  parameter \LL_TX_TLP_PARITY_CHK "TRUE"
  parameter \LL_USER_SPARE 16'0000000000000000
  parameter \LTR_TX_MESSAGE_MINIMUM_INTERVAL 10'1001010000
  parameter \LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE "FALSE"
  parameter \LTR_TX_MESSAGE_ON_LTR_ENABLE "FALSE"
  parameter \MCAP_CAP_NEXTPTR 12'000000000000
  parameter \MCAP_CONFIGURE_OVERRIDE "FALSE"
  parameter \MCAP_ENABLE "FALSE"
  parameter \MCAP_EOS_DESIGN_SWITCH "FALSE"
  parameter \MCAP_FPGA_BITSTREAM_VERSION 0
  parameter \MCAP_GATE_IO_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INPUT_GATE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_EOS "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_ERROR "FALSE"
  parameter \MCAP_VSEC_ID 16'0000000000000000
  parameter \MCAP_VSEC_LEN 12'000000101100
  parameter \MCAP_VSEC_REV 4'0000
  parameter \PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF0_ARI_CAP_VER 4'0001
  parameter \PF0_BAR0_APERTURE_SIZE 6'000011
  parameter \PF0_BAR0_CONTROL 3'100
  parameter \PF0_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_BAR1_CONTROL 3'000
  parameter \PF0_BAR2_APERTURE_SIZE 6'000011
  parameter \PF0_BAR2_CONTROL 3'100
  parameter \PF0_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_BAR3_CONTROL 3'000
  parameter \PF0_BAR4_APERTURE_SIZE 6'000011
  parameter \PF0_BAR4_CONTROL 3'100
  parameter \PF0_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_BAR5_CONTROL 3'000
  parameter \PF0_CAPABILITY_POINTER 8'10000000
  parameter \PF0_CLASS_CODE 24'000000000000000000000000
  parameter \PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_ARI_FORWARD_ENABLE "FALSE"
  parameter \PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE "TRUE"
  parameter \PF0_DEV_CAP2_LTR_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_OBFF_SUPPORT 2'00
  parameter \PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT "FALSE"
  parameter \PF0_DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \PF0_DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \PF0_DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "TRUE"
  parameter \PF0_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF0_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF0_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF0_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF0_INTERRUPT_PIN 3'001
  parameter \PF0_LINK_CAP_ASPM_SUPPORT 0
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 7
  parameter \PF0_LINK_CONTROL_RCB 1'0
  parameter \PF0_LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \PF0_LTR_CAP_MAX_NOSNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_MAX_SNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_LTR_CAP_VER 4'0001
  parameter \PF0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSIX_CAP_PBA_BIR 0
  parameter \PF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF0_MSIX_CAP_TABLE_BIR 0
  parameter \PF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF0_MSIX_VECTOR_COUNT 6'000100
  parameter \PF0_MSI_CAP_MULTIMSGCAP 0
  parameter \PF0_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF0_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_ID 8'00000001
  parameter \PF0_PM_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_PMESUPPORT_D0 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D1 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D3HOT "TRUE"
  parameter \PF0_PM_CAP_SUPP_D1_STATE "TRUE"
  parameter \PF0_PM_CAP_VER_ID 3'011
  parameter \PF0_PM_CSR_NOSOFTRESET "TRUE"
  parameter \PF0_SECONDARY_PCIE_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF0_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR0_CONTROL 3'100
  parameter \PF0_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_SRIOV_BAR1_CONTROL 3'000
  parameter \PF0_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR2_CONTROL 3'100
  parameter \PF0_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR3_CONTROL 3'000
  parameter \PF0_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR4_CONTROL 3'100
  parameter \PF0_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR5_CONTROL 3'000
  parameter \PF0_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_VER 4'0001
  parameter \PF0_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF0_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF0_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF0_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_ENABLE "FALSE"
  parameter \PF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF0_TPHR_CAP_VER 4'0001
  parameter \PF0_VC_CAP_ENABLE "FALSE"
  parameter \PF0_VC_CAP_NEXTPTR 12'000000000000
  parameter \PF0_VC_CAP_VER 4'0001
  parameter \PF1_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF1_BAR0_APERTURE_SIZE 6'000011
  parameter \PF1_BAR0_CONTROL 3'100
  parameter \PF1_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_BAR1_CONTROL 3'000
  parameter \PF1_BAR2_APERTURE_SIZE 6'000011
  parameter \PF1_BAR2_CONTROL 3'100
  parameter \PF1_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_BAR3_CONTROL 3'000
  parameter \PF1_BAR4_APERTURE_SIZE 6'000011
  parameter \PF1_BAR4_CONTROL 3'100
  parameter \PF1_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_BAR5_CONTROL 3'000
  parameter \PF1_CAPABILITY_POINTER 8'10000000
  parameter \PF1_CLASS_CODE 24'000000000000000000000000
  parameter \PF1_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF1_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF1_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF1_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF1_INTERRUPT_PIN 3'001
  parameter \PF1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSIX_CAP_PBA_BIR 0
  parameter \PF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF1_MSIX_CAP_TABLE_BIR 0
  parameter \PF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF1_MSI_CAP_MULTIMSGCAP 0
  parameter \PF1_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF1_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF1_PM_CAP_NEXTPTR 8'00000000
  parameter \PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF1_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR0_CONTROL 3'100
  parameter \PF1_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_SRIOV_BAR1_CONTROL 3'000
  parameter \PF1_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR2_CONTROL 3'100
  parameter \PF1_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR3_CONTROL 3'000
  parameter \PF1_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR4_CONTROL 3'100
  parameter \PF1_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR5_CONTROL 3'000
  parameter \PF1_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF1_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_VER 4'0001
  parameter \PF1_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF1_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF1_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF1_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF2_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF2_BAR0_APERTURE_SIZE 6'000011
  parameter \PF2_BAR0_CONTROL 3'100
  parameter \PF2_BAR1_APERTURE_SIZE 5'00000
  parameter \PF2_BAR1_CONTROL 3'000
  parameter \PF2_BAR2_APERTURE_SIZE 6'000011
  parameter \PF2_BAR2_CONTROL 3'100
  parameter \PF2_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_BAR3_CONTROL 3'000
  parameter \PF2_BAR4_APERTURE_SIZE 6'000011
  parameter \PF2_BAR4_CONTROL 3'100
  parameter \PF2_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_BAR5_CONTROL 3'000
  parameter \PF2_CAPABILITY_POINTER 8'10000000
  parameter \PF2_CLASS_CODE 24'000000000000000000000000
  parameter \PF2_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF2_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF2_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF2_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF2_INTERRUPT_PIN 3'001
  parameter \PF2_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSIX_CAP_PBA_BIR 0
  parameter \PF2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF2_MSIX_CAP_TABLE_BIR 0
  parameter \PF2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF2_MSI_CAP_MULTIMSGCAP 0
  parameter \PF2_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF2_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF2_PM_CAP_NEXTPTR 8'00000000
  parameter \PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF2_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR0_CONTROL 3'100
  parameter \PF2_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF2_SRIOV_BAR1_CONTROL 3'000
  parameter \PF2_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR2_CONTROL 3'100
  parameter \PF2_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR3_CONTROL 3'000
  parameter \PF2_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR4_CONTROL 3'100
  parameter \PF2_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR5_CONTROL 3'000
  parameter \PF2_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF2_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_VER 4'0001
  parameter \PF2_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF2_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF2_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF2_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF3_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF3_BAR0_APERTURE_SIZE 6'000011
  parameter \PF3_BAR0_CONTROL 3'100
  parameter \PF3_BAR1_APERTURE_SIZE 5'00000
  parameter \PF3_BAR1_CONTROL 3'000
  parameter \PF3_BAR2_APERTURE_SIZE 6'000011
  parameter \PF3_BAR2_CONTROL 3'100
  parameter \PF3_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_BAR3_CONTROL 3'000
  parameter \PF3_BAR4_APERTURE_SIZE 6'000011
  parameter \PF3_BAR4_CONTROL 3'100
  parameter \PF3_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_BAR5_CONTROL 3'000
  parameter \PF3_CAPABILITY_POINTER 8'10000000
  parameter \PF3_CLASS_CODE 24'000000000000000000000000
  parameter \PF3_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF3_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF3_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF3_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF3_INTERRUPT_PIN 3'001
  parameter \PF3_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSIX_CAP_PBA_BIR 0
  parameter \PF3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF3_MSIX_CAP_TABLE_BIR 0
  parameter \PF3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF3_MSI_CAP_MULTIMSGCAP 0
  parameter \PF3_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF3_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF3_PM_CAP_NEXTPTR 8'00000000
  parameter \PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF3_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR0_CONTROL 3'100
  parameter \PF3_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF3_SRIOV_BAR1_CONTROL 3'000
  parameter \PF3_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR2_CONTROL 3'100
  parameter \PF3_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR3_CONTROL 3'000
  parameter \PF3_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR4_CONTROL 3'100
  parameter \PF3_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR5_CONTROL 3'000
  parameter \PF3_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF3_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_VER 4'0001
  parameter \PF3_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF3_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF3_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF3_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF3_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PL_CFG_STATE_ROBUSTNESS_ENABLE "TRUE"
  parameter \PL_DEEMPH_SOURCE_SELECT "TRUE"
  parameter \PL_DESKEW_ON_SKIP_IN_GEN12 "FALSE"
  parameter \PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 "FALSE"
  parameter \PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 "FALSE"
  parameter \PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 "FALSE"
  parameter \PL_DISABLE_DC_BALANCE "FALSE"
  parameter \PL_DISABLE_EI_INFER_IN_L0 "FALSE"
  parameter \PL_DISABLE_LANE_REVERSAL "FALSE"
  parameter \PL_DISABLE_LFSR_UPDATE_ON_SKP 2'00
  parameter \PL_DISABLE_RETRAIN_ON_EB_ERROR "FALSE"
  parameter \PL_DISABLE_RETRAIN_ON_FRAMING_ERROR "FALSE"
  parameter \PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR 16'0000000000000000
  parameter \PL_DISABLE_UPCONFIG_CAPABLE "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_COEFF_CHECK 2'00
  parameter \PL_EQ_ADAPT_DISABLE_PRESET_CHECK 2'00
  parameter \PL_EQ_ADAPT_ITER_COUNT 5'00010
  parameter \PL_EQ_ADAPT_REJECT_RETRY_COUNT 2'01
  parameter \PL_EQ_BYPASS_PHASE23 2'00
  parameter \PL_EQ_DEFAULT_RX_PRESET_HINT 6'110011
  parameter \PL_EQ_DEFAULT_TX_PRESET 8'01000100
  parameter \PL_EQ_DISABLE_MISMATCH_CHECK "TRUE"
  parameter \PL_EQ_RX_ADAPT_EQ_PHASE0 2'00
  parameter \PL_EQ_RX_ADAPT_EQ_PHASE1 2'00
  parameter \PL_EQ_SHORT_ADAPT_PHASE "FALSE"
  parameter \PL_EQ_TX_8G_EQ_TS2_ENABLE "FALSE"
  parameter \PL_EXIT_LOOPBACK_ON_EI_ENTRY "TRUE"
  parameter \PL_INFER_EI_DISABLE_LPBK_ACTIVE "TRUE"
  parameter \PL_INFER_EI_DISABLE_REC_RC "FALSE"
  parameter \PL_INFER_EI_DISABLE_REC_SPD "FALSE"
  parameter \PL_LANE0_EQ_CONTROL 16128
  parameter \PL_LANE10_EQ_CONTROL 16128
  parameter \PL_LANE11_EQ_CONTROL 16128
  parameter \PL_LANE12_EQ_CONTROL 16128
  parameter \PL_LANE13_EQ_CONTROL 16128
  parameter \PL_LANE14_EQ_CONTROL 16128
  parameter \PL_LANE15_EQ_CONTROL 16128
  parameter \PL_LANE1_EQ_CONTROL 16128
  parameter \PL_LANE2_EQ_CONTROL 16128
  parameter \PL_LANE3_EQ_CONTROL 16128
  parameter \PL_LANE4_EQ_CONTROL 16128
  parameter \PL_LANE5_EQ_CONTROL 16128
  parameter \PL_LANE6_EQ_CONTROL 16128
  parameter \PL_LANE7_EQ_CONTROL 16128
  parameter \PL_LANE8_EQ_CONTROL 16128
  parameter \PL_LANE9_EQ_CONTROL 16128
  parameter \PL_LINK_CAP_MAX_LINK_SPEED 4'0100
  parameter \PL_LINK_CAP_MAX_LINK_WIDTH 5'01000
  parameter \PL_N_FTS 255
  parameter \PL_QUIESCE_GUARANTEE_DISABLE "FALSE"
  parameter \PL_REDO_EQ_SOURCE_SELECT "TRUE"
  parameter \PL_REPORT_ALL_PHY_ERRORS 8'00000000
  parameter \PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS 2'00
  parameter \PL_RX_ADAPT_TIMER_CLWS_GEN3 4'0000
  parameter \PL_RX_ADAPT_TIMER_CLWS_GEN4 4'0000
  parameter \PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS 2'00
  parameter \PL_RX_ADAPT_TIMER_RRL_GEN3 4'0000
  parameter \PL_RX_ADAPT_TIMER_RRL_GEN4 4'0000
  parameter \PL_RX_L0S_EXIT_TO_RECOVERY 2'00
  parameter \PL_SIM_FAST_LINK_TRAINING 2'00
  parameter \PL_SRIS_ENABLE "FALSE"
  parameter \PL_SRIS_SKPOS_GEN_SPD_VEC 7'0000000
  parameter \PL_SRIS_SKPOS_REC_SPD_VEC 7'0000000
  parameter \PL_UPSTREAM_FACING "TRUE"
  parameter \PL_USER_SPARE 16'0000000000000000
  parameter \PM_ASPML0S_TIMEOUT 16'0001010100000000
  parameter \PM_ASPML1_ENTRY_DELAY 20'00000000001111101000
  parameter \PM_ENABLE_L23_ENTRY "FALSE"
  parameter \PM_ENABLE_SLOT_POWER_CAPTURE "TRUE"
  parameter \PM_L1_REENTRY_DELAY 256
  parameter \PM_PME_SERVICE_TIMEOUT_DELAY 20'00000000000000000000
  parameter \PM_PME_TURNOFF_ACK_DELAY 16'0000000100000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_JTAG_IDCODE 0
  parameter \SIM_VERSION "1.0"
  parameter \SPARE_BIT0 "FALSE"
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 "FALSE"
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SRIOV_CAP_ENABLE 4'0000
  parameter \TL2CFG_IF_PARITY_CHK "TRUE"
  parameter \TL_COMPLETION_RAM_NUM_TLPS 2'00
  parameter \TL_COMPLETION_RAM_SIZE 2'01
  parameter \TL_CREDITS_CD 12'000000000000
  parameter \TL_CREDITS_CH 8'00000000
  parameter \TL_CREDITS_NPD 12'000000000100
  parameter \TL_CREDITS_NPH 8'00100000
  parameter \TL_CREDITS_PD 12'000011100000
  parameter \TL_CREDITS_PH 8'00100000
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TIME 5'00010
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT 5'01000
  parameter \TL_PF_ENABLE_REG 2'00
  parameter \TL_POSTED_RAM_SIZE 1'0
  parameter \TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_COMPLETION_TO_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_FROM_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_TO_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_TO_RAM_WRITE_PIPELINE "FALSE"
  parameter \TL_TX_MUX_STRICT_PRIORITY "TRUE"
  parameter \TL_TX_TLP_STRADDLE_ENABLE "FALSE"
  parameter \TL_TX_TLP_TERMINATE_PARITY "FALSE"
  parameter \TL_USER_SPARE 16'0000000000000000
  parameter \TPH_FROM_RAM_PIPELINE "FALSE"
  parameter \TPH_TO_RAM_PIPELINE "FALSE"
  parameter \VF0_CAPABILITY_POINTER 8'10000000
  parameter \VFG0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG0_MSIX_CAP_PBA_BIR 0
  parameter \VFG0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG0_MSIX_CAP_TABLE_BIR 0
  parameter \VFG0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG0_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG1_MSIX_CAP_PBA_BIR 0
  parameter \VFG1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG1_MSIX_CAP_TABLE_BIR 0
  parameter \VFG1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG1_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG2_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG2_MSIX_CAP_PBA_BIR 0
  parameter \VFG2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG2_MSIX_CAP_TABLE_BIR 0
  parameter \VFG2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG2_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG3_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG3_MSIX_CAP_PBA_BIR 0
  parameter \VFG3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG3_MSIX_CAP_TABLE_BIR 0
  parameter \VFG3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG3_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG3_TPHR_CAP_ST_MODE_SEL 3'000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24857.17-24857.26"
  wire width 8 input 335 \AXIUSERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24523.18-24523.28"
  wire width 8 output 1 \AXIUSEROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24524.18-24524.30"
  wire width 8 output 2 \CFGBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24858.11-24858.31"
  wire input 336 \CFGCONFIGSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24525.18-24525.33"
  wire width 2 output 3 \CFGCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24859.18-24859.29"
  wire width 16 input 337 \CFGDEVIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24860.18-24860.29"
  wire width 16 input 338 \CFGDEVIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24861.18-24861.29"
  wire width 16 input 339 \CFGDEVIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24862.18-24862.29"
  wire width 16 input 340 \CFGDEVIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24863.17-24863.31"
  wire width 8 input 341 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24864.17-24864.34"
  wire width 5 input 342 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24865.17-24865.36"
  wire width 3 input 343 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24866.18-24866.24"
  wire width 64 input 344 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24867.17-24867.32"
  wire width 8 input 345 \CFGDSPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24868.11-24868.22"
  wire input 346 \CFGERRCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24526.12-24526.24"
  wire output 4 \CFGERRCOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24527.12-24527.26"
  wire output 5 \CFGERRFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24528.12-24528.29"
  wire output 6 \CFGERRNONFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24869.11-24869.24"
  wire input 347 \CFGERRUNCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24529.18-24529.38"
  wire width 8 output 7 \CFGEXTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24870.18-24870.32"
  wire width 32 input 348 \CFGEXTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24871.11-24871.30"
  wire input 349 \CFGEXTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24530.12-24530.30"
  wire output 8 \CFGEXTREADRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24531.18-24531.38"
  wire width 10 output 9 \CFGEXTREGISTERNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24532.18-24532.39"
  wire width 4 output 10 \CFGEXTWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24533.19-24533.34"
  wire width 32 output 11 \CFGEXTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24534.12-24534.31"
  wire output 12 \CFGEXTWRITERECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24535.19-24535.28"
  wire width 12 output 13 \CFGFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24536.18-24536.27"
  wire width 8 output 14 \CFGFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24537.19-24537.27"
  wire width 12 output 15 \CFGFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24538.18-24538.26"
  wire width 8 output 16 \CFGFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24539.19-24539.26"
  wire width 12 output 17 \CFGFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24540.18-24540.25"
  wire width 8 output 18 \CFGFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24872.17-24872.25"
  wire width 3 input 350 \CFGFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24873.17-24873.27"
  wire width 4 input 351 \CFGFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24541.18-24541.33"
  wire width 4 output 19 \CFGFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24542.19-24542.40"
  wire width 12 output 20 \CFGFUNCTIONPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24543.19-24543.36"
  wire width 16 output 21 \CFGFUNCTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24874.11-24874.24"
  wire input 352 \CFGHOTRESETIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24544.12-24544.26"
  wire output 22 \CFGHOTRESETOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24875.17-24875.32"
  wire width 4 input 353 \CFGINTERRUPTINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24876.17-24876.36"
  wire width 3 input 354 \CFGINTERRUPTMSIATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24545.19-24545.38"
  wire width 32 output 23 \CFGINTERRUPTMSIDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24546.18-24546.39"
  wire width 4 output 24 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24547.12-24547.31"
  wire output 25 \CFGINTERRUPTMSIFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24877.17-24877.46"
  wire width 8 input 355 \CFGINTERRUPTMSIFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24878.18-24878.36"
  wire width 32 input 356 \CFGINTERRUPTMSIINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24548.12-24548.37"
  wire output 26 \CFGINTERRUPTMSIMASKUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24549.19-24549.42"
  wire width 12 output 27 \CFGINTERRUPTMSIMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24879.18-24879.46"
  wire width 32 input 357 \CFGINTERRUPTMSIPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24880.11-24880.49"
  wire input 358 \CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24881.17-24881.56"
  wire width 2 input 359 \CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24882.17-24882.38"
  wire width 2 input 360 \CFGINTERRUPTMSISELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24550.12-24550.31"
  wire output 28 \CFGINTERRUPTMSISENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24883.11-24883.36"
  wire input 361 \CFGINTERRUPTMSITPHPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24884.17-24884.40"
  wire width 8 input 362 \CFGINTERRUPTMSITPHSTTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24885.17-24885.39"
  wire width 2 input 363 \CFGINTERRUPTMSITPHTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24886.18-24886.41"
  wire width 64 input 364 \CFGINTERRUPTMSIXADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24887.18-24887.38"
  wire width 32 input 365 \CFGINTERRUPTMSIXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24551.18-24551.40"
  wire width 4 output 29 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24888.11-24888.30"
  wire input 366 \CFGINTERRUPTMSIXINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24552.18-24552.38"
  wire width 4 output 30 \CFGINTERRUPTMSIXMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24889.17-24889.43"
  wire width 2 input 367 \CFGINTERRUPTMSIXVECPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24553.12-24553.44"
  wire output 31 \CFGINTERRUPTMSIXVECPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24890.17-24890.36"
  wire width 4 input 368 \CFGINTERRUPTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24554.12-24554.28"
  wire output 32 \CFGINTERRUPTSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24555.18-24555.35"
  wire width 2 output 33 \CFGLINKPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24891.11-24891.32"
  wire input 369 \CFGLINKTRAININGENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24556.18-24556.34"
  wire width 5 output 34 \CFGLOCALERROROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24557.12-24557.30"
  wire output 35 \CFGLOCALERRORVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24558.12-24558.24"
  wire output 36 \CFGLTRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24559.18-24559.31"
  wire width 6 output 37 \CFGLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24560.18-24560.31"
  wire width 2 output 38 \CFGMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24561.18-24561.31"
  wire width 3 output 39 \CFGMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24892.17-24892.28"
  wire width 10 input 370 \CFGMGMTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24893.17-24893.34"
  wire width 4 input 371 \CFGMGMTBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24894.11-24894.29"
  wire input 372 \CFGMGMTDEBUGACCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24895.17-24895.38"
  wire width 8 input 373 \CFGMGMTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24896.11-24896.22"
  wire input 374 \CFGMGMTREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24562.19-24562.34"
  wire width 32 output 40 \CFGMGMTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24563.12-24563.32"
  wire output 41 \CFGMGMTREADWRITEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24897.11-24897.23"
  wire input 375 \CFGMGMTWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24898.18-24898.34"
  wire width 32 input 376 \CFGMGMTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24564.12-24564.26"
  wire output 42 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24565.18-24565.36"
  wire width 8 output 43 \CFGMSGRECEIVEDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24566.18-24566.36"
  wire width 5 output 44 \CFGMSGRECEIVEDTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24899.11-24899.25"
  wire input 377 \CFGMSGTRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24900.18-24900.36"
  wire width 32 input 378 \CFGMSGTRANSMITDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24567.12-24567.30"
  wire output 45 \CFGMSGTRANSMITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24901.17-24901.35"
  wire width 3 input 379 \CFGMSGTRANSMITTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24568.19-24568.36"
  wire width 13 output 46 \CFGMSIXRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24902.18-24902.36"
  wire width 36 input 380 \CFGMSIXRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24569.12-24569.32"
  wire output 47 \CFGMSIXRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24570.18-24570.43"
  wire width 4 output 48 \CFGMSIXRAMWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24571.19-24571.38"
  wire width 36 output 49 \CFGMSIXRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24572.18-24572.36"
  wire width 3 output 50 \CFGNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24573.18-24573.31"
  wire width 2 output 51 \CFGOBFFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24574.12-24574.26"
  wire output 52 \CFGPHYLINKDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24575.18-24575.34"
  wire width 2 output 53 \CFGPHYLINKSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24576.12-24576.29"
  wire output 54 \CFGPLSTATUSCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24903.11-24903.33"
  wire input 381 \CFGPMASPML1ENTRYREJECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24904.11-24904.37"
  wire input 382 \CFGPMASPMTXL0SENTRYDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24905.11-24905.33"
  wire input 383 \CFGPOWERSTATECHANGEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24577.12-24577.40"
  wire output 55 \CFGPOWERSTATECHANGEINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24578.18-24578.30"
  wire width 4 output 56 \CFGRCBSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24906.11-24906.37"
  wire input 384 \CFGREQPMTRANSITIONL23READY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24907.17-24907.28"
  wire width 8 input 385 \CFGREVIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24908.17-24908.28"
  wire width 8 input 386 \CFGREVIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24909.17-24909.28"
  wire width 8 input 387 \CFGREVIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24910.17-24910.28"
  wire width 8 input 388 \CFGREVIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24579.18-24579.30"
  wire width 2 output 57 \CFGRXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24911.18-24911.32"
  wire width 16 input 389 \CFGSUBSYSIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24912.18-24912.32"
  wire width 16 input 390 \CFGSUBSYSIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24913.18-24913.32"
  wire width 16 input 391 \CFGSUBSYSIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24914.18-24914.32"
  wire width 16 input 392 \CFGSUBSYSIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24915.18-24915.33"
  wire width 16 input 393 \CFGSUBSYSVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24580.19-24580.35"
  wire width 12 output 58 \CFGTPHRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24916.18-24916.35"
  wire width 36 input 394 \CFGTPHRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24581.12-24581.31"
  wire output 59 \CFGTPHRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24582.18-24582.42"
  wire width 4 output 60 \CFGTPHRAMWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24583.19-24583.37"
  wire width 36 output 61 \CFGTPHRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24584.18-24584.39"
  wire width 4 output 62 \CFGTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24585.19-24585.31"
  wire width 12 output 63 \CFGTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24586.18-24586.30"
  wire width 2 output 64 \CFGTXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24917.18-24917.27"
  wire width 16 input 395 \CFGVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24918.11-24918.23"
  wire input 396 \CFGVFFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24919.17-24919.32"
  wire width 8 input 397 \CFGVFFLRFUNCNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24587.12-24587.32"
  wire output 65 \CONFMCAPDESIGNSWITCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24588.12-24588.23"
  wire output 66 \CONFMCAPEOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24589.12-24589.31"
  wire output 67 \CONFMCAPINUSEBYPCIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24920.11-24920.32"
  wire input 398 \CONFMCAPREQUESTBYCONF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24921.18-24921.29"
  wire width 32 input 399 \CONFREQDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24590.12-24590.24"
  wire output 68 \CONFREQREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24922.17-24922.30"
  wire width 4 input 400 \CONFREQREGNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24923.17-24923.28"
  wire width 2 input 401 \CONFREQTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24924.11-24924.23"
  wire input 402 \CONFREQVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24591.19-24591.32"
  wire width 32 output 69 \CONFRESPRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24592.12-24592.25"
  wire output 70 \CONFRESPVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24925.11-24925.18"
  wire input 403 \CORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24926.11-24926.30"
  wire input 404 \CORECLKMIREPLAYRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24927.11-24927.30"
  wire input 405 \CORECLKMIREPLAYRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24928.11-24928.36"
  wire input 406 \CORECLKMIRXCOMPLETIONRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24929.11-24929.36"
  wire input 407 \CORECLKMIRXCOMPLETIONRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24930.11-24930.39"
  wire input 408 \CORECLKMIRXPOSTEDREQUESTRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24931.11-24931.39"
  wire input 409 \CORECLKMIRXPOSTEDREQUESTRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24593.19-24593.30"
  wire width 32 output 71 \DBGCTRL0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24594.19-24594.30"
  wire width 32 output 72 \DBGCTRL1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24595.20-24595.31"
  wire width 256 output 73 \DBGDATA0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24596.20-24596.31"
  wire width 256 output 74 \DBGDATA1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24932.17-24932.24"
  wire width 6 input 410 \DBGSEL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24933.17-24933.24"
  wire width 6 input 411 \DBGSEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24934.17-24934.24"
  wire width 10 input 412 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24935.11-24935.17"
  wire input 413 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24936.18-24936.23"
  wire width 16 input 414 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24597.19-24597.24"
  wire width 16 output 75 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24937.11-24937.16"
  wire input 415 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24598.12-24598.18"
  wire output 76 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24938.11-24938.16"
  wire input 416 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24599.20-24599.32"
  wire width 256 output 77 \MAXISCQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24600.18-24600.30"
  wire width 8 output 78 \MAXISCQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24601.12-24601.24"
  wire output 79 \MAXISCQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24939.18-24939.31"
  wire width 22 input 417 \MAXISCQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24602.19-24602.31"
  wire width 88 output 80 \MAXISCQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24603.12-24603.25"
  wire output 81 \MAXISCQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24604.20-24604.32"
  wire width 256 output 82 \MAXISRCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24605.18-24605.30"
  wire width 8 output 83 \MAXISRCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24606.12-24606.24"
  wire output 84 \MAXISRCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24940.18-24940.31"
  wire width 22 input 418 \MAXISRCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24607.19-24607.31"
  wire width 75 output 85 \MAXISRCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24608.12-24608.25"
  wire output 86 \MAXISRCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24941.11-24941.18"
  wire input 419 \MCAPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24942.11-24942.22"
  wire input 420 \MCAPPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24943.11-24943.22"
  wire input 421 \MCAPPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24944.11-24944.21"
  wire input 422 \MGMTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24945.11-24945.27"
  wire input 423 \MGMTSTICKYRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24609.18-24609.37"
  wire width 9 output 87 \MIREPLAYRAMADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24610.18-24610.37"
  wire width 9 output 88 \MIREPLAYRAMADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24946.17-24946.34"
  wire width 6 input 424 \MIREPLAYRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24947.17-24947.36"
  wire width 6 input 425 \MIREPLAYRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24948.19-24948.39"
  wire width 128 input 426 \MIREPLAYRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24949.19-24949.39"
  wire width 128 input 427 \MIREPLAYRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24611.12-24611.34"
  wire output 89 \MIREPLAYRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24612.12-24612.34"
  wire output 90 \MIREPLAYRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24613.20-24613.41"
  wire width 128 output 91 \MIREPLAYRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24614.20-24614.41"
  wire width 128 output 92 \MIREPLAYRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24615.12-24615.35"
  wire output 93 \MIREPLAYRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24616.12-24616.35"
  wire output 94 \MIREPLAYRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24950.18-24950.41"
  wire width 12 input 428 \MIRXCOMPLETIONRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24951.18-24951.43"
  wire width 12 input 429 \MIRXCOMPLETIONRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24617.18-24617.47"
  wire width 9 output 95 \MIRXCOMPLETIONRAMREADADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24618.18-24618.47"
  wire width 9 output 96 \MIRXCOMPLETIONRAMREADADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24952.19-24952.45"
  wire width 144 input 430 \MIRXCOMPLETIONRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24953.19-24953.45"
  wire width 144 input 431 \MIRXCOMPLETIONRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24619.18-24619.46"
  wire width 2 output 97 \MIRXCOMPLETIONRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24620.18-24620.46"
  wire width 2 output 98 \MIRXCOMPLETIONRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24621.18-24621.48"
  wire width 9 output 99 \MIRXCOMPLETIONRAMWRITEADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24622.18-24622.48"
  wire width 9 output 100 \MIRXCOMPLETIONRAMWRITEADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24623.20-24623.47"
  wire width 144 output 101 \MIRXCOMPLETIONRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24624.20-24624.47"
  wire width 144 output 102 \MIRXCOMPLETIONRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24625.18-24625.47"
  wire width 2 output 103 \MIRXCOMPLETIONRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24626.18-24626.47"
  wire width 2 output 104 \MIRXCOMPLETIONRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24954.17-24954.43"
  wire width 6 input 432 \MIRXPOSTEDREQUESTRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24955.17-24955.45"
  wire width 6 input 433 \MIRXPOSTEDREQUESTRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24627.18-24627.50"
  wire width 9 output 105 \MIRXPOSTEDREQUESTRAMREADADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24628.18-24628.50"
  wire width 9 output 106 \MIRXPOSTEDREQUESTRAMREADADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24956.19-24956.48"
  wire width 144 input 434 \MIRXPOSTEDREQUESTRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24957.19-24957.48"
  wire width 144 input 435 \MIRXPOSTEDREQUESTRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24629.12-24629.43"
  wire output 107 \MIRXPOSTEDREQUESTRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24630.12-24630.43"
  wire output 108 \MIRXPOSTEDREQUESTRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24631.18-24631.51"
  wire width 9 output 109 \MIRXPOSTEDREQUESTRAMWRITEADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24632.18-24632.51"
  wire width 9 output 110 \MIRXPOSTEDREQUESTRAMWRITEADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24633.20-24633.50"
  wire width 144 output 111 \MIRXPOSTEDREQUESTRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24634.20-24634.50"
  wire width 144 output 112 \MIRXPOSTEDREQUESTRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24635.12-24635.44"
  wire output 113 \MIRXPOSTEDREQUESTRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24636.12-24636.44"
  wire output 114 \MIRXPOSTEDREQUESTRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24958.17-24958.35"
  wire width 2 input 436 \PCIECOMPLDELIVERED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24959.17-24959.39"
  wire width 8 input 437 \PCIECOMPLDELIVEREDTAG0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24960.17-24960.39"
  wire width 8 input 438 \PCIECOMPLDELIVEREDTAG1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24961.17-24961.28"
  wire width 2 input 439 \PCIECQNPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24637.18-24637.34"
  wire width 6 output 115 \PCIECQNPREQCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24962.11-24962.33"
  wire input 440 \PCIECQNPUSERCREDITRCVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24963.11-24963.30"
  wire input 441 \PCIECQPIPELINEEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24638.12-24638.23"
  wire output 116 \PCIEPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24639.12-24639.23"
  wire output 117 \PCIEPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24964.11-24964.33"
  wire input 442 \PCIEPOSTEDREQDELIVERED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24640.18-24640.31"
  wire width 6 output 118 \PCIERQSEQNUM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24641.18-24641.31"
  wire width 6 output 119 \PCIERQSEQNUM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24642.12-24642.28"
  wire output 120 \PCIERQSEQNUMVLD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24643.12-24643.28"
  wire output 121 \PCIERQSEQNUMVLD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24644.18-24644.28"
  wire width 8 output 122 \PCIERQTAG0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24645.18-24645.28"
  wire width 8 output 123 \PCIERQTAG1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24646.18-24646.29"
  wire width 4 output 124 \PCIERQTAGAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24647.12-24647.25"
  wire output 125 \PCIERQTAGVLD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24648.12-24648.25"
  wire output 126 \PCIERQTAGVLD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24649.18-24649.30"
  wire width 4 output 127 \PCIETFCNPDAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24650.18-24650.30"
  wire width 4 output 128 \PCIETFCNPHAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24965.11-24965.18"
  wire input 443 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24966.11-24966.20"
  wire input 444 \PIPECLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24967.17-24967.25"
  wire width 6 input 445 \PIPEEQFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24968.17-24968.25"
  wire width 6 input 446 \PIPEEQLF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24969.11-24969.21"
  wire input 447 \PIPERESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24970.17-24970.32"
  wire width 2 input 448 \PIPERX00CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24971.18-24971.30"
  wire width 32 input 449 \PIPERX00DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24972.11-24972.28"
  wire input 450 \PIPERX00DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24973.11-24973.27"
  wire input 451 \PIPERX00ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24651.18-24651.35"
  wire width 2 output 129 \PIPERX00EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24974.11-24974.25"
  wire input 452 \PIPERX00EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24975.11-24975.32"
  wire input 453 \PIPERX00EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24976.11-24976.30"
  wire input 454 \PIPERX00EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24977.18-24977.48"
  wire width 18 input 455 \PIPERX00EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24978.11-24978.28"
  wire input 456 \PIPERX00PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24652.12-24652.28"
  wire output 130 \PIPERX00POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24979.17-24979.35"
  wire width 2 input 457 \PIPERX00STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24980.17-24980.31"
  wire width 3 input 458 \PIPERX00STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24981.17-24981.35"
  wire width 2 input 459 \PIPERX00SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24982.11-24982.24"
  wire input 460 \PIPERX00VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24983.17-24983.32"
  wire width 2 input 461 \PIPERX01CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24984.18-24984.30"
  wire width 32 input 462 \PIPERX01DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24985.11-24985.28"
  wire input 463 \PIPERX01DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24986.11-24986.27"
  wire input 464 \PIPERX01ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24653.18-24653.35"
  wire width 2 output 131 \PIPERX01EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24987.11-24987.25"
  wire input 465 \PIPERX01EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24988.11-24988.32"
  wire input 466 \PIPERX01EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24989.11-24989.30"
  wire input 467 \PIPERX01EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24990.18-24990.48"
  wire width 18 input 468 \PIPERX01EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24991.11-24991.28"
  wire input 469 \PIPERX01PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24654.12-24654.28"
  wire output 132 \PIPERX01POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24992.17-24992.35"
  wire width 2 input 470 \PIPERX01STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24993.17-24993.31"
  wire width 3 input 471 \PIPERX01STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24994.17-24994.35"
  wire width 2 input 472 \PIPERX01SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24995.11-24995.24"
  wire input 473 \PIPERX01VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24996.17-24996.32"
  wire width 2 input 474 \PIPERX02CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24997.18-24997.30"
  wire width 32 input 475 \PIPERX02DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24998.11-24998.28"
  wire input 476 \PIPERX02DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24999.11-24999.27"
  wire input 477 \PIPERX02ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24655.18-24655.35"
  wire width 2 output 133 \PIPERX02EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25000.11-25000.25"
  wire input 478 \PIPERX02EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25001.11-25001.32"
  wire input 479 \PIPERX02EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25002.11-25002.30"
  wire input 480 \PIPERX02EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25003.18-25003.48"
  wire width 18 input 481 \PIPERX02EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25004.11-25004.28"
  wire input 482 \PIPERX02PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24656.12-24656.28"
  wire output 134 \PIPERX02POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25005.17-25005.35"
  wire width 2 input 483 \PIPERX02STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25006.17-25006.31"
  wire width 3 input 484 \PIPERX02STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25007.17-25007.35"
  wire width 2 input 485 \PIPERX02SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25008.11-25008.24"
  wire input 486 \PIPERX02VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25009.17-25009.32"
  wire width 2 input 487 \PIPERX03CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25010.18-25010.30"
  wire width 32 input 488 \PIPERX03DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25011.11-25011.28"
  wire input 489 \PIPERX03DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25012.11-25012.27"
  wire input 490 \PIPERX03ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24657.18-24657.35"
  wire width 2 output 135 \PIPERX03EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25013.11-25013.25"
  wire input 491 \PIPERX03EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25014.11-25014.32"
  wire input 492 \PIPERX03EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25015.11-25015.30"
  wire input 493 \PIPERX03EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25016.18-25016.48"
  wire width 18 input 494 \PIPERX03EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25017.11-25017.28"
  wire input 495 \PIPERX03PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24658.12-24658.28"
  wire output 136 \PIPERX03POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25018.17-25018.35"
  wire width 2 input 496 \PIPERX03STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25019.17-25019.31"
  wire width 3 input 497 \PIPERX03STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25020.17-25020.35"
  wire width 2 input 498 \PIPERX03SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25021.11-25021.24"
  wire input 499 \PIPERX03VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25022.17-25022.32"
  wire width 2 input 500 \PIPERX04CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25023.18-25023.30"
  wire width 32 input 501 \PIPERX04DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25024.11-25024.28"
  wire input 502 \PIPERX04DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25025.11-25025.27"
  wire input 503 \PIPERX04ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24659.18-24659.35"
  wire width 2 output 137 \PIPERX04EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25026.11-25026.25"
  wire input 504 \PIPERX04EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25027.11-25027.32"
  wire input 505 \PIPERX04EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25028.11-25028.30"
  wire input 506 \PIPERX04EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25029.18-25029.48"
  wire width 18 input 507 \PIPERX04EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25030.11-25030.28"
  wire input 508 \PIPERX04PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24660.12-24660.28"
  wire output 138 \PIPERX04POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25031.17-25031.35"
  wire width 2 input 509 \PIPERX04STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25032.17-25032.31"
  wire width 3 input 510 \PIPERX04STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25033.17-25033.35"
  wire width 2 input 511 \PIPERX04SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25034.11-25034.24"
  wire input 512 \PIPERX04VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25035.17-25035.32"
  wire width 2 input 513 \PIPERX05CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25036.18-25036.30"
  wire width 32 input 514 \PIPERX05DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25037.11-25037.28"
  wire input 515 \PIPERX05DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25038.11-25038.27"
  wire input 516 \PIPERX05ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24661.18-24661.35"
  wire width 2 output 139 \PIPERX05EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25039.11-25039.25"
  wire input 517 \PIPERX05EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25040.11-25040.32"
  wire input 518 \PIPERX05EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25041.11-25041.30"
  wire input 519 \PIPERX05EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25042.18-25042.48"
  wire width 18 input 520 \PIPERX05EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25043.11-25043.28"
  wire input 521 \PIPERX05PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24662.12-24662.28"
  wire output 140 \PIPERX05POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25044.17-25044.35"
  wire width 2 input 522 \PIPERX05STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25045.17-25045.31"
  wire width 3 input 523 \PIPERX05STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25046.17-25046.35"
  wire width 2 input 524 \PIPERX05SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25047.11-25047.24"
  wire input 525 \PIPERX05VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25048.17-25048.32"
  wire width 2 input 526 \PIPERX06CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25049.18-25049.30"
  wire width 32 input 527 \PIPERX06DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25050.11-25050.28"
  wire input 528 \PIPERX06DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25051.11-25051.27"
  wire input 529 \PIPERX06ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24663.18-24663.35"
  wire width 2 output 141 \PIPERX06EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25052.11-25052.25"
  wire input 530 \PIPERX06EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25053.11-25053.32"
  wire input 531 \PIPERX06EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25054.11-25054.30"
  wire input 532 \PIPERX06EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25055.18-25055.48"
  wire width 18 input 533 \PIPERX06EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25056.11-25056.28"
  wire input 534 \PIPERX06PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24664.12-24664.28"
  wire output 142 \PIPERX06POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25057.17-25057.35"
  wire width 2 input 535 \PIPERX06STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25058.17-25058.31"
  wire width 3 input 536 \PIPERX06STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25059.17-25059.35"
  wire width 2 input 537 \PIPERX06SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25060.11-25060.24"
  wire input 538 \PIPERX06VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25061.17-25061.32"
  wire width 2 input 539 \PIPERX07CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25062.18-25062.30"
  wire width 32 input 540 \PIPERX07DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25063.11-25063.28"
  wire input 541 \PIPERX07DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25064.11-25064.27"
  wire input 542 \PIPERX07ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24665.18-24665.35"
  wire width 2 output 143 \PIPERX07EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25065.11-25065.25"
  wire input 543 \PIPERX07EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25066.11-25066.32"
  wire input 544 \PIPERX07EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25067.11-25067.30"
  wire input 545 \PIPERX07EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25068.18-25068.48"
  wire width 18 input 546 \PIPERX07EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25069.11-25069.28"
  wire input 547 \PIPERX07PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24666.12-24666.28"
  wire output 144 \PIPERX07POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25070.17-25070.35"
  wire width 2 input 548 \PIPERX07STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25071.17-25071.31"
  wire width 3 input 549 \PIPERX07STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25072.17-25072.35"
  wire width 2 input 550 \PIPERX07SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25073.11-25073.24"
  wire input 551 \PIPERX07VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25074.17-25074.32"
  wire width 2 input 552 \PIPERX08CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25075.18-25075.30"
  wire width 32 input 553 \PIPERX08DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25076.11-25076.28"
  wire input 554 \PIPERX08DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25077.11-25077.27"
  wire input 555 \PIPERX08ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24667.18-24667.35"
  wire width 2 output 145 \PIPERX08EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25078.11-25078.25"
  wire input 556 \PIPERX08EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25079.11-25079.32"
  wire input 557 \PIPERX08EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25080.11-25080.30"
  wire input 558 \PIPERX08EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25081.18-25081.48"
  wire width 18 input 559 \PIPERX08EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25082.11-25082.28"
  wire input 560 \PIPERX08PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24668.12-24668.28"
  wire output 146 \PIPERX08POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25083.17-25083.35"
  wire width 2 input 561 \PIPERX08STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25084.17-25084.31"
  wire width 3 input 562 \PIPERX08STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25085.17-25085.35"
  wire width 2 input 563 \PIPERX08SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25086.11-25086.24"
  wire input 564 \PIPERX08VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25087.17-25087.32"
  wire width 2 input 565 \PIPERX09CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25088.18-25088.30"
  wire width 32 input 566 \PIPERX09DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25089.11-25089.28"
  wire input 567 \PIPERX09DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25090.11-25090.27"
  wire input 568 \PIPERX09ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24669.18-24669.35"
  wire width 2 output 147 \PIPERX09EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25091.11-25091.25"
  wire input 569 \PIPERX09EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25092.11-25092.32"
  wire input 570 \PIPERX09EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25093.11-25093.30"
  wire input 571 \PIPERX09EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25094.18-25094.48"
  wire width 18 input 572 \PIPERX09EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25095.11-25095.28"
  wire input 573 \PIPERX09PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24670.12-24670.28"
  wire output 148 \PIPERX09POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25096.17-25096.35"
  wire width 2 input 574 \PIPERX09STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25097.17-25097.31"
  wire width 3 input 575 \PIPERX09STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25098.17-25098.35"
  wire width 2 input 576 \PIPERX09SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25099.11-25099.24"
  wire input 577 \PIPERX09VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25100.17-25100.32"
  wire width 2 input 578 \PIPERX10CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25101.18-25101.30"
  wire width 32 input 579 \PIPERX10DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25102.11-25102.28"
  wire input 580 \PIPERX10DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25103.11-25103.27"
  wire input 581 \PIPERX10ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24671.18-24671.35"
  wire width 2 output 149 \PIPERX10EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25104.11-25104.25"
  wire input 582 \PIPERX10EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25105.11-25105.32"
  wire input 583 \PIPERX10EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25106.11-25106.30"
  wire input 584 \PIPERX10EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25107.18-25107.48"
  wire width 18 input 585 \PIPERX10EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25108.11-25108.28"
  wire input 586 \PIPERX10PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24672.12-24672.28"
  wire output 150 \PIPERX10POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25109.17-25109.35"
  wire width 2 input 587 \PIPERX10STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25110.17-25110.31"
  wire width 3 input 588 \PIPERX10STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25111.17-25111.35"
  wire width 2 input 589 \PIPERX10SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25112.11-25112.24"
  wire input 590 \PIPERX10VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25113.17-25113.32"
  wire width 2 input 591 \PIPERX11CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25114.18-25114.30"
  wire width 32 input 592 \PIPERX11DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25115.11-25115.28"
  wire input 593 \PIPERX11DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25116.11-25116.27"
  wire input 594 \PIPERX11ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24673.18-24673.35"
  wire width 2 output 151 \PIPERX11EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25117.11-25117.25"
  wire input 595 \PIPERX11EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25118.11-25118.32"
  wire input 596 \PIPERX11EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25119.11-25119.30"
  wire input 597 \PIPERX11EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25120.18-25120.48"
  wire width 18 input 598 \PIPERX11EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25121.11-25121.28"
  wire input 599 \PIPERX11PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24674.12-24674.28"
  wire output 152 \PIPERX11POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25122.17-25122.35"
  wire width 2 input 600 \PIPERX11STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25123.17-25123.31"
  wire width 3 input 601 \PIPERX11STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25124.17-25124.35"
  wire width 2 input 602 \PIPERX11SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25125.11-25125.24"
  wire input 603 \PIPERX11VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25126.17-25126.32"
  wire width 2 input 604 \PIPERX12CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25127.18-25127.30"
  wire width 32 input 605 \PIPERX12DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25128.11-25128.28"
  wire input 606 \PIPERX12DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25129.11-25129.27"
  wire input 607 \PIPERX12ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24675.18-24675.35"
  wire width 2 output 153 \PIPERX12EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25130.11-25130.25"
  wire input 608 \PIPERX12EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25131.11-25131.32"
  wire input 609 \PIPERX12EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25132.11-25132.30"
  wire input 610 \PIPERX12EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25133.18-25133.48"
  wire width 18 input 611 \PIPERX12EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25134.11-25134.28"
  wire input 612 \PIPERX12PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24676.12-24676.28"
  wire output 154 \PIPERX12POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25135.17-25135.35"
  wire width 2 input 613 \PIPERX12STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25136.17-25136.31"
  wire width 3 input 614 \PIPERX12STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25137.17-25137.35"
  wire width 2 input 615 \PIPERX12SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25138.11-25138.24"
  wire input 616 \PIPERX12VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25139.17-25139.32"
  wire width 2 input 617 \PIPERX13CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25140.18-25140.30"
  wire width 32 input 618 \PIPERX13DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25141.11-25141.28"
  wire input 619 \PIPERX13DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25142.11-25142.27"
  wire input 620 \PIPERX13ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24677.18-24677.35"
  wire width 2 output 155 \PIPERX13EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25143.11-25143.25"
  wire input 621 \PIPERX13EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25144.11-25144.32"
  wire input 622 \PIPERX13EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25145.11-25145.30"
  wire input 623 \PIPERX13EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25146.18-25146.48"
  wire width 18 input 624 \PIPERX13EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25147.11-25147.28"
  wire input 625 \PIPERX13PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24678.12-24678.28"
  wire output 156 \PIPERX13POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25148.17-25148.35"
  wire width 2 input 626 \PIPERX13STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25149.17-25149.31"
  wire width 3 input 627 \PIPERX13STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25150.17-25150.35"
  wire width 2 input 628 \PIPERX13SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25151.11-25151.24"
  wire input 629 \PIPERX13VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25152.17-25152.32"
  wire width 2 input 630 \PIPERX14CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25153.18-25153.30"
  wire width 32 input 631 \PIPERX14DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25154.11-25154.28"
  wire input 632 \PIPERX14DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25155.11-25155.27"
  wire input 633 \PIPERX14ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24679.18-24679.35"
  wire width 2 output 157 \PIPERX14EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25156.11-25156.25"
  wire input 634 \PIPERX14EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25157.11-25157.32"
  wire input 635 \PIPERX14EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25158.11-25158.30"
  wire input 636 \PIPERX14EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25159.18-25159.48"
  wire width 18 input 637 \PIPERX14EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25160.11-25160.28"
  wire input 638 \PIPERX14PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24680.12-24680.28"
  wire output 158 \PIPERX14POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25161.17-25161.35"
  wire width 2 input 639 \PIPERX14STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25162.17-25162.31"
  wire width 3 input 640 \PIPERX14STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25163.17-25163.35"
  wire width 2 input 641 \PIPERX14SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25164.11-25164.24"
  wire input 642 \PIPERX14VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25165.17-25165.32"
  wire width 2 input 643 \PIPERX15CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25166.18-25166.30"
  wire width 32 input 644 \PIPERX15DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25167.11-25167.28"
  wire input 645 \PIPERX15DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25168.11-25168.27"
  wire input 646 \PIPERX15ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24681.18-24681.35"
  wire width 2 output 159 \PIPERX15EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25169.11-25169.25"
  wire input 647 \PIPERX15EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25170.11-25170.32"
  wire input 648 \PIPERX15EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25171.11-25171.30"
  wire input 649 \PIPERX15EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25172.18-25172.48"
  wire width 18 input 650 \PIPERX15EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25173.11-25173.28"
  wire input 651 \PIPERX15PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24682.12-24682.28"
  wire output 160 \PIPERX15POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25174.17-25174.35"
  wire width 2 input 652 \PIPERX15STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25175.17-25175.31"
  wire width 3 input 653 \PIPERX15STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25176.17-25176.35"
  wire width 2 input 654 \PIPERX15SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25177.11-25177.24"
  wire input 655 \PIPERX15VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24683.18-24683.32"
  wire width 6 output 161 \PIPERXEQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24684.18-24684.36"
  wire width 4 output 162 \PIPERXEQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24685.18-24685.33"
  wire width 2 output 163 \PIPETX00CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24686.12-24686.30"
  wire output 164 \PIPETX00COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24687.19-24687.31"
  wire width 32 output 165 \PIPETX00DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24688.12-24688.29"
  wire output 166 \PIPETX00DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24689.12-24689.28"
  wire output 167 \PIPETX00ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25178.18-25178.33"
  wire width 18 input 656 \PIPETX00EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24690.18-24690.35"
  wire width 2 output 168 \PIPETX00EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24691.18-24691.34"
  wire width 6 output 169 \PIPETX00EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25179.11-25179.25"
  wire input 657 \PIPETX00EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24692.18-24692.35"
  wire width 2 output 170 \PIPETX00POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24693.12-24693.30"
  wire output 171 \PIPETX00STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24694.18-24694.36"
  wire width 2 output 172 \PIPETX00SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24695.18-24695.33"
  wire width 2 output 173 \PIPETX01CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24696.12-24696.30"
  wire output 174 \PIPETX01COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24697.19-24697.31"
  wire width 32 output 175 \PIPETX01DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24698.12-24698.29"
  wire output 176 \PIPETX01DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24699.12-24699.28"
  wire output 177 \PIPETX01ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25180.18-25180.33"
  wire width 18 input 658 \PIPETX01EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24700.18-24700.35"
  wire width 2 output 178 \PIPETX01EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24701.18-24701.34"
  wire width 6 output 179 \PIPETX01EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25181.11-25181.25"
  wire input 659 \PIPETX01EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24702.18-24702.35"
  wire width 2 output 180 \PIPETX01POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24703.12-24703.30"
  wire output 181 \PIPETX01STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24704.18-24704.36"
  wire width 2 output 182 \PIPETX01SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24705.18-24705.33"
  wire width 2 output 183 \PIPETX02CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24706.12-24706.30"
  wire output 184 \PIPETX02COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24707.19-24707.31"
  wire width 32 output 185 \PIPETX02DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24708.12-24708.29"
  wire output 186 \PIPETX02DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24709.12-24709.28"
  wire output 187 \PIPETX02ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25182.18-25182.33"
  wire width 18 input 660 \PIPETX02EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24710.18-24710.35"
  wire width 2 output 188 \PIPETX02EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24711.18-24711.34"
  wire width 6 output 189 \PIPETX02EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25183.11-25183.25"
  wire input 661 \PIPETX02EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24712.18-24712.35"
  wire width 2 output 190 \PIPETX02POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24713.12-24713.30"
  wire output 191 \PIPETX02STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24714.18-24714.36"
  wire width 2 output 192 \PIPETX02SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24715.18-24715.33"
  wire width 2 output 193 \PIPETX03CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24716.12-24716.30"
  wire output 194 \PIPETX03COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24717.19-24717.31"
  wire width 32 output 195 \PIPETX03DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24718.12-24718.29"
  wire output 196 \PIPETX03DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24719.12-24719.28"
  wire output 197 \PIPETX03ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25184.18-25184.33"
  wire width 18 input 662 \PIPETX03EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24720.18-24720.35"
  wire width 2 output 198 \PIPETX03EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24721.18-24721.34"
  wire width 6 output 199 \PIPETX03EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25185.11-25185.25"
  wire input 663 \PIPETX03EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24722.18-24722.35"
  wire width 2 output 200 \PIPETX03POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24723.12-24723.30"
  wire output 201 \PIPETX03STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24724.18-24724.36"
  wire width 2 output 202 \PIPETX03SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24725.18-24725.33"
  wire width 2 output 203 \PIPETX04CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24726.12-24726.30"
  wire output 204 \PIPETX04COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24727.19-24727.31"
  wire width 32 output 205 \PIPETX04DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24728.12-24728.29"
  wire output 206 \PIPETX04DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24729.12-24729.28"
  wire output 207 \PIPETX04ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25186.18-25186.33"
  wire width 18 input 664 \PIPETX04EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24730.18-24730.35"
  wire width 2 output 208 \PIPETX04EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24731.18-24731.34"
  wire width 6 output 209 \PIPETX04EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25187.11-25187.25"
  wire input 665 \PIPETX04EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24732.18-24732.35"
  wire width 2 output 210 \PIPETX04POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24733.12-24733.30"
  wire output 211 \PIPETX04STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24734.18-24734.36"
  wire width 2 output 212 \PIPETX04SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24735.18-24735.33"
  wire width 2 output 213 \PIPETX05CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24736.12-24736.30"
  wire output 214 \PIPETX05COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24737.19-24737.31"
  wire width 32 output 215 \PIPETX05DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24738.12-24738.29"
  wire output 216 \PIPETX05DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24739.12-24739.28"
  wire output 217 \PIPETX05ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25188.18-25188.33"
  wire width 18 input 666 \PIPETX05EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24740.18-24740.35"
  wire width 2 output 218 \PIPETX05EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24741.18-24741.34"
  wire width 6 output 219 \PIPETX05EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25189.11-25189.25"
  wire input 667 \PIPETX05EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24742.18-24742.35"
  wire width 2 output 220 \PIPETX05POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24743.12-24743.30"
  wire output 221 \PIPETX05STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24744.18-24744.36"
  wire width 2 output 222 \PIPETX05SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24745.18-24745.33"
  wire width 2 output 223 \PIPETX06CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24746.12-24746.30"
  wire output 224 \PIPETX06COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24747.19-24747.31"
  wire width 32 output 225 \PIPETX06DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24748.12-24748.29"
  wire output 226 \PIPETX06DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24749.12-24749.28"
  wire output 227 \PIPETX06ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25190.18-25190.33"
  wire width 18 input 668 \PIPETX06EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24750.18-24750.35"
  wire width 2 output 228 \PIPETX06EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24751.18-24751.34"
  wire width 6 output 229 \PIPETX06EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25191.11-25191.25"
  wire input 669 \PIPETX06EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24752.18-24752.35"
  wire width 2 output 230 \PIPETX06POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24753.12-24753.30"
  wire output 231 \PIPETX06STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24754.18-24754.36"
  wire width 2 output 232 \PIPETX06SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24755.18-24755.33"
  wire width 2 output 233 \PIPETX07CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24756.12-24756.30"
  wire output 234 \PIPETX07COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24757.19-24757.31"
  wire width 32 output 235 \PIPETX07DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24758.12-24758.29"
  wire output 236 \PIPETX07DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24759.12-24759.28"
  wire output 237 \PIPETX07ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25192.18-25192.33"
  wire width 18 input 670 \PIPETX07EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24760.18-24760.35"
  wire width 2 output 238 \PIPETX07EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24761.18-24761.34"
  wire width 6 output 239 \PIPETX07EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25193.11-25193.25"
  wire input 671 \PIPETX07EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24762.18-24762.35"
  wire width 2 output 240 \PIPETX07POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24763.12-24763.30"
  wire output 241 \PIPETX07STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24764.18-24764.36"
  wire width 2 output 242 \PIPETX07SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24765.18-24765.33"
  wire width 2 output 243 \PIPETX08CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24766.12-24766.30"
  wire output 244 \PIPETX08COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24767.19-24767.31"
  wire width 32 output 245 \PIPETX08DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24768.12-24768.29"
  wire output 246 \PIPETX08DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24769.12-24769.28"
  wire output 247 \PIPETX08ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25194.18-25194.33"
  wire width 18 input 672 \PIPETX08EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24770.18-24770.35"
  wire width 2 output 248 \PIPETX08EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24771.18-24771.34"
  wire width 6 output 249 \PIPETX08EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25195.11-25195.25"
  wire input 673 \PIPETX08EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24772.18-24772.35"
  wire width 2 output 250 \PIPETX08POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24773.12-24773.30"
  wire output 251 \PIPETX08STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24774.18-24774.36"
  wire width 2 output 252 \PIPETX08SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24775.18-24775.33"
  wire width 2 output 253 \PIPETX09CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24776.12-24776.30"
  wire output 254 \PIPETX09COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24777.19-24777.31"
  wire width 32 output 255 \PIPETX09DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24778.12-24778.29"
  wire output 256 \PIPETX09DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24779.12-24779.28"
  wire output 257 \PIPETX09ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25196.18-25196.33"
  wire width 18 input 674 \PIPETX09EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24780.18-24780.35"
  wire width 2 output 258 \PIPETX09EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24781.18-24781.34"
  wire width 6 output 259 \PIPETX09EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25197.11-25197.25"
  wire input 675 \PIPETX09EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24782.18-24782.35"
  wire width 2 output 260 \PIPETX09POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24783.12-24783.30"
  wire output 261 \PIPETX09STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24784.18-24784.36"
  wire width 2 output 262 \PIPETX09SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24785.18-24785.33"
  wire width 2 output 263 \PIPETX10CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24786.12-24786.30"
  wire output 264 \PIPETX10COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24787.19-24787.31"
  wire width 32 output 265 \PIPETX10DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24788.12-24788.29"
  wire output 266 \PIPETX10DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24789.12-24789.28"
  wire output 267 \PIPETX10ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25198.18-25198.33"
  wire width 18 input 676 \PIPETX10EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24790.18-24790.35"
  wire width 2 output 268 \PIPETX10EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24791.18-24791.34"
  wire width 6 output 269 \PIPETX10EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25199.11-25199.25"
  wire input 677 \PIPETX10EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24792.18-24792.35"
  wire width 2 output 270 \PIPETX10POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24793.12-24793.30"
  wire output 271 \PIPETX10STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24794.18-24794.36"
  wire width 2 output 272 \PIPETX10SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24795.18-24795.33"
  wire width 2 output 273 \PIPETX11CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24796.12-24796.30"
  wire output 274 \PIPETX11COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24797.19-24797.31"
  wire width 32 output 275 \PIPETX11DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24798.12-24798.29"
  wire output 276 \PIPETX11DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24799.12-24799.28"
  wire output 277 \PIPETX11ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25200.18-25200.33"
  wire width 18 input 678 \PIPETX11EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24800.18-24800.35"
  wire width 2 output 278 \PIPETX11EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24801.18-24801.34"
  wire width 6 output 279 \PIPETX11EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25201.11-25201.25"
  wire input 679 \PIPETX11EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24802.18-24802.35"
  wire width 2 output 280 \PIPETX11POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24803.12-24803.30"
  wire output 281 \PIPETX11STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24804.18-24804.36"
  wire width 2 output 282 \PIPETX11SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24805.18-24805.33"
  wire width 2 output 283 \PIPETX12CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24806.12-24806.30"
  wire output 284 \PIPETX12COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24807.19-24807.31"
  wire width 32 output 285 \PIPETX12DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24808.12-24808.29"
  wire output 286 \PIPETX12DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24809.12-24809.28"
  wire output 287 \PIPETX12ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25202.18-25202.33"
  wire width 18 input 680 \PIPETX12EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24810.18-24810.35"
  wire width 2 output 288 \PIPETX12EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24811.18-24811.34"
  wire width 6 output 289 \PIPETX12EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25203.11-25203.25"
  wire input 681 \PIPETX12EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24812.18-24812.35"
  wire width 2 output 290 \PIPETX12POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24813.12-24813.30"
  wire output 291 \PIPETX12STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24814.18-24814.36"
  wire width 2 output 292 \PIPETX12SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24815.18-24815.33"
  wire width 2 output 293 \PIPETX13CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24816.12-24816.30"
  wire output 294 \PIPETX13COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24817.19-24817.31"
  wire width 32 output 295 \PIPETX13DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24818.12-24818.29"
  wire output 296 \PIPETX13DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24819.12-24819.28"
  wire output 297 \PIPETX13ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25204.18-25204.33"
  wire width 18 input 682 \PIPETX13EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24820.18-24820.35"
  wire width 2 output 298 \PIPETX13EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24821.18-24821.34"
  wire width 6 output 299 \PIPETX13EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25205.11-25205.25"
  wire input 683 \PIPETX13EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24822.18-24822.35"
  wire width 2 output 300 \PIPETX13POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24823.12-24823.30"
  wire output 301 \PIPETX13STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24824.18-24824.36"
  wire width 2 output 302 \PIPETX13SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24825.18-24825.33"
  wire width 2 output 303 \PIPETX14CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24826.12-24826.30"
  wire output 304 \PIPETX14COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24827.19-24827.31"
  wire width 32 output 305 \PIPETX14DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24828.12-24828.29"
  wire output 306 \PIPETX14DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24829.12-24829.28"
  wire output 307 \PIPETX14ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25206.18-25206.33"
  wire width 18 input 684 \PIPETX14EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24830.18-24830.35"
  wire width 2 output 308 \PIPETX14EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24831.18-24831.34"
  wire width 6 output 309 \PIPETX14EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25207.11-25207.25"
  wire input 685 \PIPETX14EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24832.18-24832.35"
  wire width 2 output 310 \PIPETX14POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24833.12-24833.30"
  wire output 311 \PIPETX14STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24834.18-24834.36"
  wire width 2 output 312 \PIPETX14SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24835.18-24835.33"
  wire width 2 output 313 \PIPETX15CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24836.12-24836.30"
  wire output 314 \PIPETX15COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24837.19-24837.31"
  wire width 32 output 315 \PIPETX15DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24838.12-24838.29"
  wire output 316 \PIPETX15DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24839.12-24839.28"
  wire output 317 \PIPETX15ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25208.18-25208.33"
  wire width 18 input 686 \PIPETX15EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24840.18-24840.35"
  wire width 2 output 318 \PIPETX15EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24841.18-24841.34"
  wire width 6 output 319 \PIPETX15EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25209.11-25209.25"
  wire input 687 \PIPETX15EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24842.18-24842.35"
  wire width 2 output 320 \PIPETX15POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24843.12-24843.30"
  wire output 321 \PIPETX15STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24844.18-24844.36"
  wire width 2 output 322 \PIPETX15SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24845.12-24845.24"
  wire output 323 \PIPETXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24846.18-24846.30"
  wire width 3 output 324 \PIPETXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24847.18-24847.28"
  wire width 2 output 325 \PIPETXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24848.12-24848.25"
  wire output 326 \PIPETXRCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24849.12-24849.23"
  wire output 327 \PIPETXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24850.12-24850.23"
  wire output 328 \PIPETXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24851.12-24851.26"
  wire output 329 \PLEQINPROGRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24852.18-24852.27"
  wire width 2 output 330 \PLEQPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25210.11-25210.30"
  wire input 688 \PLEQRESETEIEOSCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25211.11-25211.37"
  wire input 689 \PLGEN2UPSTREAMPREFERDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24853.12-24853.29"
  wire output 331 \PLGEN34EQMISMATCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25212.11-25212.29"
  wire input 690 \PLGEN34REDOEQSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25213.11-25213.34"
  wire input 691 \PLGEN34REDOEQUALIZATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25214.11-25214.17"
  wire input 692 \RESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25215.19-25215.31"
  wire width 256 input 693 \SAXISCCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25216.17-25216.29"
  wire width 8 input 694 \SAXISCCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25217.11-25217.23"
  wire input 695 \SAXISCCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24854.18-24854.31"
  wire width 4 output 332 \SAXISCCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25218.18-25218.30"
  wire width 33 input 696 \SAXISCCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25219.11-25219.24"
  wire input 697 \SAXISCCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25220.19-25220.31"
  wire width 256 input 698 \SAXISRQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25221.17-25221.29"
  wire width 8 input 699 \SAXISRQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25222.11-25222.23"
  wire input 700 \SAXISRQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24855.18-24855.31"
  wire width 4 output 333 \SAXISRQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25223.18-25223.30"
  wire width 62 input 701 \SAXISRQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25224.11-25224.24"
  wire input 702 \SAXISRQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25225.11-25225.18"
  wire input 703 \USERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25226.11-25226.19"
  wire input 704 \USERCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25227.11-25227.20"
  wire input 705 \USERCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25228.18-25228.29"
  wire width 32 input 706 \USERSPAREIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:24856.19-24856.31"
  wire width 32 output 334 \USERSPAREOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25231.1-26535.10"
module \PCIE4CE4
  parameter \ARI_CAP_ENABLE "FALSE"
  parameter \AUTO_FLR_RESPONSE "FALSE"
  parameter \AXISTEN_IF_CCIX_RX_CREDIT_LIMIT 8'00001000
  parameter \AXISTEN_IF_CCIX_TX_CREDIT_LIMIT 8'00001000
  parameter \AXISTEN_IF_CCIX_TX_REGISTERED_TREADY "FALSE"
  parameter \AXISTEN_IF_CC_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_COMPL_TIMEOUT_REG0 24'101111101011110000100000
  parameter \AXISTEN_IF_COMPL_TIMEOUT_REG1 28'0010111110101111000010000000
  parameter \AXISTEN_IF_CQ_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_CQ_EN_POISONED_MEM_WR "FALSE"
  parameter \AXISTEN_IF_ENABLE_256_TAGS "FALSE"
  parameter \AXISTEN_IF_ENABLE_CLIENT_TAG "FALSE"
  parameter \AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE "FALSE"
  parameter \AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK "TRUE"
  parameter \AXISTEN_IF_ENABLE_MSG_ROUTE 18'000000000000000000
  parameter \AXISTEN_IF_ENABLE_RX_MSG_INTFC "FALSE"
  parameter \AXISTEN_IF_EXT_512 "FALSE"
  parameter \AXISTEN_IF_EXT_512_CC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_CQ_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_EXT_512_RQ_STRADDLE "FALSE"
  parameter \AXISTEN_IF_LEGACY_MODE_ENABLE "FALSE"
  parameter \AXISTEN_IF_MSIX_FROM_RAM_PIPELINE "FALSE"
  parameter \AXISTEN_IF_MSIX_RX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_MSIX_TO_RAM_PIPELINE "FALSE"
  parameter \AXISTEN_IF_RC_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_RQ_ALIGNMENT_MODE 2'00
  parameter \AXISTEN_IF_RX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT "FALSE"
  parameter \AXISTEN_IF_TX_PARITY_EN "TRUE"
  parameter \AXISTEN_IF_WIDTH 2'10
  parameter \CCIX_DIRECT_ATTACH_MODE "FALSE"
  parameter \CCIX_ENABLE "FALSE"
  parameter \CCIX_VENDOR_ID 16'0000000000000000
  parameter \CFG_BYPASS_MODE_ENABLE "FALSE"
  parameter \CRM_CORE_CLK_FREQ_500 "TRUE"
  parameter \CRM_USER_CLK_FREQ 2'10
  parameter \DEBUG_AXI4ST_SPARE 16'0000000000000000
  parameter \DEBUG_AXIST_DISABLE_FEATURE_BIT 8'00000000
  parameter \DEBUG_CAR_SPARE 4'0000
  parameter \DEBUG_CFG_SPARE 16'0000000000000000
  parameter \DEBUG_LL_SPARE 16'0000000000000000
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR "FALSE"
  parameter \DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL "FALSE"
  parameter \DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW "FALSE"
  parameter \DEBUG_PL_DISABLE_SCRAMBLING "FALSE"
  parameter \DEBUG_PL_SIM_RESET_LFSR "FALSE"
  parameter \DEBUG_PL_SPARE 16'0000000000000000
  parameter \DEBUG_TL_DISABLE_FC_TIMEOUT "FALSE"
  parameter \DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS "FALSE"
  parameter \DEBUG_TL_SPARE 16'0000000000000000
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \DSN_CAP_ENABLE "FALSE"
  parameter \EXTENDED_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \HEADER_TYPE_OVERRIDE "FALSE"
  parameter \IS_SWITCH_PORT "FALSE"
  parameter \LEGACY_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \LL_ACK_TIMEOUT 9'000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_DISABLE_SCHED_TX_NAK "FALSE"
  parameter \LL_REPLAY_FROM_RAM_PIPELINE "FALSE"
  parameter \LL_REPLAY_TIMEOUT 9'000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LL_REPLAY_TO_RAM_PIPELINE "FALSE"
  parameter \LL_RX_TLP_PARITY_GEN "TRUE"
  parameter \LL_TX_TLP_PARITY_CHK "TRUE"
  parameter \LL_USER_SPARE 16'0000000000000000
  parameter \LTR_TX_MESSAGE_MINIMUM_INTERVAL 10'1001010000
  parameter \LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE "FALSE"
  parameter \LTR_TX_MESSAGE_ON_LTR_ENABLE "FALSE"
  parameter \MCAP_CAP_NEXTPTR 12'000000000000
  parameter \MCAP_CONFIGURE_OVERRIDE "FALSE"
  parameter \MCAP_ENABLE "FALSE"
  parameter \MCAP_EOS_DESIGN_SWITCH "FALSE"
  parameter \MCAP_FPGA_BITSTREAM_VERSION 0
  parameter \MCAP_GATE_IO_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INPUT_GATE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_EOS "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_ERROR "FALSE"
  parameter \MCAP_VSEC_ID 16'0000000000000000
  parameter \MCAP_VSEC_LEN 12'000000101100
  parameter \MCAP_VSEC_REV 4'0000
  parameter \PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF0_ARI_CAP_VER 4'0001
  parameter \PF0_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \PF0_ATS_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ATS_CAP_ON "FALSE"
  parameter \PF0_BAR0_APERTURE_SIZE 6'000011
  parameter \PF0_BAR0_CONTROL 3'100
  parameter \PF0_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_BAR1_CONTROL 3'000
  parameter \PF0_BAR2_APERTURE_SIZE 6'000011
  parameter \PF0_BAR2_CONTROL 3'100
  parameter \PF0_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_BAR3_CONTROL 3'000
  parameter \PF0_BAR4_APERTURE_SIZE 6'000011
  parameter \PF0_BAR4_CONTROL 3'100
  parameter \PF0_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_BAR5_CONTROL 3'000
  parameter \PF0_CAPABILITY_POINTER 8'10000000
  parameter \PF0_CLASS_CODE 24'000000000000000000000000
  parameter \PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_ARI_FORWARD_ENABLE "FALSE"
  parameter \PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE "TRUE"
  parameter \PF0_DEV_CAP2_LTR_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_OBFF_SUPPORT 2'00
  parameter \PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT "FALSE"
  parameter \PF0_DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \PF0_DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \PF0_DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "TRUE"
  parameter \PF0_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF0_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF0_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF0_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF0_INTERRUPT_PIN 3'001
  parameter \PF0_LINK_CAP_ASPM_SUPPORT 0
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 7
  parameter \PF0_LINK_CONTROL_RCB 1'0
  parameter \PF0_LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \PF0_LTR_CAP_MAX_NOSNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_MAX_SNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_LTR_CAP_VER 4'0001
  parameter \PF0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSIX_CAP_PBA_BIR 0
  parameter \PF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF0_MSIX_CAP_TABLE_BIR 0
  parameter \PF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF0_MSIX_VECTOR_COUNT 6'000100
  parameter \PF0_MSI_CAP_MULTIMSGCAP 0
  parameter \PF0_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF0_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_ID 8'00000001
  parameter \PF0_PM_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_PMESUPPORT_D0 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D1 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D3HOT "TRUE"
  parameter \PF0_PM_CAP_SUPP_D1_STATE "TRUE"
  parameter \PF0_PM_CAP_VER_ID 3'011
  parameter \PF0_PM_CSR_NOSOFTRESET "TRUE"
  parameter \PF0_PRI_CAP_NEXTPTR 12'000000000000
  parameter \PF0_PRI_CAP_ON "FALSE"
  parameter \PF0_PRI_OST_PR_CAPACITY 0
  parameter \PF0_SECONDARY_PCIE_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF0_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR0_CONTROL 3'100
  parameter \PF0_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_SRIOV_BAR1_CONTROL 3'000
  parameter \PF0_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR2_CONTROL 3'100
  parameter \PF0_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR3_CONTROL 3'000
  parameter \PF0_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF0_SRIOV_BAR4_CONTROL 3'100
  parameter \PF0_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR5_CONTROL 3'000
  parameter \PF0_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_VER 4'0001
  parameter \PF0_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF0_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF0_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF0_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_ENABLE "FALSE"
  parameter \PF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF0_TPHR_CAP_VER 4'0001
  parameter \PF0_VC_ARB_CAPABILITY 4'0000
  parameter \PF0_VC_ARB_TBL_OFFSET 8'00000000
  parameter \PF0_VC_CAP_ENABLE "FALSE"
  parameter \PF0_VC_CAP_NEXTPTR 12'000000000000
  parameter \PF0_VC_CAP_VER 4'0001
  parameter \PF0_VC_EXTENDED_COUNT "FALSE"
  parameter \PF0_VC_LOW_PRIORITY_EXTENDED_COUNT "FALSE"
  parameter \PF1_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF1_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \PF1_ATS_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ATS_CAP_ON "FALSE"
  parameter \PF1_BAR0_APERTURE_SIZE 6'000011
  parameter \PF1_BAR0_CONTROL 3'100
  parameter \PF1_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_BAR1_CONTROL 3'000
  parameter \PF1_BAR2_APERTURE_SIZE 6'000011
  parameter \PF1_BAR2_CONTROL 3'100
  parameter \PF1_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_BAR3_CONTROL 3'000
  parameter \PF1_BAR4_APERTURE_SIZE 6'000011
  parameter \PF1_BAR4_CONTROL 3'100
  parameter \PF1_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_BAR5_CONTROL 3'000
  parameter \PF1_CAPABILITY_POINTER 8'10000000
  parameter \PF1_CLASS_CODE 24'000000000000000000000000
  parameter \PF1_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF1_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF1_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF1_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF1_INTERRUPT_PIN 3'001
  parameter \PF1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSIX_CAP_PBA_BIR 0
  parameter \PF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF1_MSIX_CAP_TABLE_BIR 0
  parameter \PF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF1_MSI_CAP_MULTIMSGCAP 0
  parameter \PF1_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF1_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF1_PM_CAP_NEXTPTR 8'00000000
  parameter \PF1_PRI_CAP_NEXTPTR 12'000000000000
  parameter \PF1_PRI_CAP_ON "FALSE"
  parameter \PF1_PRI_OST_PR_CAPACITY 0
  parameter \PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF1_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR0_CONTROL 3'100
  parameter \PF1_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_SRIOV_BAR1_CONTROL 3'000
  parameter \PF1_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR2_CONTROL 3'100
  parameter \PF1_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR3_CONTROL 3'000
  parameter \PF1_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF1_SRIOV_BAR4_CONTROL 3'100
  parameter \PF1_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR5_CONTROL 3'000
  parameter \PF1_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF1_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_VER 4'0001
  parameter \PF1_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF1_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF1_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF1_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF2_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF2_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \PF2_ATS_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ATS_CAP_ON "FALSE"
  parameter \PF2_BAR0_APERTURE_SIZE 6'000011
  parameter \PF2_BAR0_CONTROL 3'100
  parameter \PF2_BAR1_APERTURE_SIZE 5'00000
  parameter \PF2_BAR1_CONTROL 3'000
  parameter \PF2_BAR2_APERTURE_SIZE 6'000011
  parameter \PF2_BAR2_CONTROL 3'100
  parameter \PF2_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_BAR3_CONTROL 3'000
  parameter \PF2_BAR4_APERTURE_SIZE 6'000011
  parameter \PF2_BAR4_CONTROL 3'100
  parameter \PF2_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_BAR5_CONTROL 3'000
  parameter \PF2_CAPABILITY_POINTER 8'10000000
  parameter \PF2_CLASS_CODE 24'000000000000000000000000
  parameter \PF2_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF2_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF2_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF2_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF2_INTERRUPT_PIN 3'001
  parameter \PF2_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSIX_CAP_PBA_BIR 0
  parameter \PF2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF2_MSIX_CAP_TABLE_BIR 0
  parameter \PF2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF2_MSI_CAP_MULTIMSGCAP 0
  parameter \PF2_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF2_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF2_PM_CAP_NEXTPTR 8'00000000
  parameter \PF2_PRI_CAP_NEXTPTR 12'000000000000
  parameter \PF2_PRI_CAP_ON "FALSE"
  parameter \PF2_PRI_OST_PR_CAPACITY 0
  parameter \PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF2_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR0_CONTROL 3'100
  parameter \PF2_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF2_SRIOV_BAR1_CONTROL 3'000
  parameter \PF2_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR2_CONTROL 3'100
  parameter \PF2_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR3_CONTROL 3'000
  parameter \PF2_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF2_SRIOV_BAR4_CONTROL 3'100
  parameter \PF2_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR5_CONTROL 3'000
  parameter \PF2_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF2_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_VER 4'0001
  parameter \PF2_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF2_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF2_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF2_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF3_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF3_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \PF3_ATS_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ATS_CAP_ON "FALSE"
  parameter \PF3_BAR0_APERTURE_SIZE 6'000011
  parameter \PF3_BAR0_CONTROL 3'100
  parameter \PF3_BAR1_APERTURE_SIZE 5'00000
  parameter \PF3_BAR1_CONTROL 3'000
  parameter \PF3_BAR2_APERTURE_SIZE 6'000011
  parameter \PF3_BAR2_CONTROL 3'100
  parameter \PF3_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_BAR3_CONTROL 3'000
  parameter \PF3_BAR4_APERTURE_SIZE 6'000011
  parameter \PF3_BAR4_CONTROL 3'100
  parameter \PF3_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_BAR5_CONTROL 3'000
  parameter \PF3_CAPABILITY_POINTER 8'10000000
  parameter \PF3_CLASS_CODE 24'000000000000000000000000
  parameter \PF3_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF3_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF3_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF3_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF3_INTERRUPT_PIN 3'001
  parameter \PF3_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSIX_CAP_PBA_BIR 0
  parameter \PF3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF3_MSIX_CAP_TABLE_BIR 0
  parameter \PF3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF3_MSI_CAP_MULTIMSGCAP 0
  parameter \PF3_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF3_PCIE_CAP_NEXTPTR 8'00000000
  parameter \PF3_PM_CAP_NEXTPTR 8'00000000
  parameter \PF3_PRI_CAP_NEXTPTR 12'000000000000
  parameter \PF3_PRI_CAP_ON "FALSE"
  parameter \PF3_PRI_OST_PR_CAPACITY 0
  parameter \PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED "FALSE"
  parameter \PF3_SRIOV_BAR0_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR0_CONTROL 3'100
  parameter \PF3_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF3_SRIOV_BAR1_CONTROL 3'000
  parameter \PF3_SRIOV_BAR2_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR2_CONTROL 3'100
  parameter \PF3_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR3_CONTROL 3'000
  parameter \PF3_SRIOV_BAR4_APERTURE_SIZE 6'000011
  parameter \PF3_SRIOV_BAR4_CONTROL 3'100
  parameter \PF3_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR5_CONTROL 3'000
  parameter \PF3_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF3_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_VER 4'0001
  parameter \PF3_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF3_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF3_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF3_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF3_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PL_CFG_STATE_ROBUSTNESS_ENABLE "TRUE"
  parameter \PL_CTRL_SKP_GEN_ENABLE "FALSE"
  parameter \PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE "TRUE"
  parameter \PL_DEEMPH_SOURCE_SELECT "TRUE"
  parameter \PL_DESKEW_ON_SKIP_IN_GEN12 "FALSE"
  parameter \PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 "FALSE"
  parameter \PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 "FALSE"
  parameter \PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 "FALSE"
  parameter \PL_DISABLE_DC_BALANCE "FALSE"
  parameter \PL_DISABLE_EI_INFER_IN_L0 "FALSE"
  parameter \PL_DISABLE_LANE_REVERSAL "FALSE"
  parameter \PL_DISABLE_LFSR_UPDATE_ON_SKP 2'00
  parameter \PL_DISABLE_RETRAIN_ON_EB_ERROR "FALSE"
  parameter \PL_DISABLE_RETRAIN_ON_FRAMING_ERROR "FALSE"
  parameter \PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR 16'0000000000000000
  parameter \PL_DISABLE_UPCONFIG_CAPABLE "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_COEFF_CHECK 2'00
  parameter \PL_EQ_ADAPT_DISABLE_PRESET_CHECK 2'00
  parameter \PL_EQ_ADAPT_ITER_COUNT 5'00010
  parameter \PL_EQ_ADAPT_REJECT_RETRY_COUNT 2'01
  parameter \PL_EQ_BYPASS_PHASE23 2'00
  parameter \PL_EQ_DEFAULT_RX_PRESET_HINT 6'110011
  parameter \PL_EQ_DEFAULT_TX_PRESET 8'01000100
  parameter \PL_EQ_DISABLE_MISMATCH_CHECK "TRUE"
  parameter \PL_EQ_RX_ADAPT_EQ_PHASE0 2'00
  parameter \PL_EQ_RX_ADAPT_EQ_PHASE1 2'00
  parameter \PL_EQ_SHORT_ADAPT_PHASE "FALSE"
  parameter \PL_EQ_TX_8G_EQ_TS2_ENABLE "FALSE"
  parameter \PL_EXIT_LOOPBACK_ON_EI_ENTRY "TRUE"
  parameter \PL_INFER_EI_DISABLE_LPBK_ACTIVE "TRUE"
  parameter \PL_INFER_EI_DISABLE_REC_RC "FALSE"
  parameter \PL_INFER_EI_DISABLE_REC_SPD "FALSE"
  parameter \PL_LANE0_EQ_CONTROL 16128
  parameter \PL_LANE10_EQ_CONTROL 16128
  parameter \PL_LANE11_EQ_CONTROL 16128
  parameter \PL_LANE12_EQ_CONTROL 16128
  parameter \PL_LANE13_EQ_CONTROL 16128
  parameter \PL_LANE14_EQ_CONTROL 16128
  parameter \PL_LANE15_EQ_CONTROL 16128
  parameter \PL_LANE1_EQ_CONTROL 16128
  parameter \PL_LANE2_EQ_CONTROL 16128
  parameter \PL_LANE3_EQ_CONTROL 16128
  parameter \PL_LANE4_EQ_CONTROL 16128
  parameter \PL_LANE5_EQ_CONTROL 16128
  parameter \PL_LANE6_EQ_CONTROL 16128
  parameter \PL_LANE7_EQ_CONTROL 16128
  parameter \PL_LANE8_EQ_CONTROL 16128
  parameter \PL_LANE9_EQ_CONTROL 16128
  parameter \PL_LINK_CAP_MAX_LINK_SPEED 4'0100
  parameter \PL_LINK_CAP_MAX_LINK_WIDTH 5'01000
  parameter \PL_N_FTS 255
  parameter \PL_QUIESCE_GUARANTEE_DISABLE "FALSE"
  parameter \PL_REDO_EQ_SOURCE_SELECT "TRUE"
  parameter \PL_REPORT_ALL_PHY_ERRORS 8'00000000
  parameter \PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS 2'00
  parameter \PL_RX_ADAPT_TIMER_CLWS_GEN3 4'0000
  parameter \PL_RX_ADAPT_TIMER_CLWS_GEN4 4'0000
  parameter \PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS 2'00
  parameter \PL_RX_ADAPT_TIMER_RRL_GEN3 4'0000
  parameter \PL_RX_ADAPT_TIMER_RRL_GEN4 4'0000
  parameter \PL_RX_L0S_EXIT_TO_RECOVERY 2'00
  parameter \PL_SIM_FAST_LINK_TRAINING 2'00
  parameter \PL_SRIS_ENABLE "FALSE"
  parameter \PL_SRIS_SKPOS_GEN_SPD_VEC 7'0000000
  parameter \PL_SRIS_SKPOS_REC_SPD_VEC 7'0000000
  parameter \PL_UPSTREAM_FACING "TRUE"
  parameter \PL_USER_SPARE 16'0000000000000000
  parameter \PL_USER_SPARE2 16'0000000000000000
  parameter \PM_ASPML0S_TIMEOUT 16'0001010100000000
  parameter \PM_ASPML1_ENTRY_DELAY 20'00000000001111101000
  parameter \PM_ENABLE_L23_ENTRY "FALSE"
  parameter \PM_ENABLE_SLOT_POWER_CAPTURE "TRUE"
  parameter \PM_L1_REENTRY_DELAY 256
  parameter \PM_PME_SERVICE_TIMEOUT_DELAY 20'00000000000000000000
  parameter \PM_PME_TURNOFF_ACK_DELAY 16'0000000100000000
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_JTAG_IDCODE 0
  parameter \SIM_VERSION "1.0"
  parameter \SPARE_BIT0 "FALSE"
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 "FALSE"
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SRIOV_CAP_ENABLE 4'0000
  parameter \TL2CFG_IF_PARITY_CHK "TRUE"
  parameter \TL_COMPLETION_RAM_NUM_TLPS 2'00
  parameter \TL_COMPLETION_RAM_SIZE 2'01
  parameter \TL_CREDITS_CD 12'000000000000
  parameter \TL_CREDITS_CD_VC1 12'000000000000
  parameter \TL_CREDITS_CH 8'00000000
  parameter \TL_CREDITS_CH_VC1 8'00000000
  parameter \TL_CREDITS_NPD 12'000000000100
  parameter \TL_CREDITS_NPD_VC1 12'000000000000
  parameter \TL_CREDITS_NPH 8'00100000
  parameter \TL_CREDITS_NPH_VC1 8'00000001
  parameter \TL_CREDITS_PD 12'000011100000
  parameter \TL_CREDITS_PD_VC1 12'001111100000
  parameter \TL_CREDITS_PH 8'00100000
  parameter \TL_CREDITS_PH_VC1 8'00100000
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TIME 5'00010
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1 5'00010
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT 5'01000
  parameter \TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1 5'01000
  parameter \TL_FEATURE_ENABLE_FC_SCALING "FALSE"
  parameter \TL_PF_ENABLE_REG 2'00
  parameter \TL_POSTED_RAM_SIZE 1'0
  parameter \TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_COMPLETION_TO_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_FROM_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_TO_RAM_READ_PIPELINE "FALSE"
  parameter \TL_RX_POSTED_TO_RAM_WRITE_PIPELINE "FALSE"
  parameter \TL_TX_MUX_STRICT_PRIORITY "TRUE"
  parameter \TL_TX_TLP_STRADDLE_ENABLE "FALSE"
  parameter \TL_TX_TLP_TERMINATE_PARITY "FALSE"
  parameter \TL_USER_SPARE 16'0000000000000000
  parameter \TPH_FROM_RAM_PIPELINE "FALSE"
  parameter \TPH_TO_RAM_PIPELINE "FALSE"
  parameter \VF0_CAPABILITY_POINTER 8'10000000
  parameter \VFG0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG0_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \VFG0_ATS_CAP_NEXTPTR 12'000000000000
  parameter \VFG0_ATS_CAP_ON "FALSE"
  parameter \VFG0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG0_MSIX_CAP_PBA_BIR 0
  parameter \VFG0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG0_MSIX_CAP_TABLE_BIR 0
  parameter \VFG0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG0_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG1_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \VFG1_ATS_CAP_NEXTPTR 12'000000000000
  parameter \VFG1_ATS_CAP_ON "FALSE"
  parameter \VFG1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG1_MSIX_CAP_PBA_BIR 0
  parameter \VFG1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG1_MSIX_CAP_TABLE_BIR 0
  parameter \VFG1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG1_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG2_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \VFG2_ATS_CAP_NEXTPTR 12'000000000000
  parameter \VFG2_ATS_CAP_ON "FALSE"
  parameter \VFG2_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG2_MSIX_CAP_PBA_BIR 0
  parameter \VFG2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG2_MSIX_CAP_TABLE_BIR 0
  parameter \VFG2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG2_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VFG3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VFG3_ATS_CAP_INV_QUEUE_DEPTH 5'00000
  parameter \VFG3_ATS_CAP_NEXTPTR 12'000000000000
  parameter \VFG3_ATS_CAP_ON "FALSE"
  parameter \VFG3_MSIX_CAP_NEXTPTR 8'00000000
  parameter \VFG3_MSIX_CAP_PBA_BIR 0
  parameter \VFG3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VFG3_MSIX_CAP_TABLE_BIR 0
  parameter \VFG3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VFG3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VFG3_PCIE_CAP_NEXTPTR 8'00000000
  parameter \VFG3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VFG3_TPHR_CAP_ST_MODE_SEL 3'000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26150.17-26150.26"
  wire width 8 input 341 \AXIUSERIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25810.18-25810.28"
  wire width 8 output 1 \AXIUSEROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26151.11-26151.40"
  wire input 342 \CCIXOPTIMIZEDTLPTXANDRXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26152.11-26152.41"
  wire input 343 \CCIXRXCORRECTABLEERRORDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26153.11-26153.29"
  wire input 344 \CCIXRXFIFOOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26154.11-26154.30"
  wire input 345 \CCIXRXTLPFORWARDED0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26155.11-26155.30"
  wire input 346 \CCIXRXTLPFORWARDED1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26156.17-26156.42"
  wire width 6 input 347 \CCIXRXTLPFORWARDEDLENGTH0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26157.17-26157.42"
  wire width 6 input 348 \CCIXRXTLPFORWARDEDLENGTH1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26158.11-26158.43"
  wire input 349 \CCIXRXUNCORRECTABLEERRORDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25811.12-25811.24"
  wire output 2 \CCIXTXCREDIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25812.18-25812.30"
  wire width 8 output 3 \CFGBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26159.11-26159.31"
  wire input 350 \CFGCONFIGSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25813.18-25813.33"
  wire width 2 output 4 \CFGCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26160.18-26160.29"
  wire width 16 input 351 \CFGDEVIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26161.18-26161.29"
  wire width 16 input 352 \CFGDEVIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26162.18-26162.29"
  wire width 16 input 353 \CFGDEVIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26163.18-26163.29"
  wire width 16 input 354 \CFGDEVIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26164.17-26164.31"
  wire width 8 input 355 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26165.17-26165.34"
  wire width 5 input 356 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26166.17-26166.36"
  wire width 3 input 357 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26167.18-26167.24"
  wire width 64 input 358 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26168.17-26168.32"
  wire width 8 input 359 \CFGDSPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26169.11-26169.22"
  wire input 360 \CFGERRCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25814.12-25814.24"
  wire output 5 \CFGERRCOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25815.12-25815.26"
  wire output 6 \CFGERRFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25816.12-25816.29"
  wire output 7 \CFGERRNONFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26170.11-26170.24"
  wire input 361 \CFGERRUNCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25817.18-25817.38"
  wire width 8 output 8 \CFGEXTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26171.18-26171.32"
  wire width 32 input 362 \CFGEXTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26172.11-26172.30"
  wire input 363 \CFGEXTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25818.12-25818.30"
  wire output 9 \CFGEXTREADRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25819.18-25819.38"
  wire width 10 output 10 \CFGEXTREGISTERNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25820.18-25820.39"
  wire width 4 output 11 \CFGEXTWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25821.19-25821.34"
  wire width 32 output 12 \CFGEXTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25822.12-25822.31"
  wire output 13 \CFGEXTWRITERECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25823.19-25823.28"
  wire width 12 output 14 \CFGFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25824.18-25824.27"
  wire width 8 output 15 \CFGFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25825.19-25825.27"
  wire width 12 output 16 \CFGFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25826.18-25826.26"
  wire width 8 output 17 \CFGFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25827.19-25827.26"
  wire width 12 output 18 \CFGFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25828.18-25828.25"
  wire width 8 output 19 \CFGFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26173.17-26173.25"
  wire width 3 input 364 \CFGFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26174.11-26174.21"
  wire input 365 \CFGFCVCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26175.17-26175.27"
  wire width 4 input 366 \CFGFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25829.18-25829.33"
  wire width 4 output 20 \CFGFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25830.19-25830.40"
  wire width 12 output 21 \CFGFUNCTIONPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25831.19-25831.36"
  wire width 16 output 22 \CFGFUNCTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26176.11-26176.24"
  wire input 367 \CFGHOTRESETIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25832.12-25832.26"
  wire output 23 \CFGHOTRESETOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26177.17-26177.32"
  wire width 4 input 368 \CFGINTERRUPTINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26178.17-26178.36"
  wire width 3 input 369 \CFGINTERRUPTMSIATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25833.19-25833.38"
  wire width 32 output 24 \CFGINTERRUPTMSIDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25834.18-25834.39"
  wire width 4 output 25 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25835.12-25835.31"
  wire output 26 \CFGINTERRUPTMSIFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26179.17-26179.46"
  wire width 8 input 370 \CFGINTERRUPTMSIFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26180.18-26180.36"
  wire width 32 input 371 \CFGINTERRUPTMSIINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25836.12-25836.37"
  wire output 27 \CFGINTERRUPTMSIMASKUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25837.19-25837.42"
  wire width 12 output 28 \CFGINTERRUPTMSIMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26181.18-26181.46"
  wire width 32 input 372 \CFGINTERRUPTMSIPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26182.11-26182.49"
  wire input 373 \CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26183.17-26183.56"
  wire width 2 input 374 \CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26184.17-26184.38"
  wire width 2 input 375 \CFGINTERRUPTMSISELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25838.12-25838.31"
  wire output 29 \CFGINTERRUPTMSISENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26185.11-26185.36"
  wire input 376 \CFGINTERRUPTMSITPHPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26186.17-26186.40"
  wire width 8 input 377 \CFGINTERRUPTMSITPHSTTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26187.17-26187.39"
  wire width 2 input 378 \CFGINTERRUPTMSITPHTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26188.18-26188.41"
  wire width 64 input 379 \CFGINTERRUPTMSIXADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26189.18-26189.38"
  wire width 32 input 380 \CFGINTERRUPTMSIXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25839.18-25839.40"
  wire width 4 output 30 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26190.11-26190.30"
  wire input 381 \CFGINTERRUPTMSIXINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25840.18-25840.38"
  wire width 4 output 31 \CFGINTERRUPTMSIXMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26191.17-26191.43"
  wire width 2 input 382 \CFGINTERRUPTMSIXVECPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25841.12-25841.44"
  wire output 32 \CFGINTERRUPTMSIXVECPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26192.17-26192.36"
  wire width 4 input 383 \CFGINTERRUPTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25842.12-25842.28"
  wire output 33 \CFGINTERRUPTSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25843.18-25843.35"
  wire width 2 output 34 \CFGLINKPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26193.11-26193.32"
  wire input 384 \CFGLINKTRAININGENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25844.18-25844.34"
  wire width 5 output 35 \CFGLOCALERROROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25845.12-25845.30"
  wire output 36 \CFGLOCALERRORVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25846.12-25846.24"
  wire output 37 \CFGLTRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25847.18-25847.31"
  wire width 6 output 38 \CFGLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25848.18-25848.31"
  wire width 2 output 39 \CFGMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25849.18-25849.31"
  wire width 3 output 40 \CFGMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26194.17-26194.28"
  wire width 10 input 385 \CFGMGMTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26195.17-26195.34"
  wire width 4 input 386 \CFGMGMTBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26196.11-26196.29"
  wire input 387 \CFGMGMTDEBUGACCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26197.17-26197.38"
  wire width 8 input 388 \CFGMGMTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26198.11-26198.22"
  wire input 389 \CFGMGMTREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25850.19-25850.34"
  wire width 32 output 41 \CFGMGMTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25851.12-25851.32"
  wire output 42 \CFGMGMTREADWRITEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26199.11-26199.23"
  wire input 390 \CFGMGMTWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26200.18-26200.34"
  wire width 32 input 391 \CFGMGMTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25852.12-25852.26"
  wire output 43 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25853.18-25853.36"
  wire width 8 output 44 \CFGMSGRECEIVEDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25854.18-25854.36"
  wire width 5 output 45 \CFGMSGRECEIVEDTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26201.11-26201.25"
  wire input 392 \CFGMSGTRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26202.18-26202.36"
  wire width 32 input 393 \CFGMSGTRANSMITDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25855.12-25855.30"
  wire output 46 \CFGMSGTRANSMITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26203.17-26203.35"
  wire width 3 input 394 \CFGMSGTRANSMITTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25856.19-25856.36"
  wire width 13 output 47 \CFGMSIXRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26204.18-26204.36"
  wire width 36 input 395 \CFGMSIXRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25857.12-25857.32"
  wire output 48 \CFGMSIXRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25858.18-25858.43"
  wire width 4 output 49 \CFGMSIXRAMWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25859.19-25859.38"
  wire width 36 output 50 \CFGMSIXRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25860.18-25860.36"
  wire width 3 output 51 \CFGNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25861.18-25861.31"
  wire width 2 output 52 \CFGOBFFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25862.12-25862.26"
  wire output 53 \CFGPHYLINKDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25863.18-25863.34"
  wire width 2 output 54 \CFGPHYLINKSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25864.12-25864.29"
  wire output 55 \CFGPLSTATUSCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26205.11-26205.33"
  wire input 396 \CFGPMASPML1ENTRYREJECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26206.11-26206.37"
  wire input 397 \CFGPMASPMTXL0SENTRYDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26207.11-26207.33"
  wire input 398 \CFGPOWERSTATECHANGEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25865.12-25865.40"
  wire output 56 \CFGPOWERSTATECHANGEINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25866.18-25866.30"
  wire width 4 output 57 \CFGRCBSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26208.11-26208.37"
  wire input 399 \CFGREQPMTRANSITIONL23READY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26209.17-26209.28"
  wire width 8 input 400 \CFGREVIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26210.17-26210.28"
  wire width 8 input 401 \CFGREVIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26211.17-26211.28"
  wire width 8 input 402 \CFGREVIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26212.17-26212.28"
  wire width 8 input 403 \CFGREVIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25867.18-25867.30"
  wire width 2 output 58 \CFGRXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26213.18-26213.32"
  wire width 16 input 404 \CFGSUBSYSIDPF0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26214.18-26214.32"
  wire width 16 input 405 \CFGSUBSYSIDPF1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26215.18-26215.32"
  wire width 16 input 406 \CFGSUBSYSIDPF2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26216.18-26216.32"
  wire width 16 input 407 \CFGSUBSYSIDPF3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26217.18-26217.33"
  wire width 16 input 408 \CFGSUBSYSVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25868.19-25868.35"
  wire width 12 output 59 \CFGTPHRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26218.18-26218.35"
  wire width 36 input 409 \CFGTPHRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25869.12-25869.31"
  wire output 60 \CFGTPHRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25870.18-25870.42"
  wire width 4 output 61 \CFGTPHRAMWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25871.19-25871.37"
  wire width 36 output 62 \CFGTPHRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25872.18-25872.39"
  wire width 4 output 63 \CFGTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25873.19-25873.31"
  wire width 12 output 64 \CFGTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25874.18-25874.30"
  wire width 2 output 65 \CFGTXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25875.12-25875.24"
  wire output 66 \CFGVC1ENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25876.12-25876.36"
  wire output 67 \CFGVC1NEGOTIATIONPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26219.18-26219.27"
  wire width 16 input 410 \CFGVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26220.11-26220.23"
  wire input 411 \CFGVFFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26221.17-26221.32"
  wire width 8 input 412 \CFGVFFLRFUNCNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25877.12-25877.32"
  wire output 68 \CONFMCAPDESIGNSWITCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25878.12-25878.23"
  wire output 69 \CONFMCAPEOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25879.12-25879.31"
  wire output 70 \CONFMCAPINUSEBYPCIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26222.11-26222.32"
  wire input 413 \CONFMCAPREQUESTBYCONF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26223.18-26223.29"
  wire width 32 input 414 \CONFREQDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25880.12-25880.24"
  wire output 71 \CONFREQREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26224.17-26224.30"
  wire width 4 input 415 \CONFREQREGNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26225.17-26225.28"
  wire width 2 input 416 \CONFREQTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26226.11-26226.23"
  wire input 417 \CONFREQVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25881.19-25881.32"
  wire width 32 output 72 \CONFRESPRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25882.12-25882.25"
  wire output 73 \CONFRESPVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26227.11-26227.18"
  wire input 418 \CORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26228.11-26228.22"
  wire input 419 \CORECLKCCIX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26229.11-26229.30"
  wire input 420 \CORECLKMIREPLAYRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26230.11-26230.30"
  wire input 421 \CORECLKMIREPLAYRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26231.11-26231.36"
  wire input 422 \CORECLKMIRXCOMPLETIONRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26232.11-26232.36"
  wire input 423 \CORECLKMIRXCOMPLETIONRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26233.11-26233.39"
  wire input 424 \CORECLKMIRXPOSTEDREQUESTRAM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26234.11-26234.39"
  wire input 425 \CORECLKMIRXPOSTEDREQUESTRAM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25883.20-25883.30"
  wire width 130 output 74 \DBGCCIXOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25884.19-25884.30"
  wire width 32 output 75 \DBGCTRL0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25885.19-25885.30"
  wire width 32 output 76 \DBGCTRL1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25886.20-25886.31"
  wire width 256 output 77 \DBGDATA0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25887.20-25887.31"
  wire width 256 output 78 \DBGDATA1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26235.17-26235.24"
  wire width 6 input 426 \DBGSEL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26236.17-26236.24"
  wire width 6 input 427 \DBGSEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26237.17-26237.24"
  wire width 10 input 428 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26238.11-26238.17"
  wire input 429 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26239.18-26239.23"
  wire width 16 input 430 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25888.19-25888.24"
  wire width 16 output 79 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26240.11-26240.16"
  wire input 431 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25889.12-25889.18"
  wire output 80 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26241.11-26241.16"
  wire input 432 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25890.19-25890.35"
  wire width 46 output 81 \MAXISCCIXRXTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25891.12-25891.29"
  wire output 82 \MAXISCCIXRXTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25892.20-25892.32"
  wire width 256 output 83 \MAXISCQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25893.18-25893.30"
  wire width 8 output 84 \MAXISCQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25894.12-25894.24"
  wire output 85 \MAXISCQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26242.18-26242.31"
  wire width 22 input 433 \MAXISCQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25895.19-25895.31"
  wire width 88 output 86 \MAXISCQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25896.12-25896.25"
  wire output 87 \MAXISCQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25897.20-25897.32"
  wire width 256 output 88 \MAXISRCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25898.18-25898.30"
  wire width 8 output 89 \MAXISRCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25899.12-25899.24"
  wire output 90 \MAXISRCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26243.18-26243.31"
  wire width 22 input 434 \MAXISRCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25900.19-25900.31"
  wire width 75 output 91 \MAXISRCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25901.12-25901.25"
  wire output 92 \MAXISRCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26244.11-26244.18"
  wire input 435 \MCAPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26245.11-26245.22"
  wire input 436 \MCAPPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26246.11-26246.22"
  wire input 437 \MCAPPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26247.11-26247.21"
  wire input 438 \MGMTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26248.11-26248.27"
  wire input 439 \MGMTSTICKYRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25902.18-25902.37"
  wire width 9 output 93 \MIREPLAYRAMADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25903.18-25903.37"
  wire width 9 output 94 \MIREPLAYRAMADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26249.17-26249.34"
  wire width 6 input 440 \MIREPLAYRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26250.17-26250.36"
  wire width 6 input 441 \MIREPLAYRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26251.19-26251.39"
  wire width 128 input 442 \MIREPLAYRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26252.19-26252.39"
  wire width 128 input 443 \MIREPLAYRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25904.12-25904.34"
  wire output 95 \MIREPLAYRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25905.12-25905.34"
  wire output 96 \MIREPLAYRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25906.20-25906.41"
  wire width 128 output 97 \MIREPLAYRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25907.20-25907.41"
  wire width 128 output 98 \MIREPLAYRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25908.12-25908.35"
  wire output 99 \MIREPLAYRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25909.12-25909.35"
  wire output 100 \MIREPLAYRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26253.18-26253.41"
  wire width 12 input 444 \MIRXCOMPLETIONRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26254.18-26254.43"
  wire width 12 input 445 \MIRXCOMPLETIONRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25910.18-25910.47"
  wire width 9 output 101 \MIRXCOMPLETIONRAMREADADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25911.18-25911.47"
  wire width 9 output 102 \MIRXCOMPLETIONRAMREADADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26255.19-26255.45"
  wire width 144 input 446 \MIRXCOMPLETIONRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26256.19-26256.45"
  wire width 144 input 447 \MIRXCOMPLETIONRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25912.18-25912.46"
  wire width 2 output 103 \MIRXCOMPLETIONRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25913.18-25913.46"
  wire width 2 output 104 \MIRXCOMPLETIONRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25914.18-25914.48"
  wire width 9 output 105 \MIRXCOMPLETIONRAMWRITEADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25915.18-25915.48"
  wire width 9 output 106 \MIRXCOMPLETIONRAMWRITEADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25916.20-25916.47"
  wire width 144 output 107 \MIRXCOMPLETIONRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25917.20-25917.47"
  wire width 144 output 108 \MIRXCOMPLETIONRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25918.18-25918.47"
  wire width 2 output 109 \MIRXCOMPLETIONRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25919.18-25919.47"
  wire width 2 output 110 \MIRXCOMPLETIONRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26257.17-26257.43"
  wire width 6 input 448 \MIRXPOSTEDREQUESTRAMERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26258.17-26258.45"
  wire width 6 input 449 \MIRXPOSTEDREQUESTRAMERRUNCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25920.18-25920.50"
  wire width 9 output 111 \MIRXPOSTEDREQUESTRAMREADADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25921.18-25921.50"
  wire width 9 output 112 \MIRXPOSTEDREQUESTRAMREADADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26259.19-26259.48"
  wire width 144 input 450 \MIRXPOSTEDREQUESTRAMREADDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26260.19-26260.48"
  wire width 144 input 451 \MIRXPOSTEDREQUESTRAMREADDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25922.12-25922.43"
  wire output 113 \MIRXPOSTEDREQUESTRAMREADENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25923.12-25923.43"
  wire output 114 \MIRXPOSTEDREQUESTRAMREADENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25924.18-25924.51"
  wire width 9 output 115 \MIRXPOSTEDREQUESTRAMWRITEADDRESS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25925.18-25925.51"
  wire width 9 output 116 \MIRXPOSTEDREQUESTRAMWRITEADDRESS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25926.20-25926.50"
  wire width 144 output 117 \MIRXPOSTEDREQUESTRAMWRITEDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25927.20-25927.50"
  wire width 144 output 118 \MIRXPOSTEDREQUESTRAMWRITEDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25928.12-25928.44"
  wire output 119 \MIRXPOSTEDREQUESTRAMWRITEENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25929.12-25929.44"
  wire output 120 \MIRXPOSTEDREQUESTRAMWRITEENABLE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26261.17-26261.35"
  wire width 2 input 452 \PCIECOMPLDELIVERED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26262.17-26262.39"
  wire width 8 input 453 \PCIECOMPLDELIVEREDTAG0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26263.17-26263.39"
  wire width 8 input 454 \PCIECOMPLDELIVEREDTAG1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26264.17-26264.28"
  wire width 2 input 455 \PCIECQNPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25930.18-25930.34"
  wire width 6 output 121 \PCIECQNPREQCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26265.11-26265.33"
  wire input 456 \PCIECQNPUSERCREDITRCVD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26266.11-26266.30"
  wire input 457 \PCIECQPIPELINEEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25931.12-25931.23"
  wire output 122 \PCIEPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25932.12-25932.23"
  wire output 123 \PCIEPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26267.11-26267.33"
  wire input 458 \PCIEPOSTEDREQDELIVERED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25933.18-25933.31"
  wire width 6 output 124 \PCIERQSEQNUM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25934.18-25934.31"
  wire width 6 output 125 \PCIERQSEQNUM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25935.12-25935.28"
  wire output 126 \PCIERQSEQNUMVLD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25936.12-25936.28"
  wire output 127 \PCIERQSEQNUMVLD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25937.18-25937.28"
  wire width 8 output 128 \PCIERQTAG0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25938.18-25938.28"
  wire width 8 output 129 \PCIERQTAG1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25939.18-25939.29"
  wire width 4 output 130 \PCIERQTAGAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25940.12-25940.25"
  wire output 131 \PCIERQTAGVLD0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25941.12-25941.25"
  wire output 132 \PCIERQTAGVLD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25942.18-25942.30"
  wire width 4 output 133 \PCIETFCNPDAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25943.18-25943.30"
  wire width 4 output 134 \PCIETFCNPHAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26268.11-26268.18"
  wire input 459 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26269.11-26269.20"
  wire input 460 \PIPECLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26270.17-26270.25"
  wire width 6 input 461 \PIPEEQFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26271.17-26271.25"
  wire width 6 input 462 \PIPEEQLF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26272.11-26272.21"
  wire input 463 \PIPERESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26273.17-26273.32"
  wire width 2 input 464 \PIPERX00CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26274.18-26274.30"
  wire width 32 input 465 \PIPERX00DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26275.11-26275.28"
  wire input 466 \PIPERX00DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26276.11-26276.27"
  wire input 467 \PIPERX00ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25944.18-25944.35"
  wire width 2 output 135 \PIPERX00EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26277.11-26277.25"
  wire input 468 \PIPERX00EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26278.11-26278.32"
  wire input 469 \PIPERX00EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26279.11-26279.30"
  wire input 470 \PIPERX00EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26280.18-26280.48"
  wire width 18 input 471 \PIPERX00EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26281.11-26281.28"
  wire input 472 \PIPERX00PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25945.12-25945.28"
  wire output 136 \PIPERX00POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26282.17-26282.35"
  wire width 2 input 473 \PIPERX00STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26283.17-26283.31"
  wire width 3 input 474 \PIPERX00STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26284.17-26284.35"
  wire width 2 input 475 \PIPERX00SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26285.11-26285.24"
  wire input 476 \PIPERX00VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26286.17-26286.32"
  wire width 2 input 477 \PIPERX01CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26287.18-26287.30"
  wire width 32 input 478 \PIPERX01DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26288.11-26288.28"
  wire input 479 \PIPERX01DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26289.11-26289.27"
  wire input 480 \PIPERX01ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25946.18-25946.35"
  wire width 2 output 137 \PIPERX01EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26290.11-26290.25"
  wire input 481 \PIPERX01EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26291.11-26291.32"
  wire input 482 \PIPERX01EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26292.11-26292.30"
  wire input 483 \PIPERX01EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26293.18-26293.48"
  wire width 18 input 484 \PIPERX01EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26294.11-26294.28"
  wire input 485 \PIPERX01PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25947.12-25947.28"
  wire output 138 \PIPERX01POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26295.17-26295.35"
  wire width 2 input 486 \PIPERX01STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26296.17-26296.31"
  wire width 3 input 487 \PIPERX01STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26297.17-26297.35"
  wire width 2 input 488 \PIPERX01SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26298.11-26298.24"
  wire input 489 \PIPERX01VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26299.17-26299.32"
  wire width 2 input 490 \PIPERX02CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26300.18-26300.30"
  wire width 32 input 491 \PIPERX02DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26301.11-26301.28"
  wire input 492 \PIPERX02DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26302.11-26302.27"
  wire input 493 \PIPERX02ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25948.18-25948.35"
  wire width 2 output 139 \PIPERX02EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26303.11-26303.25"
  wire input 494 \PIPERX02EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26304.11-26304.32"
  wire input 495 \PIPERX02EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26305.11-26305.30"
  wire input 496 \PIPERX02EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26306.18-26306.48"
  wire width 18 input 497 \PIPERX02EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26307.11-26307.28"
  wire input 498 \PIPERX02PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25949.12-25949.28"
  wire output 140 \PIPERX02POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26308.17-26308.35"
  wire width 2 input 499 \PIPERX02STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26309.17-26309.31"
  wire width 3 input 500 \PIPERX02STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26310.17-26310.35"
  wire width 2 input 501 \PIPERX02SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26311.11-26311.24"
  wire input 502 \PIPERX02VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26312.17-26312.32"
  wire width 2 input 503 \PIPERX03CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26313.18-26313.30"
  wire width 32 input 504 \PIPERX03DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26314.11-26314.28"
  wire input 505 \PIPERX03DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26315.11-26315.27"
  wire input 506 \PIPERX03ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25950.18-25950.35"
  wire width 2 output 141 \PIPERX03EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26316.11-26316.25"
  wire input 507 \PIPERX03EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26317.11-26317.32"
  wire input 508 \PIPERX03EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26318.11-26318.30"
  wire input 509 \PIPERX03EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26319.18-26319.48"
  wire width 18 input 510 \PIPERX03EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26320.11-26320.28"
  wire input 511 \PIPERX03PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25951.12-25951.28"
  wire output 142 \PIPERX03POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26321.17-26321.35"
  wire width 2 input 512 \PIPERX03STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26322.17-26322.31"
  wire width 3 input 513 \PIPERX03STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26323.17-26323.35"
  wire width 2 input 514 \PIPERX03SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26324.11-26324.24"
  wire input 515 \PIPERX03VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26325.17-26325.32"
  wire width 2 input 516 \PIPERX04CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26326.18-26326.30"
  wire width 32 input 517 \PIPERX04DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26327.11-26327.28"
  wire input 518 \PIPERX04DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26328.11-26328.27"
  wire input 519 \PIPERX04ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25952.18-25952.35"
  wire width 2 output 143 \PIPERX04EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26329.11-26329.25"
  wire input 520 \PIPERX04EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26330.11-26330.32"
  wire input 521 \PIPERX04EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26331.11-26331.30"
  wire input 522 \PIPERX04EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26332.18-26332.48"
  wire width 18 input 523 \PIPERX04EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26333.11-26333.28"
  wire input 524 \PIPERX04PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25953.12-25953.28"
  wire output 144 \PIPERX04POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26334.17-26334.35"
  wire width 2 input 525 \PIPERX04STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26335.17-26335.31"
  wire width 3 input 526 \PIPERX04STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26336.17-26336.35"
  wire width 2 input 527 \PIPERX04SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26337.11-26337.24"
  wire input 528 \PIPERX04VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26338.17-26338.32"
  wire width 2 input 529 \PIPERX05CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26339.18-26339.30"
  wire width 32 input 530 \PIPERX05DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26340.11-26340.28"
  wire input 531 \PIPERX05DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26341.11-26341.27"
  wire input 532 \PIPERX05ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25954.18-25954.35"
  wire width 2 output 145 \PIPERX05EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26342.11-26342.25"
  wire input 533 \PIPERX05EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26343.11-26343.32"
  wire input 534 \PIPERX05EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26344.11-26344.30"
  wire input 535 \PIPERX05EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26345.18-26345.48"
  wire width 18 input 536 \PIPERX05EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26346.11-26346.28"
  wire input 537 \PIPERX05PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25955.12-25955.28"
  wire output 146 \PIPERX05POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26347.17-26347.35"
  wire width 2 input 538 \PIPERX05STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26348.17-26348.31"
  wire width 3 input 539 \PIPERX05STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26349.17-26349.35"
  wire width 2 input 540 \PIPERX05SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26350.11-26350.24"
  wire input 541 \PIPERX05VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26351.17-26351.32"
  wire width 2 input 542 \PIPERX06CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26352.18-26352.30"
  wire width 32 input 543 \PIPERX06DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26353.11-26353.28"
  wire input 544 \PIPERX06DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26354.11-26354.27"
  wire input 545 \PIPERX06ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25956.18-25956.35"
  wire width 2 output 147 \PIPERX06EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26355.11-26355.25"
  wire input 546 \PIPERX06EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26356.11-26356.32"
  wire input 547 \PIPERX06EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26357.11-26357.30"
  wire input 548 \PIPERX06EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26358.18-26358.48"
  wire width 18 input 549 \PIPERX06EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26359.11-26359.28"
  wire input 550 \PIPERX06PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25957.12-25957.28"
  wire output 148 \PIPERX06POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26360.17-26360.35"
  wire width 2 input 551 \PIPERX06STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26361.17-26361.31"
  wire width 3 input 552 \PIPERX06STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26362.17-26362.35"
  wire width 2 input 553 \PIPERX06SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26363.11-26363.24"
  wire input 554 \PIPERX06VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26364.17-26364.32"
  wire width 2 input 555 \PIPERX07CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26365.18-26365.30"
  wire width 32 input 556 \PIPERX07DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26366.11-26366.28"
  wire input 557 \PIPERX07DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26367.11-26367.27"
  wire input 558 \PIPERX07ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25958.18-25958.35"
  wire width 2 output 149 \PIPERX07EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26368.11-26368.25"
  wire input 559 \PIPERX07EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26369.11-26369.32"
  wire input 560 \PIPERX07EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26370.11-26370.30"
  wire input 561 \PIPERX07EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26371.18-26371.48"
  wire width 18 input 562 \PIPERX07EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26372.11-26372.28"
  wire input 563 \PIPERX07PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25959.12-25959.28"
  wire output 150 \PIPERX07POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26373.17-26373.35"
  wire width 2 input 564 \PIPERX07STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26374.17-26374.31"
  wire width 3 input 565 \PIPERX07STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26375.17-26375.35"
  wire width 2 input 566 \PIPERX07SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26376.11-26376.24"
  wire input 567 \PIPERX07VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26377.17-26377.32"
  wire width 2 input 568 \PIPERX08CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26378.18-26378.30"
  wire width 32 input 569 \PIPERX08DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26379.11-26379.28"
  wire input 570 \PIPERX08DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26380.11-26380.27"
  wire input 571 \PIPERX08ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25960.18-25960.35"
  wire width 2 output 151 \PIPERX08EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26381.11-26381.25"
  wire input 572 \PIPERX08EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26382.11-26382.32"
  wire input 573 \PIPERX08EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26383.11-26383.30"
  wire input 574 \PIPERX08EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26384.18-26384.48"
  wire width 18 input 575 \PIPERX08EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26385.11-26385.28"
  wire input 576 \PIPERX08PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25961.12-25961.28"
  wire output 152 \PIPERX08POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26386.17-26386.35"
  wire width 2 input 577 \PIPERX08STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26387.17-26387.31"
  wire width 3 input 578 \PIPERX08STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26388.17-26388.35"
  wire width 2 input 579 \PIPERX08SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26389.11-26389.24"
  wire input 580 \PIPERX08VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26390.17-26390.32"
  wire width 2 input 581 \PIPERX09CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26391.18-26391.30"
  wire width 32 input 582 \PIPERX09DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26392.11-26392.28"
  wire input 583 \PIPERX09DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26393.11-26393.27"
  wire input 584 \PIPERX09ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25962.18-25962.35"
  wire width 2 output 153 \PIPERX09EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26394.11-26394.25"
  wire input 585 \PIPERX09EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26395.11-26395.32"
  wire input 586 \PIPERX09EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26396.11-26396.30"
  wire input 587 \PIPERX09EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26397.18-26397.48"
  wire width 18 input 588 \PIPERX09EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26398.11-26398.28"
  wire input 589 \PIPERX09PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25963.12-25963.28"
  wire output 154 \PIPERX09POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26399.17-26399.35"
  wire width 2 input 590 \PIPERX09STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26400.17-26400.31"
  wire width 3 input 591 \PIPERX09STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26401.17-26401.35"
  wire width 2 input 592 \PIPERX09SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26402.11-26402.24"
  wire input 593 \PIPERX09VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26403.17-26403.32"
  wire width 2 input 594 \PIPERX10CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26404.18-26404.30"
  wire width 32 input 595 \PIPERX10DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26405.11-26405.28"
  wire input 596 \PIPERX10DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26406.11-26406.27"
  wire input 597 \PIPERX10ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25964.18-25964.35"
  wire width 2 output 155 \PIPERX10EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26407.11-26407.25"
  wire input 598 \PIPERX10EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26408.11-26408.32"
  wire input 599 \PIPERX10EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26409.11-26409.30"
  wire input 600 \PIPERX10EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26410.18-26410.48"
  wire width 18 input 601 \PIPERX10EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26411.11-26411.28"
  wire input 602 \PIPERX10PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25965.12-25965.28"
  wire output 156 \PIPERX10POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26412.17-26412.35"
  wire width 2 input 603 \PIPERX10STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26413.17-26413.31"
  wire width 3 input 604 \PIPERX10STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26414.17-26414.35"
  wire width 2 input 605 \PIPERX10SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26415.11-26415.24"
  wire input 606 \PIPERX10VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26416.17-26416.32"
  wire width 2 input 607 \PIPERX11CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26417.18-26417.30"
  wire width 32 input 608 \PIPERX11DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26418.11-26418.28"
  wire input 609 \PIPERX11DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26419.11-26419.27"
  wire input 610 \PIPERX11ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25966.18-25966.35"
  wire width 2 output 157 \PIPERX11EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26420.11-26420.25"
  wire input 611 \PIPERX11EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26421.11-26421.32"
  wire input 612 \PIPERX11EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26422.11-26422.30"
  wire input 613 \PIPERX11EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26423.18-26423.48"
  wire width 18 input 614 \PIPERX11EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26424.11-26424.28"
  wire input 615 \PIPERX11PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25967.12-25967.28"
  wire output 158 \PIPERX11POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26425.17-26425.35"
  wire width 2 input 616 \PIPERX11STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26426.17-26426.31"
  wire width 3 input 617 \PIPERX11STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26427.17-26427.35"
  wire width 2 input 618 \PIPERX11SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26428.11-26428.24"
  wire input 619 \PIPERX11VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26429.17-26429.32"
  wire width 2 input 620 \PIPERX12CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26430.18-26430.30"
  wire width 32 input 621 \PIPERX12DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26431.11-26431.28"
  wire input 622 \PIPERX12DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26432.11-26432.27"
  wire input 623 \PIPERX12ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25968.18-25968.35"
  wire width 2 output 159 \PIPERX12EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26433.11-26433.25"
  wire input 624 \PIPERX12EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26434.11-26434.32"
  wire input 625 \PIPERX12EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26435.11-26435.30"
  wire input 626 \PIPERX12EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26436.18-26436.48"
  wire width 18 input 627 \PIPERX12EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26437.11-26437.28"
  wire input 628 \PIPERX12PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25969.12-25969.28"
  wire output 160 \PIPERX12POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26438.17-26438.35"
  wire width 2 input 629 \PIPERX12STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26439.17-26439.31"
  wire width 3 input 630 \PIPERX12STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26440.17-26440.35"
  wire width 2 input 631 \PIPERX12SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26441.11-26441.24"
  wire input 632 \PIPERX12VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26442.17-26442.32"
  wire width 2 input 633 \PIPERX13CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26443.18-26443.30"
  wire width 32 input 634 \PIPERX13DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26444.11-26444.28"
  wire input 635 \PIPERX13DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26445.11-26445.27"
  wire input 636 \PIPERX13ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25970.18-25970.35"
  wire width 2 output 161 \PIPERX13EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26446.11-26446.25"
  wire input 637 \PIPERX13EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26447.11-26447.32"
  wire input 638 \PIPERX13EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26448.11-26448.30"
  wire input 639 \PIPERX13EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26449.18-26449.48"
  wire width 18 input 640 \PIPERX13EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26450.11-26450.28"
  wire input 641 \PIPERX13PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25971.12-25971.28"
  wire output 162 \PIPERX13POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26451.17-26451.35"
  wire width 2 input 642 \PIPERX13STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26452.17-26452.31"
  wire width 3 input 643 \PIPERX13STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26453.17-26453.35"
  wire width 2 input 644 \PIPERX13SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26454.11-26454.24"
  wire input 645 \PIPERX13VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26455.17-26455.32"
  wire width 2 input 646 \PIPERX14CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26456.18-26456.30"
  wire width 32 input 647 \PIPERX14DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26457.11-26457.28"
  wire input 648 \PIPERX14DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26458.11-26458.27"
  wire input 649 \PIPERX14ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25972.18-25972.35"
  wire width 2 output 163 \PIPERX14EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26459.11-26459.25"
  wire input 650 \PIPERX14EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26460.11-26460.32"
  wire input 651 \PIPERX14EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26461.11-26461.30"
  wire input 652 \PIPERX14EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26462.18-26462.48"
  wire width 18 input 653 \PIPERX14EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26463.11-26463.28"
  wire input 654 \PIPERX14PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25973.12-25973.28"
  wire output 164 \PIPERX14POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26464.17-26464.35"
  wire width 2 input 655 \PIPERX14STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26465.17-26465.31"
  wire width 3 input 656 \PIPERX14STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26466.17-26466.35"
  wire width 2 input 657 \PIPERX14SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26467.11-26467.24"
  wire input 658 \PIPERX14VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26468.17-26468.32"
  wire width 2 input 659 \PIPERX15CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26469.18-26469.30"
  wire width 32 input 660 \PIPERX15DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26470.11-26470.28"
  wire input 661 \PIPERX15DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26471.11-26471.27"
  wire input 662 \PIPERX15ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25974.18-25974.35"
  wire width 2 output 165 \PIPERX15EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26472.11-26472.25"
  wire input 663 \PIPERX15EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26473.11-26473.32"
  wire input 664 \PIPERX15EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26474.11-26474.30"
  wire input 665 \PIPERX15EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26475.18-26475.48"
  wire width 18 input 666 \PIPERX15EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26476.11-26476.28"
  wire input 667 \PIPERX15PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25975.12-25975.28"
  wire output 166 \PIPERX15POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26477.17-26477.35"
  wire width 2 input 668 \PIPERX15STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26478.17-26478.31"
  wire width 3 input 669 \PIPERX15STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26479.17-26479.35"
  wire width 2 input 670 \PIPERX15SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26480.11-26480.24"
  wire input 671 \PIPERX15VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25976.18-25976.32"
  wire width 6 output 167 \PIPERXEQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25977.18-25977.36"
  wire width 4 output 168 \PIPERXEQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25978.18-25978.33"
  wire width 2 output 169 \PIPETX00CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25979.12-25979.30"
  wire output 170 \PIPETX00COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25980.19-25980.31"
  wire width 32 output 171 \PIPETX00DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25981.12-25981.29"
  wire output 172 \PIPETX00DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25982.12-25982.28"
  wire output 173 \PIPETX00ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26481.18-26481.33"
  wire width 18 input 672 \PIPETX00EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25983.18-25983.35"
  wire width 2 output 174 \PIPETX00EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25984.18-25984.34"
  wire width 6 output 175 \PIPETX00EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26482.11-26482.25"
  wire input 673 \PIPETX00EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25985.18-25985.35"
  wire width 2 output 176 \PIPETX00POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25986.12-25986.30"
  wire output 177 \PIPETX00STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25987.18-25987.36"
  wire width 2 output 178 \PIPETX00SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25988.18-25988.33"
  wire width 2 output 179 \PIPETX01CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25989.12-25989.30"
  wire output 180 \PIPETX01COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25990.19-25990.31"
  wire width 32 output 181 \PIPETX01DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25991.12-25991.29"
  wire output 182 \PIPETX01DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25992.12-25992.28"
  wire output 183 \PIPETX01ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26483.18-26483.33"
  wire width 18 input 674 \PIPETX01EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25993.18-25993.35"
  wire width 2 output 184 \PIPETX01EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25994.18-25994.34"
  wire width 6 output 185 \PIPETX01EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26484.11-26484.25"
  wire input 675 \PIPETX01EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25995.18-25995.35"
  wire width 2 output 186 \PIPETX01POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25996.12-25996.30"
  wire output 187 \PIPETX01STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25997.18-25997.36"
  wire width 2 output 188 \PIPETX01SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25998.18-25998.33"
  wire width 2 output 189 \PIPETX02CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25999.12-25999.30"
  wire output 190 \PIPETX02COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26000.19-26000.31"
  wire width 32 output 191 \PIPETX02DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26001.12-26001.29"
  wire output 192 \PIPETX02DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26002.12-26002.28"
  wire output 193 \PIPETX02ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26485.18-26485.33"
  wire width 18 input 676 \PIPETX02EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26003.18-26003.35"
  wire width 2 output 194 \PIPETX02EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26004.18-26004.34"
  wire width 6 output 195 \PIPETX02EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26486.11-26486.25"
  wire input 677 \PIPETX02EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26005.18-26005.35"
  wire width 2 output 196 \PIPETX02POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26006.12-26006.30"
  wire output 197 \PIPETX02STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26007.18-26007.36"
  wire width 2 output 198 \PIPETX02SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26008.18-26008.33"
  wire width 2 output 199 \PIPETX03CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26009.12-26009.30"
  wire output 200 \PIPETX03COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26010.19-26010.31"
  wire width 32 output 201 \PIPETX03DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26011.12-26011.29"
  wire output 202 \PIPETX03DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26012.12-26012.28"
  wire output 203 \PIPETX03ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26487.18-26487.33"
  wire width 18 input 678 \PIPETX03EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26013.18-26013.35"
  wire width 2 output 204 \PIPETX03EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26014.18-26014.34"
  wire width 6 output 205 \PIPETX03EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26488.11-26488.25"
  wire input 679 \PIPETX03EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26015.18-26015.35"
  wire width 2 output 206 \PIPETX03POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26016.12-26016.30"
  wire output 207 \PIPETX03STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26017.18-26017.36"
  wire width 2 output 208 \PIPETX03SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26018.18-26018.33"
  wire width 2 output 209 \PIPETX04CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26019.12-26019.30"
  wire output 210 \PIPETX04COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26020.19-26020.31"
  wire width 32 output 211 \PIPETX04DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26021.12-26021.29"
  wire output 212 \PIPETX04DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26022.12-26022.28"
  wire output 213 \PIPETX04ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26489.18-26489.33"
  wire width 18 input 680 \PIPETX04EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26023.18-26023.35"
  wire width 2 output 214 \PIPETX04EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26024.18-26024.34"
  wire width 6 output 215 \PIPETX04EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26490.11-26490.25"
  wire input 681 \PIPETX04EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26025.18-26025.35"
  wire width 2 output 216 \PIPETX04POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26026.12-26026.30"
  wire output 217 \PIPETX04STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26027.18-26027.36"
  wire width 2 output 218 \PIPETX04SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26028.18-26028.33"
  wire width 2 output 219 \PIPETX05CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26029.12-26029.30"
  wire output 220 \PIPETX05COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26030.19-26030.31"
  wire width 32 output 221 \PIPETX05DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26031.12-26031.29"
  wire output 222 \PIPETX05DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26032.12-26032.28"
  wire output 223 \PIPETX05ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26491.18-26491.33"
  wire width 18 input 682 \PIPETX05EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26033.18-26033.35"
  wire width 2 output 224 \PIPETX05EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26034.18-26034.34"
  wire width 6 output 225 \PIPETX05EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26492.11-26492.25"
  wire input 683 \PIPETX05EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26035.18-26035.35"
  wire width 2 output 226 \PIPETX05POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26036.12-26036.30"
  wire output 227 \PIPETX05STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26037.18-26037.36"
  wire width 2 output 228 \PIPETX05SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26038.18-26038.33"
  wire width 2 output 229 \PIPETX06CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26039.12-26039.30"
  wire output 230 \PIPETX06COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26040.19-26040.31"
  wire width 32 output 231 \PIPETX06DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26041.12-26041.29"
  wire output 232 \PIPETX06DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26042.12-26042.28"
  wire output 233 \PIPETX06ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26493.18-26493.33"
  wire width 18 input 684 \PIPETX06EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26043.18-26043.35"
  wire width 2 output 234 \PIPETX06EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26044.18-26044.34"
  wire width 6 output 235 \PIPETX06EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26494.11-26494.25"
  wire input 685 \PIPETX06EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26045.18-26045.35"
  wire width 2 output 236 \PIPETX06POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26046.12-26046.30"
  wire output 237 \PIPETX06STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26047.18-26047.36"
  wire width 2 output 238 \PIPETX06SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26048.18-26048.33"
  wire width 2 output 239 \PIPETX07CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26049.12-26049.30"
  wire output 240 \PIPETX07COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26050.19-26050.31"
  wire width 32 output 241 \PIPETX07DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26051.12-26051.29"
  wire output 242 \PIPETX07DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26052.12-26052.28"
  wire output 243 \PIPETX07ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26495.18-26495.33"
  wire width 18 input 686 \PIPETX07EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26053.18-26053.35"
  wire width 2 output 244 \PIPETX07EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26054.18-26054.34"
  wire width 6 output 245 \PIPETX07EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26496.11-26496.25"
  wire input 687 \PIPETX07EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26055.18-26055.35"
  wire width 2 output 246 \PIPETX07POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26056.12-26056.30"
  wire output 247 \PIPETX07STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26057.18-26057.36"
  wire width 2 output 248 \PIPETX07SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26058.18-26058.33"
  wire width 2 output 249 \PIPETX08CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26059.12-26059.30"
  wire output 250 \PIPETX08COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26060.19-26060.31"
  wire width 32 output 251 \PIPETX08DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26061.12-26061.29"
  wire output 252 \PIPETX08DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26062.12-26062.28"
  wire output 253 \PIPETX08ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26497.18-26497.33"
  wire width 18 input 688 \PIPETX08EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26063.18-26063.35"
  wire width 2 output 254 \PIPETX08EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26064.18-26064.34"
  wire width 6 output 255 \PIPETX08EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26498.11-26498.25"
  wire input 689 \PIPETX08EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26065.18-26065.35"
  wire width 2 output 256 \PIPETX08POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26066.12-26066.30"
  wire output 257 \PIPETX08STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26067.18-26067.36"
  wire width 2 output 258 \PIPETX08SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26068.18-26068.33"
  wire width 2 output 259 \PIPETX09CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26069.12-26069.30"
  wire output 260 \PIPETX09COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26070.19-26070.31"
  wire width 32 output 261 \PIPETX09DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26071.12-26071.29"
  wire output 262 \PIPETX09DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26072.12-26072.28"
  wire output 263 \PIPETX09ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26499.18-26499.33"
  wire width 18 input 690 \PIPETX09EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26073.18-26073.35"
  wire width 2 output 264 \PIPETX09EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26074.18-26074.34"
  wire width 6 output 265 \PIPETX09EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26500.11-26500.25"
  wire input 691 \PIPETX09EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26075.18-26075.35"
  wire width 2 output 266 \PIPETX09POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26076.12-26076.30"
  wire output 267 \PIPETX09STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26077.18-26077.36"
  wire width 2 output 268 \PIPETX09SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26078.18-26078.33"
  wire width 2 output 269 \PIPETX10CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26079.12-26079.30"
  wire output 270 \PIPETX10COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26080.19-26080.31"
  wire width 32 output 271 \PIPETX10DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26081.12-26081.29"
  wire output 272 \PIPETX10DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26082.12-26082.28"
  wire output 273 \PIPETX10ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26501.18-26501.33"
  wire width 18 input 692 \PIPETX10EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26083.18-26083.35"
  wire width 2 output 274 \PIPETX10EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26084.18-26084.34"
  wire width 6 output 275 \PIPETX10EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26502.11-26502.25"
  wire input 693 \PIPETX10EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26085.18-26085.35"
  wire width 2 output 276 \PIPETX10POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26086.12-26086.30"
  wire output 277 \PIPETX10STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26087.18-26087.36"
  wire width 2 output 278 \PIPETX10SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26088.18-26088.33"
  wire width 2 output 279 \PIPETX11CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26089.12-26089.30"
  wire output 280 \PIPETX11COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26090.19-26090.31"
  wire width 32 output 281 \PIPETX11DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26091.12-26091.29"
  wire output 282 \PIPETX11DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26092.12-26092.28"
  wire output 283 \PIPETX11ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26503.18-26503.33"
  wire width 18 input 694 \PIPETX11EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26093.18-26093.35"
  wire width 2 output 284 \PIPETX11EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26094.18-26094.34"
  wire width 6 output 285 \PIPETX11EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26504.11-26504.25"
  wire input 695 \PIPETX11EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26095.18-26095.35"
  wire width 2 output 286 \PIPETX11POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26096.12-26096.30"
  wire output 287 \PIPETX11STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26097.18-26097.36"
  wire width 2 output 288 \PIPETX11SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26098.18-26098.33"
  wire width 2 output 289 \PIPETX12CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26099.12-26099.30"
  wire output 290 \PIPETX12COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26100.19-26100.31"
  wire width 32 output 291 \PIPETX12DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26101.12-26101.29"
  wire output 292 \PIPETX12DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26102.12-26102.28"
  wire output 293 \PIPETX12ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26505.18-26505.33"
  wire width 18 input 696 \PIPETX12EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26103.18-26103.35"
  wire width 2 output 294 \PIPETX12EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26104.18-26104.34"
  wire width 6 output 295 \PIPETX12EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26506.11-26506.25"
  wire input 697 \PIPETX12EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26105.18-26105.35"
  wire width 2 output 296 \PIPETX12POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26106.12-26106.30"
  wire output 297 \PIPETX12STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26107.18-26107.36"
  wire width 2 output 298 \PIPETX12SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26108.18-26108.33"
  wire width 2 output 299 \PIPETX13CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26109.12-26109.30"
  wire output 300 \PIPETX13COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26110.19-26110.31"
  wire width 32 output 301 \PIPETX13DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26111.12-26111.29"
  wire output 302 \PIPETX13DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26112.12-26112.28"
  wire output 303 \PIPETX13ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26507.18-26507.33"
  wire width 18 input 698 \PIPETX13EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26113.18-26113.35"
  wire width 2 output 304 \PIPETX13EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26114.18-26114.34"
  wire width 6 output 305 \PIPETX13EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26508.11-26508.25"
  wire input 699 \PIPETX13EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26115.18-26115.35"
  wire width 2 output 306 \PIPETX13POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26116.12-26116.30"
  wire output 307 \PIPETX13STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26117.18-26117.36"
  wire width 2 output 308 \PIPETX13SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26118.18-26118.33"
  wire width 2 output 309 \PIPETX14CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26119.12-26119.30"
  wire output 310 \PIPETX14COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26120.19-26120.31"
  wire width 32 output 311 \PIPETX14DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26121.12-26121.29"
  wire output 312 \PIPETX14DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26122.12-26122.28"
  wire output 313 \PIPETX14ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26509.18-26509.33"
  wire width 18 input 700 \PIPETX14EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26123.18-26123.35"
  wire width 2 output 314 \PIPETX14EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26124.18-26124.34"
  wire width 6 output 315 \PIPETX14EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26510.11-26510.25"
  wire input 701 \PIPETX14EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26125.18-26125.35"
  wire width 2 output 316 \PIPETX14POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26126.12-26126.30"
  wire output 317 \PIPETX14STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26127.18-26127.36"
  wire width 2 output 318 \PIPETX14SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26128.18-26128.33"
  wire width 2 output 319 \PIPETX15CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26129.12-26129.30"
  wire output 320 \PIPETX15COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26130.19-26130.31"
  wire width 32 output 321 \PIPETX15DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26131.12-26131.29"
  wire output 322 \PIPETX15DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26132.12-26132.28"
  wire output 323 \PIPETX15ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26511.18-26511.33"
  wire width 18 input 702 \PIPETX15EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26133.18-26133.35"
  wire width 2 output 324 \PIPETX15EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26134.18-26134.34"
  wire width 6 output 325 \PIPETX15EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26512.11-26512.25"
  wire input 703 \PIPETX15EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26135.18-26135.35"
  wire width 2 output 326 \PIPETX15POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26136.12-26136.30"
  wire output 327 \PIPETX15STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26137.18-26137.36"
  wire width 2 output 328 \PIPETX15SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26138.12-26138.24"
  wire output 329 \PIPETXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26139.18-26139.30"
  wire width 3 output 330 \PIPETXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26140.18-26140.28"
  wire width 2 output 331 \PIPETXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26141.12-26141.25"
  wire output 332 \PIPETXRCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26142.12-26142.23"
  wire output 333 \PIPETXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26143.12-26143.23"
  wire output 334 \PIPETXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26144.12-26144.26"
  wire output 335 \PLEQINPROGRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26145.18-26145.27"
  wire width 2 output 336 \PLEQPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26513.11-26513.30"
  wire input 704 \PLEQRESETEIEOSCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26514.11-26514.37"
  wire input 705 \PLGEN2UPSTREAMPREFERDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26146.12-26146.29"
  wire output 337 \PLGEN34EQMISMATCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26515.11-26515.29"
  wire input 706 \PLGEN34REDOEQSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26516.11-26516.34"
  wire input 707 \PLGEN34REDOEQUALIZATION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26517.11-26517.17"
  wire input 708 \RESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26518.19-26518.35"
  wire width 256 input 709 \SAXISCCIXTXTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26519.18-26519.34"
  wire width 46 input 710 \SAXISCCIXTXTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26520.11-26520.28"
  wire input 711 \SAXISCCIXTXTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26521.19-26521.31"
  wire width 256 input 712 \SAXISCCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26522.17-26522.29"
  wire width 8 input 713 \SAXISCCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26523.11-26523.23"
  wire input 714 \SAXISCCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26147.18-26147.31"
  wire width 4 output 338 \SAXISCCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26524.18-26524.30"
  wire width 33 input 715 \SAXISCCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26525.11-26525.24"
  wire input 716 \SAXISCCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26526.19-26526.31"
  wire width 256 input 717 \SAXISRQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26527.17-26527.29"
  wire width 8 input 718 \SAXISRQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26528.11-26528.23"
  wire input 719 \SAXISRQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26148.18-26148.31"
  wire width 4 output 339 \SAXISRQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26529.18-26529.30"
  wire width 62 input 720 \SAXISRQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26530.11-26530.24"
  wire input 721 \SAXISRQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26531.11-26531.18"
  wire input 722 \USERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26532.11-26532.19"
  wire input 723 \USERCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26533.11-26533.20"
  wire input 724 \USERCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26534.18-26534.29"
  wire width 32 input 725 \USERSPAREIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26149.19-26149.31"
  wire width 24 output 340 \USERSPAREOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20538.1-21131.10"
module \PCIE_2_0
  parameter \AER_BASE_PTR 12'000100101000
  parameter \AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \AER_CAP_ID 16'0000000000000001
  parameter \AER_CAP_INT_MSG_NUM_MSI 5'01010
  parameter \AER_CAP_INT_MSG_NUM_MSIX 5'10101
  parameter \AER_CAP_NEXTPTR 12'000101100000
  parameter \AER_CAP_ON "FALSE"
  parameter \AER_CAP_PERMIT_ROOTERR_UPDATE "TRUE"
  parameter \AER_CAP_VERSION 4'0001
  parameter \ALLOW_X8_GEN2 "FALSE"
  parameter \BAR0 32'11111111111111111111111100000000
  parameter \BAR1 32'11111111111111110000000000000000
  parameter \BAR2 32'11111111111111110000000000001100
  parameter \BAR3 32'11111111111111111111111111111111
  parameter \BAR4 0
  parameter \BAR5 0
  parameter \CAPABILITIES_PTR 8'01000000
  parameter \CARDBUS_CIS_POINTER 0
  parameter \CLASS_CODE 24'000000000000000000000000
  parameter \CMD_INTX_IMPLEMENTED "TRUE"
  parameter \CPL_TIMEOUT_DISABLE_SUPPORTED "FALSE"
  parameter \CPL_TIMEOUT_RANGES_SUPPORTED 4'0000
  parameter \CRM_MODULE_RSTS 7'0000000
  parameter \DEVICE_ID 16'0000000000000111
  parameter \DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE "TRUE"
  parameter \DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE "TRUE"
  parameter \DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "FALSE"
  parameter \DEV_CAP_MAX_PAYLOAD_SUPPORTED 2
  parameter \DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT 0
  parameter \DEV_CAP_ROLE_BASED_ERROR "TRUE"
  parameter \DEV_CAP_RSVD_14_12 0
  parameter \DEV_CAP_RSVD_17_16 0
  parameter \DEV_CAP_RSVD_31_29 0
  parameter \DEV_CONTROL_AUX_POWER_SUPPORTED "FALSE"
  parameter \DISABLE_ASPM_L1_TIMER "FALSE"
  parameter \DISABLE_BAR_FILTERING "FALSE"
  parameter \DISABLE_ID_CHECK "FALSE"
  parameter \DISABLE_LANE_REVERSAL "FALSE"
  parameter \DISABLE_RX_TC_FILTER "FALSE"
  parameter \DISABLE_SCRAMBLING "FALSE"
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \DSN_BASE_PTR 12'000100000000
  parameter \DSN_CAP_ID 16'0000000000000011
  parameter \DSN_CAP_NEXTPTR 12'000000000000
  parameter \DSN_CAP_ON "TRUE"
  parameter \DSN_CAP_VERSION 4'0001
  parameter \ENABLE_MSG_ROUTE 11'00000000000
  parameter \ENABLE_RX_TD_ECRC_TRIM "FALSE"
  parameter \ENTER_RVRY_EI_L0 "TRUE"
  parameter \EXIT_LOOPBACK_ON_EI "TRUE"
  parameter \EXPANSION_ROM 32'11111111111111111111000000000001
  parameter \EXT_CFG_CAP_PTR 6'111111
  parameter \EXT_CFG_XP_CAP_PTR 10'1111111111
  parameter \HEADER_TYPE 8'00000000
  parameter \INFER_EI 5'00000
  parameter \INTERRUPT_PIN 8'00000001
  parameter \IS_SWITCH "FALSE"
  parameter \LAST_CONFIG_DWORD 10'0001000010
  parameter \LINK_CAP_ASPM_SUPPORT 1
  parameter \LINK_CAP_CLOCK_POWER_MANAGEMENT "FALSE"
  parameter \LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP "FALSE"
  parameter \LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP "FALSE"
  parameter \LINK_CAP_MAX_LINK_SPEED 4'0001
  parameter \LINK_CAP_MAX_LINK_WIDTH 6'001000
  parameter \LINK_CAP_RSVD_23_22 0
  parameter \LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE "FALSE"
  parameter \LINK_CONTROL_RCB 0
  parameter \LINK_CTRL2_DEEMPHASIS "FALSE"
  parameter \LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE "FALSE"
  parameter \LINK_CTRL2_TARGET_LINK_SPEED 4'0010
  parameter \LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \LL_ACK_TIMEOUT 15'000000000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_REPLAY_TIMEOUT 15'000000000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LTSSM_MAX_LINK_WIDTH 6'000001
  parameter \MSIX_BASE_PTR 8'10011100
  parameter \MSIX_CAP_ID 8'00010001
  parameter \MSIX_CAP_NEXTPTR 8'00000000
  parameter \MSIX_CAP_ON "FALSE"
  parameter \MSIX_CAP_PBA_BIR 0
  parameter \MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \MSIX_CAP_TABLE_BIR 0
  parameter \MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \MSI_BASE_PTR 8'01001000
  parameter \MSI_CAP_64_BIT_ADDR_CAPABLE "TRUE"
  parameter \MSI_CAP_ID 8'00000101
  parameter \MSI_CAP_MULTIMSGCAP 0
  parameter \MSI_CAP_MULTIMSG_EXTENSION 0
  parameter \MSI_CAP_NEXTPTR 8'01100000
  parameter \MSI_CAP_ON "FALSE"
  parameter \MSI_CAP_PER_VECTOR_MASKING_CAPABLE "TRUE"
  parameter \N_FTS_COMCLK_GEN1 255
  parameter \N_FTS_COMCLK_GEN2 255
  parameter \N_FTS_GEN1 255
  parameter \N_FTS_GEN2 255
  parameter \PCIE_BASE_PTR 8'01100000
  parameter \PCIE_CAP_CAPABILITY_ID 8'00010000
  parameter \PCIE_CAP_CAPABILITY_VERSION 4'0010
  parameter \PCIE_CAP_DEVICE_PORT_TYPE 4'0000
  parameter \PCIE_CAP_INT_MSG_NUM 5'00000
  parameter \PCIE_CAP_NEXTPTR 8'00000000
  parameter \PCIE_CAP_ON "TRUE"
  parameter \PCIE_CAP_RSVD_15_14 0
  parameter \PCIE_CAP_SLOT_IMPLEMENTED "FALSE"
  parameter \PCIE_REVISION 2
  parameter \PGL0_LANE 0
  parameter \PGL1_LANE 1
  parameter \PGL2_LANE 2
  parameter \PGL3_LANE 3
  parameter \PGL4_LANE 4
  parameter \PGL5_LANE 5
  parameter \PGL6_LANE 6
  parameter \PGL7_LANE 7
  parameter \PL_AUTO_CONFIG 0
  parameter \PL_FAST_TRAIN "FALSE"
  parameter \PM_BASE_PTR 8'01000000
  parameter \PM_CAP_AUXCURRENT 0
  parameter \PM_CAP_D1SUPPORT "TRUE"
  parameter \PM_CAP_D2SUPPORT "TRUE"
  parameter \PM_CAP_DSI "FALSE"
  parameter \PM_CAP_ID 8'00000001
  parameter \PM_CAP_NEXTPTR 8'01001000
  parameter \PM_CAP_ON "TRUE"
  parameter \PM_CAP_PMESUPPORT 5'01111
  parameter \PM_CAP_PME_CLOCK "FALSE"
  parameter \PM_CAP_RSVD_04 0
  parameter \PM_CAP_VERSION 3
  parameter \PM_CSR_B2B3 "FALSE"
  parameter \PM_CSR_BPCCEN "FALSE"
  parameter \PM_CSR_NOSOFTRST "TRUE"
  parameter \PM_DATA0 8'00000001
  parameter \PM_DATA1 8'00000001
  parameter \PM_DATA2 8'00000001
  parameter \PM_DATA3 8'00000001
  parameter \PM_DATA4 8'00000001
  parameter \PM_DATA5 8'00000001
  parameter \PM_DATA6 8'00000001
  parameter \PM_DATA7 8'00000001
  parameter \PM_DATA_SCALE0 2'01
  parameter \PM_DATA_SCALE1 2'01
  parameter \PM_DATA_SCALE2 2'01
  parameter \PM_DATA_SCALE3 2'01
  parameter \PM_DATA_SCALE4 2'01
  parameter \PM_DATA_SCALE5 2'01
  parameter \PM_DATA_SCALE6 2'01
  parameter \PM_DATA_SCALE7 2'01
  parameter \RECRC_CHK 0
  parameter \RECRC_CHK_TRIM "FALSE"
  parameter \REVISION_ID 8'00000000
  parameter \ROOT_CAP_CRS_SW_VISIBILITY "FALSE"
  parameter \SELECT_DLL_IF "FALSE"
  parameter \SIM_VERSION "1.0"
  parameter \SLOT_CAP_ATT_BUTTON_PRESENT "FALSE"
  parameter \SLOT_CAP_ATT_INDICATOR_PRESENT "FALSE"
  parameter \SLOT_CAP_ELEC_INTERLOCK_PRESENT "FALSE"
  parameter \SLOT_CAP_HOTPLUG_CAPABLE "FALSE"
  parameter \SLOT_CAP_HOTPLUG_SURPRISE "FALSE"
  parameter \SLOT_CAP_MRL_SENSOR_PRESENT "FALSE"
  parameter \SLOT_CAP_NO_CMD_COMPLETED_SUPPORT "FALSE"
  parameter \SLOT_CAP_PHYSICAL_SLOT_NUM 13'0000000000000
  parameter \SLOT_CAP_POWER_CONTROLLER_PRESENT "FALSE"
  parameter \SLOT_CAP_POWER_INDICATOR_PRESENT "FALSE"
  parameter \SLOT_CAP_SLOT_POWER_LIMIT_SCALE 0
  parameter \SLOT_CAP_SLOT_POWER_LIMIT_VALUE 8'00000000
  parameter \SPARE_BIT0 0
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 0
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SUBSYSTEM_ID 16'0000000000000111
  parameter \SUBSYSTEM_VENDOR_ID 16'0001000011101110
  parameter \TL_RBYPASS "FALSE"
  parameter \TL_RX_RAM_RADDR_LATENCY 0
  parameter \TL_RX_RAM_RDATA_LATENCY 2
  parameter \TL_RX_RAM_WRITE_LATENCY 0
  parameter \TL_TFC_DISABLE "FALSE"
  parameter \TL_TX_CHECKS_DISABLE "FALSE"
  parameter \TL_TX_RAM_RADDR_LATENCY 0
  parameter \TL_TX_RAM_RDATA_LATENCY 2
  parameter \TL_TX_RAM_WRITE_LATENCY 0
  parameter \UPCONFIG_CAPABLE "TRUE"
  parameter \UPSTREAM_FACING "TRUE"
  parameter \UR_INV_REQ "TRUE"
  parameter \USER_CLK_FREQ 3
  parameter \VC0_CPL_INFINITE "TRUE"
  parameter \VC0_RX_RAM_LIMIT 13'0001111111111
  parameter \VC0_TOTAL_CREDITS_CD 127
  parameter \VC0_TOTAL_CREDITS_CH 31
  parameter \VC0_TOTAL_CREDITS_NPH 12
  parameter \VC0_TOTAL_CREDITS_PD 288
  parameter \VC0_TOTAL_CREDITS_PH 32
  parameter \VC0_TX_LASTPACKET 31
  parameter \VC_BASE_PTR 12'000100001100
  parameter \VC_CAP_ID 16'0000000000000010
  parameter \VC_CAP_NEXTPTR 12'000000000000
  parameter \VC_CAP_ON "FALSE"
  parameter \VC_CAP_REJECT_SNOOP_TRANSACTIONS "FALSE"
  parameter \VC_CAP_VERSION 4'0001
  parameter \VENDOR_ID 16'0001000011101110
  parameter \VSEC_BASE_PTR 12'000101100000
  parameter \VSEC_CAP_HDR_ID 16'0001001000110100
  parameter \VSEC_CAP_HDR_LENGTH 12'000000011000
  parameter \VSEC_CAP_HDR_REVISION 4'0001
  parameter \VSEC_CAP_ID 16'0000000000001011
  parameter \VSEC_CAP_IS_LINK_VISIBLE "TRUE"
  parameter \VSEC_CAP_NEXTPTR 12'000000000000
  parameter \VSEC_CAP_ON "FALSE"
  parameter \VSEC_CAP_VERSION 4'0001
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20775.12-20775.29"
  wire output 1 \CFGAERECRCCHECKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20776.12-20776.27"
  wire output 2 \CFGAERECRCGENEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21118.17-21118.27"
  wire width 4 input 344 \CFGBYTEENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20777.12-20777.37"
  wire output 3 \CFGCOMMANDBUSMASTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20778.12-20778.38"
  wire output 4 \CFGCOMMANDINTERRUPTDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20779.12-20779.30"
  wire output 5 \CFGCOMMANDIOENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20780.12-20780.31"
  wire output 6 \CFGCOMMANDMEMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20781.12-20781.28"
  wire output 7 \CFGCOMMANDSERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20782.12-20782.39"
  wire output 8 \CFGDEVCONTROL2CPLTIMEOUTDIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20977.18-20977.45"
  wire width 4 output 203 \CFGDEVCONTROL2CPLTIMEOUTVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20783.12-20783.35"
  wire output 9 \CFGDEVCONTROLAUXPOWEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20784.12-20784.43"
  wire output 10 \CFGDEVCONTROLCORRERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20785.12-20785.33"
  wire output 11 \CFGDEVCONTROLENABLERO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20786.12-20786.33"
  wire output 12 \CFGDEVCONTROLEXTTAGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20787.12-20787.44"
  wire output 13 \CFGDEVCONTROLFATALERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20968.18-20968.41"
  wire width 3 output 194 \CFGDEVCONTROLMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20969.18-20969.41"
  wire width 3 output 195 \CFGDEVCONTROLMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20788.12-20788.44"
  wire output 14 \CFGDEVCONTROLNONFATALREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20789.12-20789.34"
  wire output 15 \CFGDEVCONTROLNOSNOOPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20790.12-20790.34"
  wire output 16 \CFGDEVCONTROLPHANTOMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20791.12-20791.41"
  wire output 17 \CFGDEVCONTROLURERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20792.12-20792.39"
  wire output 18 \CFGDEVSTATUSCORRERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20793.12-20793.40"
  wire output 19 \CFGDEVSTATUSFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20794.12-20794.43"
  wire output 20 \CFGDEVSTATUSNONFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20795.12-20795.34"
  wire output 21 \CFGDEVSTATUSURDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21116.18-21116.23"
  wire width 32 input 342 \CFGDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20975.19-20975.24"
  wire width 32 output 201 \CFGDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21126.17-21126.31"
  wire width 8 input 352 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21120.17-21120.34"
  wire width 5 input 346 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21105.17-21105.36"
  wire width 3 input 331 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21122.18-21122.24"
  wire width 64 input 348 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21130.17-21130.26"
  wire width 10 input 356 \CFGDWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20993.11-20993.21"
  wire input 219 \CFGERRACSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21084.19-21084.37"
  wire width 128 input 310 \CFGERRAERHEADERLOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20796.12-20796.34"
  wire output 22 \CFGERRAERHEADERLOGSETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20994.11-20994.21"
  wire input 220 \CFGERRCORN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20995.11-20995.26"
  wire input 221 \CFGERRCPLABORTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20797.12-20797.25"
  wire output 23 \CFGERRCPLRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20996.11-20996.28"
  wire input 222 \CFGERRCPLTIMEOUTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20997.11-20997.29"
  wire input 223 \CFGERRCPLUNEXPECTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20998.11-20998.22"
  wire input 224 \CFGERRECRCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20999.11-20999.24"
  wire input 225 \CFGERRLOCKEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21000.11-21000.24"
  wire input 226 \CFGERRPOSTEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21119.18-21119.36"
  wire width 48 input 345 \CFGERRTLPCPLHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21001.11-21001.20"
  wire input 227 \CFGERRURN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21002.11-21002.30"
  wire input 228 \CFGINTERRUPTASSERTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21127.17-21127.31"
  wire width 8 input 353 \CFGINTERRUPTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20989.18-20989.32"
  wire width 8 output 215 \CFGINTERRUPTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20970.18-20970.38"
  wire width 3 output 196 \CFGINTERRUPTMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20798.12-20798.33"
  wire output 24 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20799.12-20799.34"
  wire output 25 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20800.12-20800.30"
  wire output 26 \CFGINTERRUPTMSIXFM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21003.11-21003.24"
  wire input 229 \CFGINTERRUPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20801.12-20801.28"
  wire output 27 \CFGINTERRUPTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20946.18-20946.43"
  wire width 2 output 172 \CFGLINKCONTROLASPMCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20802.12-20802.44"
  wire output 28 \CFGLINKCONTROLAUTOBANDWIDTHINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20803.12-20803.40"
  wire output 29 \CFGLINKCONTROLBANDWIDTHINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20804.12-20804.35"
  wire output 30 \CFGLINKCONTROLCLOCKPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20805.12-20805.37"
  wire output 31 \CFGLINKCONTROLCOMMONCLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20806.12-20806.38"
  wire output 32 \CFGLINKCONTROLEXTENDEDSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20807.12-20807.40"
  wire output 33 \CFGLINKCONTROLHWAUTOWIDTHDIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20808.12-20808.37"
  wire output 34 \CFGLINKCONTROLLINKDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20809.12-20809.29"
  wire output 35 \CFGLINKCONTROLRCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20810.12-20810.37"
  wire output 36 \CFGLINKCONTROLRETRAINLINK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20811.12-20811.44"
  wire output 37 \CFGLINKSTATUSAUTOBANDWIDTHSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20812.12-20812.39"
  wire output 38 \CFGLINKSTATUSBANDWITHSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20947.18-20947.43"
  wire width 2 output 173 \CFGLINKSTATUSCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20813.12-20813.34"
  wire output 39 \CFGLINKSTATUSDLLACTIVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20814.12-20814.37"
  wire output 40 \CFGLINKSTATUSLINKTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20978.18-20978.46"
  wire width 4 output 204 \CFGLINKSTATUSNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20936.19-20936.29"
  wire width 16 output 162 \CFGMSGDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20815.12-20815.26"
  wire output 41 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20816.12-20816.36"
  wire output 42 \CFGMSGRECEIVEDASSERTINTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20817.12-20817.36"
  wire output 43 \CFGMSGRECEIVEDASSERTINTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20818.12-20818.36"
  wire output 44 \CFGMSGRECEIVEDASSERTINTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20819.12-20819.36"
  wire output 45 \CFGMSGRECEIVEDASSERTINTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20820.12-20820.38"
  wire output 46 \CFGMSGRECEIVEDDEASSERTINTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20821.12-20821.38"
  wire output 47 \CFGMSGRECEIVEDDEASSERTINTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20822.12-20822.38"
  wire output 48 \CFGMSGRECEIVEDDEASSERTINTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20823.12-20823.38"
  wire output 49 \CFGMSGRECEIVEDDEASSERTINTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20824.12-20824.32"
  wire output 50 \CFGMSGRECEIVEDERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20825.12-20825.34"
  wire output 51 \CFGMSGRECEIVEDERRFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20826.12-20826.37"
  wire output 52 \CFGMSGRECEIVEDERRNONFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20827.12-20827.33"
  wire output 53 \CFGMSGRECEIVEDPMASNAK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20828.12-20828.31"
  wire output 54 \CFGMSGRECEIVEDPMETO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20829.12-20829.34"
  wire output 55 \CFGMSGRECEIVEDPMETOACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20830.12-20830.31"
  wire output 56 \CFGMSGRECEIVEDPMPME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20831.12-20831.43"
  wire output 57 \CFGMSGRECEIVEDSETSLOTPOWERLIMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20832.12-20832.32"
  wire output 58 \CFGMSGRECEIVEDUNLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20971.18-20971.34"
  wire width 3 output 197 \CFGPCIELINKSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20833.12-20833.25"
  wire output 59 \CFGPMCSRPMEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20834.12-20834.29"
  wire output 60 \CFGPMCSRPMESTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20948.18-20948.36"
  wire width 2 output 174 \CFGPMCSRPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21004.11-21004.29"
  wire input 230 \CFGPMDIRECTASPML1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20835.12-20835.28"
  wire output 61 \CFGPMRCVASREQL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20836.12-20836.28"
  wire output 62 \CFGPMRCVENTERL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20837.12-20837.29"
  wire output 63 \CFGPMRCVENTERL23N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20838.12-20838.27"
  wire output 64 \CFGPMRCVREQACKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21005.11-21005.26"
  wire input 231 \CFGPMSENDPMACKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21006.11-21006.26"
  wire input 232 \CFGPMSENDPMETON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21007.11-21007.26"
  wire input 233 \CFGPMSENDPMNAKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21008.11-21008.26"
  wire input 234 \CFGPMTURNOFFOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21009.11-21009.21"
  wire input 235 \CFGPMWAKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21128.17-21128.30"
  wire width 8 input 354 \CFGPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21010.11-21010.19"
  wire input 236 \CFGRDENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20839.12-20839.24"
  wire output 65 \CFGRDWRDONEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20840.12-20840.47"
  wire output 66 \CFGSLOTCONTROLELECTROMECHILCTLPULSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20841.12-20841.26"
  wire output 67 \CFGTRANSACTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20986.18-20986.36"
  wire width 7 output 212 \CFGTRANSACTIONADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20842.12-20842.30"
  wire output 68 \CFGTRANSACTIONTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21011.11-21011.25"
  wire input 237 \CFGTRNPENDINGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20987.18-20987.30"
  wire width 7 output 213 \CFGVCTCVCMAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21012.11-21012.19"
  wire input 238 \CFGWRENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21013.11-21013.25"
  wire input 239 \CFGWRREADONLYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21014.11-21014.25"
  wire input 240 \CFGWRRW1CASRWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21015.11-21015.17"
  wire input 241 \CMRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21016.11-21016.23"
  wire input 242 \CMSTICKYRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21094.17-21094.24"
  wire width 2 input 320 \DBGMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20843.12-20843.20"
  wire output 69 \DBGSCLRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20844.12-20844.20"
  wire output 70 \DBGSCLRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20845.12-20845.20"
  wire output 71 \DBGSCLRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20846.12-20846.20"
  wire output 72 \DBGSCLRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20847.12-20847.20"
  wire output 73 \DBGSCLRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20848.12-20848.20"
  wire output 74 \DBGSCLRF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20849.12-20849.20"
  wire output 75 \DBGSCLRG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20850.12-20850.20"
  wire output 76 \DBGSCLRH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20851.12-20851.20"
  wire output 77 \DBGSCLRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20852.12-20852.20"
  wire output 78 \DBGSCLRJ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20853.12-20853.20"
  wire output 79 \DBGSCLRK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21017.11-21017.21"
  wire input 243 \DBGSUBMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20981.19-20981.26"
  wire width 64 output 207 \DBGVECA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20982.19-20982.26"
  wire width 64 output 208 \DBGVECB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20927.19-20927.26"
  wire width 12 output 153 \DBGVECC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21018.11-21018.17"
  wire input 244 \DLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21019.11-21019.17"
  wire input 245 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21129.17-21129.25"
  wire width 9 input 355 \DRPDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21020.11-21020.17"
  wire input 246 \DRPDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21085.18-21085.23"
  wire width 16 input 311 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20937.19-20937.24"
  wire width 16 output 163 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20854.12-20854.19"
  wire output 80 \DRPDRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21021.11-21021.17"
  wire input 247 \DRPDWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21022.11-21022.22"
  wire input 248 \FUNCLVLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20855.12-20855.26"
  wire output 81 \LL2BADDLLPERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20856.12-20856.25"
  wire output 82 \LL2BADTLPERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20857.12-20857.27"
  wire output 83 \LL2PROTOCOLERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20858.12-20858.27"
  wire output 84 \LL2REPLAYROERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20859.12-20859.27"
  wire output 85 \LL2REPLAYTOERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21023.11-21023.26"
  wire input 249 \LL2SENDASREQL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21024.11-21024.26"
  wire input 250 \LL2SENDENTERL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21025.11-21025.27"
  wire input 251 \LL2SENDENTERL23N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21026.11-21026.25"
  wire input 252 \LL2SUSPENDNOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20860.12-20860.25"
  wire output 86 \LL2SUSPENDOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20861.12-20861.27"
  wire output 87 \LL2TFCINIT1SEQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20862.12-20862.27"
  wire output 88 \LL2TFCINIT2SEQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21027.11-21027.21"
  wire input 253 \LL2TLPRCVN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20863.12-20863.20"
  wire output 89 \LNKCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20932.19-20932.29"
  wire width 13 output 158 \MIMRXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20864.12-20864.20"
  wire output 90 \MIMRXRCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21124.18-21124.28"
  wire width 68 input 350 \MIMRXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20865.12-20865.20"
  wire output 91 \MIMRXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20933.19-20933.29"
  wire width 13 output 159 \MIMRXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20984.19-20984.29"
  wire width 68 output 210 \MIMRXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20866.12-20866.20"
  wire output 92 \MIMRXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20934.19-20934.29"
  wire width 13 output 160 \MIMTXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20867.12-20867.20"
  wire output 93 \MIMTXRCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21125.18-21125.28"
  wire width 69 input 351 \MIMTXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20868.12-20868.20"
  wire output 94 \MIMTXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20935.19-20935.29"
  wire width 13 output 161 \MIMTXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20985.19-20985.29"
  wire width 69 output 211 \MIMTXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20869.12-20869.20"
  wire output 95 \MIMTXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21028.11-21028.18"
  wire input 254 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21029.11-21029.31"
  wire input 255 \PIPERX0CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21095.17-21095.31"
  wire width 2 input 321 \PIPERX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21086.18-21086.29"
  wire width 16 input 312 \PIPERX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21030.11-21030.26"
  wire input 256 \PIPERX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21031.11-21031.27"
  wire input 257 \PIPERX0PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20870.12-20870.27"
  wire output 96 \PIPERX0POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21106.17-21106.30"
  wire width 3 input 332 \PIPERX0STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21032.11-21032.23"
  wire input 258 \PIPERX0VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21033.11-21033.31"
  wire input 259 \PIPERX1CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21096.17-21096.31"
  wire width 2 input 322 \PIPERX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21087.18-21087.29"
  wire width 16 input 313 \PIPERX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21034.11-21034.26"
  wire input 260 \PIPERX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21035.11-21035.27"
  wire input 261 \PIPERX1PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20871.12-20871.27"
  wire output 97 \PIPERX1POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21107.17-21107.30"
  wire width 3 input 333 \PIPERX1STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21036.11-21036.23"
  wire input 262 \PIPERX1VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21037.11-21037.31"
  wire input 263 \PIPERX2CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21097.17-21097.31"
  wire width 2 input 323 \PIPERX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21088.18-21088.29"
  wire width 16 input 314 \PIPERX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21038.11-21038.26"
  wire input 264 \PIPERX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21039.11-21039.27"
  wire input 265 \PIPERX2PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20872.12-20872.27"
  wire output 98 \PIPERX2POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21108.17-21108.30"
  wire width 3 input 334 \PIPERX2STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21040.11-21040.23"
  wire input 266 \PIPERX2VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21041.11-21041.31"
  wire input 267 \PIPERX3CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21098.17-21098.31"
  wire width 2 input 324 \PIPERX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21089.18-21089.29"
  wire width 16 input 315 \PIPERX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21042.11-21042.26"
  wire input 268 \PIPERX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21043.11-21043.27"
  wire input 269 \PIPERX3PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20873.12-20873.27"
  wire output 99 \PIPERX3POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21109.17-21109.30"
  wire width 3 input 335 \PIPERX3STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21044.11-21044.23"
  wire input 270 \PIPERX3VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21045.11-21045.31"
  wire input 271 \PIPERX4CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21099.17-21099.31"
  wire width 2 input 325 \PIPERX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21090.18-21090.29"
  wire width 16 input 316 \PIPERX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21046.11-21046.26"
  wire input 272 \PIPERX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21047.11-21047.27"
  wire input 273 \PIPERX4PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20874.12-20874.27"
  wire output 100 \PIPERX4POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21110.17-21110.30"
  wire width 3 input 336 \PIPERX4STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21048.11-21048.23"
  wire input 274 \PIPERX4VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21049.11-21049.31"
  wire input 275 \PIPERX5CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21100.17-21100.31"
  wire width 2 input 326 \PIPERX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21091.18-21091.29"
  wire width 16 input 317 \PIPERX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21050.11-21050.26"
  wire input 276 \PIPERX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21051.11-21051.27"
  wire input 277 \PIPERX5PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20875.12-20875.27"
  wire output 101 \PIPERX5POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21111.17-21111.30"
  wire width 3 input 337 \PIPERX5STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21052.11-21052.23"
  wire input 278 \PIPERX5VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21053.11-21053.31"
  wire input 279 \PIPERX6CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21101.17-21101.31"
  wire width 2 input 327 \PIPERX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21092.18-21092.29"
  wire width 16 input 318 \PIPERX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21054.11-21054.26"
  wire input 280 \PIPERX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21055.11-21055.27"
  wire input 281 \PIPERX6PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20876.12-20876.27"
  wire output 102 \PIPERX6POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21112.17-21112.30"
  wire width 3 input 338 \PIPERX6STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21056.11-21056.23"
  wire input 282 \PIPERX6VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21057.11-21057.31"
  wire input 283 \PIPERX7CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21102.17-21102.31"
  wire width 2 input 328 \PIPERX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21093.18-21093.29"
  wire width 16 input 319 \PIPERX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21058.11-21058.26"
  wire input 284 \PIPERX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21059.11-21059.27"
  wire input 285 \PIPERX7PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20877.12-20877.27"
  wire output 103 \PIPERX7POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21113.17-21113.30"
  wire width 3 input 339 \PIPERX7STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21060.11-21060.23"
  wire input 286 \PIPERX7VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20949.18-20949.32"
  wire width 2 output 175 \PIPETX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20878.12-20878.29"
  wire output 104 \PIPETX0COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20938.19-20938.30"
  wire width 16 output 164 \PIPETX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20879.12-20879.27"
  wire output 105 \PIPETX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20950.18-20950.34"
  wire width 2 output 176 \PIPETX0POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20951.18-20951.32"
  wire width 2 output 177 \PIPETX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20880.12-20880.29"
  wire output 106 \PIPETX1COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20939.19-20939.30"
  wire width 16 output 165 \PIPETX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20881.12-20881.27"
  wire output 107 \PIPETX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20952.18-20952.34"
  wire width 2 output 178 \PIPETX1POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20953.18-20953.32"
  wire width 2 output 179 \PIPETX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20882.12-20882.29"
  wire output 108 \PIPETX2COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20940.19-20940.30"
  wire width 16 output 166 \PIPETX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20883.12-20883.27"
  wire output 109 \PIPETX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20954.18-20954.34"
  wire width 2 output 180 \PIPETX2POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20955.18-20955.32"
  wire width 2 output 181 \PIPETX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20884.12-20884.29"
  wire output 110 \PIPETX3COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20941.19-20941.30"
  wire width 16 output 167 \PIPETX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20885.12-20885.27"
  wire output 111 \PIPETX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20956.18-20956.34"
  wire width 2 output 182 \PIPETX3POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20957.18-20957.32"
  wire width 2 output 183 \PIPETX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20886.12-20886.29"
  wire output 112 \PIPETX4COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20942.19-20942.30"
  wire width 16 output 168 \PIPETX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20887.12-20887.27"
  wire output 113 \PIPETX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20958.18-20958.34"
  wire width 2 output 184 \PIPETX4POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20959.18-20959.32"
  wire width 2 output 185 \PIPETX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20888.12-20888.29"
  wire output 114 \PIPETX5COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20943.19-20943.30"
  wire width 16 output 169 \PIPETX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20889.12-20889.27"
  wire output 115 \PIPETX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20960.18-20960.34"
  wire width 2 output 186 \PIPETX5POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20961.18-20961.32"
  wire width 2 output 187 \PIPETX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20890.12-20890.29"
  wire output 116 \PIPETX6COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20944.19-20944.30"
  wire width 16 output 170 \PIPETX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20891.12-20891.27"
  wire output 117 \PIPETX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20962.18-20962.34"
  wire width 2 output 188 \PIPETX6POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20963.18-20963.32"
  wire width 2 output 189 \PIPETX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20892.12-20892.29"
  wire output 118 \PIPETX7COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20945.19-20945.30"
  wire width 16 output 171 \PIPETX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20893.12-20893.27"
  wire output 119 \PIPETX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20964.18-20964.34"
  wire width 2 output 190 \PIPETX7POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20894.12-20894.24"
  wire output 120 \PIPETXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20972.18-20972.30"
  wire width 3 output 198 \PIPETXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20895.12-20895.22"
  wire output 121 \PIPETXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20896.12-20896.25"
  wire output 122 \PIPETXRCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20897.12-20897.23"
  wire output 123 \PIPETXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21121.17-21121.34"
  wire width 5 input 347 \PL2DIRECTEDLSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20898.12-20898.22"
  wire output 124 \PL2LINKUPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20899.12-20899.27"
  wire output 125 \PL2RECEIVERERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20900.12-20900.24"
  wire output 126 \PL2RECOVERYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20901.12-20901.25"
  wire output 127 \PL2RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20902.12-20902.24"
  wire output 128 \PL2SUSPENDOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21114.17-21114.26"
  wire width 3 input 340 \PLDBGMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20928.19-20928.27"
  wire width 12 output 154 \PLDBGVEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21061.11-21061.30"
  wire input 287 \PLDIRECTEDLINKAUTON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21103.17-21103.37"
  wire width 2 input 329 \PLDIRECTEDLINKCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21062.11-21062.30"
  wire input 288 \PLDIRECTEDLINKSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21104.17-21104.36"
  wire width 2 input 330 \PLDIRECTEDLINKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21063.11-21063.35"
  wire input 289 \PLDOWNSTREAMDEEMPHSOURCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20973.18-20973.36"
  wire width 3 output 199 \PLINITIALLINKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20965.18-20965.36"
  wire width 2 output 191 \PLLANEREVERSALMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20903.12-20903.25"
  wire output 129 \PLLINKGEN2CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20904.12-20904.38"
  wire output 130 \PLLINKPARTNERGEN2SUPPORTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20905.12-20905.26"
  wire output 131 \PLLINKUPCFGCAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20979.18-20979.30"
  wire width 6 output 205 \PLLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20906.12-20906.23"
  wire output 132 \PLPHYLNKUPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20907.12-20907.28"
  wire output 133 \PLRECEIVEDHOTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21064.11-21064.17"
  wire input 290 \PLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20966.18-20966.29"
  wire width 2 output 192 \PLRXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20908.12-20908.24"
  wire output 134 \PLSELLNKRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20967.18-20967.31"
  wire width 2 output 193 \PLSELLNKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21065.11-21065.27"
  wire input 291 \PLTRANSMITHOTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20974.18-20974.29"
  wire width 3 output 200 \PLTXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21066.11-21066.33"
  wire input 292 \PLUPSTREAMPREFERDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20909.12-20909.31"
  wire output 135 \RECEIVEDFUNCLVLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21067.11-21067.18"
  wire input 293 \SYSRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21068.11-21068.37"
  wire input 294 \TL2ASPMSUSPENDCREDITCHECKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20910.12-20910.40"
  wire output 136 \TL2ASPMSUSPENDCREDITCHECKOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20911.12-20911.30"
  wire output 137 \TL2ASPMSUSPENDREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20912.12-20912.28"
  wire output 138 \TL2PPMSUSPENDOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21069.11-21069.28"
  wire input 295 \TL2PPMSUSPENDREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21070.11-21070.17"
  wire input 296 \TLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20929.19-20929.28"
  wire width 12 output 155 \TRNFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20990.18-20990.27"
  wire width 8 output 216 \TRNFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20930.19-20930.27"
  wire width 12 output 156 \TRNFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20991.18-20991.26"
  wire width 8 output 217 \TRNFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20931.19-20931.26"
  wire width 12 output 157 \TRNFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20992.18-20992.25"
  wire width 8 output 218 \TRNFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21115.17-21115.25"
  wire width 3 input 341 \TRNFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20913.12-20913.21"
  wire output 139 \TRNLNKUPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20988.18-20988.29"
  wire width 7 output 214 \TRNRBARHITN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20983.19-20983.24"
  wire width 64 output 209 \TRNRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20976.19-20976.31"
  wire width 32 output 202 \TRNRDLLPDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20914.12-20914.27"
  wire output 140 \TRNRDLLPSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21071.11-21071.22"
  wire input 297 \TRNRDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20915.12-20915.24"
  wire output 141 \TRNRECRCERRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20916.12-20916.20"
  wire output 142 \TRNREOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20917.12-20917.23"
  wire output 143 \TRNRERRFWDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21072.11-21072.20"
  wire input 298 \TRNRNPOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20918.12-20918.20"
  wire output 144 \TRNRREMN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20919.12-20919.20"
  wire output 145 \TRNRSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20920.12-20920.23"
  wire output 146 \TRNRSRCDSCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20921.12-20921.23"
  wire output 147 \TRNRSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20980.18-20980.27"
  wire width 6 output 206 \TRNTBUFAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21073.11-21073.22"
  wire input 299 \TRNTCFGGNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20922.12-20922.23"
  wire output 148 \TRNTCFGREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21123.18-21123.23"
  wire width 64 input 349 \TRNTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21117.18-21117.30"
  wire width 32 input 343 \TRNTDLLPDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20923.12-20923.27"
  wire output 149 \TRNTDLLPDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21074.11-21074.26"
  wire input 300 \TRNTDLLPSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20924.12-20924.23"
  wire output 150 \TRNTDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21075.11-21075.23"
  wire input 301 \TRNTECRCGENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21076.11-21076.19"
  wire input 302 \TRNTEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20925.12-20925.24"
  wire output 151 \TRNTERRDROPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21077.11-21077.22"
  wire input 303 \TRNTERRFWDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21078.11-21078.19"
  wire input 304 \TRNTREMN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21079.11-21079.19"
  wire input 305 \TRNTSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21080.11-21080.22"
  wire input 306 \TRNTSRCDSCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21081.11-21081.22"
  wire input 307 \TRNTSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21082.11-21082.19"
  wire input 308 \TRNTSTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21083.11-21083.18"
  wire input 309 \USERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20926.12-20926.20"
  wire output 152 \USERRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21133.1-21826.10"
module \PCIE_2_1
  parameter \AER_BASE_PTR 12'000101000000
  parameter \AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \AER_CAP_ID 16'0000000000000001
  parameter \AER_CAP_MULTIHEADER "FALSE"
  parameter \AER_CAP_NEXTPTR 12'000101111000
  parameter \AER_CAP_ON "FALSE"
  parameter \AER_CAP_OPTIONAL_ERR_SUPPORT 24'000000000000000000000000
  parameter \AER_CAP_PERMIT_ROOTERR_UPDATE "TRUE"
  parameter \AER_CAP_VERSION 4'0010
  parameter \ALLOW_X8_GEN2 "FALSE"
  parameter \BAR0 32'11111111111111111111111100000000
  parameter \BAR1 32'11111111111111110000000000000000
  parameter \BAR2 32'11111111111111110000000000001100
  parameter \BAR3 32'11111111111111111111111111111111
  parameter \BAR4 0
  parameter \BAR5 0
  parameter \CAPABILITIES_PTR 8'01000000
  parameter \CARDBUS_CIS_POINTER 0
  parameter \CFG_ECRC_ERR_CPLSTAT 0
  parameter \CLASS_CODE 24'000000000000000000000000
  parameter \CMD_INTX_IMPLEMENTED "TRUE"
  parameter \CPL_TIMEOUT_DISABLE_SUPPORTED "FALSE"
  parameter \CPL_TIMEOUT_RANGES_SUPPORTED 4'0000
  parameter \CRM_MODULE_RSTS 7'0000000
  parameter \DEV_CAP2_ARI_FORWARDING_SUPPORTED "FALSE"
  parameter \DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED "FALSE"
  parameter \DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED "FALSE"
  parameter \DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED "FALSE"
  parameter \DEV_CAP2_CAS128_COMPLETER_SUPPORTED "FALSE"
  parameter \DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED "FALSE"
  parameter \DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED "FALSE"
  parameter \DEV_CAP2_LTR_MECHANISM_SUPPORTED "FALSE"
  parameter \DEV_CAP2_MAX_ENDEND_TLP_PREFIXES 2'00
  parameter \DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING "FALSE"
  parameter \DEV_CAP2_TPH_COMPLETER_SUPPORTED 2'00
  parameter \DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE "TRUE"
  parameter \DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE "TRUE"
  parameter \DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "FALSE"
  parameter \DEV_CAP_MAX_PAYLOAD_SUPPORTED 2
  parameter \DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT 0
  parameter \DEV_CAP_ROLE_BASED_ERROR "TRUE"
  parameter \DEV_CAP_RSVD_14_12 0
  parameter \DEV_CAP_RSVD_17_16 0
  parameter \DEV_CAP_RSVD_31_29 0
  parameter \DEV_CONTROL_AUX_POWER_SUPPORTED "FALSE"
  parameter \DEV_CONTROL_EXT_TAG_DEFAULT "FALSE"
  parameter \DISABLE_ASPM_L1_TIMER "FALSE"
  parameter \DISABLE_BAR_FILTERING "FALSE"
  parameter \DISABLE_ERR_MSG "FALSE"
  parameter \DISABLE_ID_CHECK "FALSE"
  parameter \DISABLE_LANE_REVERSAL "FALSE"
  parameter \DISABLE_LOCKED_FILTER "FALSE"
  parameter \DISABLE_PPM_FILTER "FALSE"
  parameter \DISABLE_RX_POISONED_RESP "FALSE"
  parameter \DISABLE_RX_TC_FILTER "FALSE"
  parameter \DISABLE_SCRAMBLING "FALSE"
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \DSN_BASE_PTR 12'000100000000
  parameter \DSN_CAP_ID 16'0000000000000011
  parameter \DSN_CAP_NEXTPTR 12'000100001100
  parameter \DSN_CAP_ON "TRUE"
  parameter \DSN_CAP_VERSION 4'0001
  parameter \ENABLE_MSG_ROUTE 11'00000000000
  parameter \ENABLE_RX_TD_ECRC_TRIM "FALSE"
  parameter \ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED "FALSE"
  parameter \ENTER_RVRY_EI_L0 "TRUE"
  parameter \EXIT_LOOPBACK_ON_EI "TRUE"
  parameter \EXPANSION_ROM 32'11111111111111111111000000000001
  parameter \EXT_CFG_CAP_PTR 6'111111
  parameter \EXT_CFG_XP_CAP_PTR 10'1111111111
  parameter \HEADER_TYPE 8'00000000
  parameter \INFER_EI 5'00000
  parameter \INTERRUPT_PIN 8'00000001
  parameter \INTERRUPT_STAT_AUTO "TRUE"
  parameter \IS_SWITCH "FALSE"
  parameter \LAST_CONFIG_DWORD 10'1111111111
  parameter \LINK_CAP_ASPM_OPTIONALITY "TRUE"
  parameter \LINK_CAP_ASPM_SUPPORT 1
  parameter \LINK_CAP_CLOCK_POWER_MANAGEMENT "FALSE"
  parameter \LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP "FALSE"
  parameter \LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP "FALSE"
  parameter \LINK_CAP_MAX_LINK_SPEED 4'0001
  parameter \LINK_CAP_MAX_LINK_WIDTH 6'001000
  parameter \LINK_CAP_RSVD_23 0
  parameter \LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE "FALSE"
  parameter \LINK_CONTROL_RCB 0
  parameter \LINK_CTRL2_DEEMPHASIS "FALSE"
  parameter \LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE "FALSE"
  parameter \LINK_CTRL2_TARGET_LINK_SPEED 4'0010
  parameter \LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \LL_ACK_TIMEOUT 15'000000000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_REPLAY_TIMEOUT 15'000000000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LTSSM_MAX_LINK_WIDTH 6'000001
  parameter \MPS_FORCE "FALSE"
  parameter \MSIX_BASE_PTR 8'10011100
  parameter \MSIX_CAP_ID 8'00010001
  parameter \MSIX_CAP_NEXTPTR 8'00000000
  parameter \MSIX_CAP_ON "FALSE"
  parameter \MSIX_CAP_PBA_BIR 0
  parameter \MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \MSIX_CAP_TABLE_BIR 0
  parameter \MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \MSI_BASE_PTR 8'01001000
  parameter \MSI_CAP_64_BIT_ADDR_CAPABLE "TRUE"
  parameter \MSI_CAP_ID 8'00000101
  parameter \MSI_CAP_MULTIMSGCAP 0
  parameter \MSI_CAP_MULTIMSG_EXTENSION 0
  parameter \MSI_CAP_NEXTPTR 8'01100000
  parameter \MSI_CAP_ON "FALSE"
  parameter \MSI_CAP_PER_VECTOR_MASKING_CAPABLE "TRUE"
  parameter \N_FTS_COMCLK_GEN1 255
  parameter \N_FTS_COMCLK_GEN2 255
  parameter \N_FTS_GEN1 255
  parameter \N_FTS_GEN2 255
  parameter \PCIE_BASE_PTR 8'01100000
  parameter \PCIE_CAP_CAPABILITY_ID 8'00010000
  parameter \PCIE_CAP_CAPABILITY_VERSION 4'0010
  parameter \PCIE_CAP_DEVICE_PORT_TYPE 4'0000
  parameter \PCIE_CAP_NEXTPTR 8'10011100
  parameter \PCIE_CAP_ON "TRUE"
  parameter \PCIE_CAP_RSVD_15_14 0
  parameter \PCIE_CAP_SLOT_IMPLEMENTED "FALSE"
  parameter \PCIE_REVISION 2
  parameter \PL_AUTO_CONFIG 0
  parameter \PL_FAST_TRAIN "FALSE"
  parameter \PM_ASPML0S_TIMEOUT 15'000000000000000
  parameter \PM_ASPML0S_TIMEOUT_EN "FALSE"
  parameter \PM_ASPML0S_TIMEOUT_FUNC 0
  parameter \PM_ASPM_FASTEXIT "FALSE"
  parameter \PM_BASE_PTR 8'01000000
  parameter \PM_CAP_AUXCURRENT 0
  parameter \PM_CAP_D1SUPPORT "TRUE"
  parameter \PM_CAP_D2SUPPORT "TRUE"
  parameter \PM_CAP_DSI "FALSE"
  parameter \PM_CAP_ID 8'00000001
  parameter \PM_CAP_NEXTPTR 8'01001000
  parameter \PM_CAP_ON "TRUE"
  parameter \PM_CAP_PMESUPPORT 5'01111
  parameter \PM_CAP_PME_CLOCK "FALSE"
  parameter \PM_CAP_RSVD_04 0
  parameter \PM_CAP_VERSION 3
  parameter \PM_CSR_B2B3 "FALSE"
  parameter \PM_CSR_BPCCEN "FALSE"
  parameter \PM_CSR_NOSOFTRST "TRUE"
  parameter \PM_DATA0 8'00000001
  parameter \PM_DATA1 8'00000001
  parameter \PM_DATA2 8'00000001
  parameter \PM_DATA3 8'00000001
  parameter \PM_DATA4 8'00000001
  parameter \PM_DATA5 8'00000001
  parameter \PM_DATA6 8'00000001
  parameter \PM_DATA7 8'00000001
  parameter \PM_DATA_SCALE0 2'01
  parameter \PM_DATA_SCALE1 2'01
  parameter \PM_DATA_SCALE2 2'01
  parameter \PM_DATA_SCALE3 2'01
  parameter \PM_DATA_SCALE4 2'01
  parameter \PM_DATA_SCALE5 2'01
  parameter \PM_DATA_SCALE6 2'01
  parameter \PM_DATA_SCALE7 2'01
  parameter \PM_MF "FALSE"
  parameter \RBAR_BASE_PTR 12'000101111000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR0 5'00000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR1 5'00000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR2 5'00000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR3 5'00000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR4 5'00000
  parameter \RBAR_CAP_CONTROL_ENCODEDBAR5 5'00000
  parameter \RBAR_CAP_ID 16'0000000000010101
  parameter \RBAR_CAP_INDEX0 3'000
  parameter \RBAR_CAP_INDEX1 3'000
  parameter \RBAR_CAP_INDEX2 3'000
  parameter \RBAR_CAP_INDEX3 3'000
  parameter \RBAR_CAP_INDEX4 3'000
  parameter \RBAR_CAP_INDEX5 3'000
  parameter \RBAR_CAP_NEXTPTR 12'000000000000
  parameter \RBAR_CAP_ON "FALSE"
  parameter \RBAR_CAP_SUP0 0
  parameter \RBAR_CAP_SUP1 0
  parameter \RBAR_CAP_SUP2 0
  parameter \RBAR_CAP_SUP3 0
  parameter \RBAR_CAP_SUP4 0
  parameter \RBAR_CAP_SUP5 0
  parameter \RBAR_CAP_VERSION 4'0001
  parameter \RBAR_NUM 3'001
  parameter \RECRC_CHK 0
  parameter \RECRC_CHK_TRIM "FALSE"
  parameter \ROOT_CAP_CRS_SW_VISIBILITY "FALSE"
  parameter \RP_AUTO_SPD 2'01
  parameter \RP_AUTO_SPD_LOOPCNT 5'11111
  parameter \SELECT_DLL_IF "FALSE"
  parameter \SIM_VERSION "1.0"
  parameter \SLOT_CAP_ATT_BUTTON_PRESENT "FALSE"
  parameter \SLOT_CAP_ATT_INDICATOR_PRESENT "FALSE"
  parameter \SLOT_CAP_ELEC_INTERLOCK_PRESENT "FALSE"
  parameter \SLOT_CAP_HOTPLUG_CAPABLE "FALSE"
  parameter \SLOT_CAP_HOTPLUG_SURPRISE "FALSE"
  parameter \SLOT_CAP_MRL_SENSOR_PRESENT "FALSE"
  parameter \SLOT_CAP_NO_CMD_COMPLETED_SUPPORT "FALSE"
  parameter \SLOT_CAP_PHYSICAL_SLOT_NUM 13'0000000000000
  parameter \SLOT_CAP_POWER_CONTROLLER_PRESENT "FALSE"
  parameter \SLOT_CAP_POWER_INDICATOR_PRESENT "FALSE"
  parameter \SLOT_CAP_SLOT_POWER_LIMIT_SCALE 0
  parameter \SLOT_CAP_SLOT_POWER_LIMIT_VALUE 8'00000000
  parameter \SPARE_BIT0 0
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 0
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SSL_MESSAGE_AUTO "FALSE"
  parameter \TECRC_EP_INV "FALSE"
  parameter \TL_RBYPASS "FALSE"
  parameter \TL_RX_RAM_RADDR_LATENCY 0
  parameter \TL_RX_RAM_RDATA_LATENCY 2
  parameter \TL_RX_RAM_WRITE_LATENCY 0
  parameter \TL_TFC_DISABLE "FALSE"
  parameter \TL_TX_CHECKS_DISABLE "FALSE"
  parameter \TL_TX_RAM_RADDR_LATENCY 0
  parameter \TL_TX_RAM_RDATA_LATENCY 2
  parameter \TL_TX_RAM_WRITE_LATENCY 0
  parameter \TRN_DW "FALSE"
  parameter \TRN_NP_FC "FALSE"
  parameter \UPCONFIG_CAPABLE "TRUE"
  parameter \UPSTREAM_FACING "TRUE"
  parameter \UR_ATOMIC "TRUE"
  parameter \UR_CFG1 "TRUE"
  parameter \UR_INV_REQ "TRUE"
  parameter \UR_PRS_RESPONSE "TRUE"
  parameter \USER_CLK2_DIV2 "FALSE"
  parameter \USER_CLK_FREQ 3
  parameter \USE_RID_PINS "FALSE"
  parameter \VC0_CPL_INFINITE "TRUE"
  parameter \VC0_RX_RAM_LIMIT 13'0001111111111
  parameter \VC0_TOTAL_CREDITS_CD 127
  parameter \VC0_TOTAL_CREDITS_CH 31
  parameter \VC0_TOTAL_CREDITS_NPD 24
  parameter \VC0_TOTAL_CREDITS_NPH 12
  parameter \VC0_TOTAL_CREDITS_PD 288
  parameter \VC0_TOTAL_CREDITS_PH 32
  parameter \VC0_TX_LASTPACKET 31
  parameter \VC_BASE_PTR 12'000100001100
  parameter \VC_CAP_ID 16'0000000000000010
  parameter \VC_CAP_NEXTPTR 12'000000000000
  parameter \VC_CAP_ON "FALSE"
  parameter \VC_CAP_REJECT_SNOOP_TRANSACTIONS "FALSE"
  parameter \VC_CAP_VERSION 4'0001
  parameter \VSEC_BASE_PTR 12'000100101000
  parameter \VSEC_CAP_HDR_ID 16'0001001000110100
  parameter \VSEC_CAP_HDR_LENGTH 12'000000011000
  parameter \VSEC_CAP_HDR_REVISION 4'0001
  parameter \VSEC_CAP_ID 16'0000000000001011
  parameter \VSEC_CAP_IS_LINK_VISIBLE "TRUE"
  parameter \VSEC_CAP_NEXTPTR 12'000101000000
  parameter \VSEC_CAP_ON "FALSE"
  parameter \VSEC_CAP_VERSION 4'0001
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21418.12-21418.29"
  wire output 1 \CFGAERECRCCHECKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21419.12-21419.27"
  wire output 2 \CFGAERECRCGENEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21812.17-21812.38"
  wire width 5 input 395 \CFGAERINTERRUPTMSGNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21420.12-21420.40"
  wire output 3 \CFGAERROOTERRCORRERRRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21421.12-21421.43"
  wire output 4 \CFGAERROOTERRCORRERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21422.12-21422.41"
  wire output 5 \CFGAERROOTERRFATALERRRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21423.12-21423.44"
  wire output 6 \CFGAERROOTERRFATALERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21424.12-21424.44"
  wire output 7 \CFGAERROOTERRNONFATALERRRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21425.12-21425.47"
  wire output 8 \CFGAERROOTERRNONFATALERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21426.12-21426.27"
  wire output 9 \CFGBRIDGESERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21427.12-21427.37"
  wire output 10 \CFGCOMMANDBUSMASTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21428.12-21428.38"
  wire output 11 \CFGCOMMANDINTERRUPTDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21429.12-21429.30"
  wire output 12 \CFGCOMMANDIOENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21430.12-21430.31"
  wire output 13 \CFGCOMMANDMEMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21431.12-21431.28"
  wire output 14 \CFGCOMMANDSERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21432.12-21432.38"
  wire output 15 \CFGDEVCONTROL2ARIFORWARDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21433.12-21433.43"
  wire output 16 \CFGDEVCONTROL2ATOMICEGRESSBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21434.12-21434.43"
  wire output 17 \CFGDEVCONTROL2ATOMICREQUESTEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21435.12-21435.39"
  wire output 18 \CFGDEVCONTROL2CPLTIMEOUTDIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21643.18-21643.45"
  wire width 4 output 226 \CFGDEVCONTROL2CPLTIMEOUTVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21436.12-21436.34"
  wire output 19 \CFGDEVCONTROL2IDOCPLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21437.12-21437.34"
  wire output 20 \CFGDEVCONTROL2IDOREQEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21438.12-21438.31"
  wire output 21 \CFGDEVCONTROL2LTREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21439.12-21439.40"
  wire output 22 \CFGDEVCONTROL2TLPPREFIXBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21440.12-21440.35"
  wire output 23 \CFGDEVCONTROLAUXPOWEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21441.12-21441.43"
  wire output 24 \CFGDEVCONTROLCORRERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21442.12-21442.33"
  wire output 25 \CFGDEVCONTROLENABLERO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21443.12-21443.33"
  wire output 26 \CFGDEVCONTROLEXTTAGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21444.12-21444.44"
  wire output 27 \CFGDEVCONTROLFATALERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21635.18-21635.41"
  wire width 3 output 218 \CFGDEVCONTROLMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21636.18-21636.41"
  wire width 3 output 219 \CFGDEVCONTROLMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21445.12-21445.44"
  wire output 28 \CFGDEVCONTROLNONFATALREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21446.12-21446.34"
  wire output 29 \CFGDEVCONTROLNOSNOOPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21447.12-21447.34"
  wire output 30 \CFGDEVCONTROLPHANTOMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21448.12-21448.41"
  wire output 31 \CFGDEVCONTROLURERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21770.18-21770.26"
  wire width 16 input 353 \CFGDEVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21449.12-21449.39"
  wire output 32 \CFGDEVSTATUSCORRERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21450.12-21450.40"
  wire output 33 \CFGDEVSTATUSFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21451.12-21451.43"
  wire output 34 \CFGDEVSTATUSNONFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21452.12-21452.34"
  wire output 35 \CFGDEVSTATUSURDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21820.17-21820.31"
  wire width 8 input 403 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21813.17-21813.34"
  wire width 5 input 396 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21796.17-21796.36"
  wire width 3 input 379 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21817.18-21817.24"
  wire width 64 input 400 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21662.11-21662.21"
  wire input 245 \CFGERRACSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21768.19-21768.37"
  wire width 128 input 351 \CFGERRAERHEADERLOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21453.12-21453.34"
  wire output 36 \CFGERRAERHEADERLOGSETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21663.11-21663.37"
  wire input 246 \CFGERRATOMICEGRESSBLOCKEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21664.11-21664.21"
  wire input 247 \CFGERRCORN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21665.11-21665.26"
  wire input 248 \CFGERRCPLABORTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21454.12-21454.25"
  wire output 37 \CFGERRCPLRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21666.11-21666.28"
  wire input 249 \CFGERRCPLTIMEOUTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21667.11-21667.29"
  wire input 250 \CFGERRCPLUNEXPECTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21668.11-21668.22"
  wire input 251 \CFGERRECRCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21669.11-21669.29"
  wire input 252 \CFGERRINTERNALCORN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21670.11-21670.31"
  wire input 253 \CFGERRINTERNALUNCORN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21671.11-21671.24"
  wire input 254 \CFGERRLOCKEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21672.11-21672.27"
  wire input 255 \CFGERRMALFORMEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21673.11-21673.27"
  wire input 256 \CFGERRMCBLOCKEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21674.11-21674.28"
  wire input 257 \CFGERRNORECOVERYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21675.11-21675.26"
  wire input 258 \CFGERRPOISONEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21676.11-21676.24"
  wire input 259 \CFGERRPOSTEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21811.18-21811.36"
  wire width 48 input 394 \CFGERRTLPCPLHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21677.11-21677.20"
  wire input 260 \CFGERRURN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21678.11-21678.33"
  wire input 261 \CFGFORCECOMMONCLOCKOFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21679.11-21679.33"
  wire input 262 \CFGFORCEEXTENDEDSYNCON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21797.17-21797.28"
  wire width 3 input 380 \CFGFORCEMPS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21680.11-21680.30"
  wire input 263 \CFGINTERRUPTASSERTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21821.17-21821.31"
  wire width 8 input 404 \CFGINTERRUPTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21657.18-21657.32"
  wire width 8 output 240 \CFGINTERRUPTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21637.18-21637.38"
  wire width 3 output 220 \CFGINTERRUPTMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21455.12-21455.33"
  wire output 38 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21456.12-21456.34"
  wire output 39 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21457.12-21457.30"
  wire output 40 \CFGINTERRUPTMSIXFM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21681.11-21681.24"
  wire input 264 \CFGINTERRUPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21458.12-21458.28"
  wire output 41 \CFGINTERRUPTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21682.11-21682.28"
  wire input 265 \CFGINTERRUPTSTATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21610.18-21610.43"
  wire width 2 output 193 \CFGLINKCONTROLASPMCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21459.12-21459.44"
  wire output 42 \CFGLINKCONTROLAUTOBANDWIDTHINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21460.12-21460.40"
  wire output 43 \CFGLINKCONTROLBANDWIDTHINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21461.12-21461.35"
  wire output 44 \CFGLINKCONTROLCLOCKPMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21462.12-21462.37"
  wire output 45 \CFGLINKCONTROLCOMMONCLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21463.12-21463.38"
  wire output 46 \CFGLINKCONTROLEXTENDEDSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21464.12-21464.40"
  wire output 47 \CFGLINKCONTROLHWAUTOWIDTHDIS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21465.12-21465.37"
  wire output 48 \CFGLINKCONTROLLINKDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21466.12-21466.29"
  wire output 49 \CFGLINKCONTROLRCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21467.12-21467.37"
  wire output 50 \CFGLINKCONTROLRETRAINLINK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21468.12-21468.44"
  wire output 51 \CFGLINKSTATUSAUTOBANDWIDTHSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21469.12-21469.40"
  wire output 52 \CFGLINKSTATUSBANDWIDTHSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21611.18-21611.43"
  wire width 2 output 194 \CFGLINKSTATUSCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21470.12-21470.34"
  wire output 53 \CFGLINKSTATUSDLLACTIVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21471.12-21471.37"
  wire output 54 \CFGLINKSTATUSLINKTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21644.18-21644.46"
  wire width 4 output 227 \CFGLINKSTATUSNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21810.17-21810.31"
  wire width 4 input 393 \CFGMGMTBYTEENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21808.18-21808.27"
  wire width 32 input 391 \CFGMGMTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21642.19-21642.28"
  wire width 32 output 225 \CFGMGMTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21825.17-21825.30"
  wire width 10 input 408 \CFGMGMTDWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21683.11-21683.23"
  wire input 266 \CFGMGMTRDENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21472.12-21472.28"
  wire output 55 \CFGMGMTRDWRDONEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21684.11-21684.23"
  wire input 267 \CFGMGMTWRENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21685.11-21685.29"
  wire input 268 \CFGMGMTWRREADONLYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21686.11-21686.29"
  wire input 269 \CFGMGMTWRRW1CASRWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21600.19-21600.29"
  wire width 16 output 183 \CFGMSGDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21473.12-21473.26"
  wire output 56 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21474.12-21474.36"
  wire output 57 \CFGMSGRECEIVEDASSERTINTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21475.12-21475.36"
  wire output 58 \CFGMSGRECEIVEDASSERTINTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21476.12-21476.36"
  wire output 59 \CFGMSGRECEIVEDASSERTINTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21477.12-21477.36"
  wire output 60 \CFGMSGRECEIVEDASSERTINTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21478.12-21478.38"
  wire output 61 \CFGMSGRECEIVEDDEASSERTINTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21479.12-21479.38"
  wire output 62 \CFGMSGRECEIVEDDEASSERTINTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21480.12-21480.38"
  wire output 63 \CFGMSGRECEIVEDDEASSERTINTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21481.12-21481.38"
  wire output 64 \CFGMSGRECEIVEDDEASSERTINTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21482.12-21482.32"
  wire output 65 \CFGMSGRECEIVEDERRCOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21483.12-21483.34"
  wire output 66 \CFGMSGRECEIVEDERRFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21484.12-21484.37"
  wire output 67 \CFGMSGRECEIVEDERRNONFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21485.12-21485.33"
  wire output 68 \CFGMSGRECEIVEDPMASNAK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21486.12-21486.31"
  wire output 69 \CFGMSGRECEIVEDPMETO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21487.12-21487.34"
  wire output 70 \CFGMSGRECEIVEDPMETOACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21488.12-21488.31"
  wire output 71 \CFGMSGRECEIVEDPMPME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21489.12-21489.43"
  wire output 72 \CFGMSGRECEIVEDSETSLOTPOWERLIMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21490.12-21490.32"
  wire output 73 \CFGMSGRECEIVEDUNLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21814.17-21814.42"
  wire width 5 input 397 \CFGPCIECAPINTERRUPTMSGNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21638.18-21638.34"
  wire width 3 output 221 \CFGPCIELINKSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21491.12-21491.25"
  wire output 74 \CFGPMCSRPMEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21492.12-21492.29"
  wire output 75 \CFGPMCSRPMESTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21612.18-21612.36"
  wire width 2 output 195 \CFGPMCSRPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21783.17-21783.32"
  wire width 2 input 366 \CFGPMFORCESTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21687.11-21687.29"
  wire input 270 \CFGPMFORCESTATEENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21688.11-21688.28"
  wire input 271 \CFGPMHALTASPML0SN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21689.11-21689.27"
  wire input 272 \CFGPMHALTASPML1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21493.12-21493.28"
  wire output 76 \CFGPMRCVASREQL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21494.12-21494.28"
  wire output 77 \CFGPMRCVENTERL1N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21495.12-21495.29"
  wire output 78 \CFGPMRCVENTERL23N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21496.12-21496.27"
  wire output 79 \CFGPMRCVREQACKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21690.11-21690.26"
  wire input 273 \CFGPMSENDPMETON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21691.11-21691.26"
  wire input 274 \CFGPMTURNOFFOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21692.11-21692.21"
  wire input 275 \CFGPMWAKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21822.17-21822.30"
  wire width 8 input 405 \CFGPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21823.17-21823.25"
  wire width 8 input 406 \CFGREVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21497.12-21497.34"
  wire output 80 \CFGROOTCONTROLPMEINTEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21498.12-21498.41"
  wire output 81 \CFGROOTCONTROLSYSERRCORRERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21499.12-21499.42"
  wire output 82 \CFGROOTCONTROLSYSERRFATALERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21500.12-21500.45"
  wire output 83 \CFGROOTCONTROLSYSERRNONFATALERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21501.12-21501.47"
  wire output 84 \CFGSLOTCONTROLELECTROMECHILCTLPULSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21771.18-21771.29"
  wire width 16 input 354 \CFGSUBSYSID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21772.18-21772.33"
  wire width 16 input 355 \CFGSUBSYSVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21502.12-21502.26"
  wire output 85 \CFGTRANSACTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21655.18-21655.36"
  wire width 7 output 238 \CFGTRANSACTIONADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21503.12-21503.30"
  wire output 86 \CFGTRANSACTIONTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21693.11-21693.25"
  wire input 276 \CFGTRNPENDINGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21656.18-21656.30"
  wire width 7 output 239 \CFGVCTCVCMAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21773.18-21773.27"
  wire width 16 input 356 \CFGVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21694.11-21694.17"
  wire input 277 \CMRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21695.11-21695.23"
  wire input 278 \CMSTICKYRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21784.17-21784.24"
  wire width 2 input 367 \DBGMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21504.12-21504.20"
  wire output 87 \DBGSCLRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21505.12-21505.20"
  wire output 88 \DBGSCLRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21506.12-21506.20"
  wire output 89 \DBGSCLRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21507.12-21507.20"
  wire output 90 \DBGSCLRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21508.12-21508.20"
  wire output 91 \DBGSCLRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21509.12-21509.20"
  wire output 92 \DBGSCLRF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21510.12-21510.20"
  wire output 93 \DBGSCLRG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21511.12-21511.20"
  wire output 94 \DBGSCLRH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21512.12-21512.20"
  wire output 95 \DBGSCLRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21513.12-21513.20"
  wire output 96 \DBGSCLRJ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21514.12-21514.20"
  wire output 97 \DBGSCLRK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21696.11-21696.21"
  wire input 279 \DBGSUBMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21649.19-21649.26"
  wire width 64 output 232 \DBGVECA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21650.19-21650.26"
  wire width 64 output 233 \DBGVECB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21590.19-21590.26"
  wire width 12 output 173 \DBGVECC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21697.11-21697.17"
  wire input 280 \DLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21824.17-21824.24"
  wire width 9 input 407 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21698.11-21698.17"
  wire input 281 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21774.18-21774.23"
  wire width 16 input 357 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21601.19-21601.24"
  wire width 16 output 184 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21699.11-21699.16"
  wire input 282 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21515.12-21515.18"
  wire output 98 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21700.11-21700.16"
  wire input 283 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21701.11-21701.22"
  wire input 284 \FUNCLVLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21516.12-21516.25"
  wire output 99 \LL2BADDLLPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21517.12-21517.24"
  wire output 100 \LL2BADTLPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21646.18-21646.31"
  wire width 5 output 229 \LL2LINKSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21518.12-21518.26"
  wire output 101 \LL2PROTOCOLERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21519.12-21519.26"
  wire output 102 \LL2RECEIVERERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21520.12-21520.26"
  wire output 103 \LL2REPLAYROERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21521.12-21521.26"
  wire output 104 \LL2REPLAYTOERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21702.11-21702.25"
  wire input 285 \LL2SENDASREQL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21703.11-21703.25"
  wire input 286 \LL2SENDENTERL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21704.11-21704.26"
  wire input 287 \LL2SENDENTERL23
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21705.11-21705.23"
  wire input 288 \LL2SENDPMACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21706.11-21706.24"
  wire input 289 \LL2SUSPENDNOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21522.12-21522.24"
  wire output 105 \LL2SUSPENDOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21523.12-21523.26"
  wire output 106 \LL2TFCINIT1SEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21524.12-21524.26"
  wire output 107 \LL2TFCINIT2SEQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21707.11-21707.20"
  wire input 290 \LL2TLPRCV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21525.12-21525.21"
  wire output 108 \LL2TXIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21526.12-21526.20"
  wire output 109 \LNKCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21596.19-21596.29"
  wire width 13 output 179 \MIMRXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21818.18-21818.28"
  wire width 68 input 401 \MIMRXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21527.12-21527.20"
  wire output 110 \MIMRXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21597.19-21597.29"
  wire width 13 output 180 \MIMRXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21653.19-21653.29"
  wire width 68 output 236 \MIMRXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21528.12-21528.20"
  wire output 111 \MIMRXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21598.19-21598.29"
  wire width 13 output 181 \MIMTXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21819.18-21819.28"
  wire width 69 input 402 \MIMTXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21529.12-21529.20"
  wire output 112 \MIMTXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21599.19-21599.29"
  wire width 13 output 182 \MIMTXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21654.19-21654.29"
  wire width 69 output 237 \MIMTXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21530.12-21530.20"
  wire output 113 \MIMTXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21708.11-21708.18"
  wire input 291 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21709.11-21709.31"
  wire input 292 \PIPERX0CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21785.17-21785.31"
  wire width 2 input 368 \PIPERX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21775.18-21775.29"
  wire width 16 input 358 \PIPERX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21710.11-21710.26"
  wire input 293 \PIPERX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21711.11-21711.27"
  wire input 294 \PIPERX0PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21531.12-21531.27"
  wire output 114 \PIPERX0POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21798.17-21798.30"
  wire width 3 input 381 \PIPERX0STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21712.11-21712.23"
  wire input 295 \PIPERX0VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21713.11-21713.31"
  wire input 296 \PIPERX1CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21786.17-21786.31"
  wire width 2 input 369 \PIPERX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21776.18-21776.29"
  wire width 16 input 359 \PIPERX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21714.11-21714.26"
  wire input 297 \PIPERX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21715.11-21715.27"
  wire input 298 \PIPERX1PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21532.12-21532.27"
  wire output 115 \PIPERX1POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21799.17-21799.30"
  wire width 3 input 382 \PIPERX1STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21716.11-21716.23"
  wire input 299 \PIPERX1VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21717.11-21717.31"
  wire input 300 \PIPERX2CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21787.17-21787.31"
  wire width 2 input 370 \PIPERX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21777.18-21777.29"
  wire width 16 input 360 \PIPERX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21718.11-21718.26"
  wire input 301 \PIPERX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21719.11-21719.27"
  wire input 302 \PIPERX2PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21533.12-21533.27"
  wire output 116 \PIPERX2POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21800.17-21800.30"
  wire width 3 input 383 \PIPERX2STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21720.11-21720.23"
  wire input 303 \PIPERX2VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21721.11-21721.31"
  wire input 304 \PIPERX3CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21788.17-21788.31"
  wire width 2 input 371 \PIPERX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21778.18-21778.29"
  wire width 16 input 361 \PIPERX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21722.11-21722.26"
  wire input 305 \PIPERX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21723.11-21723.27"
  wire input 306 \PIPERX3PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21534.12-21534.27"
  wire output 117 \PIPERX3POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21801.17-21801.30"
  wire width 3 input 384 \PIPERX3STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21724.11-21724.23"
  wire input 307 \PIPERX3VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21725.11-21725.31"
  wire input 308 \PIPERX4CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21789.17-21789.31"
  wire width 2 input 372 \PIPERX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21779.18-21779.29"
  wire width 16 input 362 \PIPERX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21726.11-21726.26"
  wire input 309 \PIPERX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21727.11-21727.27"
  wire input 310 \PIPERX4PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21535.12-21535.27"
  wire output 118 \PIPERX4POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21802.17-21802.30"
  wire width 3 input 385 \PIPERX4STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21728.11-21728.23"
  wire input 311 \PIPERX4VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21729.11-21729.31"
  wire input 312 \PIPERX5CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21790.17-21790.31"
  wire width 2 input 373 \PIPERX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21780.18-21780.29"
  wire width 16 input 363 \PIPERX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21730.11-21730.26"
  wire input 313 \PIPERX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21731.11-21731.27"
  wire input 314 \PIPERX5PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21536.12-21536.27"
  wire output 119 \PIPERX5POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21803.17-21803.30"
  wire width 3 input 386 \PIPERX5STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21732.11-21732.23"
  wire input 315 \PIPERX5VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21733.11-21733.31"
  wire input 316 \PIPERX6CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21791.17-21791.31"
  wire width 2 input 374 \PIPERX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21781.18-21781.29"
  wire width 16 input 364 \PIPERX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21734.11-21734.26"
  wire input 317 \PIPERX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21735.11-21735.27"
  wire input 318 \PIPERX6PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21537.12-21537.27"
  wire output 120 \PIPERX6POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21804.17-21804.30"
  wire width 3 input 387 \PIPERX6STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21736.11-21736.23"
  wire input 319 \PIPERX6VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21737.11-21737.31"
  wire input 320 \PIPERX7CHANISALIGNED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21792.17-21792.31"
  wire width 2 input 375 \PIPERX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21782.18-21782.29"
  wire width 16 input 365 \PIPERX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21738.11-21738.26"
  wire input 321 \PIPERX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21739.11-21739.27"
  wire input 322 \PIPERX7PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21538.12-21538.27"
  wire output 121 \PIPERX7POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21805.17-21805.30"
  wire width 3 input 388 \PIPERX7STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21740.11-21740.23"
  wire input 323 \PIPERX7VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21613.18-21613.32"
  wire width 2 output 196 \PIPETX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21539.12-21539.29"
  wire output 122 \PIPETX0COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21602.19-21602.30"
  wire width 16 output 185 \PIPETX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21540.12-21540.27"
  wire output 123 \PIPETX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21614.18-21614.34"
  wire width 2 output 197 \PIPETX0POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21615.18-21615.32"
  wire width 2 output 198 \PIPETX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21541.12-21541.29"
  wire output 124 \PIPETX1COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21603.19-21603.30"
  wire width 16 output 186 \PIPETX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21542.12-21542.27"
  wire output 125 \PIPETX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21616.18-21616.34"
  wire width 2 output 199 \PIPETX1POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21617.18-21617.32"
  wire width 2 output 200 \PIPETX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21543.12-21543.29"
  wire output 126 \PIPETX2COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21604.19-21604.30"
  wire width 16 output 187 \PIPETX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21544.12-21544.27"
  wire output 127 \PIPETX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21618.18-21618.34"
  wire width 2 output 201 \PIPETX2POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21619.18-21619.32"
  wire width 2 output 202 \PIPETX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21545.12-21545.29"
  wire output 128 \PIPETX3COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21605.19-21605.30"
  wire width 16 output 188 \PIPETX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21546.12-21546.27"
  wire output 129 \PIPETX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21620.18-21620.34"
  wire width 2 output 203 \PIPETX3POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21621.18-21621.32"
  wire width 2 output 204 \PIPETX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21547.12-21547.29"
  wire output 130 \PIPETX4COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21606.19-21606.30"
  wire width 16 output 189 \PIPETX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21548.12-21548.27"
  wire output 131 \PIPETX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21622.18-21622.34"
  wire width 2 output 205 \PIPETX4POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21623.18-21623.32"
  wire width 2 output 206 \PIPETX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21549.12-21549.29"
  wire output 132 \PIPETX5COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21607.19-21607.30"
  wire width 16 output 190 \PIPETX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21550.12-21550.27"
  wire output 133 \PIPETX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21624.18-21624.34"
  wire width 2 output 207 \PIPETX5POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21625.18-21625.32"
  wire width 2 output 208 \PIPETX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21551.12-21551.29"
  wire output 134 \PIPETX6COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21608.19-21608.30"
  wire width 16 output 191 \PIPETX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21552.12-21552.27"
  wire output 135 \PIPETX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21626.18-21626.34"
  wire width 2 output 209 \PIPETX6POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21627.18-21627.32"
  wire width 2 output 210 \PIPETX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21553.12-21553.29"
  wire output 136 \PIPETX7COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21609.19-21609.30"
  wire width 16 output 192 \PIPETX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21554.12-21554.27"
  wire output 137 \PIPETX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21628.18-21628.34"
  wire width 2 output 211 \PIPETX7POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21555.12-21555.24"
  wire output 138 \PIPETXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21639.18-21639.30"
  wire width 3 output 222 \PIPETXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21556.12-21556.22"
  wire output 139 \PIPETXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21557.12-21557.25"
  wire output 140 \PIPETXRCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21558.12-21558.23"
  wire output 141 \PIPETXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21815.17-21815.34"
  wire width 5 input 398 \PL2DIRECTEDLSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21559.12-21559.20"
  wire output 142 \PL2L0REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21560.12-21560.21"
  wire output 143 \PL2LINKUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21561.12-21561.26"
  wire output 144 \PL2RECEIVERERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21562.12-21562.23"
  wire output 145 \PL2RECOVERY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21563.12-21563.25"
  wire output 146 \PL2RXELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21629.18-21629.30"
  wire width 2 output 212 \PL2RXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21564.12-21564.24"
  wire output 147 \PL2SUSPENDOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21806.17-21806.26"
  wire width 3 input 389 \PLDBGMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21591.19-21591.27"
  wire width 12 output 174 \PLDBGVEC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21565.12-21565.32"
  wire output 148 \PLDIRECTEDCHANGEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21741.11-21741.30"
  wire input 324 \PLDIRECTEDLINKAUTON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21793.17-21793.37"
  wire width 2 input 376 \PLDIRECTEDLINKCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21742.11-21742.30"
  wire input 325 \PLDIRECTEDLINKSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21794.17-21794.36"
  wire width 2 input 377 \PLDIRECTEDLINKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21816.17-21816.35"
  wire width 6 input 399 \PLDIRECTEDLTSSMNEW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21743.11-21743.32"
  wire input 326 \PLDIRECTEDLTSSMNEWVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21744.11-21744.31"
  wire input 327 \PLDIRECTEDLTSSMSTALL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21745.11-21745.35"
  wire input 328 \PLDOWNSTREAMDEEMPHSOURCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21640.18-21640.36"
  wire width 3 output 223 \PLINITIALLINKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21630.18-21630.36"
  wire width 2 output 213 \PLLANEREVERSALMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21566.12-21566.25"
  wire output 149 \PLLINKGEN2CAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21567.12-21567.38"
  wire output 150 \PLLINKPARTNERGEN2SUPPORTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21568.12-21568.26"
  wire output 151 \PLLINKUPCFGCAP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21647.18-21647.30"
  wire width 6 output 230 \PLLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21569.12-21569.23"
  wire output 152 \PLPHYLNKUPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21570.12-21570.28"
  wire output 153 \PLRECEIVEDHOTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21746.11-21746.17"
  wire input 329 \PLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21631.18-21631.29"
  wire width 2 output 214 \PLRXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21571.12-21571.24"
  wire output 154 \PLSELLNKRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21632.18-21632.31"
  wire width 2 output 215 \PLSELLNKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21747.11-21747.27"
  wire input 330 \PLTRANSMITHOTRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21641.18-21641.29"
  wire width 3 output 224 \PLTXPMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21748.11-21748.33"
  wire input 331 \PLUPSTREAMPREFERDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21572.12-21572.31"
  wire output 155 \RECEIVEDFUNCLVLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21749.11-21749.18"
  wire input 332 \SYSRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21750.11-21750.36"
  wire input 333 \TL2ASPMSUSPENDCREDITCHECK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21573.12-21573.39"
  wire output 156 \TL2ASPMSUSPENDCREDITCHECKOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21574.12-21574.29"
  wire output 157 \TL2ASPMSUSPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21575.12-21575.22"
  wire output 158 \TL2ERRFCPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21651.19-21651.28"
  wire width 64 output 234 \TL2ERRHDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21576.12-21576.27"
  wire output 159 \TL2ERRMALFORMED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21577.12-21577.28"
  wire output 160 \TL2ERRRXOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21578.12-21578.27"
  wire output 161 \TL2PPMSUSPENDOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21751.11-21751.27"
  wire input 334 \TL2PPMSUSPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21752.11-21752.17"
  wire input 335 \TLRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21592.19-21592.28"
  wire width 12 output 175 \TRNFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21658.18-21658.27"
  wire width 8 output 241 \TRNFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21593.19-21593.27"
  wire width 12 output 176 \TRNFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21659.18-21659.26"
  wire width 8 output 242 \TRNFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21594.19-21594.26"
  wire width 12 output 177 \TRNFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21660.18-21660.25"
  wire width 8 output 243 \TRNFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21807.17-21807.25"
  wire width 3 input 390 \TRNFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21579.12-21579.20"
  wire output 162 \TRNLNKUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21661.18-21661.28"
  wire width 8 output 244 \TRNRBARHIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21595.20-21595.25"
  wire width 128 output 178 \TRNRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21652.19-21652.31"
  wire width 64 output 235 \TRNRDLLPDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21633.18-21633.32"
  wire width 2 output 216 \TRNRDLLPSRCRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21753.11-21753.21"
  wire input 336 \TRNRDSTRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21580.12-21580.23"
  wire output 163 \TRNRECRCERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21581.12-21581.19"
  wire output 164 \TRNREOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21582.12-21582.22"
  wire output 165 \TRNRERRFWD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21754.11-21754.21"
  wire input 337 \TRNRFCPRET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21755.11-21755.19"
  wire input 338 \TRNRNPOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21756.11-21756.20"
  wire input 339 \TRNRNPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21634.18-21634.25"
  wire width 2 output 217 \TRNRREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21583.12-21583.19"
  wire output 166 \TRNRSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21584.12-21584.22"
  wire output 167 \TRNRSRCDSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21585.12-21585.22"
  wire output 168 \TRNRSRCRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21648.18-21648.27"
  wire width 6 output 231 \TRNTBUFAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21757.11-21757.21"
  wire input 340 \TRNTCFGGNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21586.12-21586.22"
  wire output 169 \TRNTCFGREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21769.19-21769.24"
  wire width 128 input 352 \TRNTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21809.18-21809.30"
  wire width 32 input 392 \TRNTDLLPDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21587.12-21587.26"
  wire output 170 \TRNTDLLPDSTRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21758.11-21758.25"
  wire input 341 \TRNTDLLPSRCRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21645.18-21645.28"
  wire width 4 output 228 \TRNTDSTRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21759.11-21759.22"
  wire input 342 \TRNTECRCGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21760.11-21760.18"
  wire input 343 \TRNTEOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21588.12-21588.23"
  wire output 171 \TRNTERRDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21761.11-21761.21"
  wire input 344 \TRNTERRFWD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21795.17-21795.24"
  wire width 2 input 378 \TRNTREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21762.11-21762.18"
  wire input 345 \TRNTSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21763.11-21763.21"
  wire input 346 \TRNTSRCDSC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21764.11-21764.21"
  wire input 347 \TRNTSRCRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21765.11-21765.18"
  wire input 348 \TRNTSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21767.11-21767.18"
  wire input 350 \USERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21766.11-21766.19"
  wire input 349 \USERCLK2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21589.12-21589.20"
  wire output 172 \USERRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21828.1-22732.10"
module \PCIE_3_0
  parameter \ARI_CAP_ENABLE "FALSE"
  parameter \AXISTEN_IF_CC_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_CC_PARITY_CHK "TRUE"
  parameter \AXISTEN_IF_CQ_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_ENABLE_CLIENT_TAG "FALSE"
  parameter \AXISTEN_IF_ENABLE_MSG_ROUTE 18'000000000000000000
  parameter \AXISTEN_IF_ENABLE_RX_MSG_INTFC "FALSE"
  parameter \AXISTEN_IF_RC_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_RQ_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_RQ_PARITY_CHK "TRUE"
  parameter \AXISTEN_IF_WIDTH 2'10
  parameter \CRM_CORE_CLK_FREQ_500 "TRUE"
  parameter \CRM_USER_CLK_FREQ 2'10
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \GEN3_PCS_AUTO_REALIGN 2'01
  parameter \GEN3_PCS_RX_ELECIDLE_INTERNAL "TRUE"
  parameter \LL_ACK_TIMEOUT 9'000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_CPL_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_CPL_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_NP_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_NP_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_P_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_P_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_REPLAY_TIMEOUT 9'000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LTR_TX_MESSAGE_MINIMUM_INTERVAL 10'0011111010
  parameter \LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE "FALSE"
  parameter \LTR_TX_MESSAGE_ON_LTR_ENABLE "FALSE"
  parameter \PF0_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF0_ARI_CAP_VER 4'0001
  parameter \PF0_BAR0_APERTURE_SIZE 5'00011
  parameter \PF0_BAR0_CONTROL 3'100
  parameter \PF0_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_BAR1_CONTROL 3'000
  parameter \PF0_BAR2_APERTURE_SIZE 5'00011
  parameter \PF0_BAR2_CONTROL 3'100
  parameter \PF0_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_BAR3_CONTROL 3'000
  parameter \PF0_BAR4_APERTURE_SIZE 5'00011
  parameter \PF0_BAR4_CONTROL 3'100
  parameter \PF0_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_BAR5_CONTROL 3'000
  parameter \PF0_BIST_REGISTER 8'00000000
  parameter \PF0_CAPABILITY_POINTER 8'01010000
  parameter \PF0_CLASS_CODE 24'000000000000000000000000
  parameter \PF0_DEVICE_ID 16'0000000000000000
  parameter \PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE "TRUE"
  parameter \PF0_DEV_CAP2_LTR_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_OBFF_SUPPORT 2'00
  parameter \PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT "FALSE"
  parameter \PF0_DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \PF0_DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \PF0_DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "TRUE"
  parameter \PF0_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF0_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF0_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF0_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF0_DPA_CAP_VER 4'0001
  parameter \PF0_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF0_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF0_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF0_INTERRUPT_LINE 8'00000000
  parameter \PF0_INTERRUPT_PIN 3'001
  parameter \PF0_LINK_CAP_ASPM_SUPPORT 0
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \PF0_LTR_CAP_MAX_NOSNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_MAX_SNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_LTR_CAP_VER 4'0001
  parameter \PF0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSIX_CAP_PBA_BIR 0
  parameter \PF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF0_MSIX_CAP_TABLE_BIR 0
  parameter \PF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF0_MSI_CAP_MULTIMSGCAP 0
  parameter \PF0_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF0_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF0_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF0_PB_CAP_VER 4'0001
  parameter \PF0_PM_CAP_ID 8'00000001
  parameter \PF0_PM_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_PMESUPPORT_D0 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D1 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D3HOT "TRUE"
  parameter \PF0_PM_CAP_SUPP_D1_STATE "TRUE"
  parameter \PF0_PM_CAP_VER_ID 3'011
  parameter \PF0_PM_CSR_NOSOFTRESET "TRUE"
  parameter \PF0_RBAR_CAP_ENABLE "FALSE"
  parameter \PF0_RBAR_CAP_INDEX0 3'000
  parameter \PF0_RBAR_CAP_INDEX1 3'000
  parameter \PF0_RBAR_CAP_INDEX2 3'000
  parameter \PF0_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF0_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF0_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF0_RBAR_CAP_VER 4'0001
  parameter \PF0_RBAR_NUM 3'001
  parameter \PF0_REVISION_ID 8'00000000
  parameter \PF0_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR0_CONTROL 3'100
  parameter \PF0_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_SRIOV_BAR1_CONTROL 3'000
  parameter \PF0_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR2_CONTROL 3'100
  parameter \PF0_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR3_CONTROL 3'000
  parameter \PF0_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR4_CONTROL 3'100
  parameter \PF0_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR5_CONTROL 3'000
  parameter \PF0_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_VER 4'0001
  parameter \PF0_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF0_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF0_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF0_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF0_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_ENABLE "FALSE"
  parameter \PF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF0_TPHR_CAP_VER 4'0001
  parameter \PF0_VC_CAP_NEXTPTR 12'000000000000
  parameter \PF0_VC_CAP_VER 4'0001
  parameter \PF1_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF1_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF1_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF1_BAR0_APERTURE_SIZE 5'00011
  parameter \PF1_BAR0_CONTROL 3'100
  parameter \PF1_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_BAR1_CONTROL 3'000
  parameter \PF1_BAR2_APERTURE_SIZE 5'00011
  parameter \PF1_BAR2_CONTROL 3'100
  parameter \PF1_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_BAR3_CONTROL 3'000
  parameter \PF1_BAR4_APERTURE_SIZE 5'00011
  parameter \PF1_BAR4_CONTROL 3'100
  parameter \PF1_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_BAR5_CONTROL 3'000
  parameter \PF1_BIST_REGISTER 8'00000000
  parameter \PF1_CAPABILITY_POINTER 8'01010000
  parameter \PF1_CLASS_CODE 24'000000000000000000000000
  parameter \PF1_DEVICE_ID 16'0000000000000000
  parameter \PF1_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF1_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF1_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF1_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF1_DPA_CAP_VER 4'0001
  parameter \PF1_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF1_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF1_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF1_INTERRUPT_LINE 8'00000000
  parameter \PF1_INTERRUPT_PIN 3'001
  parameter \PF1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSIX_CAP_PBA_BIR 0
  parameter \PF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF1_MSIX_CAP_TABLE_BIR 0
  parameter \PF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF1_MSI_CAP_MULTIMSGCAP 0
  parameter \PF1_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF1_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF1_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF1_PB_CAP_VER 4'0001
  parameter \PF1_PM_CAP_ID 8'00000001
  parameter \PF1_PM_CAP_NEXTPTR 8'00000000
  parameter \PF1_PM_CAP_VER_ID 3'011
  parameter \PF1_RBAR_CAP_ENABLE "FALSE"
  parameter \PF1_RBAR_CAP_INDEX0 3'000
  parameter \PF1_RBAR_CAP_INDEX1 3'000
  parameter \PF1_RBAR_CAP_INDEX2 3'000
  parameter \PF1_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF1_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF1_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF1_RBAR_CAP_VER 4'0001
  parameter \PF1_RBAR_NUM 3'001
  parameter \PF1_REVISION_ID 8'00000000
  parameter \PF1_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR0_CONTROL 3'100
  parameter \PF1_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_SRIOV_BAR1_CONTROL 3'000
  parameter \PF1_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR2_CONTROL 3'100
  parameter \PF1_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR3_CONTROL 3'000
  parameter \PF1_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR4_CONTROL 3'100
  parameter \PF1_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR5_CONTROL 3'000
  parameter \PF1_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF1_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_VER 4'0001
  parameter \PF1_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF1_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF1_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF1_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF1_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF1_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF1_TPHR_CAP_ENABLE "FALSE"
  parameter \PF1_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF1_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF1_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF1_TPHR_CAP_VER 4'0001
  parameter \PL_DISABLE_EI_INFER_IN_L0 "FALSE"
  parameter \PL_DISABLE_GEN3_DC_BALANCE "FALSE"
  parameter \PL_DISABLE_SCRAMBLING "FALSE"
  parameter \PL_DISABLE_UPCONFIG_CAPABLE "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_COEFF_CHECK "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_PRESET_CHECK "FALSE"
  parameter \PL_EQ_ADAPT_ITER_COUNT 5'00010
  parameter \PL_EQ_ADAPT_REJECT_RETRY_COUNT 2'01
  parameter \PL_EQ_BYPASS_PHASE23 "FALSE"
  parameter \PL_EQ_SHORT_ADAPT_PHASE "FALSE"
  parameter \PL_LANE0_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE1_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE2_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE3_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE4_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE5_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE6_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE7_EQ_CONTROL 16'0011111100000000
  parameter \PL_LINK_CAP_MAX_LINK_SPEED 3'100
  parameter \PL_LINK_CAP_MAX_LINK_WIDTH 4'1000
  parameter \PL_N_FTS_COMCLK_GEN1 255
  parameter \PL_N_FTS_COMCLK_GEN2 255
  parameter \PL_N_FTS_COMCLK_GEN3 255
  parameter \PL_N_FTS_GEN1 255
  parameter \PL_N_FTS_GEN2 255
  parameter \PL_N_FTS_GEN3 255
  parameter \PL_SIM_FAST_LINK_TRAINING "FALSE"
  parameter \PL_UPSTREAM_FACING "TRUE"
  parameter \PM_ASPML0S_TIMEOUT 16'0000010111011100
  parameter \PM_ASPML1_ENTRY_DELAY 20'00000000000000000000
  parameter \PM_ENABLE_SLOT_POWER_CAPTURE "TRUE"
  parameter \PM_L1_REENTRY_DELAY 0
  parameter \PM_PME_SERVICE_TIMEOUT_DELAY 20'00011000011010100000
  parameter \PM_PME_TURNOFF_ACK_DELAY 16'0000000001100100
  parameter \SIM_VERSION "1.0"
  parameter \SPARE_BIT0 0
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 0
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SRIOV_CAP_ENABLE "FALSE"
  parameter \TL_COMPL_TIMEOUT_REG0 24'101111101011110000100000
  parameter \TL_COMPL_TIMEOUT_REG1 28'0000000000000000000000000000
  parameter \TL_CREDITS_CD 12'001111100000
  parameter \TL_CREDITS_CH 8'00100000
  parameter \TL_CREDITS_NPD 12'000000101000
  parameter \TL_CREDITS_NPH 8'00100000
  parameter \TL_CREDITS_PD 12'000110011000
  parameter \TL_CREDITS_PH 8'00100000
  parameter \TL_ENABLE_MESSAGE_RID_CHECK_ENABLE "TRUE"
  parameter \TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \TL_LEGACY_MODE_ENABLE "FALSE"
  parameter \TL_PF_ENABLE_REG "FALSE"
  parameter \TL_TAG_MGMT_ENABLE "TRUE"
  parameter \VF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF0_CAPABILITY_POINTER 8'01010000
  parameter \VF0_MSIX_CAP_PBA_BIR 0
  parameter \VF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF0_MSIX_CAP_TABLE_BIR 0
  parameter \VF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF0_MSI_CAP_MULTIMSGCAP 0
  parameter \VF0_PM_CAP_ID 8'00000001
  parameter \VF0_PM_CAP_NEXTPTR 8'00000000
  parameter \VF0_PM_CAP_VER_ID 3'011
  parameter \VF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF0_TPHR_CAP_ENABLE "FALSE"
  parameter \VF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF0_TPHR_CAP_VER 4'0001
  parameter \VF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF1_MSIX_CAP_PBA_BIR 0
  parameter \VF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF1_MSIX_CAP_TABLE_BIR 0
  parameter \VF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF1_MSI_CAP_MULTIMSGCAP 0
  parameter \VF1_PM_CAP_ID 8'00000001
  parameter \VF1_PM_CAP_NEXTPTR 8'00000000
  parameter \VF1_PM_CAP_VER_ID 3'011
  parameter \VF1_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF1_TPHR_CAP_ENABLE "FALSE"
  parameter \VF1_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF1_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF1_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF1_TPHR_CAP_VER 4'0001
  parameter \VF2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF2_MSIX_CAP_PBA_BIR 0
  parameter \VF2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF2_MSIX_CAP_TABLE_BIR 0
  parameter \VF2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF2_MSI_CAP_MULTIMSGCAP 0
  parameter \VF2_PM_CAP_ID 8'00000001
  parameter \VF2_PM_CAP_NEXTPTR 8'00000000
  parameter \VF2_PM_CAP_VER_ID 3'011
  parameter \VF2_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF2_TPHR_CAP_ENABLE "FALSE"
  parameter \VF2_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF2_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF2_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF2_TPHR_CAP_VER 4'0001
  parameter \VF3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF3_MSIX_CAP_PBA_BIR 0
  parameter \VF3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF3_MSIX_CAP_TABLE_BIR 0
  parameter \VF3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF3_MSI_CAP_MULTIMSGCAP 0
  parameter \VF3_PM_CAP_ID 8'00000001
  parameter \VF3_PM_CAP_NEXTPTR 8'00000000
  parameter \VF3_PM_CAP_VER_ID 3'011
  parameter \VF3_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF3_TPHR_CAP_ENABLE "FALSE"
  parameter \VF3_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF3_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF3_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF3_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF3_TPHR_CAP_VER 4'0001
  parameter \VF4_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF4_MSIX_CAP_PBA_BIR 0
  parameter \VF4_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF4_MSIX_CAP_TABLE_BIR 0
  parameter \VF4_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF4_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF4_MSI_CAP_MULTIMSGCAP 0
  parameter \VF4_PM_CAP_ID 8'00000001
  parameter \VF4_PM_CAP_NEXTPTR 8'00000000
  parameter \VF4_PM_CAP_VER_ID 3'011
  parameter \VF4_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF4_TPHR_CAP_ENABLE "FALSE"
  parameter \VF4_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF4_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF4_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF4_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF4_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF4_TPHR_CAP_VER 4'0001
  parameter \VF5_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF5_MSIX_CAP_PBA_BIR 0
  parameter \VF5_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF5_MSIX_CAP_TABLE_BIR 0
  parameter \VF5_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF5_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF5_MSI_CAP_MULTIMSGCAP 0
  parameter \VF5_PM_CAP_ID 8'00000001
  parameter \VF5_PM_CAP_NEXTPTR 8'00000000
  parameter \VF5_PM_CAP_VER_ID 3'011
  parameter \VF5_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF5_TPHR_CAP_ENABLE "FALSE"
  parameter \VF5_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF5_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF5_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF5_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF5_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF5_TPHR_CAP_VER 4'0001
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22522.11-22522.31"
  wire input 261 \CFGCONFIGSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22413.18-22413.33"
  wire width 3 output 152 \CFGCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22639.18-22639.26"
  wire width 16 input 378 \CFGDEVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22354.18-22354.38"
  wire width 2 output 93 \CFGDPASUBSTATECHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22725.17-22725.31"
  wire width 8 input 464 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22717.17-22717.34"
  wire width 5 input 456 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22684.17-22684.36"
  wire width 3 input 423 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22722.18-22722.24"
  wire width 64 input 461 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22726.17-22726.32"
  wire width 8 input 465 \CFGDSPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22523.11-22523.22"
  wire input 262 \CFGERRCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22262.12-22262.24"
  wire output 1 \CFGERRCOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22263.12-22263.26"
  wire output 2 \CFGERRFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22264.12-22264.29"
  wire output 3 \CFGERRNONFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22524.11-22524.24"
  wire input 263 \CFGERRUNCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22498.18-22498.38"
  wire width 8 output 237 \CFGEXTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22699.18-22699.32"
  wire width 32 input 438 \CFGEXTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22525.11-22525.30"
  wire input 264 \CFGEXTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22265.12-22265.30"
  wire output 4 \CFGEXTREADRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22513.18-22513.38"
  wire width 10 output 252 \CFGEXTREGISTERNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22438.18-22438.39"
  wire width 4 output 177 \CFGEXTWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22426.19-22426.34"
  wire width 32 output 165 \CFGEXTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22266.12-22266.31"
  wire output 5 \CFGEXTWRITERECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22343.19-22343.28"
  wire width 12 output 82 \CFGFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22499.18-22499.27"
  wire width 8 output 238 \CFGFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22344.19-22344.27"
  wire width 12 output 83 \CFGFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22500.18-22500.26"
  wire width 8 output 239 \CFGFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22345.19-22345.26"
  wire width 12 output 84 \CFGFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22501.18-22501.25"
  wire width 8 output 240 \CFGFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22685.17-22685.25"
  wire width 3 input 424 \CFGFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22661.17-22661.27"
  wire width 2 input 400 \CFGFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22355.18-22355.33"
  wire width 2 output 94 \CFGFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22468.18-22468.39"
  wire width 6 output 207 \CFGFUNCTIONPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22502.18-22502.35"
  wire width 8 output 241 \CFGFUNCTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22526.11-22526.24"
  wire input 265 \CFGHOTRESETIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22267.12-22267.26"
  wire output 6 \CFGHOTRESETOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22268.12-22268.30"
  wire output 7 \CFGINPUTUPDATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22527.11-22527.32"
  wire input 266 \CFGINPUTUPDATEREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22269.12-22269.31"
  wire output 8 \CFGINTERRUPTAOUTPUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22270.12-22270.31"
  wire output 9 \CFGINTERRUPTBOUTPUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22271.12-22271.31"
  wire output 10 \CFGINTERRUPTCOUTPUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22272.12-22272.31"
  wire output 11 \CFGINTERRUPTDOUTPUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22714.17-22714.32"
  wire width 4 input 453 \CFGINTERRUPTINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22686.17-22686.36"
  wire width 3 input 425 \CFGINTERRUPTMSIATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22427.19-22427.38"
  wire width 32 output 166 \CFGINTERRUPTMSIDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22356.18-22356.39"
  wire width 2 output 95 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22273.12-22273.31"
  wire output 12 \CFGINTERRUPTMSIFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22687.17-22687.46"
  wire width 3 input 426 \CFGINTERRUPTMSIFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22700.18-22700.36"
  wire width 32 input 439 \CFGINTERRUPTMSIINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22274.12-22274.37"
  wire output 13 \CFGINTERRUPTMSIMASKUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22469.18-22469.41"
  wire width 6 output 208 \CFGINTERRUPTMSIMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22723.18-22723.46"
  wire width 64 input 462 \CFGINTERRUPTMSIPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22715.17-22715.38"
  wire width 4 input 454 \CFGINTERRUPTMSISELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22275.12-22275.31"
  wire output 14 \CFGINTERRUPTMSISENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22528.11-22528.36"
  wire input 267 \CFGINTERRUPTMSITPHPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22731.17-22731.40"
  wire width 9 input 470 \CFGINTERRUPTMSITPHSTTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22662.17-22662.39"
  wire width 2 input 401 \CFGINTERRUPTMSITPHTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22470.18-22470.41"
  wire width 6 output 209 \CFGINTERRUPTMSIVFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22724.18-22724.41"
  wire width 64 input 463 \CFGINTERRUPTMSIXADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22701.18-22701.38"
  wire width 32 input 440 \CFGINTERRUPTMSIXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22357.18-22357.40"
  wire width 2 output 96 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22276.12-22276.32"
  wire output 15 \CFGINTERRUPTMSIXFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22529.11-22529.30"
  wire input 268 \CFGINTERRUPTMSIXINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22358.18-22358.38"
  wire width 2 output 97 \CFGINTERRUPTMSIXMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22277.12-22277.32"
  wire output 16 \CFGINTERRUPTMSIXSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22471.18-22471.42"
  wire width 6 output 210 \CFGINTERRUPTMSIXVFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22472.18-22472.40"
  wire width 6 output 211 \CFGINTERRUPTMSIXVFMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22663.17-22663.36"
  wire width 2 input 402 \CFGINTERRUPTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22278.12-22278.28"
  wire output 17 \CFGINTERRUPTSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22359.18-22359.35"
  wire width 2 output 98 \CFGLINKPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22530.11-22530.32"
  wire input 269 \CFGLINKTRAININGENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22279.12-22279.25"
  wire output 18 \CFGLOCALERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22280.12-22280.24"
  wire output 19 \CFGLTRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22473.18-22473.31"
  wire width 6 output 212 \CFGLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22414.18-22414.31"
  wire width 3 output 153 \CFGMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22415.18-22415.31"
  wire width 3 output 154 \CFGMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22281.12-22281.27"
  wire output 20 \CFGMCUPDATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22531.11-22531.29"
  wire input 270 \CFGMCUPDATEREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22660.18-22660.29"
  wire width 19 input 399 \CFGMGMTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22716.17-22716.34"
  wire width 4 input 455 \CFGMGMTBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22532.11-22532.22"
  wire input 271 \CFGMGMTREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22428.19-22428.34"
  wire width 32 output 167 \CFGMGMTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22282.12-22282.32"
  wire output 21 \CFGMGMTREADWRITEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22533.11-22533.35"
  wire input 272 \CFGMGMTTYPE1CFGREGACCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22534.11-22534.23"
  wire input 273 \CFGMGMTWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22702.18-22702.34"
  wire width 32 input 441 \CFGMGMTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22283.12-22283.26"
  wire output 22 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22503.18-22503.36"
  wire width 8 output 242 \CFGMSGRECEIVEDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22466.18-22466.36"
  wire width 5 output 205 \CFGMSGRECEIVEDTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22535.11-22535.25"
  wire input 274 \CFGMSGTRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22703.18-22703.36"
  wire width 32 input 442 \CFGMSGTRANSMITDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22284.12-22284.30"
  wire output 23 \CFGMSGTRANSMITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22688.17-22688.35"
  wire width 3 input 427 \CFGMSGTRANSMITTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22439.18-22439.36"
  wire width 4 output 178 \CFGNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22360.18-22360.31"
  wire width 2 output 99 \CFGOBFFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22689.17-22689.40"
  wire width 3 input 428 \CFGPERFUNCSTATUSCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22349.19-22349.39"
  wire width 16 output 88 \CFGPERFUNCSTATUSDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22690.17-22690.37"
  wire width 3 input 429 \CFGPERFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22536.11-22536.38"
  wire input 275 \CFGPERFUNCTIONOUTPUTREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22285.12-22285.36"
  wire output 24 \CFGPERFUNCTIONUPDATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22286.12-22286.26"
  wire output 25 \CFGPHYLINKDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22361.18-22361.34"
  wire width 2 output 100 \CFGPHYLINKSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22287.12-22287.29"
  wire output 26 \CFGPLSTATUSCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22537.11-22537.33"
  wire input 276 \CFGPOWERSTATECHANGEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22288.12-22288.40"
  wire output 27 \CFGPOWERSTATECHANGEINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22362.18-22362.30"
  wire width 2 output 101 \CFGRCBSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22538.11-22538.37"
  wire input 277 \CFGREQPMTRANSITIONL23READY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22727.17-22727.25"
  wire width 8 input 466 \CFGREVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22640.18-22640.29"
  wire width 16 input 379 \CFGSUBSYSID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22641.18-22641.33"
  wire width 16 input 380 \CFGSUBSYSVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22416.18-22416.35"
  wire width 3 output 155 \CFGTPHFUNCTIONNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22363.18-22363.39"
  wire width 2 output 102 \CFGTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22474.18-22474.30"
  wire width 6 output 213 \CFGTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22467.18-22467.34"
  wire width 5 output 206 \CFGTPHSTTADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22704.18-22704.35"
  wire width 32 input 443 \CFGTPHSTTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22539.11-22539.33"
  wire input 278 \CFGTPHSTTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22289.12-22289.31"
  wire output 28 \CFGTPHSTTREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22440.18-22440.41"
  wire width 4 output 179 \CFGTPHSTTWRITEBYTEVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22429.19-22429.37"
  wire width 32 output 168 \CFGTPHSTTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22290.12-22290.32"
  wire output 29 \CFGTPHSTTWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22642.18-22642.27"
  wire width 16 input 381 \CFGVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22719.17-22719.29"
  wire width 6 input 458 \CFGVFFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22475.18-22475.35"
  wire width 6 output 214 \CFGVFFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22352.19-22352.34"
  wire width 18 output 91 \CFGVFPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22346.19-22346.30"
  wire width 12 output 85 \CFGVFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22476.18-22476.41"
  wire width 6 output 215 \CFGVFTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22353.19-22353.33"
  wire width 18 output 92 \CFGVFTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22540.11-22540.18"
  wire input 279 \CORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22541.11-22541.34"
  wire input 280 \CORECLKMICOMPLETIONRAML
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22542.11-22542.34"
  wire input 281 \CORECLKMICOMPLETIONRAMU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22543.11-22543.29"
  wire input 282 \CORECLKMIREPLAYRAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22544.11-22544.30"
  wire input 283 \CORECLKMIREQUESTRAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22350.19-22350.29"
  wire width 16 output 89 \DBGDATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22635.18-22635.25"
  wire width 11 input 374 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22545.11-22545.17"
  wire input 284 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22643.18-22643.23"
  wire width 16 input 382 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22351.19-22351.24"
  wire width 16 output 90 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22546.11-22546.16"
  wire input 285 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22291.12-22291.18"
  wire output 30 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22547.11-22547.16"
  wire input 286 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22411.20-22411.32"
  wire width 256 output 150 \MAXISCQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22504.18-22504.30"
  wire width 8 output 243 \MAXISCQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22292.12-22292.24"
  wire output 31 \MAXISCQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22680.18-22680.31"
  wire width 22 input 419 \MAXISCQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22507.19-22507.31"
  wire width 85 output 246 \MAXISCQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22293.12-22293.25"
  wire output 32 \MAXISCQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22412.20-22412.32"
  wire width 256 output 151 \MAXISRCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22505.18-22505.30"
  wire width 8 output 244 \MAXISRCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22294.12-22294.24"
  wire output 33 \MAXISRCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22681.18-22681.31"
  wire width 22 input 420 \MAXISRCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22497.19-22497.31"
  wire width 75 output 236 \MAXISRCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22295.12-22295.25"
  wire output 34 \MAXISRCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22548.11-22548.21"
  wire input 287 \MGMTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22549.11-22549.27"
  wire input 288 \MGMTSTICKYRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22514.18-22514.46"
  wire width 10 output 253 \MICOMPLETIONRAMREADADDRESSAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22515.18-22515.46"
  wire width 10 output 254 \MICOMPLETIONRAMREADADDRESSAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22516.18-22516.46"
  wire width 10 output 255 \MICOMPLETIONRAMREADADDRESSBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22517.18-22517.46"
  wire width 10 output 256 \MICOMPLETIONRAMREADADDRESSBU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22636.19-22636.42"
  wire width 144 input 375 \MICOMPLETIONRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22441.18-22441.44"
  wire width 4 output 180 \MICOMPLETIONRAMREADENABLEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22442.18-22442.44"
  wire width 4 output 181 \MICOMPLETIONRAMREADENABLEU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22518.18-22518.47"
  wire width 10 output 257 \MICOMPLETIONRAMWRITEADDRESSAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22519.18-22519.47"
  wire width 10 output 258 \MICOMPLETIONRAMWRITEADDRESSAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22520.18-22520.47"
  wire width 10 output 259 \MICOMPLETIONRAMWRITEADDRESSBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22521.18-22521.47"
  wire width 10 output 260 \MICOMPLETIONRAMWRITEADDRESSBU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22495.19-22495.44"
  wire width 72 output 234 \MICOMPLETIONRAMWRITEDATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22496.19-22496.44"
  wire width 72 output 235 \MICOMPLETIONRAMWRITEDATAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22443.18-22443.45"
  wire width 4 output 182 \MICOMPLETIONRAMWRITEENABLEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22444.18-22444.45"
  wire width 4 output 183 \MICOMPLETIONRAMWRITEENABLEU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22508.18-22508.36"
  wire width 9 output 247 \MIREPLAYRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22637.19-22637.38"
  wire width 144 input 376 \MIREPLAYRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22364.18-22364.39"
  wire width 2 output 103 \MIREPLAYRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22347.20-22347.40"
  wire width 144 output 86 \MIREPLAYRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22365.18-22365.40"
  wire width 2 output 104 \MIREPLAYRAMWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22509.18-22509.42"
  wire width 9 output 248 \MIREQUESTRAMREADADDRESSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22510.18-22510.42"
  wire width 9 output 249 \MIREQUESTRAMREADADDRESSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22638.19-22638.39"
  wire width 144 input 377 \MIREQUESTRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22445.18-22445.40"
  wire width 4 output 184 \MIREQUESTRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22511.18-22511.43"
  wire width 9 output 250 \MIREQUESTRAMWRITEADDRESSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22512.18-22512.43"
  wire width 9 output 251 \MIREQUESTRAMWRITEADDRESSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22348.20-22348.41"
  wire width 144 output 87 \MIREQUESTRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22446.18-22446.41"
  wire width 4 output 185 \MIREQUESTRAMWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22550.11-22550.22"
  wire input 289 \PCIECQNPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22477.18-22477.34"
  wire width 6 output 216 \PCIECQNPREQCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22447.18-22447.30"
  wire width 4 output 186 \PCIERQSEQNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22296.12-22296.27"
  wire output 35 \PCIERQSEQNUMVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22478.18-22478.27"
  wire width 6 output 217 \PCIERQTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22366.18-22366.29"
  wire width 2 output 105 \PCIERQTAGAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22297.12-22297.24"
  wire output 36 \PCIERQTAGVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22367.18-22367.30"
  wire width 2 output 106 \PCIETFCNPDAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22368.18-22368.30"
  wire width 2 output 107 \PCIETFCNPHAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22551.11-22551.18"
  wire input 290 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22720.17-22720.25"
  wire width 6 input 459 \PIPEEQFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22721.17-22721.25"
  wire width 6 input 460 \PIPEEQLF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22552.11-22552.21"
  wire input 291 \PIPERESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22664.17-22664.31"
  wire width 2 input 403 \PIPERX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22705.18-22705.29"
  wire width 32 input 444 \PIPERX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22553.11-22553.27"
  wire input 292 \PIPERX0DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22554.11-22554.26"
  wire input 293 \PIPERX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22369.18-22369.34"
  wire width 2 output 108 \PIPERX0EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22555.11-22555.24"
  wire input 294 \PIPERX0EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22556.11-22556.31"
  wire input 295 \PIPERX0EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22479.18-22479.33"
  wire width 6 output 218 \PIPERX0EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22557.11-22557.29"
  wire input 296 \PIPERX0EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22644.18-22644.47"
  wire width 18 input 383 \PIPERX0EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22448.18-22448.37"
  wire width 4 output 187 \PIPERX0EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22417.18-22417.33"
  wire width 3 output 156 \PIPERX0EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22558.11-22558.27"
  wire input 297 \PIPERX0PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22298.12-22298.27"
  wire output 37 \PIPERX0POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22559.11-22559.28"
  wire input 298 \PIPERX0STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22691.17-22691.30"
  wire width 3 input 430 \PIPERX0STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22665.17-22665.34"
  wire width 2 input 404 \PIPERX0SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22560.11-22560.23"
  wire input 299 \PIPERX0VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22666.17-22666.31"
  wire width 2 input 405 \PIPERX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22706.18-22706.29"
  wire width 32 input 445 \PIPERX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22561.11-22561.27"
  wire input 300 \PIPERX1DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22562.11-22562.26"
  wire input 301 \PIPERX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22370.18-22370.34"
  wire width 2 output 109 \PIPERX1EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22563.11-22563.24"
  wire input 302 \PIPERX1EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22564.11-22564.31"
  wire input 303 \PIPERX1EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22480.18-22480.33"
  wire width 6 output 219 \PIPERX1EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22565.11-22565.29"
  wire input 304 \PIPERX1EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22645.18-22645.47"
  wire width 18 input 384 \PIPERX1EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22449.18-22449.37"
  wire width 4 output 188 \PIPERX1EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22418.18-22418.33"
  wire width 3 output 157 \PIPERX1EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22566.11-22566.27"
  wire input 305 \PIPERX1PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22299.12-22299.27"
  wire output 38 \PIPERX1POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22567.11-22567.28"
  wire input 306 \PIPERX1STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22692.17-22692.30"
  wire width 3 input 431 \PIPERX1STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22667.17-22667.34"
  wire width 2 input 406 \PIPERX1SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22568.11-22568.23"
  wire input 307 \PIPERX1VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22668.17-22668.31"
  wire width 2 input 407 \PIPERX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22707.18-22707.29"
  wire width 32 input 446 \PIPERX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22569.11-22569.27"
  wire input 308 \PIPERX2DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22570.11-22570.26"
  wire input 309 \PIPERX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22371.18-22371.34"
  wire width 2 output 110 \PIPERX2EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22571.11-22571.24"
  wire input 310 \PIPERX2EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22572.11-22572.31"
  wire input 311 \PIPERX2EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22481.18-22481.33"
  wire width 6 output 220 \PIPERX2EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22573.11-22573.29"
  wire input 312 \PIPERX2EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22646.18-22646.47"
  wire width 18 input 385 \PIPERX2EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22450.18-22450.37"
  wire width 4 output 189 \PIPERX2EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22419.18-22419.33"
  wire width 3 output 158 \PIPERX2EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22574.11-22574.27"
  wire input 313 \PIPERX2PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22300.12-22300.27"
  wire output 39 \PIPERX2POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22575.11-22575.28"
  wire input 314 \PIPERX2STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22693.17-22693.30"
  wire width 3 input 432 \PIPERX2STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22669.17-22669.34"
  wire width 2 input 408 \PIPERX2SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22576.11-22576.23"
  wire input 315 \PIPERX2VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22670.17-22670.31"
  wire width 2 input 409 \PIPERX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22708.18-22708.29"
  wire width 32 input 447 \PIPERX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22577.11-22577.27"
  wire input 316 \PIPERX3DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22578.11-22578.26"
  wire input 317 \PIPERX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22372.18-22372.34"
  wire width 2 output 111 \PIPERX3EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22579.11-22579.24"
  wire input 318 \PIPERX3EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22580.11-22580.31"
  wire input 319 \PIPERX3EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22482.18-22482.33"
  wire width 6 output 221 \PIPERX3EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22581.11-22581.29"
  wire input 320 \PIPERX3EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22647.18-22647.47"
  wire width 18 input 386 \PIPERX3EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22451.18-22451.37"
  wire width 4 output 190 \PIPERX3EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22420.18-22420.33"
  wire width 3 output 159 \PIPERX3EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22582.11-22582.27"
  wire input 321 \PIPERX3PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22301.12-22301.27"
  wire output 40 \PIPERX3POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22583.11-22583.28"
  wire input 322 \PIPERX3STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22694.17-22694.30"
  wire width 3 input 433 \PIPERX3STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22671.17-22671.34"
  wire width 2 input 410 \PIPERX3SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22584.11-22584.23"
  wire input 323 \PIPERX3VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22672.17-22672.31"
  wire width 2 input 411 \PIPERX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22709.18-22709.29"
  wire width 32 input 448 \PIPERX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22585.11-22585.27"
  wire input 324 \PIPERX4DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22586.11-22586.26"
  wire input 325 \PIPERX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22373.18-22373.34"
  wire width 2 output 112 \PIPERX4EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22587.11-22587.24"
  wire input 326 \PIPERX4EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22588.11-22588.31"
  wire input 327 \PIPERX4EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22483.18-22483.33"
  wire width 6 output 222 \PIPERX4EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22589.11-22589.29"
  wire input 328 \PIPERX4EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22648.18-22648.47"
  wire width 18 input 387 \PIPERX4EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22452.18-22452.37"
  wire width 4 output 191 \PIPERX4EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22421.18-22421.33"
  wire width 3 output 160 \PIPERX4EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22590.11-22590.27"
  wire input 329 \PIPERX4PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22302.12-22302.27"
  wire output 41 \PIPERX4POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22591.11-22591.28"
  wire input 330 \PIPERX4STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22695.17-22695.30"
  wire width 3 input 434 \PIPERX4STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22673.17-22673.34"
  wire width 2 input 412 \PIPERX4SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22592.11-22592.23"
  wire input 331 \PIPERX4VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22674.17-22674.31"
  wire width 2 input 413 \PIPERX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22710.18-22710.29"
  wire width 32 input 449 \PIPERX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22593.11-22593.27"
  wire input 332 \PIPERX5DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22594.11-22594.26"
  wire input 333 \PIPERX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22374.18-22374.34"
  wire width 2 output 113 \PIPERX5EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22595.11-22595.24"
  wire input 334 \PIPERX5EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22596.11-22596.31"
  wire input 335 \PIPERX5EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22484.18-22484.33"
  wire width 6 output 223 \PIPERX5EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22597.11-22597.29"
  wire input 336 \PIPERX5EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22649.18-22649.47"
  wire width 18 input 388 \PIPERX5EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22453.18-22453.37"
  wire width 4 output 192 \PIPERX5EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22422.18-22422.33"
  wire width 3 output 161 \PIPERX5EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22598.11-22598.27"
  wire input 337 \PIPERX5PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22303.12-22303.27"
  wire output 42 \PIPERX5POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22599.11-22599.28"
  wire input 338 \PIPERX5STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22696.17-22696.30"
  wire width 3 input 435 \PIPERX5STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22675.17-22675.34"
  wire width 2 input 414 \PIPERX5SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22600.11-22600.23"
  wire input 339 \PIPERX5VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22676.17-22676.31"
  wire width 2 input 415 \PIPERX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22711.18-22711.29"
  wire width 32 input 450 \PIPERX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22601.11-22601.27"
  wire input 340 \PIPERX6DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22602.11-22602.26"
  wire input 341 \PIPERX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22375.18-22375.34"
  wire width 2 output 114 \PIPERX6EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22603.11-22603.24"
  wire input 342 \PIPERX6EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22604.11-22604.31"
  wire input 343 \PIPERX6EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22485.18-22485.33"
  wire width 6 output 224 \PIPERX6EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22605.11-22605.29"
  wire input 344 \PIPERX6EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22650.18-22650.47"
  wire width 18 input 389 \PIPERX6EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22454.18-22454.37"
  wire width 4 output 193 \PIPERX6EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22423.18-22423.33"
  wire width 3 output 162 \PIPERX6EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22606.11-22606.27"
  wire input 345 \PIPERX6PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22304.12-22304.27"
  wire output 43 \PIPERX6POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22607.11-22607.28"
  wire input 346 \PIPERX6STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22697.17-22697.30"
  wire width 3 input 436 \PIPERX6STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22677.17-22677.34"
  wire width 2 input 416 \PIPERX6SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22608.11-22608.23"
  wire input 347 \PIPERX6VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22678.17-22678.31"
  wire width 2 input 417 \PIPERX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22712.18-22712.29"
  wire width 32 input 451 \PIPERX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22609.11-22609.27"
  wire input 348 \PIPERX7DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22610.11-22610.26"
  wire input 349 \PIPERX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22376.18-22376.34"
  wire width 2 output 115 \PIPERX7EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22611.11-22611.24"
  wire input 350 \PIPERX7EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22612.11-22612.31"
  wire input 351 \PIPERX7EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22486.18-22486.33"
  wire width 6 output 225 \PIPERX7EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22613.11-22613.29"
  wire input 352 \PIPERX7EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22651.18-22651.47"
  wire width 18 input 390 \PIPERX7EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22455.18-22455.37"
  wire width 4 output 194 \PIPERX7EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22424.18-22424.33"
  wire width 3 output 163 \PIPERX7EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22614.11-22614.27"
  wire input 353 \PIPERX7PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22305.12-22305.27"
  wire output 44 \PIPERX7POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22615.11-22615.28"
  wire input 354 \PIPERX7STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22698.17-22698.30"
  wire width 3 input 437 \PIPERX7STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22679.17-22679.34"
  wire width 2 input 418 \PIPERX7SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22616.11-22616.23"
  wire input 355 \PIPERX7VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22377.18-22377.32"
  wire width 2 output 116 \PIPETX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22306.12-22306.29"
  wire output 45 \PIPETX0COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22430.19-22430.30"
  wire width 32 output 169 \PIPETX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22307.12-22307.28"
  wire output 46 \PIPETX0DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22308.12-22308.27"
  wire output 47 \PIPETX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22652.18-22652.32"
  wire width 18 input 391 \PIPETX0EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22378.18-22378.34"
  wire width 2 output 117 \PIPETX0EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22487.18-22487.33"
  wire width 6 output 226 \PIPETX0EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22617.11-22617.24"
  wire input 356 \PIPETX0EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22456.18-22456.33"
  wire width 4 output 195 \PIPETX0EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22379.18-22379.34"
  wire width 2 output 118 \PIPETX0POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22309.12-22309.29"
  wire output 48 \PIPETX0STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22380.18-22380.35"
  wire width 2 output 119 \PIPETX0SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22381.18-22381.32"
  wire width 2 output 120 \PIPETX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22310.12-22310.29"
  wire output 49 \PIPETX1COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22431.19-22431.30"
  wire width 32 output 170 \PIPETX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22311.12-22311.28"
  wire output 50 \PIPETX1DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22312.12-22312.27"
  wire output 51 \PIPETX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22653.18-22653.32"
  wire width 18 input 392 \PIPETX1EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22382.18-22382.34"
  wire width 2 output 121 \PIPETX1EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22488.18-22488.33"
  wire width 6 output 227 \PIPETX1EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22618.11-22618.24"
  wire input 357 \PIPETX1EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22457.18-22457.33"
  wire width 4 output 196 \PIPETX1EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22383.18-22383.34"
  wire width 2 output 122 \PIPETX1POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22313.12-22313.29"
  wire output 52 \PIPETX1STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22384.18-22384.35"
  wire width 2 output 123 \PIPETX1SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22385.18-22385.32"
  wire width 2 output 124 \PIPETX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22314.12-22314.29"
  wire output 53 \PIPETX2COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22432.19-22432.30"
  wire width 32 output 171 \PIPETX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22315.12-22315.28"
  wire output 54 \PIPETX2DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22316.12-22316.27"
  wire output 55 \PIPETX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22654.18-22654.32"
  wire width 18 input 393 \PIPETX2EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22386.18-22386.34"
  wire width 2 output 125 \PIPETX2EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22489.18-22489.33"
  wire width 6 output 228 \PIPETX2EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22619.11-22619.24"
  wire input 358 \PIPETX2EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22458.18-22458.33"
  wire width 4 output 197 \PIPETX2EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22387.18-22387.34"
  wire width 2 output 126 \PIPETX2POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22317.12-22317.29"
  wire output 56 \PIPETX2STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22388.18-22388.35"
  wire width 2 output 127 \PIPETX2SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22389.18-22389.32"
  wire width 2 output 128 \PIPETX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22318.12-22318.29"
  wire output 57 \PIPETX3COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22433.19-22433.30"
  wire width 32 output 172 \PIPETX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22319.12-22319.28"
  wire output 58 \PIPETX3DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22320.12-22320.27"
  wire output 59 \PIPETX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22655.18-22655.32"
  wire width 18 input 394 \PIPETX3EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22390.18-22390.34"
  wire width 2 output 129 \PIPETX3EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22490.18-22490.33"
  wire width 6 output 229 \PIPETX3EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22620.11-22620.24"
  wire input 359 \PIPETX3EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22459.18-22459.33"
  wire width 4 output 198 \PIPETX3EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22391.18-22391.34"
  wire width 2 output 130 \PIPETX3POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22321.12-22321.29"
  wire output 60 \PIPETX3STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22392.18-22392.35"
  wire width 2 output 131 \PIPETX3SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22393.18-22393.32"
  wire width 2 output 132 \PIPETX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22322.12-22322.29"
  wire output 61 \PIPETX4COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22434.19-22434.30"
  wire width 32 output 173 \PIPETX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22323.12-22323.28"
  wire output 62 \PIPETX4DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22324.12-22324.27"
  wire output 63 \PIPETX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22656.18-22656.32"
  wire width 18 input 395 \PIPETX4EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22394.18-22394.34"
  wire width 2 output 133 \PIPETX4EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22491.18-22491.33"
  wire width 6 output 230 \PIPETX4EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22621.11-22621.24"
  wire input 360 \PIPETX4EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22460.18-22460.33"
  wire width 4 output 199 \PIPETX4EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22395.18-22395.34"
  wire width 2 output 134 \PIPETX4POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22325.12-22325.29"
  wire output 64 \PIPETX4STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22396.18-22396.35"
  wire width 2 output 135 \PIPETX4SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22397.18-22397.32"
  wire width 2 output 136 \PIPETX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22326.12-22326.29"
  wire output 65 \PIPETX5COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22435.19-22435.30"
  wire width 32 output 174 \PIPETX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22327.12-22327.28"
  wire output 66 \PIPETX5DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22328.12-22328.27"
  wire output 67 \PIPETX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22657.18-22657.32"
  wire width 18 input 396 \PIPETX5EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22398.18-22398.34"
  wire width 2 output 137 \PIPETX5EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22492.18-22492.33"
  wire width 6 output 231 \PIPETX5EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22622.11-22622.24"
  wire input 361 \PIPETX5EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22461.18-22461.33"
  wire width 4 output 200 \PIPETX5EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22399.18-22399.34"
  wire width 2 output 138 \PIPETX5POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22329.12-22329.29"
  wire output 68 \PIPETX5STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22400.18-22400.35"
  wire width 2 output 139 \PIPETX5SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22401.18-22401.32"
  wire width 2 output 140 \PIPETX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22330.12-22330.29"
  wire output 69 \PIPETX6COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22436.19-22436.30"
  wire width 32 output 175 \PIPETX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22331.12-22331.28"
  wire output 70 \PIPETX6DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22332.12-22332.27"
  wire output 71 \PIPETX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22658.18-22658.32"
  wire width 18 input 397 \PIPETX6EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22402.18-22402.34"
  wire width 2 output 141 \PIPETX6EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22493.18-22493.33"
  wire width 6 output 232 \PIPETX6EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22623.11-22623.24"
  wire input 362 \PIPETX6EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22462.18-22462.33"
  wire width 4 output 201 \PIPETX6EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22403.18-22403.34"
  wire width 2 output 142 \PIPETX6POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22333.12-22333.29"
  wire output 72 \PIPETX6STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22404.18-22404.35"
  wire width 2 output 143 \PIPETX6SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22405.18-22405.32"
  wire width 2 output 144 \PIPETX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22334.12-22334.29"
  wire output 73 \PIPETX7COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22437.19-22437.30"
  wire width 32 output 176 \PIPETX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22335.12-22335.28"
  wire output 74 \PIPETX7DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22336.12-22336.27"
  wire output 75 \PIPETX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22659.18-22659.32"
  wire width 18 input 398 \PIPETX7EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22406.18-22406.34"
  wire width 2 output 145 \PIPETX7EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22494.18-22494.33"
  wire width 6 output 233 \PIPETX7EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22624.11-22624.24"
  wire input 363 \PIPETX7EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22463.18-22463.33"
  wire width 4 output 202 \PIPETX7EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22407.18-22407.34"
  wire width 2 output 146 \PIPETX7POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22337.12-22337.29"
  wire output 76 \PIPETX7STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22408.18-22408.35"
  wire width 2 output 147 \PIPETX7SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22338.12-22338.24"
  wire output 77 \PIPETXDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22425.18-22425.30"
  wire width 3 output 164 \PIPETXMARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22409.18-22409.28"
  wire width 2 output 148 \PIPETXRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22339.12-22339.25"
  wire output 78 \PIPETXRCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22340.12-22340.23"
  wire output 79 \PIPETXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22341.12-22341.23"
  wire output 80 \PIPETXSWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22625.11-22625.29"
  wire input 364 \PLDISABLESCRAMBLER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22342.12-22342.26"
  wire output 81 \PLEQINPROGRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22410.18-22410.27"
  wire width 2 output 149 \PLEQPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22626.11-22626.30"
  wire input 365 \PLEQRESETEIEOSCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22627.11-22627.27"
  wire input 366 \PLGEN3PCSDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22506.18-22506.34"
  wire width 8 output 245 \PLGEN3PCSRXSLIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22728.17-22728.36"
  wire width 8 input 467 \PLGEN3PCSRXSYNCDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22628.11-22628.17"
  wire input 367 \RECCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22629.11-22629.17"
  wire input 368 \RESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22682.19-22682.31"
  wire width 256 input 421 \SAXISCCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22729.17-22729.29"
  wire width 8 input 468 \SAXISCCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22630.11-22630.23"
  wire input 369 \SAXISCCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22464.18-22464.31"
  wire width 4 output 203 \SAXISCCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22713.18-22713.30"
  wire width 33 input 452 \SAXISCCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22631.11-22631.24"
  wire input 370 \SAXISCCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22683.19-22683.31"
  wire width 256 input 422 \SAXISRQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22730.17-22730.29"
  wire width 8 input 469 \SAXISRQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22632.11-22632.23"
  wire input 371 \SAXISRQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22465.18-22465.31"
  wire width 4 output 204 \SAXISRQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22718.18-22718.30"
  wire width 60 input 457 \SAXISRQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22633.11-22633.24"
  wire input 372 \SAXISRQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22634.11-22634.18"
  wire input 373 \USERCLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22734.1-24000.10"
module \PCIE_3_1
  parameter \ARI_CAP_ENABLE "FALSE"
  parameter \AXISTEN_IF_CC_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_CC_PARITY_CHK "TRUE"
  parameter \AXISTEN_IF_CQ_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_ENABLE_CLIENT_TAG "FALSE"
  parameter \AXISTEN_IF_ENABLE_MSG_ROUTE 18'000000000000000000
  parameter \AXISTEN_IF_ENABLE_RX_MSG_INTFC "FALSE"
  parameter \AXISTEN_IF_RC_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_RC_STRADDLE "FALSE"
  parameter \AXISTEN_IF_RQ_ALIGNMENT_MODE "FALSE"
  parameter \AXISTEN_IF_RQ_PARITY_CHK "TRUE"
  parameter \AXISTEN_IF_WIDTH 2'10
  parameter \CRM_CORE_CLK_FREQ_500 "TRUE"
  parameter \CRM_USER_CLK_FREQ 2'10
  parameter \DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE "FALSE"
  parameter \DEBUG_PL_DISABLE_EI_INFER_IN_L0 "FALSE"
  parameter \DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS "FALSE"
  parameter \DNSTREAM_LINK_NUM 8'00000000
  parameter \LL_ACK_TIMEOUT 9'000000000
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_ACK_TIMEOUT_FUNC 0
  parameter \LL_CPL_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_CPL_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_NP_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_NP_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_P_FC_UPDATE_TIMER 16'0000000000000000
  parameter \LL_P_FC_UPDATE_TIMER_OVERRIDE "FALSE"
  parameter \LL_REPLAY_TIMEOUT 9'000000000
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT_FUNC 0
  parameter \LTR_TX_MESSAGE_MINIMUM_INTERVAL 10'0011111010
  parameter \LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE "FALSE"
  parameter \LTR_TX_MESSAGE_ON_LTR_ENABLE "FALSE"
  parameter \MCAP_CAP_NEXTPTR 12'000000000000
  parameter \MCAP_CONFIGURE_OVERRIDE "FALSE"
  parameter \MCAP_ENABLE "FALSE"
  parameter \MCAP_EOS_DESIGN_SWITCH "FALSE"
  parameter \MCAP_FPGA_BITSTREAM_VERSION 0
  parameter \MCAP_GATE_IO_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INPUT_GATE_DESIGN_SWITCH "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_EOS "FALSE"
  parameter \MCAP_INTERRUPT_ON_MCAP_ERROR "FALSE"
  parameter \MCAP_VSEC_ID 16'0000000000000000
  parameter \MCAP_VSEC_LEN 12'000000101100
  parameter \MCAP_VSEC_REV 4'0000
  parameter \PF0_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF0_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF0_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF0_ARI_CAP_VER 4'0001
  parameter \PF0_BAR0_APERTURE_SIZE 6'000011
  parameter \PF0_BAR0_CONTROL 3'100
  parameter \PF0_BAR1_APERTURE_SIZE 6'000000
  parameter \PF0_BAR1_CONTROL 3'000
  parameter \PF0_BAR2_APERTURE_SIZE 5'00011
  parameter \PF0_BAR2_CONTROL 3'100
  parameter \PF0_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_BAR3_CONTROL 3'000
  parameter \PF0_BAR4_APERTURE_SIZE 5'00011
  parameter \PF0_BAR4_CONTROL 3'100
  parameter \PF0_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_BAR5_CONTROL 3'000
  parameter \PF0_BIST_REGISTER 8'00000000
  parameter \PF0_CAPABILITY_POINTER 8'01010000
  parameter \PF0_CLASS_CODE 24'000000000000000000000000
  parameter \PF0_DEVICE_ID 16'0000000000000000
  parameter \PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_ARI_FORWARD_ENABLE "FALSE"
  parameter \PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE "TRUE"
  parameter \PF0_DEV_CAP2_LTR_SUPPORT "TRUE"
  parameter \PF0_DEV_CAP2_OBFF_SUPPORT 2'00
  parameter \PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT "FALSE"
  parameter \PF0_DEV_CAP_ENDPOINT_L0S_LATENCY 0
  parameter \PF0_DEV_CAP_ENDPOINT_L1_LATENCY 0
  parameter \PF0_DEV_CAP_EXT_TAG_SUPPORTED "TRUE"
  parameter \PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE "TRUE"
  parameter \PF0_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF0_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF0_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF0_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF0_DPA_CAP_VER 4'0001
  parameter \PF0_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF0_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF0_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF0_INTERRUPT_LINE 8'00000000
  parameter \PF0_INTERRUPT_PIN 3'001
  parameter \PF0_LINK_CAP_ASPM_SUPPORT 0
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 7
  parameter \PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 7
  parameter \PF0_LINK_STATUS_SLOT_CLOCK_CONFIG "TRUE"
  parameter \PF0_LTR_CAP_MAX_NOSNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_MAX_SNOOP_LAT 10'0000000000
  parameter \PF0_LTR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_LTR_CAP_VER 4'0001
  parameter \PF0_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSIX_CAP_PBA_BIR 0
  parameter \PF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF0_MSIX_CAP_TABLE_BIR 0
  parameter \PF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF0_MSI_CAP_MULTIMSGCAP 0
  parameter \PF0_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF0_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF0_PB_CAP_DATA_REG_D0 0
  parameter \PF0_PB_CAP_DATA_REG_D0_SUSTAINED 0
  parameter \PF0_PB_CAP_DATA_REG_D1 0
  parameter \PF0_PB_CAP_DATA_REG_D3HOT 0
  parameter \PF0_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF0_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF0_PB_CAP_VER 4'0001
  parameter \PF0_PM_CAP_ID 8'00000001
  parameter \PF0_PM_CAP_NEXTPTR 8'00000000
  parameter \PF0_PM_CAP_PMESUPPORT_D0 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D1 "TRUE"
  parameter \PF0_PM_CAP_PMESUPPORT_D3HOT "TRUE"
  parameter \PF0_PM_CAP_SUPP_D1_STATE "TRUE"
  parameter \PF0_PM_CAP_VER_ID 3'011
  parameter \PF0_PM_CSR_NOSOFTRESET "TRUE"
  parameter \PF0_RBAR_CAP_ENABLE "FALSE"
  parameter \PF0_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF0_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF0_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF0_RBAR_CAP_VER 4'0001
  parameter \PF0_RBAR_CONTROL_INDEX0 3'000
  parameter \PF0_RBAR_CONTROL_INDEX1 3'000
  parameter \PF0_RBAR_CONTROL_INDEX2 3'000
  parameter \PF0_RBAR_CONTROL_SIZE0 5'00000
  parameter \PF0_RBAR_CONTROL_SIZE1 5'00000
  parameter \PF0_RBAR_CONTROL_SIZE2 5'00000
  parameter \PF0_RBAR_NUM 3'001
  parameter \PF0_REVISION_ID 8'00000000
  parameter \PF0_SECONDARY_PCIE_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR0_CONTROL 3'100
  parameter \PF0_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF0_SRIOV_BAR1_CONTROL 3'000
  parameter \PF0_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR2_CONTROL 3'100
  parameter \PF0_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR3_CONTROL 3'000
  parameter \PF0_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR4_CONTROL 3'100
  parameter \PF0_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF0_SRIOV_BAR5_CONTROL 3'000
  parameter \PF0_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF0_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF0_SRIOV_CAP_VER 4'0001
  parameter \PF0_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF0_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF0_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF0_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF0_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_ENABLE "FALSE"
  parameter \PF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF0_TPHR_CAP_VER 4'0001
  parameter \PF0_VC_CAP_ENABLE "FALSE"
  parameter \PF0_VC_CAP_NEXTPTR 12'000000000000
  parameter \PF0_VC_CAP_VER 4'0001
  parameter \PF1_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF1_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF1_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF1_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF1_BAR0_APERTURE_SIZE 6'000011
  parameter \PF1_BAR0_CONTROL 3'100
  parameter \PF1_BAR1_APERTURE_SIZE 6'000000
  parameter \PF1_BAR1_CONTROL 3'000
  parameter \PF1_BAR2_APERTURE_SIZE 5'00011
  parameter \PF1_BAR2_CONTROL 3'100
  parameter \PF1_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_BAR3_CONTROL 3'000
  parameter \PF1_BAR4_APERTURE_SIZE 5'00011
  parameter \PF1_BAR4_CONTROL 3'100
  parameter \PF1_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_BAR5_CONTROL 3'000
  parameter \PF1_BIST_REGISTER 8'00000000
  parameter \PF1_CAPABILITY_POINTER 8'01010000
  parameter \PF1_CLASS_CODE 24'000000000000000000000000
  parameter \PF1_DEVICE_ID 16'0000000000000000
  parameter \PF1_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF1_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF1_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF1_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF1_DPA_CAP_VER 4'0001
  parameter \PF1_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF1_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF1_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF1_INTERRUPT_LINE 8'00000000
  parameter \PF1_INTERRUPT_PIN 3'001
  parameter \PF1_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSIX_CAP_PBA_BIR 0
  parameter \PF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF1_MSIX_CAP_TABLE_BIR 0
  parameter \PF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF1_MSI_CAP_MULTIMSGCAP 0
  parameter \PF1_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF1_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF1_PB_CAP_DATA_REG_D0 0
  parameter \PF1_PB_CAP_DATA_REG_D0_SUSTAINED 0
  parameter \PF1_PB_CAP_DATA_REG_D1 0
  parameter \PF1_PB_CAP_DATA_REG_D3HOT 0
  parameter \PF1_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF1_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF1_PB_CAP_VER 4'0001
  parameter \PF1_PM_CAP_ID 8'00000001
  parameter \PF1_PM_CAP_NEXTPTR 8'00000000
  parameter \PF1_PM_CAP_VER_ID 3'011
  parameter \PF1_RBAR_CAP_ENABLE "FALSE"
  parameter \PF1_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF1_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF1_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF1_RBAR_CAP_VER 4'0001
  parameter \PF1_RBAR_CONTROL_INDEX0 3'000
  parameter \PF1_RBAR_CONTROL_INDEX1 3'000
  parameter \PF1_RBAR_CONTROL_INDEX2 3'000
  parameter \PF1_RBAR_CONTROL_SIZE0 5'00000
  parameter \PF1_RBAR_CONTROL_SIZE1 5'00000
  parameter \PF1_RBAR_CONTROL_SIZE2 5'00000
  parameter \PF1_RBAR_NUM 3'001
  parameter \PF1_REVISION_ID 8'00000000
  parameter \PF1_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR0_CONTROL 3'100
  parameter \PF1_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF1_SRIOV_BAR1_CONTROL 3'000
  parameter \PF1_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR2_CONTROL 3'100
  parameter \PF1_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR3_CONTROL 3'000
  parameter \PF1_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR4_CONTROL 3'100
  parameter \PF1_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF1_SRIOV_BAR5_CONTROL 3'000
  parameter \PF1_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF1_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF1_SRIOV_CAP_VER 4'0001
  parameter \PF1_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF1_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF1_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF1_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF1_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF1_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF1_TPHR_CAP_ENABLE "FALSE"
  parameter \PF1_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF1_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF1_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF1_TPHR_CAP_VER 4'0001
  parameter \PF2_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF2_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF2_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF2_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF2_BAR0_APERTURE_SIZE 6'000011
  parameter \PF2_BAR0_CONTROL 3'100
  parameter \PF2_BAR1_APERTURE_SIZE 6'000000
  parameter \PF2_BAR1_CONTROL 3'000
  parameter \PF2_BAR2_APERTURE_SIZE 5'00011
  parameter \PF2_BAR2_CONTROL 3'100
  parameter \PF2_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_BAR3_CONTROL 3'000
  parameter \PF2_BAR4_APERTURE_SIZE 5'00011
  parameter \PF2_BAR4_CONTROL 3'100
  parameter \PF2_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_BAR5_CONTROL 3'000
  parameter \PF2_BIST_REGISTER 8'00000000
  parameter \PF2_CAPABILITY_POINTER 8'01010000
  parameter \PF2_CLASS_CODE 24'000000000000000000000000
  parameter \PF2_DEVICE_ID 16'0000000000000000
  parameter \PF2_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF2_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF2_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF2_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF2_DPA_CAP_VER 4'0001
  parameter \PF2_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF2_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF2_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF2_INTERRUPT_LINE 8'00000000
  parameter \PF2_INTERRUPT_PIN 3'001
  parameter \PF2_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSIX_CAP_PBA_BIR 0
  parameter \PF2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF2_MSIX_CAP_TABLE_BIR 0
  parameter \PF2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF2_MSI_CAP_MULTIMSGCAP 0
  parameter \PF2_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF2_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF2_PB_CAP_DATA_REG_D0 0
  parameter \PF2_PB_CAP_DATA_REG_D0_SUSTAINED 0
  parameter \PF2_PB_CAP_DATA_REG_D1 0
  parameter \PF2_PB_CAP_DATA_REG_D3HOT 0
  parameter \PF2_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF2_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF2_PB_CAP_VER 4'0001
  parameter \PF2_PM_CAP_ID 8'00000001
  parameter \PF2_PM_CAP_NEXTPTR 8'00000000
  parameter \PF2_PM_CAP_VER_ID 3'011
  parameter \PF2_RBAR_CAP_ENABLE "FALSE"
  parameter \PF2_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF2_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF2_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF2_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF2_RBAR_CAP_VER 4'0001
  parameter \PF2_RBAR_CONTROL_INDEX0 3'000
  parameter \PF2_RBAR_CONTROL_INDEX1 3'000
  parameter \PF2_RBAR_CONTROL_INDEX2 3'000
  parameter \PF2_RBAR_CONTROL_SIZE0 5'00000
  parameter \PF2_RBAR_CONTROL_SIZE1 5'00000
  parameter \PF2_RBAR_CONTROL_SIZE2 5'00000
  parameter \PF2_RBAR_NUM 3'001
  parameter \PF2_REVISION_ID 8'00000000
  parameter \PF2_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR0_CONTROL 3'100
  parameter \PF2_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF2_SRIOV_BAR1_CONTROL 3'000
  parameter \PF2_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR2_CONTROL 3'100
  parameter \PF2_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR3_CONTROL 3'000
  parameter \PF2_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR4_CONTROL 3'100
  parameter \PF2_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF2_SRIOV_BAR5_CONTROL 3'000
  parameter \PF2_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF2_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF2_SRIOV_CAP_VER 4'0001
  parameter \PF2_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF2_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF2_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF2_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF2_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF2_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF2_TPHR_CAP_ENABLE "FALSE"
  parameter \PF2_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF2_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF2_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF2_TPHR_CAP_VER 4'0001
  parameter \PF3_AER_CAP_ECRC_CHECK_CAPABLE "FALSE"
  parameter \PF3_AER_CAP_ECRC_GEN_CAPABLE "FALSE"
  parameter \PF3_AER_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \PF3_ARI_CAP_NEXT_FUNC 8'00000000
  parameter \PF3_BAR0_APERTURE_SIZE 6'000011
  parameter \PF3_BAR0_CONTROL 3'100
  parameter \PF3_BAR1_APERTURE_SIZE 6'000000
  parameter \PF3_BAR1_CONTROL 3'000
  parameter \PF3_BAR2_APERTURE_SIZE 5'00011
  parameter \PF3_BAR2_CONTROL 3'100
  parameter \PF3_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_BAR3_CONTROL 3'000
  parameter \PF3_BAR4_APERTURE_SIZE 5'00011
  parameter \PF3_BAR4_CONTROL 3'100
  parameter \PF3_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_BAR5_CONTROL 3'000
  parameter \PF3_BIST_REGISTER 8'00000000
  parameter \PF3_CAPABILITY_POINTER 8'01010000
  parameter \PF3_CLASS_CODE 24'000000000000000000000000
  parameter \PF3_DEVICE_ID 16'0000000000000000
  parameter \PF3_DEV_CAP_MAX_PAYLOAD_SIZE 3'011
  parameter \PF3_DPA_CAP_NEXTPTR 12'000000000000
  parameter \PF3_DPA_CAP_SUB_STATE_CONTROL 5'00000
  parameter \PF3_DPA_CAP_SUB_STATE_CONTROL_EN "TRUE"
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 8'00000000
  parameter \PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 8'00000000
  parameter \PF3_DPA_CAP_VER 4'0001
  parameter \PF3_DSN_CAP_NEXTPTR 12'000100001100
  parameter \PF3_EXPANSION_ROM_APERTURE_SIZE 5'00011
  parameter \PF3_EXPANSION_ROM_ENABLE "FALSE"
  parameter \PF3_INTERRUPT_LINE 8'00000000
  parameter \PF3_INTERRUPT_PIN 3'001
  parameter \PF3_MSIX_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSIX_CAP_PBA_BIR 0
  parameter \PF3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \PF3_MSIX_CAP_TABLE_BIR 0
  parameter \PF3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \PF3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \PF3_MSI_CAP_MULTIMSGCAP 0
  parameter \PF3_MSI_CAP_NEXTPTR 8'00000000
  parameter \PF3_MSI_CAP_PERVECMASKCAP "FALSE"
  parameter \PF3_PB_CAP_DATA_REG_D0 0
  parameter \PF3_PB_CAP_DATA_REG_D0_SUSTAINED 0
  parameter \PF3_PB_CAP_DATA_REG_D1 0
  parameter \PF3_PB_CAP_DATA_REG_D3HOT 0
  parameter \PF3_PB_CAP_NEXTPTR 12'000000000000
  parameter \PF3_PB_CAP_SYSTEM_ALLOCATED "FALSE"
  parameter \PF3_PB_CAP_VER 4'0001
  parameter \PF3_PM_CAP_ID 8'00000001
  parameter \PF3_PM_CAP_NEXTPTR 8'00000000
  parameter \PF3_PM_CAP_VER_ID 3'011
  parameter \PF3_RBAR_CAP_ENABLE "FALSE"
  parameter \PF3_RBAR_CAP_NEXTPTR 12'000000000000
  parameter \PF3_RBAR_CAP_SIZE0 20'00000000000000000000
  parameter \PF3_RBAR_CAP_SIZE1 20'00000000000000000000
  parameter \PF3_RBAR_CAP_SIZE2 20'00000000000000000000
  parameter \PF3_RBAR_CAP_VER 4'0001
  parameter \PF3_RBAR_CONTROL_INDEX0 3'000
  parameter \PF3_RBAR_CONTROL_INDEX1 3'000
  parameter \PF3_RBAR_CONTROL_INDEX2 3'000
  parameter \PF3_RBAR_CONTROL_SIZE0 5'00000
  parameter \PF3_RBAR_CONTROL_SIZE1 5'00000
  parameter \PF3_RBAR_CONTROL_SIZE2 5'00000
  parameter \PF3_RBAR_NUM 3'001
  parameter \PF3_REVISION_ID 8'00000000
  parameter \PF3_SRIOV_BAR0_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR0_CONTROL 3'100
  parameter \PF3_SRIOV_BAR1_APERTURE_SIZE 5'00000
  parameter \PF3_SRIOV_BAR1_CONTROL 3'000
  parameter \PF3_SRIOV_BAR2_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR2_CONTROL 3'100
  parameter \PF3_SRIOV_BAR3_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR3_CONTROL 3'000
  parameter \PF3_SRIOV_BAR4_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR4_CONTROL 3'100
  parameter \PF3_SRIOV_BAR5_APERTURE_SIZE 5'00011
  parameter \PF3_SRIOV_BAR5_CONTROL 3'000
  parameter \PF3_SRIOV_CAP_INITIAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_NEXTPTR 12'000000000000
  parameter \PF3_SRIOV_CAP_TOTAL_VF 16'0000000000000000
  parameter \PF3_SRIOV_CAP_VER 4'0001
  parameter \PF3_SRIOV_FIRST_VF_OFFSET 16'0000000000000000
  parameter \PF3_SRIOV_FUNC_DEP_LINK 16'0000000000000000
  parameter \PF3_SRIOV_SUPPORTED_PAGE_SIZE 0
  parameter \PF3_SRIOV_VF_DEVICE_ID 16'0000000000000000
  parameter \PF3_SUBSYSTEM_ID 16'0000000000000000
  parameter \PF3_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \PF3_TPHR_CAP_ENABLE "FALSE"
  parameter \PF3_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \PF3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \PF3_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \PF3_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \PF3_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \PF3_TPHR_CAP_VER 4'0001
  parameter \PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 "FALSE"
  parameter \PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 "FALSE"
  parameter \PL_DISABLE_EI_INFER_IN_L0 "FALSE"
  parameter \PL_DISABLE_GEN3_DC_BALANCE "FALSE"
  parameter \PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP "TRUE"
  parameter \PL_DISABLE_RETRAIN_ON_FRAMING_ERROR "FALSE"
  parameter \PL_DISABLE_SCRAMBLING "FALSE"
  parameter \PL_DISABLE_SYNC_HEADER_FRAMING_ERROR "FALSE"
  parameter \PL_DISABLE_UPCONFIG_CAPABLE "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_COEFF_CHECK "FALSE"
  parameter \PL_EQ_ADAPT_DISABLE_PRESET_CHECK "FALSE"
  parameter \PL_EQ_ADAPT_ITER_COUNT 5'00010
  parameter \PL_EQ_ADAPT_REJECT_RETRY_COUNT 2'01
  parameter \PL_EQ_BYPASS_PHASE23 "FALSE"
  parameter \PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT 3'011
  parameter \PL_EQ_DEFAULT_GEN3_TX_PRESET 4'0100
  parameter \PL_EQ_PHASE01_RX_ADAPT "FALSE"
  parameter \PL_EQ_SHORT_ADAPT_PHASE "FALSE"
  parameter \PL_LANE0_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE1_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE2_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE3_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE4_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE5_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE6_EQ_CONTROL 16'0011111100000000
  parameter \PL_LANE7_EQ_CONTROL 16'0011111100000000
  parameter \PL_LINK_CAP_MAX_LINK_SPEED 3'100
  parameter \PL_LINK_CAP_MAX_LINK_WIDTH 4'1000
  parameter \PL_N_FTS_COMCLK_GEN1 255
  parameter \PL_N_FTS_COMCLK_GEN2 255
  parameter \PL_N_FTS_COMCLK_GEN3 255
  parameter \PL_N_FTS_GEN1 255
  parameter \PL_N_FTS_GEN2 255
  parameter \PL_N_FTS_GEN3 255
  parameter \PL_REPORT_ALL_PHY_ERRORS "TRUE"
  parameter \PL_SIM_FAST_LINK_TRAINING "FALSE"
  parameter \PL_UPSTREAM_FACING "TRUE"
  parameter \PM_ASPML0S_TIMEOUT 16'0000010111011100
  parameter \PM_ASPML1_ENTRY_DELAY 20'00000000000000000000
  parameter \PM_ENABLE_L23_ENTRY "FALSE"
  parameter \PM_ENABLE_SLOT_POWER_CAPTURE "TRUE"
  parameter \PM_L1_REENTRY_DELAY 0
  parameter \PM_PME_SERVICE_TIMEOUT_DELAY 20'00011000011010100000
  parameter \PM_PME_TURNOFF_ACK_DELAY 16'0000000001100100
  parameter \SIM_JTAG_IDCODE 0
  parameter \SIM_VERSION "1.0"
  parameter \SPARE_BIT0 0
  parameter \SPARE_BIT1 0
  parameter \SPARE_BIT2 0
  parameter \SPARE_BIT3 0
  parameter \SPARE_BIT4 0
  parameter \SPARE_BIT5 0
  parameter \SPARE_BIT6 0
  parameter \SPARE_BIT7 0
  parameter \SPARE_BIT8 0
  parameter \SPARE_BYTE0 8'00000000
  parameter \SPARE_BYTE1 8'00000000
  parameter \SPARE_BYTE2 8'00000000
  parameter \SPARE_BYTE3 8'00000000
  parameter \SPARE_WORD0 0
  parameter \SPARE_WORD1 0
  parameter \SPARE_WORD2 0
  parameter \SPARE_WORD3 0
  parameter \SRIOV_CAP_ENABLE "FALSE"
  parameter \TL_COMPLETION_RAM_SIZE_16K "TRUE"
  parameter \TL_COMPL_TIMEOUT_REG0 24'101111101011110000100000
  parameter \TL_COMPL_TIMEOUT_REG1 28'0010111110101111000010000000
  parameter \TL_CREDITS_CD 12'001111100000
  parameter \TL_CREDITS_CH 8'00100000
  parameter \TL_CREDITS_NPD 12'000000101000
  parameter \TL_CREDITS_NPH 8'00100000
  parameter \TL_CREDITS_PD 12'000110011000
  parameter \TL_CREDITS_PH 8'00100000
  parameter \TL_ENABLE_MESSAGE_RID_CHECK_ENABLE "TRUE"
  parameter \TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE "FALSE"
  parameter \TL_LEGACY_MODE_ENABLE "FALSE"
  parameter \TL_PF_ENABLE_REG 2'00
  parameter \TL_TX_MUX_STRICT_PRIORITY "TRUE"
  parameter \TWO_LAYER_MODE_DLCMSM_ENABLE "TRUE"
  parameter \TWO_LAYER_MODE_ENABLE "FALSE"
  parameter \TWO_LAYER_MODE_WIDTH_256 "TRUE"
  parameter \VF0_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF0_CAPABILITY_POINTER 8'01010000
  parameter \VF0_MSIX_CAP_PBA_BIR 0
  parameter \VF0_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF0_MSIX_CAP_TABLE_BIR 0
  parameter \VF0_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF0_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF0_MSI_CAP_MULTIMSGCAP 0
  parameter \VF0_PM_CAP_ID 8'00000001
  parameter \VF0_PM_CAP_NEXTPTR 8'00000000
  parameter \VF0_PM_CAP_VER_ID 3'011
  parameter \VF0_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF0_TPHR_CAP_ENABLE "FALSE"
  parameter \VF0_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF0_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF0_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF0_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF0_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF0_TPHR_CAP_VER 4'0001
  parameter \VF1_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF1_MSIX_CAP_PBA_BIR 0
  parameter \VF1_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF1_MSIX_CAP_TABLE_BIR 0
  parameter \VF1_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF1_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF1_MSI_CAP_MULTIMSGCAP 0
  parameter \VF1_PM_CAP_ID 8'00000001
  parameter \VF1_PM_CAP_NEXTPTR 8'00000000
  parameter \VF1_PM_CAP_VER_ID 3'011
  parameter \VF1_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF1_TPHR_CAP_ENABLE "FALSE"
  parameter \VF1_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF1_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF1_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF1_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF1_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF1_TPHR_CAP_VER 4'0001
  parameter \VF2_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF2_MSIX_CAP_PBA_BIR 0
  parameter \VF2_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF2_MSIX_CAP_TABLE_BIR 0
  parameter \VF2_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF2_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF2_MSI_CAP_MULTIMSGCAP 0
  parameter \VF2_PM_CAP_ID 8'00000001
  parameter \VF2_PM_CAP_NEXTPTR 8'00000000
  parameter \VF2_PM_CAP_VER_ID 3'011
  parameter \VF2_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF2_TPHR_CAP_ENABLE "FALSE"
  parameter \VF2_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF2_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF2_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF2_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF2_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF2_TPHR_CAP_VER 4'0001
  parameter \VF3_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF3_MSIX_CAP_PBA_BIR 0
  parameter \VF3_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF3_MSIX_CAP_TABLE_BIR 0
  parameter \VF3_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF3_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF3_MSI_CAP_MULTIMSGCAP 0
  parameter \VF3_PM_CAP_ID 8'00000001
  parameter \VF3_PM_CAP_NEXTPTR 8'00000000
  parameter \VF3_PM_CAP_VER_ID 3'011
  parameter \VF3_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF3_TPHR_CAP_ENABLE "FALSE"
  parameter \VF3_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF3_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF3_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF3_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF3_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF3_TPHR_CAP_VER 4'0001
  parameter \VF4_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF4_MSIX_CAP_PBA_BIR 0
  parameter \VF4_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF4_MSIX_CAP_TABLE_BIR 0
  parameter \VF4_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF4_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF4_MSI_CAP_MULTIMSGCAP 0
  parameter \VF4_PM_CAP_ID 8'00000001
  parameter \VF4_PM_CAP_NEXTPTR 8'00000000
  parameter \VF4_PM_CAP_VER_ID 3'011
  parameter \VF4_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF4_TPHR_CAP_ENABLE "FALSE"
  parameter \VF4_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF4_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF4_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF4_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF4_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF4_TPHR_CAP_VER 4'0001
  parameter \VF5_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF5_MSIX_CAP_PBA_BIR 0
  parameter \VF5_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF5_MSIX_CAP_TABLE_BIR 0
  parameter \VF5_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF5_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF5_MSI_CAP_MULTIMSGCAP 0
  parameter \VF5_PM_CAP_ID 8'00000001
  parameter \VF5_PM_CAP_NEXTPTR 8'00000000
  parameter \VF5_PM_CAP_VER_ID 3'011
  parameter \VF5_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF5_TPHR_CAP_ENABLE "FALSE"
  parameter \VF5_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF5_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF5_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF5_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF5_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF5_TPHR_CAP_VER 4'0001
  parameter \VF6_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF6_MSIX_CAP_PBA_BIR 0
  parameter \VF6_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF6_MSIX_CAP_TABLE_BIR 0
  parameter \VF6_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF6_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF6_MSI_CAP_MULTIMSGCAP 0
  parameter \VF6_PM_CAP_ID 8'00000001
  parameter \VF6_PM_CAP_NEXTPTR 8'00000000
  parameter \VF6_PM_CAP_VER_ID 3'011
  parameter \VF6_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF6_TPHR_CAP_ENABLE "FALSE"
  parameter \VF6_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF6_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF6_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF6_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF6_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF6_TPHR_CAP_VER 4'0001
  parameter \VF7_ARI_CAP_NEXTPTR 12'000000000000
  parameter \VF7_MSIX_CAP_PBA_BIR 0
  parameter \VF7_MSIX_CAP_PBA_OFFSET 29'00000000000000000000001010000
  parameter \VF7_MSIX_CAP_TABLE_BIR 0
  parameter \VF7_MSIX_CAP_TABLE_OFFSET 29'00000000000000000000001000000
  parameter \VF7_MSIX_CAP_TABLE_SIZE 11'00000000000
  parameter \VF7_MSI_CAP_MULTIMSGCAP 0
  parameter \VF7_PM_CAP_ID 8'00000001
  parameter \VF7_PM_CAP_NEXTPTR 8'00000000
  parameter \VF7_PM_CAP_VER_ID 3'011
  parameter \VF7_TPHR_CAP_DEV_SPECIFIC_MODE "TRUE"
  parameter \VF7_TPHR_CAP_ENABLE "FALSE"
  parameter \VF7_TPHR_CAP_INT_VEC_MODE "TRUE"
  parameter \VF7_TPHR_CAP_NEXTPTR 12'000000000000
  parameter \VF7_TPHR_CAP_ST_MODE_SEL 3'000
  parameter \VF7_TPHR_CAP_ST_TABLE_LOC 2'00
  parameter \VF7_TPHR_CAP_ST_TABLE_SIZE 11'00000000000
  parameter \VF7_TPHR_CAP_VER 4'0001
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23778.11-23778.31"
  wire input 325 \CFGCONFIGSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23454.18-23454.33"
  wire width 3 output 1 \CFGCURRENTSPEED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23779.18-23779.26"
  wire width 16 input 326 \CFGDEVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23455.18-23455.38"
  wire width 4 output 2 \CFGDPASUBSTATECHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23780.17-23780.31"
  wire width 8 input 327 \CFGDSBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23781.17-23781.34"
  wire width 5 input 328 \CFGDSDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23782.17-23782.36"
  wire width 3 input 329 \CFGDSFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23783.18-23783.24"
  wire width 64 input 330 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23784.17-23784.32"
  wire width 8 input 331 \CFGDSPORTNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23785.11-23785.22"
  wire input 332 \CFGERRCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23456.12-23456.24"
  wire output 3 \CFGERRCOROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23457.12-23457.26"
  wire output 4 \CFGERRFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23458.12-23458.29"
  wire output 5 \CFGERRNONFATALOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23786.11-23786.24"
  wire input 333 \CFGERRUNCORIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23459.18-23459.38"
  wire width 8 output 6 \CFGEXTFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23787.18-23787.32"
  wire width 32 input 334 \CFGEXTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23788.11-23788.30"
  wire input 335 \CFGEXTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23460.12-23460.30"
  wire output 7 \CFGEXTREADRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23461.18-23461.38"
  wire width 10 output 8 \CFGEXTREGISTERNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23462.18-23462.39"
  wire width 4 output 9 \CFGEXTWRITEBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23463.19-23463.34"
  wire width 32 output 10 \CFGEXTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23464.12-23464.31"
  wire output 11 \CFGEXTWRITERECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23465.19-23465.28"
  wire width 12 output 12 \CFGFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23466.18-23466.27"
  wire width 8 output 13 \CFGFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23467.19-23467.27"
  wire width 12 output 14 \CFGFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23468.18-23468.26"
  wire width 8 output 15 \CFGFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23469.19-23469.26"
  wire width 12 output 16 \CFGFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23470.18-23470.25"
  wire width 8 output 17 \CFGFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23789.17-23789.25"
  wire width 3 input 336 \CFGFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23790.17-23790.27"
  wire width 4 input 337 \CFGFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23471.18-23471.33"
  wire width 4 output 18 \CFGFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23472.19-23472.40"
  wire width 12 output 19 \CFGFUNCTIONPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23473.19-23473.36"
  wire width 16 output 20 \CFGFUNCTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23791.11-23791.24"
  wire input 338 \CFGHOTRESETIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23474.12-23474.26"
  wire output 21 \CFGHOTRESETOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23792.17-23792.32"
  wire width 4 input 339 \CFGINTERRUPTINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23793.17-23793.36"
  wire width 3 input 340 \CFGINTERRUPTMSIATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23475.19-23475.38"
  wire width 32 output 22 \CFGINTERRUPTMSIDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23476.18-23476.39"
  wire width 4 output 23 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23477.12-23477.31"
  wire output 24 \CFGINTERRUPTMSIFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23794.17-23794.46"
  wire width 4 input 341 \CFGINTERRUPTMSIFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23795.18-23795.36"
  wire width 32 input 342 \CFGINTERRUPTMSIINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23478.12-23478.37"
  wire output 25 \CFGINTERRUPTMSIMASKUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23479.19-23479.42"
  wire width 12 output 26 \CFGINTERRUPTMSIMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23796.18-23796.46"
  wire width 32 input 343 \CFGINTERRUPTMSIPENDINGSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23797.11-23797.49"
  wire input 344 \CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23798.17-23798.56"
  wire width 4 input 345 \CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23799.17-23799.38"
  wire width 4 input 346 \CFGINTERRUPTMSISELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23480.12-23480.31"
  wire output 27 \CFGINTERRUPTMSISENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23800.11-23800.36"
  wire input 347 \CFGINTERRUPTMSITPHPRESENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23801.17-23801.40"
  wire width 9 input 348 \CFGINTERRUPTMSITPHSTTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23802.17-23802.39"
  wire width 2 input 349 \CFGINTERRUPTMSITPHTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23481.18-23481.41"
  wire width 8 output 28 \CFGINTERRUPTMSIVFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23803.18-23803.41"
  wire width 64 input 350 \CFGINTERRUPTMSIXADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23804.18-23804.38"
  wire width 32 input 351 \CFGINTERRUPTMSIXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23482.18-23482.40"
  wire width 4 output 29 \CFGINTERRUPTMSIXENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23483.12-23483.32"
  wire output 30 \CFGINTERRUPTMSIXFAIL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23805.11-23805.30"
  wire input 352 \CFGINTERRUPTMSIXINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23484.18-23484.38"
  wire width 4 output 31 \CFGINTERRUPTMSIXMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23485.12-23485.32"
  wire output 32 \CFGINTERRUPTMSIXSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23486.18-23486.42"
  wire width 8 output 33 \CFGINTERRUPTMSIXVFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23487.18-23487.40"
  wire width 8 output 34 \CFGINTERRUPTMSIXVFMASK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23806.17-23806.36"
  wire width 4 input 353 \CFGINTERRUPTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23488.12-23488.28"
  wire output 35 \CFGINTERRUPTSENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23489.18-23489.35"
  wire width 2 output 36 \CFGLINKPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23807.11-23807.32"
  wire input 354 \CFGLINKTRAININGENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23490.12-23490.25"
  wire output 37 \CFGLOCALERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23491.12-23491.24"
  wire output 38 \CFGLTRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23492.18-23492.31"
  wire width 6 output 39 \CFGLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23493.18-23493.31"
  wire width 3 output 40 \CFGMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23494.18-23494.31"
  wire width 3 output 41 \CFGMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23808.18-23808.29"
  wire width 19 input 355 \CFGMGMTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23809.17-23809.34"
  wire width 4 input 356 \CFGMGMTBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23810.11-23810.22"
  wire input 357 \CFGMGMTREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23495.19-23495.34"
  wire width 32 output 42 \CFGMGMTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23496.12-23496.32"
  wire output 43 \CFGMGMTREADWRITEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23811.11-23811.35"
  wire input 358 \CFGMGMTTYPE1CFGREGACCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23812.11-23812.23"
  wire input 359 \CFGMGMTWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23813.18-23813.34"
  wire width 32 input 360 \CFGMGMTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23497.12-23497.26"
  wire output 44 \CFGMSGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23498.18-23498.36"
  wire width 8 output 45 \CFGMSGRECEIVEDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23499.18-23499.36"
  wire width 5 output 46 \CFGMSGRECEIVEDTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23814.11-23814.25"
  wire input 361 \CFGMSGTRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23815.18-23815.36"
  wire width 32 input 362 \CFGMSGTRANSMITDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23500.12-23500.30"
  wire output 47 \CFGMSGTRANSMITDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23816.17-23816.35"
  wire width 3 input 363 \CFGMSGTRANSMITTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23501.18-23501.36"
  wire width 4 output 48 \CFGNEGOTIATEDWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23502.18-23502.31"
  wire width 2 output 49 \CFGOBFFENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23817.17-23817.40"
  wire width 3 input 364 \CFGPERFUNCSTATUSCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23503.19-23503.39"
  wire width 16 output 50 \CFGPERFUNCSTATUSDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23818.17-23818.37"
  wire width 4 input 365 \CFGPERFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23819.11-23819.38"
  wire input 366 \CFGPERFUNCTIONOUTPUTREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23504.12-23504.36"
  wire output 51 \CFGPERFUNCTIONUPDATEDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23505.12-23505.26"
  wire output 52 \CFGPHYLINKDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23506.18-23506.34"
  wire width 2 output 53 \CFGPHYLINKSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23507.12-23507.29"
  wire output 54 \CFGPLSTATUSCHANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23820.11-23820.33"
  wire input 367 \CFGPOWERSTATECHANGEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23508.12-23508.40"
  wire output 55 \CFGPOWERSTATECHANGEINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23509.18-23509.30"
  wire width 4 output 56 \CFGRCBSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23821.11-23821.37"
  wire input 368 \CFGREQPMTRANSITIONL23READY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23822.17-23822.25"
  wire width 8 input 369 \CFGREVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23823.18-23823.29"
  wire width 16 input 370 \CFGSUBSYSID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23824.18-23824.33"
  wire width 16 input 371 \CFGSUBSYSVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23510.18-23510.35"
  wire width 4 output 57 \CFGTPHFUNCTIONNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23511.18-23511.39"
  wire width 4 output 58 \CFGTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23512.19-23512.31"
  wire width 12 output 59 \CFGTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23513.18-23513.34"
  wire width 5 output 60 \CFGTPHSTTADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23825.18-23825.35"
  wire width 32 input 372 \CFGTPHSTTREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23826.11-23826.33"
  wire input 373 \CFGTPHSTTREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23514.12-23514.31"
  wire output 61 \CFGTPHSTTREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23515.18-23515.41"
  wire width 4 output 62 \CFGTPHSTTWRITEBYTEVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23516.19-23516.37"
  wire width 32 output 63 \CFGTPHSTTWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23517.12-23517.32"
  wire output 64 \CFGTPHSTTWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23827.18-23827.27"
  wire width 16 input 374 \CFGVENDID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23828.17-23828.29"
  wire width 8 input 375 \CFGVFFLRDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23518.18-23518.35"
  wire width 8 output 65 \CFGVFFLRINPROCESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23519.19-23519.34"
  wire width 24 output 66 \CFGVFPOWERSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23520.19-23520.30"
  wire width 16 output 67 \CFGVFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23521.18-23521.41"
  wire width 8 output 68 \CFGVFTPHREQUESTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23522.19-23522.33"
  wire width 24 output 69 \CFGVFTPHSTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23523.12-23523.32"
  wire output 70 \CONFMCAPDESIGNSWITCH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23524.12-23524.23"
  wire output 71 \CONFMCAPEOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23525.12-23525.31"
  wire output 72 \CONFMCAPINUSEBYPCIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23829.11-23829.32"
  wire input 376 \CONFMCAPREQUESTBYCONF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23830.18-23830.29"
  wire width 32 input 377 \CONFREQDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23526.12-23526.24"
  wire output 73 \CONFREQREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23831.17-23831.30"
  wire width 4 input 378 \CONFREQREGNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23832.17-23832.28"
  wire width 2 input 379 \CONFREQTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23833.11-23833.23"
  wire input 380 \CONFREQVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23527.19-23527.32"
  wire width 32 output 74 \CONFRESPRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23528.12-23528.25"
  wire output 75 \CONFRESPVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23834.11-23834.18"
  wire input 381 \CORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23835.11-23835.34"
  wire input 382 \CORECLKMICOMPLETIONRAML
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23836.11-23836.34"
  wire input 383 \CORECLKMICOMPLETIONRAMU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23837.11-23837.29"
  wire input 384 \CORECLKMIREPLAYRAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23838.11-23838.30"
  wire input 385 \CORECLKMIREQUESTRAM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23839.11-23839.37"
  wire input 386 \DBGCFGLOCALMGMTREGOVERRIDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23529.19-23529.29"
  wire width 16 output 76 \DBGDATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23840.17-23840.27"
  wire width 4 input 387 \DBGDATASEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23530.12-23530.22"
  wire output 77 \DBGMCAPCSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23531.19-23531.30"
  wire width 32 output 78 \DBGMCAPDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23532.12-23532.22"
  wire output 79 \DBGMCAPEOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23533.12-23533.24"
  wire output 80 \DBGMCAPERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23534.12-23534.23"
  wire output 81 \DBGMCAPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23535.12-23535.29"
  wire output 82 \DBGMCAPRDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23536.12-23536.24"
  wire output 83 \DBGMCAPRDWRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23537.12-23537.24"
  wire output 84 \DBGMCAPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23538.12-23538.42"
  wire output 85 \DBGPLDATABLOCKRECEIVEDAFTEREDS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23539.12-23539.41"
  wire output 86 \DBGPLGEN3FRAMINGERRORDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23540.12-23540.44"
  wire output 87 \DBGPLGEN3SYNCHEADERERRORDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23541.18-23541.47"
  wire width 8 output 88 \DBGPLINFERREDRXELECTRICALIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23841.17-23841.24"
  wire width 10 input 388 \DRPADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23842.11-23842.17"
  wire input 389 \DRPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23843.18-23843.23"
  wire width 16 input 390 \DRPDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23542.19-23542.24"
  wire width 16 output 89 \DRPDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23844.11-23844.16"
  wire input 391 \DRPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23543.12-23543.18"
  wire output 90 \DRPRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23845.11-23845.16"
  wire input 392 \DRPWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23544.12-23544.31"
  wire output 91 \LL2LMMASTERTLPSENT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23545.12-23545.31"
  wire output 92 \LL2LMMASTERTLPSENT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23546.18-23546.42"
  wire width 4 output 93 \LL2LMMASTERTLPSENTTLPID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23547.18-23547.42"
  wire width 4 output 94 \LL2LMMASTERTLPSENTTLPID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23548.20-23548.37"
  wire width 256 output 95 \LL2LMMAXISRXTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23549.19-23549.36"
  wire width 18 output 96 \LL2LMMAXISRXTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23550.18-23550.36"
  wire width 8 output 97 \LL2LMMAXISRXTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23551.18-23551.36"
  wire width 8 output 98 \LL2LMSAXISTXTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23846.18-23846.35"
  wire width 14 input 393 \LL2LMSAXISTXTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23847.11-23847.29"
  wire input 394 \LL2LMSAXISTXTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23848.17-23848.30"
  wire width 4 input 395 \LL2LMTXTLPID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23849.17-23849.30"
  wire width 4 input 396 \LL2LMTXTLPID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23552.20-23552.32"
  wire width 256 output 99 \MAXISCQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23553.18-23553.30"
  wire width 8 output 100 \MAXISCQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23554.12-23554.24"
  wire output 101 \MAXISCQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23850.18-23850.31"
  wire width 22 input 397 \MAXISCQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23555.19-23555.31"
  wire width 85 output 102 \MAXISCQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23556.12-23556.25"
  wire output 103 \MAXISCQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23557.20-23557.32"
  wire width 256 output 104 \MAXISRCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23558.18-23558.30"
  wire width 8 output 105 \MAXISRCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23559.12-23559.24"
  wire output 106 \MAXISRCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23851.18-23851.31"
  wire width 22 input 398 \MAXISRCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23560.19-23560.31"
  wire width 75 output 107 \MAXISRCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23561.12-23561.25"
  wire output 108 \MAXISRCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23852.11-23852.18"
  wire input 399 \MCAPCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23853.11-23853.22"
  wire input 400 \MCAPPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23854.11-23854.22"
  wire input 401 \MCAPPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23855.11-23855.21"
  wire input 402 \MGMTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23856.11-23856.27"
  wire input 403 \MGMTSTICKYRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23562.18-23562.46"
  wire width 10 output 109 \MICOMPLETIONRAMREADADDRESSAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23563.18-23563.46"
  wire width 10 output 110 \MICOMPLETIONRAMREADADDRESSAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23564.18-23564.46"
  wire width 10 output 111 \MICOMPLETIONRAMREADADDRESSBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23565.18-23565.46"
  wire width 10 output 112 \MICOMPLETIONRAMREADADDRESSBU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23857.19-23857.42"
  wire width 144 input 404 \MICOMPLETIONRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23566.18-23566.44"
  wire width 4 output 113 \MICOMPLETIONRAMREADENABLEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23567.18-23567.44"
  wire width 4 output 114 \MICOMPLETIONRAMREADENABLEU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23568.18-23568.47"
  wire width 10 output 115 \MICOMPLETIONRAMWRITEADDRESSAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23569.18-23569.47"
  wire width 10 output 116 \MICOMPLETIONRAMWRITEADDRESSAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23570.18-23570.47"
  wire width 10 output 117 \MICOMPLETIONRAMWRITEADDRESSBL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23571.18-23571.47"
  wire width 10 output 118 \MICOMPLETIONRAMWRITEADDRESSBU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23572.19-23572.44"
  wire width 72 output 119 \MICOMPLETIONRAMWRITEDATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23573.19-23573.44"
  wire width 72 output 120 \MICOMPLETIONRAMWRITEDATAU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23574.18-23574.45"
  wire width 4 output 121 \MICOMPLETIONRAMWRITEENABLEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23575.18-23575.45"
  wire width 4 output 122 \MICOMPLETIONRAMWRITEENABLEU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23576.18-23576.36"
  wire width 9 output 123 \MIREPLAYRAMADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23858.19-23858.38"
  wire width 144 input 405 \MIREPLAYRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23577.18-23577.39"
  wire width 2 output 124 \MIREPLAYRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23578.20-23578.40"
  wire width 144 output 125 \MIREPLAYRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23579.18-23579.40"
  wire width 2 output 126 \MIREPLAYRAMWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23580.18-23580.42"
  wire width 9 output 127 \MIREQUESTRAMREADADDRESSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23581.18-23581.42"
  wire width 9 output 128 \MIREQUESTRAMREADADDRESSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23859.19-23859.39"
  wire width 144 input 406 \MIREQUESTRAMREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23582.18-23582.40"
  wire width 4 output 129 \MIREQUESTRAMREADENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23583.18-23583.43"
  wire width 9 output 130 \MIREQUESTRAMWRITEADDRESSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23584.18-23584.43"
  wire width 9 output 131 \MIREQUESTRAMWRITEADDRESSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23585.20-23585.41"
  wire width 144 output 132 \MIREQUESTRAMWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23586.18-23586.41"
  wire width 4 output 133 \MIREQUESTRAMWRITEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23860.11-23860.22"
  wire input 407 \PCIECQNPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23587.18-23587.34"
  wire width 6 output 134 \PCIECQNPREQCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23588.12-23588.23"
  wire output 135 \PCIEPERST0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23589.12-23589.23"
  wire output 136 \PCIEPERST1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23590.18-23590.30"
  wire width 4 output 137 \PCIERQSEQNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23591.12-23591.27"
  wire output 138 \PCIERQSEQNUMVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23592.18-23592.27"
  wire width 6 output 139 \PCIERQTAG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23593.18-23593.29"
  wire width 2 output 140 \PCIERQTAGAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23594.12-23594.24"
  wire output 141 \PCIERQTAGVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23595.18-23595.30"
  wire width 2 output 142 \PCIETFCNPDAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23596.18-23596.30"
  wire width 2 output 143 \PCIETFCNPHAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23861.11-23861.18"
  wire input 408 \PIPECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23862.17-23862.25"
  wire width 6 input 409 \PIPEEQFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23863.17-23863.25"
  wire width 6 input 410 \PIPEEQLF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23864.11-23864.21"
  wire input 411 \PIPERESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23865.17-23865.31"
  wire width 2 input 412 \PIPERX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23866.18-23866.29"
  wire width 32 input 413 \PIPERX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23867.11-23867.27"
  wire input 414 \PIPERX0DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23868.11-23868.26"
  wire input 415 \PIPERX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23597.18-23597.34"
  wire width 2 output 144 \PIPERX0EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23869.11-23869.24"
  wire input 416 \PIPERX0EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23870.11-23870.31"
  wire input 417 \PIPERX0EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23598.18-23598.33"
  wire width 6 output 145 \PIPERX0EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23871.11-23871.29"
  wire input 418 \PIPERX0EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23872.18-23872.47"
  wire width 18 input 419 \PIPERX0EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23599.18-23599.37"
  wire width 4 output 146 \PIPERX0EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23600.18-23600.33"
  wire width 3 output 147 \PIPERX0EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23873.11-23873.27"
  wire input 420 \PIPERX0PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23601.12-23601.27"
  wire output 148 \PIPERX0POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23874.11-23874.28"
  wire input 421 \PIPERX0STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23875.17-23875.30"
  wire width 3 input 422 \PIPERX0STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23876.17-23876.34"
  wire width 2 input 423 \PIPERX0SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23877.11-23877.23"
  wire input 424 \PIPERX0VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23878.17-23878.31"
  wire width 2 input 425 \PIPERX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23879.18-23879.29"
  wire width 32 input 426 \PIPERX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23880.11-23880.27"
  wire input 427 \PIPERX1DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23881.11-23881.26"
  wire input 428 \PIPERX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23602.18-23602.34"
  wire width 2 output 149 \PIPERX1EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23882.11-23882.24"
  wire input 429 \PIPERX1EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23883.11-23883.31"
  wire input 430 \PIPERX1EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23603.18-23603.33"
  wire width 6 output 150 \PIPERX1EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23884.11-23884.29"
  wire input 431 \PIPERX1EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23885.18-23885.47"
  wire width 18 input 432 \PIPERX1EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23604.18-23604.37"
  wire width 4 output 151 \PIPERX1EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23605.18-23605.33"
  wire width 3 output 152 \PIPERX1EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23886.11-23886.27"
  wire input 433 \PIPERX1PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23606.12-23606.27"
  wire output 153 \PIPERX1POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23887.11-23887.28"
  wire input 434 \PIPERX1STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23888.17-23888.30"
  wire width 3 input 435 \PIPERX1STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23889.17-23889.34"
  wire width 2 input 436 \PIPERX1SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23890.11-23890.23"
  wire input 437 \PIPERX1VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23891.17-23891.31"
  wire width 2 input 438 \PIPERX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23892.18-23892.29"
  wire width 32 input 439 \PIPERX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23893.11-23893.27"
  wire input 440 \PIPERX2DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23894.11-23894.26"
  wire input 441 \PIPERX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23607.18-23607.34"
  wire width 2 output 154 \PIPERX2EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23895.11-23895.24"
  wire input 442 \PIPERX2EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23896.11-23896.31"
  wire input 443 \PIPERX2EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23608.18-23608.33"
  wire width 6 output 155 \PIPERX2EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23897.11-23897.29"
  wire input 444 \PIPERX2EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23898.18-23898.47"
  wire width 18 input 445 \PIPERX2EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23609.18-23609.37"
  wire width 4 output 156 \PIPERX2EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23610.18-23610.33"
  wire width 3 output 157 \PIPERX2EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23899.11-23899.27"
  wire input 446 \PIPERX2PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23611.12-23611.27"
  wire output 158 \PIPERX2POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23900.11-23900.28"
  wire input 447 \PIPERX2STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23901.17-23901.30"
  wire width 3 input 448 \PIPERX2STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23902.17-23902.34"
  wire width 2 input 449 \PIPERX2SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23903.11-23903.23"
  wire input 450 \PIPERX2VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23904.17-23904.31"
  wire width 2 input 451 \PIPERX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23905.18-23905.29"
  wire width 32 input 452 \PIPERX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23906.11-23906.27"
  wire input 453 \PIPERX3DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23907.11-23907.26"
  wire input 454 \PIPERX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23612.18-23612.34"
  wire width 2 output 159 \PIPERX3EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23908.11-23908.24"
  wire input 455 \PIPERX3EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23909.11-23909.31"
  wire input 456 \PIPERX3EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23613.18-23613.33"
  wire width 6 output 160 \PIPERX3EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23910.11-23910.29"
  wire input 457 \PIPERX3EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23911.18-23911.47"
  wire width 18 input 458 \PIPERX3EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23614.18-23614.37"
  wire width 4 output 161 \PIPERX3EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23615.18-23615.33"
  wire width 3 output 162 \PIPERX3EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23912.11-23912.27"
  wire input 459 \PIPERX3PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23616.12-23616.27"
  wire output 163 \PIPERX3POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23913.11-23913.28"
  wire input 460 \PIPERX3STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23914.17-23914.30"
  wire width 3 input 461 \PIPERX3STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23915.17-23915.34"
  wire width 2 input 462 \PIPERX3SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23916.11-23916.23"
  wire input 463 \PIPERX3VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23917.17-23917.31"
  wire width 2 input 464 \PIPERX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23918.18-23918.29"
  wire width 32 input 465 \PIPERX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23919.11-23919.27"
  wire input 466 \PIPERX4DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23920.11-23920.26"
  wire input 467 \PIPERX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23617.18-23617.34"
  wire width 2 output 164 \PIPERX4EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23921.11-23921.24"
  wire input 468 \PIPERX4EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23922.11-23922.31"
  wire input 469 \PIPERX4EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23618.18-23618.33"
  wire width 6 output 165 \PIPERX4EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23923.11-23923.29"
  wire input 470 \PIPERX4EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23924.18-23924.47"
  wire width 18 input 471 \PIPERX4EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23619.18-23619.37"
  wire width 4 output 166 \PIPERX4EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23620.18-23620.33"
  wire width 3 output 167 \PIPERX4EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23925.11-23925.27"
  wire input 472 \PIPERX4PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23621.12-23621.27"
  wire output 168 \PIPERX4POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23926.11-23926.28"
  wire input 473 \PIPERX4STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23927.17-23927.30"
  wire width 3 input 474 \PIPERX4STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23928.17-23928.34"
  wire width 2 input 475 \PIPERX4SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23929.11-23929.23"
  wire input 476 \PIPERX4VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23930.17-23930.31"
  wire width 2 input 477 \PIPERX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23931.18-23931.29"
  wire width 32 input 478 \PIPERX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23932.11-23932.27"
  wire input 479 \PIPERX5DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23933.11-23933.26"
  wire input 480 \PIPERX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23622.18-23622.34"
  wire width 2 output 169 \PIPERX5EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23934.11-23934.24"
  wire input 481 \PIPERX5EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23935.11-23935.31"
  wire input 482 \PIPERX5EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23623.18-23623.33"
  wire width 6 output 170 \PIPERX5EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23936.11-23936.29"
  wire input 483 \PIPERX5EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23937.18-23937.47"
  wire width 18 input 484 \PIPERX5EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23624.18-23624.37"
  wire width 4 output 171 \PIPERX5EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23625.18-23625.33"
  wire width 3 output 172 \PIPERX5EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23938.11-23938.27"
  wire input 485 \PIPERX5PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23626.12-23626.27"
  wire output 173 \PIPERX5POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23939.11-23939.28"
  wire input 486 \PIPERX5STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23940.17-23940.30"
  wire width 3 input 487 \PIPERX5STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23941.17-23941.34"
  wire width 2 input 488 \PIPERX5SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23942.11-23942.23"
  wire input 489 \PIPERX5VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23943.17-23943.31"
  wire width 2 input 490 \PIPERX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23944.18-23944.29"
  wire width 32 input 491 \PIPERX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23945.11-23945.27"
  wire input 492 \PIPERX6DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23946.11-23946.26"
  wire input 493 \PIPERX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23627.18-23627.34"
  wire width 2 output 174 \PIPERX6EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23947.11-23947.24"
  wire input 494 \PIPERX6EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23948.11-23948.31"
  wire input 495 \PIPERX6EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23628.18-23628.33"
  wire width 6 output 175 \PIPERX6EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23949.11-23949.29"
  wire input 496 \PIPERX6EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23950.18-23950.47"
  wire width 18 input 497 \PIPERX6EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23629.18-23629.37"
  wire width 4 output 176 \PIPERX6EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23630.18-23630.33"
  wire width 3 output 177 \PIPERX6EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23951.11-23951.27"
  wire input 498 \PIPERX6PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23631.12-23631.27"
  wire output 178 \PIPERX6POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23952.11-23952.28"
  wire input 499 \PIPERX6STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23953.17-23953.30"
  wire width 3 input 500 \PIPERX6STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23954.17-23954.34"
  wire width 2 input 501 \PIPERX6SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23955.11-23955.23"
  wire input 502 \PIPERX6VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23956.17-23956.31"
  wire width 2 input 503 \PIPERX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23957.18-23957.29"
  wire width 32 input 504 \PIPERX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23958.11-23958.27"
  wire input 505 \PIPERX7DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23959.11-23959.26"
  wire input 506 \PIPERX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23632.18-23632.34"
  wire width 2 output 179 \PIPERX7EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23960.11-23960.24"
  wire input 507 \PIPERX7EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23961.11-23961.31"
  wire input 508 \PIPERX7EQLPADAPTDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23633.18-23633.33"
  wire width 6 output 180 \PIPERX7EQLPLFFS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23962.11-23962.29"
  wire input 509 \PIPERX7EQLPLFFSSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23963.18-23963.47"
  wire width 18 input 510 \PIPERX7EQLPNEWTXCOEFFORPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23634.18-23634.37"
  wire width 4 output 181 \PIPERX7EQLPTXPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23635.18-23635.33"
  wire width 3 output 182 \PIPERX7EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23964.11-23964.27"
  wire input 511 \PIPERX7PHYSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23636.12-23636.27"
  wire output 183 \PIPERX7POLARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23965.11-23965.28"
  wire input 512 \PIPERX7STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23966.17-23966.30"
  wire width 3 input 513 \PIPERX7STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23967.17-23967.34"
  wire width 2 input 514 \PIPERX7SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23968.11-23968.23"
  wire input 515 \PIPERX7VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23637.18-23637.32"
  wire width 2 output 184 \PIPETX0CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23638.12-23638.29"
  wire output 185 \PIPETX0COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23639.19-23639.30"
  wire width 32 output 186 \PIPETX0DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23640.12-23640.28"
  wire output 187 \PIPETX0DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23641.12-23641.25"
  wire output 188 \PIPETX0DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23642.12-23642.27"
  wire output 189 \PIPETX0ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23969.18-23969.32"
  wire width 18 input 516 \PIPETX0EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23643.18-23643.34"
  wire width 2 output 190 \PIPETX0EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23644.18-23644.33"
  wire width 6 output 191 \PIPETX0EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23970.11-23970.24"
  wire input 517 \PIPETX0EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23645.18-23645.33"
  wire width 4 output 192 \PIPETX0EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23646.18-23646.31"
  wire width 3 output 193 \PIPETX0MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23647.18-23647.34"
  wire width 2 output 194 \PIPETX0POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23648.18-23648.29"
  wire width 2 output 195 \PIPETX0RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23649.12-23649.26"
  wire output 196 \PIPETX0RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23650.12-23650.24"
  wire output 197 \PIPETX0RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23651.12-23651.29"
  wire output 198 \PIPETX0STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23652.12-23652.24"
  wire output 199 \PIPETX0SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23653.18-23653.35"
  wire width 2 output 200 \PIPETX0SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23654.18-23654.32"
  wire width 2 output 201 \PIPETX1CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23655.12-23655.29"
  wire output 202 \PIPETX1COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23656.19-23656.30"
  wire width 32 output 203 \PIPETX1DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23657.12-23657.28"
  wire output 204 \PIPETX1DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23658.12-23658.25"
  wire output 205 \PIPETX1DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23659.12-23659.27"
  wire output 206 \PIPETX1ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23971.18-23971.32"
  wire width 18 input 518 \PIPETX1EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23660.18-23660.34"
  wire width 2 output 207 \PIPETX1EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23661.18-23661.33"
  wire width 6 output 208 \PIPETX1EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23972.11-23972.24"
  wire input 519 \PIPETX1EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23662.18-23662.33"
  wire width 4 output 209 \PIPETX1EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23663.18-23663.31"
  wire width 3 output 210 \PIPETX1MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23664.18-23664.34"
  wire width 2 output 211 \PIPETX1POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23665.18-23665.29"
  wire width 2 output 212 \PIPETX1RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23666.12-23666.26"
  wire output 213 \PIPETX1RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23667.12-23667.24"
  wire output 214 \PIPETX1RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23668.12-23668.29"
  wire output 215 \PIPETX1STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23669.12-23669.24"
  wire output 216 \PIPETX1SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23670.18-23670.35"
  wire width 2 output 217 \PIPETX1SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23671.18-23671.32"
  wire width 2 output 218 \PIPETX2CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23672.12-23672.29"
  wire output 219 \PIPETX2COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23673.19-23673.30"
  wire width 32 output 220 \PIPETX2DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23674.12-23674.28"
  wire output 221 \PIPETX2DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23675.12-23675.25"
  wire output 222 \PIPETX2DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23676.12-23676.27"
  wire output 223 \PIPETX2ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23973.18-23973.32"
  wire width 18 input 520 \PIPETX2EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23677.18-23677.34"
  wire width 2 output 224 \PIPETX2EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23678.18-23678.33"
  wire width 6 output 225 \PIPETX2EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23974.11-23974.24"
  wire input 521 \PIPETX2EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23679.18-23679.33"
  wire width 4 output 226 \PIPETX2EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23680.18-23680.31"
  wire width 3 output 227 \PIPETX2MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23681.18-23681.34"
  wire width 2 output 228 \PIPETX2POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23682.18-23682.29"
  wire width 2 output 229 \PIPETX2RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23683.12-23683.26"
  wire output 230 \PIPETX2RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23684.12-23684.24"
  wire output 231 \PIPETX2RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23685.12-23685.29"
  wire output 232 \PIPETX2STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23686.12-23686.24"
  wire output 233 \PIPETX2SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23687.18-23687.35"
  wire width 2 output 234 \PIPETX2SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23688.18-23688.32"
  wire width 2 output 235 \PIPETX3CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23689.12-23689.29"
  wire output 236 \PIPETX3COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23690.19-23690.30"
  wire width 32 output 237 \PIPETX3DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23691.12-23691.28"
  wire output 238 \PIPETX3DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23692.12-23692.25"
  wire output 239 \PIPETX3DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23693.12-23693.27"
  wire output 240 \PIPETX3ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23975.18-23975.32"
  wire width 18 input 522 \PIPETX3EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23694.18-23694.34"
  wire width 2 output 241 \PIPETX3EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23695.18-23695.33"
  wire width 6 output 242 \PIPETX3EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23976.11-23976.24"
  wire input 523 \PIPETX3EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23696.18-23696.33"
  wire width 4 output 243 \PIPETX3EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23697.18-23697.31"
  wire width 3 output 244 \PIPETX3MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23698.18-23698.34"
  wire width 2 output 245 \PIPETX3POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23699.18-23699.29"
  wire width 2 output 246 \PIPETX3RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23700.12-23700.26"
  wire output 247 \PIPETX3RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23701.12-23701.24"
  wire output 248 \PIPETX3RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23702.12-23702.29"
  wire output 249 \PIPETX3STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23703.12-23703.24"
  wire output 250 \PIPETX3SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23704.18-23704.35"
  wire width 2 output 251 \PIPETX3SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23705.18-23705.32"
  wire width 2 output 252 \PIPETX4CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23706.12-23706.29"
  wire output 253 \PIPETX4COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23707.19-23707.30"
  wire width 32 output 254 \PIPETX4DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23708.12-23708.28"
  wire output 255 \PIPETX4DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23709.12-23709.25"
  wire output 256 \PIPETX4DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23710.12-23710.27"
  wire output 257 \PIPETX4ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23977.18-23977.32"
  wire width 18 input 524 \PIPETX4EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23711.18-23711.34"
  wire width 2 output 258 \PIPETX4EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23712.18-23712.33"
  wire width 6 output 259 \PIPETX4EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23978.11-23978.24"
  wire input 525 \PIPETX4EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23713.18-23713.33"
  wire width 4 output 260 \PIPETX4EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23714.18-23714.31"
  wire width 3 output 261 \PIPETX4MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23715.18-23715.34"
  wire width 2 output 262 \PIPETX4POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23716.18-23716.29"
  wire width 2 output 263 \PIPETX4RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23717.12-23717.26"
  wire output 264 \PIPETX4RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23718.12-23718.24"
  wire output 265 \PIPETX4RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23719.12-23719.29"
  wire output 266 \PIPETX4STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23720.12-23720.24"
  wire output 267 \PIPETX4SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23721.18-23721.35"
  wire width 2 output 268 \PIPETX4SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23722.18-23722.32"
  wire width 2 output 269 \PIPETX5CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23723.12-23723.29"
  wire output 270 \PIPETX5COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23724.19-23724.30"
  wire width 32 output 271 \PIPETX5DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23725.12-23725.28"
  wire output 272 \PIPETX5DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23726.12-23726.25"
  wire output 273 \PIPETX5DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23727.12-23727.27"
  wire output 274 \PIPETX5ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23979.18-23979.32"
  wire width 18 input 526 \PIPETX5EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23728.18-23728.34"
  wire width 2 output 275 \PIPETX5EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23729.18-23729.33"
  wire width 6 output 276 \PIPETX5EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23980.11-23980.24"
  wire input 527 \PIPETX5EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23730.18-23730.33"
  wire width 4 output 277 \PIPETX5EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23731.18-23731.31"
  wire width 3 output 278 \PIPETX5MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23732.18-23732.34"
  wire width 2 output 279 \PIPETX5POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23733.18-23733.29"
  wire width 2 output 280 \PIPETX5RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23734.12-23734.26"
  wire output 281 \PIPETX5RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23735.12-23735.24"
  wire output 282 \PIPETX5RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23736.12-23736.29"
  wire output 283 \PIPETX5STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23737.12-23737.24"
  wire output 284 \PIPETX5SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23738.18-23738.35"
  wire width 2 output 285 \PIPETX5SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23739.18-23739.32"
  wire width 2 output 286 \PIPETX6CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23740.12-23740.29"
  wire output 287 \PIPETX6COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23741.19-23741.30"
  wire width 32 output 288 \PIPETX6DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23742.12-23742.28"
  wire output 289 \PIPETX6DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23743.12-23743.25"
  wire output 290 \PIPETX6DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23744.12-23744.27"
  wire output 291 \PIPETX6ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23981.18-23981.32"
  wire width 18 input 528 \PIPETX6EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23745.18-23745.34"
  wire width 2 output 292 \PIPETX6EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23746.18-23746.33"
  wire width 6 output 293 \PIPETX6EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23982.11-23982.24"
  wire input 529 \PIPETX6EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23747.18-23747.33"
  wire width 4 output 294 \PIPETX6EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23748.18-23748.31"
  wire width 3 output 295 \PIPETX6MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23749.18-23749.34"
  wire width 2 output 296 \PIPETX6POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23750.18-23750.29"
  wire width 2 output 297 \PIPETX6RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23751.12-23751.26"
  wire output 298 \PIPETX6RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23752.12-23752.24"
  wire output 299 \PIPETX6RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23753.12-23753.29"
  wire output 300 \PIPETX6STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23754.12-23754.24"
  wire output 301 \PIPETX6SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23755.18-23755.35"
  wire width 2 output 302 \PIPETX6SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23756.18-23756.32"
  wire width 2 output 303 \PIPETX7CHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23757.12-23757.29"
  wire output 304 \PIPETX7COMPLIANCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23758.19-23758.30"
  wire width 32 output 305 \PIPETX7DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23759.12-23759.28"
  wire output 306 \PIPETX7DATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23760.12-23760.25"
  wire output 307 \PIPETX7DEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23761.12-23761.27"
  wire output 308 \PIPETX7ELECIDLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23983.18-23983.32"
  wire width 18 input 530 \PIPETX7EQCOEFF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23762.18-23762.34"
  wire width 2 output 309 \PIPETX7EQCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23763.18-23763.33"
  wire width 6 output 310 \PIPETX7EQDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23984.11-23984.24"
  wire input 531 \PIPETX7EQDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23764.18-23764.33"
  wire width 4 output 311 \PIPETX7EQPRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23765.18-23765.31"
  wire width 3 output 312 \PIPETX7MARGIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23766.18-23766.34"
  wire width 2 output 313 \PIPETX7POWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23767.18-23767.29"
  wire width 2 output 314 \PIPETX7RATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23768.12-23768.26"
  wire output 315 \PIPETX7RCVRDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23769.12-23769.24"
  wire output 316 \PIPETX7RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23770.12-23770.29"
  wire output 317 \PIPETX7STARTBLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23771.12-23771.24"
  wire output 318 \PIPETX7SWING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23772.18-23772.35"
  wire width 2 output 319 \PIPETX7SYNCHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23773.12-23773.26"
  wire output 320 \PLEQINPROGRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23774.18-23774.27"
  wire width 2 output 321 \PLEQPHASE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23985.11-23985.30"
  wire input 532 \PLEQRESETEIEOSCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23986.11-23986.37"
  wire input 533 \PLGEN2UPSTREAMPREFERDEEMPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23987.11-23987.17"
  wire input 534 \RESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23988.19-23988.31"
  wire width 256 input 535 \SAXISCCTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23989.17-23989.29"
  wire width 8 input 536 \SAXISCCTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23990.11-23990.23"
  wire input 537 \SAXISCCTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23775.18-23775.31"
  wire width 4 output 322 \SAXISCCTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23991.18-23991.30"
  wire width 33 input 538 \SAXISCCTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23992.11-23992.24"
  wire input 539 \SAXISCCTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23993.19-23993.31"
  wire width 256 input 540 \SAXISRQTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23994.17-23994.29"
  wire width 8 input 541 \SAXISRQTKEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23995.11-23995.23"
  wire input 542 \SAXISRQTLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23776.18-23776.31"
  wire width 4 output 323 \SAXISRQTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23996.18-23996.30"
  wire width 60 input 543 \SAXISRQTUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23997.11-23997.24"
  wire input 544 \SAXISRQTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23998.18-23998.25"
  wire width 32 input 545 \SPAREIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23777.19-23777.27"
  wire width 32 output 324 \SPAREOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23999.11-23999.18"
  wire input 546 \USERCLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19854.1-20095.10"
module \PCIE_A1
  parameter \BAR0 0
  parameter \BAR1 0
  parameter \BAR2 0
  parameter \BAR3 0
  parameter \BAR4 0
  parameter \BAR5 0
  parameter \CARDBUS_CIS_POINTER 0
  parameter \CLASS_CODE 24'000000000000000000000000
  parameter \DEV_CAP_ENDPOINT_L0S_LATENCY 7
  parameter \DEV_CAP_ENDPOINT_L1_LATENCY 7
  parameter \DEV_CAP_EXT_TAG_SUPPORTED "FALSE"
  parameter \DEV_CAP_MAX_PAYLOAD_SUPPORTED 2
  parameter \DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT 0
  parameter \DEV_CAP_ROLE_BASED_ERROR "TRUE"
  parameter \DISABLE_BAR_FILTERING "FALSE"
  parameter \DISABLE_ID_CHECK "FALSE"
  parameter \DISABLE_SCRAMBLING "FALSE"
  parameter \ENABLE_RX_TD_ECRC_TRIM "FALSE"
  parameter \EXPANSION_ROM 22'0000000000000000000000
  parameter \FAST_TRAIN "FALSE"
  parameter \GTP_SEL 0
  parameter \LINK_CAP_ASPM_SUPPORT 1
  parameter \LINK_CAP_L0S_EXIT_LATENCY 7
  parameter \LINK_CAP_L1_EXIT_LATENCY 7
  parameter \LINK_STATUS_SLOT_CLOCK_CONFIG "FALSE"
  parameter \LL_ACK_TIMEOUT 15'000001000000100
  parameter \LL_ACK_TIMEOUT_EN "FALSE"
  parameter \LL_REPLAY_TIMEOUT 15'000011000001101
  parameter \LL_REPLAY_TIMEOUT_EN "FALSE"
  parameter \MSI_CAP_MULTIMSGCAP 0
  parameter \MSI_CAP_MULTIMSG_EXTENSION 0
  parameter \PCIE_CAP_CAPABILITY_VERSION 4'0001
  parameter \PCIE_CAP_DEVICE_PORT_TYPE 4'0000
  parameter \PCIE_CAP_INT_MSG_NUM 5'00000
  parameter \PCIE_CAP_SLOT_IMPLEMENTED "FALSE"
  parameter \PCIE_GENERIC 12'000000000000
  parameter \PLM_AUTO_CONFIG "FALSE"
  parameter \PM_CAP_AUXCURRENT 0
  parameter \PM_CAP_D1SUPPORT "TRUE"
  parameter \PM_CAP_D2SUPPORT "TRUE"
  parameter \PM_CAP_DSI "FALSE"
  parameter \PM_CAP_PMESUPPORT 5'01111
  parameter \PM_CAP_PME_CLOCK "FALSE"
  parameter \PM_CAP_VERSION 3
  parameter \PM_DATA0 8'00011110
  parameter \PM_DATA1 8'00011110
  parameter \PM_DATA2 8'00011110
  parameter \PM_DATA3 8'00011110
  parameter \PM_DATA4 8'00011110
  parameter \PM_DATA5 8'00011110
  parameter \PM_DATA6 8'00011110
  parameter \PM_DATA7 8'00011110
  parameter \PM_DATA_SCALE0 2'01
  parameter \PM_DATA_SCALE1 2'01
  parameter \PM_DATA_SCALE2 2'01
  parameter \PM_DATA_SCALE3 2'01
  parameter \PM_DATA_SCALE4 2'01
  parameter \PM_DATA_SCALE5 2'01
  parameter \PM_DATA_SCALE6 2'01
  parameter \PM_DATA_SCALE7 2'01
  parameter \SIM_VERSION "1.0"
  parameter \SLOT_CAP_ATT_BUTTON_PRESENT "FALSE"
  parameter \SLOT_CAP_ATT_INDICATOR_PRESENT "FALSE"
  parameter \SLOT_CAP_POWER_INDICATOR_PRESENT "FALSE"
  parameter \TL_RX_RAM_RADDR_LATENCY 1
  parameter \TL_RX_RAM_RDATA_LATENCY 2
  parameter \TL_RX_RAM_WRITE_LATENCY 0
  parameter \TL_TFC_DISABLE "FALSE"
  parameter \TL_TX_CHECKS_DISABLE "FALSE"
  parameter \TL_TX_RAM_RADDR_LATENCY 0
  parameter \TL_TX_RAM_RDATA_LATENCY 2
  parameter \USR_CFG "FALSE"
  parameter \USR_EXT_CFG "FALSE"
  parameter \VC0_CPL_INFINITE "TRUE"
  parameter \VC0_RX_RAM_LIMIT 12'000000011110
  parameter \VC0_TOTAL_CREDITS_CD 104
  parameter \VC0_TOTAL_CREDITS_CH 36
  parameter \VC0_TOTAL_CREDITS_NPH 8
  parameter \VC0_TOTAL_CREDITS_PD 288
  parameter \VC0_TOTAL_CREDITS_PH 32
  parameter \VC0_TX_LASTPACKET 31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20039.18-20039.30"
  wire width 8 output 104 \CFGBUSNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19936.12-19936.37"
  wire output 1 \CFGCOMMANDBUSMASTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19937.12-19937.38"
  wire output 2 \CFGCOMMANDINTERRUPTDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19938.12-19938.30"
  wire output 3 \CFGCOMMANDIOENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19939.12-19939.31"
  wire output 4 \CFGCOMMANDMEMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19940.12-19940.28"
  wire output 5 \CFGCOMMANDSERREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19941.12-19941.35"
  wire output 6 \CFGDEVCONTROLAUXPOWEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19942.12-19942.43"
  wire output 7 \CFGDEVCONTROLCORRERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19943.12-19943.33"
  wire output 8 \CFGDEVCONTROLENABLERO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19944.12-19944.33"
  wire output 9 \CFGDEVCONTROLEXTTAGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19945.12-19945.44"
  wire output 10 \CFGDEVCONTROLFATALERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20026.18-20026.41"
  wire width 3 output 91 \CFGDEVCONTROLMAXPAYLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20027.18-20027.41"
  wire width 3 output 92 \CFGDEVCONTROLMAXREADREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19946.12-19946.44"
  wire output 11 \CFGDEVCONTROLNONFATALREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19947.12-19947.34"
  wire output 12 \CFGDEVCONTROLNOSNOOPEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19948.12-19948.34"
  wire output 13 \CFGDEVCONTROLPHANTOMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19949.12-19949.41"
  wire output 14 \CFGDEVCONTROLURERRREPORTINGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20035.18-20035.33"
  wire width 5 output 100 \CFGDEVICENUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20076.18-20076.26"
  wire width 16 input 141 \CFGDEVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19950.12-19950.39"
  wire output 15 \CFGDEVSTATUSCORRERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19951.12-19951.40"
  wire output 16 \CFGDEVSTATUSFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19952.12-19952.43"
  wire output 17 \CFGDEVSTATUSNONFATALERRDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19953.12-19953.34"
  wire output 18 \CFGDEVSTATUSURDETECTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20031.19-20031.24"
  wire width 32 output 96 \CFGDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20091.18-20091.24"
  wire width 64 input 156 \CFGDSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20094.17-20094.26"
  wire width 10 input 159 \CFGDWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20044.11-20044.21"
  wire input 109 \CFGERRCORN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20045.11-20045.26"
  wire input 110 \CFGERRCPLABORTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19954.12-19954.25"
  wire output 19 \CFGERRCPLRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20046.11-20046.28"
  wire input 111 \CFGERRCPLTIMEOUTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20047.11-20047.22"
  wire input 112 \CFGERRECRCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20048.11-20048.24"
  wire input 113 \CFGERRLOCKEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20049.11-20049.24"
  wire input 114 \CFGERRPOSTEDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20090.18-20090.36"
  wire width 48 input 155 \CFGERRTLPCPLHEADER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20050.11-20050.20"
  wire input 115 \CFGERRURN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20028.18-20028.35"
  wire width 3 output 93 \CFGFUNCTIONNUMBER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20051.11-20051.30"
  wire input 116 \CFGINTERRUPTASSERTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20092.17-20092.31"
  wire width 8 input 157 \CFGINTERRUPTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20040.18-20040.32"
  wire width 8 output 105 \CFGINTERRUPTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20029.18-20029.38"
  wire width 3 output 94 \CFGINTERRUPTMMENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19955.12-19955.33"
  wire output 20 \CFGINTERRUPTMSIENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20052.11-20052.24"
  wire input 117 \CFGINTERRUPTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19956.12-19956.28"
  wire output 21 \CFGINTERRUPTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19957.12-19957.28"
  wire output 22 \CFGLINKCONTOLRCB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20017.18-20017.43"
  wire width 2 output 82 \CFGLINKCONTROLASPMCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19958.12-19958.37"
  wire output 23 \CFGLINKCONTROLCOMMONCLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19959.12-19959.38"
  wire output 24 \CFGLINKCONTROLEXTENDEDSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20036.18-20036.31"
  wire width 5 output 101 \CFGLTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20030.18-20030.35"
  wire width 3 output 95 \CFGPCIELINKSTATEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20053.11-20053.21"
  wire input 118 \CFGPMWAKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20054.11-20054.19"
  wire input 119 \CFGRDENN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19960.12-19960.24"
  wire output 25 \CFGRDWRDONEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20093.17-20093.25"
  wire width 8 input 158 \CFGREVID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20077.18-20077.29"
  wire width 16 input 142 \CFGSUBSYSID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20078.18-20078.32"
  wire width 16 input 143 \CFGSUBSYSVENID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19961.12-19961.25"
  wire output 26 \CFGTOTURNOFFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20055.11-20055.25"
  wire input 120 \CFGTRNPENDINGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20056.11-20056.24"
  wire input 121 \CFGTURNOFFOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20079.18-20079.26"
  wire width 16 input 144 \CFGVENID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20057.11-20057.22"
  wire input 122 \CLOCKLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19962.12-19962.28"
  wire output 27 \DBGBADDLLPSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19963.12-19963.25"
  wire output 28 \DBGBADTLPLCRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19964.12-19964.27"
  wire output 29 \DBGBADTLPSEQNUM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19965.12-19965.27"
  wire output 30 \DBGBADTLPSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19966.12-19966.31"
  wire output 31 \DBGDLPROTOCOLSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19967.12-19967.34"
  wire output 32 \DBGFCPROTOCOLERRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19968.12-19968.27"
  wire output 33 \DBGMLFRMDLENGTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19969.12-19969.24"
  wire output 34 \DBGMLFRMDMPS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19970.12-19970.25"
  wire output 35 \DBGMLFRMDTCVC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19971.12-19971.30"
  wire output 36 \DBGMLFRMDTLPSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19972.12-19972.30"
  wire output 37 \DBGMLFRMDUNRECTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19973.12-19973.28"
  wire output 38 \DBGPOISTLPSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19974.12-19974.33"
  wire output 39 \DBGRCVROVERFLOWSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19975.12-19975.37"
  wire output 40 \DBGREGDETECTEDCORRECTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19976.12-19976.31"
  wire output 41 \DBGREGDETECTEDFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19977.12-19977.34"
  wire output 42 \DBGREGDETECTEDNONFATAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19978.12-19978.37"
  wire output 43 \DBGREGDETECTEDUNSUPPORTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19979.12-19979.33"
  wire output 44 \DBGRPLYROLLOVERSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19980.12-19980.32"
  wire output 45 \DBGRPLYTIMEOUTSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19981.12-19981.25"
  wire output 46 \DBGURNOBARHIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19982.12-19982.26"
  wire output 47 \DBGURPOISCFGWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19983.12-19983.23"
  wire output 48 \DBGURSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19984.12-19984.25"
  wire output 49 \DBGURUNSUPMSG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20058.11-20058.17"
  wire input 123 \MGTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20008.19-20008.29"
  wire width 12 output 73 \MIMRXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20088.18-20088.28"
  wire width 35 input 153 \MIMRXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19985.12-19985.20"
  wire output 50 \MIMRXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20009.19-20009.29"
  wire width 12 output 74 \MIMRXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20033.19-20033.29"
  wire width 35 output 98 \MIMRXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19986.12-19986.20"
  wire output 51 \MIMRXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20010.19-20010.29"
  wire width 12 output 75 \MIMTXRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20089.18-20089.28"
  wire width 36 input 154 \MIMTXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19987.12-19987.20"
  wire output 52 \MIMTXREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20011.19-20011.29"
  wire width 12 output 76 \MIMTXWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20034.19-20034.29"
  wire width 36 output 99 \MIMTXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19988.12-19988.20"
  wire output 53 \MIMTXWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20018.18-20018.34"
  wire width 2 output 83 \PIPEGTPOWERDOWNA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20019.18-20019.34"
  wire width 2 output 84 \PIPEGTPOWERDOWNB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20059.11-20059.27"
  wire input 124 \PIPEGTRESETDONEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20060.11-20060.27"
  wire input 125 \PIPEGTRESETDONEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19989.12-19989.29"
  wire output 54 \PIPEGTTXELECIDLEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19990.12-19990.29"
  wire output 55 \PIPEGTTXELECIDLEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20061.11-20061.25"
  wire input 126 \PIPEPHYSTATUSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20062.11-20062.25"
  wire input 127 \PIPEPHYSTATUSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20082.17-20082.31"
  wire width 2 input 147 \PIPERXCHARISKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20083.17-20083.31"
  wire width 2 input 148 \PIPERXCHARISKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20080.18-20080.29"
  wire width 16 input 145 \PIPERXDATAA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20081.18-20081.29"
  wire width 16 input 146 \PIPERXDATAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20063.11-20063.31"
  wire input 128 \PIPERXENTERELECIDLEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20064.11-20064.31"
  wire input 129 \PIPERXENTERELECIDLEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19991.12-19991.27"
  wire output 56 \PIPERXPOLARITYA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19992.12-19992.27"
  wire output 57 \PIPERXPOLARITYB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19993.12-19993.24"
  wire output 58 \PIPERXRESETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19994.12-19994.24"
  wire output 59 \PIPERXRESETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20084.17-20084.30"
  wire width 3 input 149 \PIPERXSTATUSA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20085.17-20085.30"
  wire width 3 input 150 \PIPERXSTATUSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20020.18-20020.37"
  wire width 2 output 85 \PIPETXCHARDISPMODEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20021.18-20021.37"
  wire width 2 output 86 \PIPETXCHARDISPMODEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20022.18-20022.36"
  wire width 2 output 87 \PIPETXCHARDISPVALA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20023.18-20023.36"
  wire width 2 output 88 \PIPETXCHARDISPVALB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20024.18-20024.32"
  wire width 2 output 89 \PIPETXCHARISKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20025.18-20025.32"
  wire width 2 output 90 \PIPETXCHARISKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20015.19-20015.30"
  wire width 16 output 80 \PIPETXDATAA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20016.19-20016.30"
  wire width 16 output 81 \PIPETXDATAB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19995.12-19995.26"
  wire output 60 \PIPETXRCVRDETA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19996.12-19996.26"
  wire output 61 \PIPETXRCVRDETB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19997.12-19997.28"
  wire output 62 \RECEIVEDHOTRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20065.11-20065.20"
  wire input 130 \SYSRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20012.19-20012.28"
  wire width 12 output 77 \TRNFCCPLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20041.18-20041.27"
  wire width 8 output 106 \TRNFCCPLH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20013.19-20013.27"
  wire width 12 output 78 \TRNFCNPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20042.18-20042.26"
  wire width 8 output 107 \TRNFCNPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20014.19-20014.26"
  wire width 12 output 79 \TRNFCPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20043.18-20043.25"
  wire width 8 output 108 \TRNFCPH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20086.17-20086.25"
  wire width 3 input 151 \TRNFCSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19998.12-19998.21"
  wire output 63 \TRNLNKUPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20038.18-20038.29"
  wire width 7 output 103 \TRNRBARHITN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20032.19-20032.24"
  wire width 32 output 97 \TRNRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20066.11-20066.22"
  wire input 131 \TRNRDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19999.12-19999.20"
  wire output 64 \TRNREOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20000.12-20000.23"
  wire output 65 \TRNRERRFWDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20067.11-20067.20"
  wire input 132 \TRNRNPOKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20001.12-20001.20"
  wire output 66 \TRNRSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20002.12-20002.23"
  wire output 67 \TRNRSRCDSCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20003.12-20003.23"
  wire output 68 \TRNRSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20037.18-20037.27"
  wire width 6 output 102 \TRNTBUFAV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20068.11-20068.22"
  wire input 133 \TRNTCFGGNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20004.12-20004.23"
  wire output 69 \TRNTCFGREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20087.18-20087.23"
  wire width 32 input 152 \TRNTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20005.12-20005.23"
  wire output 70 \TRNTDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20069.11-20069.19"
  wire input 134 \TRNTEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20006.12-20006.24"
  wire output 71 \TRNTERRDROPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20070.11-20070.22"
  wire input 135 \TRNTERRFWDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20071.11-20071.19"
  wire input 136 \TRNTSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20072.11-20072.22"
  wire input 137 \TRNTSRCDSCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20073.11-20073.22"
  wire input 138 \TRNTSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20074.11-20074.19"
  wire input 139 \TRNTSTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20075.11-20075.18"
  wire input 140 \USERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20007.12-20007.20"
  wire output 72 \USERRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20097.1-20536.10"
module \PCIE_EP
  parameter \BAR0EXIST "TRUE"
  parameter \BAR0PREFETCHABLE "TRUE"
  parameter \BAR1EXIST "FALSE"
  parameter \BAR1PREFETCHABLE "FALSE"
  parameter \BAR2EXIST "FALSE"
  parameter \BAR2PREFETCHABLE "FALSE"
  parameter \BAR3EXIST "FALSE"
  parameter \BAR3PREFETCHABLE "FALSE"
  parameter \BAR4EXIST "FALSE"
  parameter \BAR4PREFETCHABLE "FALSE"
  parameter \BAR5EXIST "FALSE"
  parameter \BAR5PREFETCHABLE "FALSE"
  parameter \CLKDIVIDED "FALSE"
  parameter \INFINITECOMPLETIONS "TRUE"
  parameter \LINKSTATUSSLOTCLOCKCONFIG "FALSE"
  parameter \PBCAPABILITYSYSTEMALLOCATED "FALSE"
  parameter \PMCAPABILITYD1SUPPORT "FALSE"
  parameter \PMCAPABILITYD2SUPPORT "FALSE"
  parameter \PMCAPABILITYDSI "TRUE"
  parameter \RESETMODE "FALSE"
  parameter \VC0TOTALCREDITSCD 11'00000000000
  parameter \VC0TOTALCREDITSPD 11'00000110100
  parameter \VC1TOTALCREDITSCD 11'00000000000
  parameter \VC1TOTALCREDITSPD 11'00000000000
  parameter \AERBASEPTR 12'000100010000
  parameter \AERCAPABILITYNEXTPTR 12'000100111000
  parameter \DSNBASEPTR 12'000101001000
  parameter \DSNCAPABILITYNEXTPTR 12'000101010100
  parameter \MSIBASEPTR 12'000001001000
  parameter \PBBASEPTR 12'000100111000
  parameter \PBCAPABILITYNEXTPTR 12'000101001000
  parameter \PMBASEPTR 12'000001000000
  parameter \RETRYRAMSIZE 12'000000001001
  parameter \VCBASEPTR 12'000101010100
  parameter \VCCAPABILITYNEXTPTR 12'000000000000
  parameter \VC0RXFIFOBASEC 13'0000010011000
  parameter \VC0RXFIFOBASENP 13'0000010000000
  parameter \VC0RXFIFOBASEP 13'0000000000000
  parameter \VC0RXFIFOLIMITC 13'0000100010111
  parameter \VC0RXFIFOLIMITNP 13'0000010010111
  parameter \VC0RXFIFOLIMITP 13'0000001111111
  parameter \VC0TXFIFOBASEC 13'0000010011000
  parameter \VC0TXFIFOBASENP 13'0000010000000
  parameter \VC0TXFIFOBASEP 13'0000000000000
  parameter \VC0TXFIFOLIMITC 13'0000100010111
  parameter \VC0TXFIFOLIMITNP 13'0000010010111
  parameter \VC0TXFIFOLIMITP 13'0000001111111
  parameter \VC1RXFIFOBASEC 13'0000100011000
  parameter \VC1RXFIFOBASENP 13'0000100011000
  parameter \VC1RXFIFOBASEP 13'0000100011000
  parameter \VC1RXFIFOLIMITC 13'0000100011000
  parameter \VC1RXFIFOLIMITNP 13'0000100011000
  parameter \VC1RXFIFOLIMITP 13'0000100011000
  parameter \VC1TXFIFOBASEC 13'0000100011000
  parameter \VC1TXFIFOBASENP 13'0000100011000
  parameter \VC1TXFIFOBASEP 13'0000100011000
  parameter \VC1TXFIFOLIMITC 13'0000100011000
  parameter \VC1TXFIFOLIMITNP 13'0000100011000
  parameter \VC1TXFIFOLIMITP 13'0000100011000
  parameter \DEVICEID 16'0101000001010000
  parameter \SUBSYSTEMID 16'0101000001010000
  parameter \SUBSYSTEMVENDORID 16'0001000011101110
  parameter \VENDORID 16'0001000011101110
  parameter \LINKCAPABILITYASPMSUPPORT 2'01
  parameter \PBCAPABILITYDW0DATASCALE 2'00
  parameter \PBCAPABILITYDW0PMSTATE 2'00
  parameter \PBCAPABILITYDW1DATASCALE 2'00
  parameter \PBCAPABILITYDW1PMSTATE 2'00
  parameter \PBCAPABILITYDW2DATASCALE 2'00
  parameter \PBCAPABILITYDW2PMSTATE 2'00
  parameter \PBCAPABILITYDW3DATASCALE 2'00
  parameter \PBCAPABILITYDW3PMSTATE 2'00
  parameter \CLASSCODE 24'000001011000000000000000
  parameter \DEVICECAPABILITYENDPOINTL0SLATENCY 3'000
  parameter \DEVICECAPABILITYENDPOINTL1LATENCY 3'000
  parameter \MSICAPABILITYMULTIMSGCAP 3'000
  parameter \PBCAPABILITYDW0PMSUBSTATE 3'000
  parameter \PBCAPABILITYDW0POWERRAIL 3'000
  parameter \PBCAPABILITYDW0TYPE 3'000
  parameter \PBCAPABILITYDW1PMSUBSTATE 3'000
  parameter \PBCAPABILITYDW1POWERRAIL 3'000
  parameter \PBCAPABILITYDW1TYPE 3'000
  parameter \PBCAPABILITYDW2PMSUBSTATE 3'000
  parameter \PBCAPABILITYDW2POWERRAIL 3'000
  parameter \PBCAPABILITYDW2TYPE 3'000
  parameter \PBCAPABILITYDW3PMSUBSTATE 3'000
  parameter \PBCAPABILITYDW3POWERRAIL 3'000
  parameter \PBCAPABILITYDW3TYPE 3'000
  parameter \PMCAPABILITYAUXCURRENT 3'000
  parameter \PORTVCCAPABILITYEXTENDEDVCCOUNT 3'000
  parameter \CARDBUSCISPOINTER 0
  parameter \XPDEVICEPORTTYPE 4'0000
  parameter \PMCAPABILITYPMESUPPORT 5'00000
  parameter \BAR0MASKWIDTH 6'010100
  parameter \BAR1MASKWIDTH 6'000000
  parameter \BAR2MASKWIDTH 6'000000
  parameter \BAR3MASKWIDTH 6'000000
  parameter \BAR4MASKWIDTH 6'000000
  parameter \BAR5MASKWIDTH 6'000000
  parameter \LINKCAPABILITYMAXLINKWIDTH 6'000001
  parameter \DEVICESERIALNUMBER 64'1110000000000000000000000000000000000001000000000000101000110101
  parameter \VC0TOTALCREDITSCH 7'0000000
  parameter \VC0TOTALCREDITSNPH 7'0001000
  parameter \VC0TOTALCREDITSPH 7'0001000
  parameter \VC1TOTALCREDITSCH 7'0000000
  parameter \VC1TOTALCREDITSNPH 7'0000000
  parameter \VC1TOTALCREDITSPH 7'0000000
  parameter \ACTIVELANESIN 8'00000001
  parameter \CAPABILITIESPOINTER 8'01000000
  parameter \INTERRUPTPIN 8'00000000
  parameter \MSICAPABILITYNEXTPTR 8'01100000
  parameter \PBCAPABILITYDW0BASEPOWER 8'00000000
  parameter \PBCAPABILITYDW1BASEPOWER 8'00000000
  parameter \PBCAPABILITYDW2BASEPOWER 8'00000000
  parameter \PBCAPABILITYDW3BASEPOWER 8'00000000
  parameter \PCIECAPABILITYNEXTPTR 8'00000000
  parameter \PMCAPABILITYNEXTPTR 8'01100000
  parameter \PMDATA0 8'00000000
  parameter \PMDATA1 8'00000000
  parameter \PMDATA2 8'00000000
  parameter \PMDATA3 8'00000000
  parameter \PMDATA4 8'00000000
  parameter \PMDATA5 8'00000000
  parameter \PMDATA6 8'00000000
  parameter \PMDATA7 8'00000000
  parameter \PORTVCCAPABILITYVCARBCAP 8'00000000
  parameter \PORTVCCAPABILITYVCARBTABLEOFFSET 8'00000000
  parameter \REVISIONID 8'00000000
  parameter \XPBASEPTR 8'01100000
  parameter \BAR0ADDRWIDTH 0
  parameter \BAR0IOMEMN 0
  parameter \BAR1ADDRWIDTH 0
  parameter \BAR1IOMEMN 0
  parameter \BAR2ADDRWIDTH 0
  parameter \BAR2IOMEMN 0
  parameter \BAR3ADDRWIDTH 0
  parameter \BAR3IOMEMN 0
  parameter \BAR4ADDRWIDTH 0
  parameter \BAR4IOMEMN 0
  parameter \BAR5IOMEMN 0
  parameter \L0SEXITLATENCY 7
  parameter \L0SEXITLATENCYCOMCLK 7
  parameter \L1EXITLATENCY 7
  parameter \L1EXITLATENCYCOMCLK 7
  parameter \LOWPRIORITYVCCOUNT 0
  parameter \PMDATASCALE0 0
  parameter \PMDATASCALE1 0
  parameter \PMDATASCALE2 0
  parameter \PMDATASCALE3 0
  parameter \PMDATASCALE4 0
  parameter \PMDATASCALE5 0
  parameter \PMDATASCALE6 0
  parameter \PMDATASCALE7 0
  parameter \RETRYRAMREADLATENCY 3
  parameter \RETRYRAMWRITELATENCY 1
  parameter \TLRAMREADLATENCY 3
  parameter \TLRAMWRITELATENCY 1
  parameter \TXTSNFTS 255
  parameter \TXTSNFTSCOMCLK 255
  parameter \XPMAXPAYLOAD 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20419.11-20419.19"
  wire input 162 \AUXPOWER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20258.12-20258.27"
  wire output 1 \BUSMASTERENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20420.11-20420.26"
  wire input 163 \COMPLIANCEAVOID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20421.11-20421.21"
  wire input 164 \CRMCORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20422.11-20422.24"
  wire input 165 \CRMCORECLKDLO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20423.11-20423.24"
  wire input 166 \CRMCORECLKRXO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20424.11-20424.24"
  wire input 167 \CRMCORECLKTXO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20259.12-20259.26"
  wire output 2 \CRMDOHOTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20425.11-20425.22"
  wire input 168 \CRMLINKRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20426.11-20426.21"
  wire input 169 \CRMMACRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20427.11-20427.22"
  wire input 170 \CRMMGMTRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20428.11-20428.20"
  wire input 171 \CRMNVRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20260.12-20260.28"
  wire output 3 \CRMPWRSOFTRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20429.11-20429.19"
  wire input 172 \CRMURSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20430.11-20430.25"
  wire input 173 \CRMUSERCFGRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20431.11-20431.21"
  wire input 174 \CRMUSERCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20432.11-20432.24"
  wire input 175 \CRMUSERCLKRXO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20433.11-20433.24"
  wire input 176 \CRMUSERCLKTXO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20261.12-20261.34"
  wire output 4 \DLLTXPMDLLPOUTSTANDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20262.12-20262.28"
  wire output 5 \INTERRUPTDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20263.12-20263.25"
  wire output 6 \IOSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20434.11-20434.31"
  wire input 177 \L0CFGDISABLESCRAMBLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20264.12-20264.28"
  wire output 7 \L0CFGLOOPBACKACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20435.11-20435.30"
  wire input 178 \L0CFGLOOPBACKMASTER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20371.19-20371.32"
  wire width 13 output 114 \L0COMPLETERID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20400.18-20400.34"
  wire width 7 output 143 \L0DLLERRORVECTOR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20265.12-20265.33"
  wire output 8 \L0DLLRXACKOUTSTANDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20266.12-20266.35"
  wire output 9 \L0DLLTXNONFCOUTSTANDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20267.12-20267.30"
  wire output 10 \L0DLLTXOUTSTANDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20401.18-20401.31"
  wire width 8 output 144 \L0DLLVCSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20402.18-20402.28"
  wire width 8 output 145 \L0DLUPDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20268.12-20268.35"
  wire output 11 \L0FIRSTCFGWRITEOCCURRED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20436.11-20436.28"
  wire input 179 \L0LEGACYINTFUNCT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20394.18-20394.30"
  wire width 4 output 137 \L0LTSSMSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20269.12-20269.26"
  wire output 12 \L0MACENTEREDL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20270.12-20270.29"
  wire output 13 \L0MACLINKTRAINING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20271.12-20271.23"
  wire output 14 \L0MACLINKUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20395.18-20395.42"
  wire width 4 output 138 \L0MACNEGOTIATEDLINKWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20272.12-20272.28"
  wire output 15 \L0MACNEWSTATEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20273.12-20273.27"
  wire output 16 \L0MACRXL0SSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20274.12-20274.24"
  wire output 17 \L0MSIENABLE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20521.17-20521.30"
  wire width 4 input 264 \L0MSIREQUEST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20389.18-20389.31"
  wire width 3 output 132 \L0MULTIMSGEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20506.19-20506.41"
  wire width 128 input 249 \L0PACKETHEADERFROMUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20275.12-20275.20"
  wire output 18 \L0PMEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20276.12-20276.19"
  wire output 19 \L0PMEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20437.11-20437.21"
  wire input 180 \L0PMEREQIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20277.12-20277.23"
  wire output 20 \L0PMEREQOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20278.12-20278.24"
  wire output 21 \L0PWRL1STATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20279.12-20279.30"
  wire output 22 \L0PWRL23READYSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20378.18-20378.29"
  wire width 2 output 121 \L0PWRSTATE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20280.12-20280.27"
  wire output 23 \L0PWRTURNOFFREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20281.12-20281.27"
  wire output 24 \L0PWRTXL0SSTATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20282.12-20282.21"
  wire output 25 \L0RXDLLPM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20390.18-20390.31"
  wire width 3 output 133 \L0RXDLLPMTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20379.18-20379.34"
  wire width 2 output 122 \L0RXMACLINKERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20438.11-20438.35"
  wire input 181 \L0SETCOMPLETERABORTERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20439.11-20439.42"
  wire input 182 \L0SETCOMPLETIONTIMEOUTCORRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20440.11-20440.44"
  wire input 183 \L0SETCOMPLETIONTIMEOUTUNCORRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20441.11-20441.33"
  wire input 184 \L0SETDETECTEDCORRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20442.11-20442.34"
  wire input 185 \L0SETDETECTEDFATALERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20443.11-20443.37"
  wire input 186 \L0SETDETECTEDNONFATALERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20444.11-20444.45"
  wire input 187 \L0SETUNEXPECTEDCOMPLETIONCORRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20445.11-20445.47"
  wire input 188 \L0SETUNEXPECTEDCOMPLETIONUNCORRERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20446.11-20446.48"
  wire input 189 \L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20447.11-20447.44"
  wire input 190 \L0SETUNSUPPORTEDREQUESTOTHERERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20448.11-20448.39"
  wire input 191 \L0SETUSERDETECTEDPARITYERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20449.11-20449.36"
  wire input 192 \L0SETUSERMASTERDATAPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20450.11-20450.39"
  wire input 193 \L0SETUSERRECEIVEDMASTERABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20451.11-20451.39"
  wire input 194 \L0SETUSERRECEIVEDTARGETABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20452.11-20452.40"
  wire input 195 \L0SETUSERSIGNALLEDTARGETABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20453.11-20453.31"
  wire input 196 \L0SETUSERSYSTEMERROR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20283.12-20283.35"
  wire output 26 \L0STATSCFGOTHERRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20284.12-20284.38"
  wire output 27 \L0STATSCFGOTHERTRANSMITTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20285.12-20285.30"
  wire output 28 \L0STATSCFGRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20286.12-20286.33"
  wire output 29 \L0STATSCFGTRANSMITTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20287.12-20287.31"
  wire output 30 \L0STATSDLLPRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20288.12-20288.34"
  wire output 31 \L0STATSDLLPTRANSMITTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20289.12-20289.29"
  wire output 32 \L0STATSOSRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20290.12-20290.32"
  wire output 33 \L0STATSOSTRANSMITTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20291.12-20291.30"
  wire output 34 \L0STATSTLPRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20292.12-20292.33"
  wire output 35 \L0STATSTLPTRANSMITTED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20454.11-20454.32"
  wire input 197 \L0TRANSACTIONSPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20293.12-20293.28"
  wire output 36 \L0UNLOCKRECEIVED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20403.18-20403.45"
  wire width 8 output 146 \LLKRXCHCOMPLETIONAVAILABLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20507.17-20507.28"
  wire width 2 input 250 \LLKRXCHFIFO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20404.18-20404.44"
  wire width 8 output 147 \LLKRXCHNONPOSTEDAVAILABLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20405.18-20405.41"
  wire width 8 output 148 \LLKRXCHPOSTEDAVAILABLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20510.17-20510.26"
  wire width 3 input 253 \LLKRXCHTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20396.19-20396.28"
  wire width 64 output 139 \LLKRXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20455.11-20455.27"
  wire input 198 \LLKRXDSTCONTREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20456.11-20456.23"
  wire input 199 \LLKRXDSTREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20294.12-20294.21"
  wire output 37 \LLKRXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20295.12-20295.21"
  wire output 38 \LLKRXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20376.19-20376.37"
  wire width 16 output 119 \LLKRXPREFERREDTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20296.12-20296.21"
  wire output 39 \LLKRXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20297.12-20297.21"
  wire output 40 \LLKRXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20298.12-20298.28"
  wire output 41 \LLKRXSRCLASTREQN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20299.12-20299.24"
  wire output 42 \LLKRXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20380.18-20380.29"
  wire width 2 output 123 \LLKRXVALIDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20406.18-20406.29"
  wire width 8 output 149 \LLKTCSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20418.18-20418.32"
  wire width 10 output 161 \LLKTXCHANSPACE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20407.18-20407.41"
  wire width 8 output 150 \LLKTXCHCOMPLETIONREADYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20508.17-20508.28"
  wire width 2 input 251 \LLKTXCHFIFO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20408.18-20408.40"
  wire width 8 output 151 \LLKTXCHNONPOSTEDREADYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20409.18-20409.37"
  wire width 8 output 152 \LLKTXCHPOSTEDREADYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20511.17-20511.26"
  wire width 3 input 254 \LLKTXCHTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20300.12-20300.29"
  wire output 43 \LLKTXCONFIGREADYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20523.18-20523.27"
  wire width 64 input 266 \LLKTXDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20301.12-20301.24"
  wire output 44 \LLKTXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20509.17-20509.29"
  wire width 2 input 252 \LLKTXENABLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20457.11-20457.20"
  wire input 200 \LLKTXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20458.11-20458.20"
  wire input 201 \LLKTXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20459.11-20459.20"
  wire input 202 \LLKTXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20460.11-20460.20"
  wire input 203 \LLKTXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20461.11-20461.23"
  wire input 204 \LLKTXSRCDSCN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20462.11-20462.23"
  wire input 205 \LLKTXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20391.18-20391.32"
  wire width 3 output 134 \MAXPAYLOADSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20392.18-20392.36"
  wire width 3 output 135 \MAXREADREQUESTSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20302.12-20302.26"
  wire output 45 \MEMSPACEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20505.18-20505.26"
  wire width 11 input 248 \MGMTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20522.17-20522.26"
  wire width 4 input 265 \MGMTBWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20377.19-20377.26"
  wire width 17 output 120 \MGMTPSO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20393.19-20393.28"
  wire width 32 output 136 \MGMTRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20463.11-20463.19"
  wire input 206 \MGMTRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20368.19-20368.34"
  wire width 12 output 111 \MGMTSTATSCREDIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20527.17-20527.35"
  wire width 7 input 270 \MGMTSTATSCREDITSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20520.18-20520.27"
  wire width 32 input 263 \MGMTWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20464.11-20464.19"
  wire input 207 \MGMTWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20369.19-20369.30"
  wire width 12 output 112 \MIMDLLBRADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20524.18-20524.30"
  wire width 64 input 267 \MIMDLLBRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20303.12-20303.22"
  wire output 46 \MIMDLLBREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20370.19-20370.30"
  wire width 12 output 113 \MIMDLLBWADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20397.19-20397.31"
  wire width 64 output 140 \MIMDLLBWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20304.12-20304.22"
  wire output 47 \MIMDLLBWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20372.19-20372.29"
  wire width 13 output 115 \MIMRXBRADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20525.18-20525.29"
  wire width 64 input 268 \MIMRXBRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20305.12-20305.21"
  wire output 48 \MIMRXBREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20373.19-20373.29"
  wire width 13 output 116 \MIMRXBWADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20398.19-20398.30"
  wire width 64 output 141 \MIMRXBWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20306.12-20306.21"
  wire output 49 \MIMRXBWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20374.19-20374.29"
  wire width 13 output 117 \MIMTXBRADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20526.18-20526.29"
  wire width 64 input 269 \MIMTXBRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20307.12-20307.21"
  wire output 50 \MIMTXBREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20375.19-20375.29"
  wire width 13 output 118 \MIMTXBWADD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20399.19-20399.30"
  wire width 64 output 142 \MIMTXBWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20308.12-20308.21"
  wire output 51 \MIMTXBWEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20309.12-20309.31"
  wire output 52 \PARITYERRORRESPONSE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20310.12-20310.29"
  wire output 53 \PIPEDESKEWLANESL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20311.12-20311.29"
  wire output 54 \PIPEDESKEWLANESL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20312.12-20312.29"
  wire output 55 \PIPEDESKEWLANESL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20313.12-20313.29"
  wire output 56 \PIPEDESKEWLANESL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20314.12-20314.29"
  wire output 57 \PIPEDESKEWLANESL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20315.12-20315.29"
  wire output 58 \PIPEDESKEWLANESL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20316.12-20316.29"
  wire output 59 \PIPEDESKEWLANESL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20317.12-20317.29"
  wire output 60 \PIPEDESKEWLANESL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20465.11-20465.26"
  wire input 208 \PIPEPHYSTATUSL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20466.11-20466.26"
  wire input 209 \PIPEPHYSTATUSL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20467.11-20467.26"
  wire input 210 \PIPEPHYSTATUSL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20468.11-20468.26"
  wire input 211 \PIPEPHYSTATUSL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20469.11-20469.26"
  wire input 212 \PIPEPHYSTATUSL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20470.11-20470.26"
  wire input 213 \PIPEPHYSTATUSL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20471.11-20471.26"
  wire input 214 \PIPEPHYSTATUSL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20472.11-20472.26"
  wire input 215 \PIPEPHYSTATUSL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20381.18-20381.33"
  wire width 2 output 124 \PIPEPOWERDOWNL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20382.18-20382.33"
  wire width 2 output 125 \PIPEPOWERDOWNL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20383.18-20383.33"
  wire width 2 output 126 \PIPEPOWERDOWNL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20384.18-20384.33"
  wire width 2 output 127 \PIPEPOWERDOWNL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20385.18-20385.33"
  wire width 2 output 128 \PIPEPOWERDOWNL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20386.18-20386.33"
  wire width 2 output 129 \PIPEPOWERDOWNL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20387.18-20387.33"
  wire width 2 output 130 \PIPEPOWERDOWNL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20388.18-20388.33"
  wire width 2 output 131 \PIPEPOWERDOWNL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20318.12-20318.23"
  wire output 61 \PIPERESETL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20319.12-20319.23"
  wire output 62 \PIPERESETL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20320.12-20320.23"
  wire output 63 \PIPERESETL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20321.12-20321.23"
  wire output 64 \PIPERESETL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20322.12-20322.23"
  wire output 65 \PIPERESETL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20323.12-20323.23"
  wire output 66 \PIPERESETL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20324.12-20324.23"
  wire output 67 \PIPERESETL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20325.12-20325.23"
  wire output 68 \PIPERESETL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20473.11-20473.32"
  wire input 216 \PIPERXCHANISALIGNEDL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20474.11-20474.32"
  wire input 217 \PIPERXCHANISALIGNEDL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20475.11-20475.32"
  wire input 218 \PIPERXCHANISALIGNEDL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20476.11-20476.32"
  wire input 219 \PIPERXCHANISALIGNEDL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20477.11-20477.32"
  wire input 220 \PIPERXCHANISALIGNEDL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20478.11-20478.32"
  wire input 221 \PIPERXCHANISALIGNEDL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20479.11-20479.32"
  wire input 222 \PIPERXCHANISALIGNEDL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20480.11-20480.32"
  wire input 223 \PIPERXCHANISALIGNEDL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20481.11-20481.24"
  wire input 224 \PIPERXDATAKL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20482.11-20482.24"
  wire input 225 \PIPERXDATAKL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20483.11-20483.24"
  wire input 226 \PIPERXDATAKL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20484.11-20484.24"
  wire input 227 \PIPERXDATAKL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20485.11-20485.24"
  wire input 228 \PIPERXDATAKL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20486.11-20486.24"
  wire input 229 \PIPERXDATAKL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20487.11-20487.24"
  wire input 230 \PIPERXDATAKL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20488.11-20488.24"
  wire input 231 \PIPERXDATAKL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20528.17-20528.29"
  wire width 8 input 271 \PIPERXDATAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20529.17-20529.29"
  wire width 8 input 272 \PIPERXDATAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20530.17-20530.29"
  wire width 8 input 273 \PIPERXDATAL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20531.17-20531.29"
  wire width 8 input 274 \PIPERXDATAL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20532.17-20532.29"
  wire width 8 input 275 \PIPERXDATAL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20533.17-20533.29"
  wire width 8 input 276 \PIPERXDATAL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20534.17-20534.29"
  wire width 8 input 277 \PIPERXDATAL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20535.17-20535.29"
  wire width 8 input 278 \PIPERXDATAL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20489.11-20489.27"
  wire input 232 \PIPERXELECIDLEL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20490.11-20490.27"
  wire input 233 \PIPERXELECIDLEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20491.11-20491.27"
  wire input 234 \PIPERXELECIDLEL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20492.11-20492.27"
  wire input 235 \PIPERXELECIDLEL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20493.11-20493.27"
  wire input 236 \PIPERXELECIDLEL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20494.11-20494.27"
  wire input 237 \PIPERXELECIDLEL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20495.11-20495.27"
  wire input 238 \PIPERXELECIDLEL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20496.11-20496.27"
  wire input 239 \PIPERXELECIDLEL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20326.12-20326.28"
  wire output 69 \PIPERXPOLARITYL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20327.12-20327.28"
  wire output 70 \PIPERXPOLARITYL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20328.12-20328.28"
  wire output 71 \PIPERXPOLARITYL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20329.12-20329.28"
  wire output 72 \PIPERXPOLARITYL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20330.12-20330.28"
  wire output 73 \PIPERXPOLARITYL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20331.12-20331.28"
  wire output 74 \PIPERXPOLARITYL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20332.12-20332.28"
  wire output 75 \PIPERXPOLARITYL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20333.12-20333.28"
  wire output 76 \PIPERXPOLARITYL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20512.17-20512.31"
  wire width 3 input 255 \PIPERXSTATUSL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20513.17-20513.31"
  wire width 3 input 256 \PIPERXSTATUSL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20514.17-20514.31"
  wire width 3 input 257 \PIPERXSTATUSL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20515.17-20515.31"
  wire width 3 input 258 \PIPERXSTATUSL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20516.17-20516.31"
  wire width 3 input 259 \PIPERXSTATUSL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20517.17-20517.31"
  wire width 3 input 260 \PIPERXSTATUSL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20518.17-20518.31"
  wire width 3 input 261 \PIPERXSTATUSL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20519.17-20519.31"
  wire width 3 input 262 \PIPERXSTATUSL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20497.11-20497.24"
  wire input 240 \PIPERXVALIDL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20498.11-20498.24"
  wire input 241 \PIPERXVALIDL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20499.11-20499.24"
  wire input 242 \PIPERXVALIDL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20500.11-20500.24"
  wire input 243 \PIPERXVALIDL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20501.11-20501.24"
  wire input 244 \PIPERXVALIDL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20502.11-20502.24"
  wire input 245 \PIPERXVALIDL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20503.11-20503.24"
  wire input 246 \PIPERXVALIDL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20504.11-20504.24"
  wire input 247 \PIPERXVALIDL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20334.12-20334.30"
  wire output 77 \PIPETXCOMPLIANCEL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20335.12-20335.30"
  wire output 78 \PIPETXCOMPLIANCEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20336.12-20336.30"
  wire output 79 \PIPETXCOMPLIANCEL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20337.12-20337.30"
  wire output 80 \PIPETXCOMPLIANCEL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20338.12-20338.30"
  wire output 81 \PIPETXCOMPLIANCEL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20339.12-20339.30"
  wire output 82 \PIPETXCOMPLIANCEL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20340.12-20340.30"
  wire output 83 \PIPETXCOMPLIANCEL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20341.12-20341.30"
  wire output 84 \PIPETXCOMPLIANCEL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20342.12-20342.25"
  wire output 85 \PIPETXDATAKL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20343.12-20343.25"
  wire output 86 \PIPETXDATAKL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20344.12-20344.25"
  wire output 87 \PIPETXDATAKL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20345.12-20345.25"
  wire output 88 \PIPETXDATAKL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20346.12-20346.25"
  wire output 89 \PIPETXDATAKL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20347.12-20347.25"
  wire output 90 \PIPETXDATAKL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20348.12-20348.25"
  wire output 91 \PIPETXDATAKL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20349.12-20349.25"
  wire output 92 \PIPETXDATAKL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20410.18-20410.30"
  wire width 8 output 153 \PIPETXDATAL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20411.18-20411.30"
  wire width 8 output 154 \PIPETXDATAL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20412.18-20412.30"
  wire width 8 output 155 \PIPETXDATAL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20413.18-20413.30"
  wire width 8 output 156 \PIPETXDATAL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20414.18-20414.30"
  wire width 8 output 157 \PIPETXDATAL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20415.18-20415.30"
  wire width 8 output 158 \PIPETXDATAL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20416.18-20416.30"
  wire width 8 output 159 \PIPETXDATAL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20417.18-20417.30"
  wire width 8 output 160 \PIPETXDATAL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20350.12-20350.36"
  wire output 93 \PIPETXDETECTRXLOOPBACKL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20351.12-20351.36"
  wire output 94 \PIPETXDETECTRXLOOPBACKL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20352.12-20352.36"
  wire output 95 \PIPETXDETECTRXLOOPBACKL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20353.12-20353.36"
  wire output 96 \PIPETXDETECTRXLOOPBACKL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20354.12-20354.36"
  wire output 97 \PIPETXDETECTRXLOOPBACKL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20355.12-20355.36"
  wire output 98 \PIPETXDETECTRXLOOPBACKL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20356.12-20356.36"
  wire output 99 \PIPETXDETECTRXLOOPBACKL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20357.12-20357.36"
  wire output 100 \PIPETXDETECTRXLOOPBACKL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20358.12-20358.28"
  wire output 101 \PIPETXELECIDLEL0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20359.12-20359.28"
  wire output 102 \PIPETXELECIDLEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20360.12-20360.28"
  wire output 103 \PIPETXELECIDLEL2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20361.12-20361.28"
  wire output 104 \PIPETXELECIDLEL3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20362.12-20362.28"
  wire output 105 \PIPETXELECIDLEL4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20363.12-20363.28"
  wire output 106 \PIPETXELECIDLEL5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20364.12-20364.28"
  wire output 107 \PIPETXELECIDLEL6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20365.12-20365.28"
  wire output 108 \PIPETXELECIDLEL7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20366.12-20366.22"
  wire output 109 \SERRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20367.12-20367.29"
  wire output 110 \URREPORTINGENABLE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6673.1-6707.10"
module \PHASER_IN
  parameter \CLKOUT_DIV 4
  parameter \DQS_BIAS_MODE "FALSE"
  parameter \EN_ISERDES_RST "FALSE"
  parameter \FINE_DELAY 0
  parameter \FREQ_REF_DIV "NONE"
  parameter \IS_RST_INVERTED 1'0
  parameter \MEMREFCLK_PERIOD
  parameter \OUTPUT_CLK_SRC "PHASE_REF"
  parameter \PHASEREFCLK_PERIOD
  parameter \REFCLK_PERIOD
  parameter \SEL_CLK_OFFSET 5
  parameter \SYNC_IN_DIV_RST "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6692.11-6692.24"
  wire input 7 \COUNTERLOADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6706.17-6706.31"
  wire width 6 input 20 \COUNTERLOADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6693.11-6693.24"
  wire input 8 \COUNTERREADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6691.18-6691.32"
  wire width 6 output 6 \COUNTERREADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6694.11-6694.20"
  wire input 9 \DIVIDERST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6695.11-6695.18"
  wire input 10 \EDGEADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6696.11-6696.21"
  wire input 11 \FINEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6697.11-6697.18"
  wire input 12 \FINEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6686.12-6686.24"
  wire output 1 \FINEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6698.11-6698.21"
  wire input 13 \FREQREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6687.12-6687.16"
  wire output 2 \ICLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6688.12-6688.19"
  wire output 3 \ICLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6689.12-6689.22"
  wire output 4 \ISERDESRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6699.11-6699.20"
  wire input 14 \MEMREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6700.11-6700.22"
  wire input 15 \PHASEREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6705.17-6705.24"
  wire width 2 input 19 \RANKSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6690.12-6690.16"
  wire output 5 \RCLK
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6702.11-6702.14"
  wire input 16 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6703.11-6703.17"
  wire input 17 \SYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6704.11-6704.17"
  wire input 18 \SYSCLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6710.1-6752.10"
module \PHASER_IN_PHY
  parameter \BURST_MODE "FALSE"
  parameter \CLKOUT_DIV 4
  parameter \DQS_AUTO_RECAL 1'1
  parameter \DQS_BIAS_MODE "FALSE"
  parameter \DQS_FIND_PATTERN 3'001
  parameter \FINE_DELAY 0
  parameter \FREQ_REF_DIV "NONE"
  parameter \IS_RST_INVERTED 1'0
  parameter \MEMREFCLK_PERIOD
  parameter \OUTPUT_CLK_SRC "PHASE_REF"
  parameter \PHASEREFCLK_PERIOD
  parameter \REFCLK_PERIOD
  parameter \SEL_CLK_OFFSET 5
  parameter \SYNC_IN_DIV_RST "FALSE"
  parameter \WR_CYCLES "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6736.11-6736.26"
  wire input 11 \BURSTPENDINGPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6737.11-6737.24"
  wire input 12 \COUNTERLOADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6751.17-6751.31"
  wire width 6 input 25 \COUNTERLOADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6738.11-6738.24"
  wire input 13 \COUNTERREADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6735.18-6735.32"
  wire width 6 output 10 \COUNTERREADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6726.12-6726.20"
  wire output 1 \DQSFOUND
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6727.12-6727.25"
  wire output 2 \DQSOUTOFRANGE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6749.17-6749.27"
  wire width 2 input 23 \ENCALIBPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6739.11-6739.21"
  wire input 14 \FINEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6740.11-6740.18"
  wire input 15 \FINEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6728.12-6728.24"
  wire output 3 \FINEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6741.11-6741.21"
  wire input 16 \FREQREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6729.12-6729.16"
  wire output 4 \ICLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6730.12-6730.19"
  wire output 5 \ICLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6731.12-6731.22"
  wire output 6 \ISERDESRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6742.11-6742.20"
  wire input 17 \MEMREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6732.12-6732.23"
  wire output 7 \PHASELOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6743.11-6743.22"
  wire input 18 \PHASEREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6750.17-6750.27"
  wire width 2 input 24 \RANKSELPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6733.12-6733.16"
  wire output 8 \RCLK
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6745.11-6745.14"
  wire input 19 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6746.11-6746.21"
  wire input 20 \RSTDQSFIND
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6747.11-6747.17"
  wire input 21 \SYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6748.11-6748.17"
  wire input 22 \SYSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6734.12-6734.20"
  wire output 9 \WRENABLE
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6755.1-6794.10"
module \PHASER_OUT
  parameter \CLKOUT_DIV 4
  parameter \COARSE_BYPASS "FALSE"
  parameter \COARSE_DELAY 0
  parameter \EN_OSERDES_RST "FALSE"
  parameter \FINE_DELAY 0
  parameter \IS_RST_INVERTED 1'0
  parameter \MEMREFCLK_PERIOD
  parameter \OCLKDELAY_INV "FALSE"
  parameter \OCLK_DELAY 0
  parameter \OUTPUT_CLK_SRC "PHASE_REF"
  parameter \PHASEREFCLK_PERIOD
  parameter \PO 3'000
  parameter \REFCLK_PERIOD
  parameter \SYNC_IN_DIV_RST "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6777.11-6777.23"
  wire input 8 \COARSEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6778.11-6778.20"
  wire input 9 \COARSEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6770.12-6770.26"
  wire output 1 \COARSEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6779.11-6779.24"
  wire input 10 \COUNTERLOADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6793.17-6793.31"
  wire width 9 input 23 \COUNTERLOADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6780.11-6780.24"
  wire input 11 \COUNTERREADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6776.18-6776.32"
  wire width 9 output 7 \COUNTERREADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6781.11-6781.20"
  wire input 12 \DIVIDERST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6782.11-6782.18"
  wire input 13 \EDGEADV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6783.11-6783.21"
  wire input 14 \FINEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6784.11-6784.18"
  wire input 15 \FINEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6771.12-6771.24"
  wire output 2 \FINEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6785.11-6785.21"
  wire input 16 \FREQREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6786.11-6786.20"
  wire input 17 \MEMREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6772.12-6772.16"
  wire output 3 \OCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6773.12-6773.23"
  wire output 4 \OCLKDELAYED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6774.12-6774.19"
  wire output 5 \OCLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6775.12-6775.22"
  wire output 6 \OSERDESRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6787.11-6787.22"
  wire input 18 \PHASEREFCLK
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6789.11-6789.14"
  wire input 19 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6790.11-6790.27"
  wire input 20 \SELFINEOCLKDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6791.11-6791.17"
  wire input 21 \SYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6792.11-6792.17"
  wire input 22 \SYSCLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6797.1-6841.10"
module \PHASER_OUT_PHY
  parameter \CLKOUT_DIV 4
  parameter \COARSE_BYPASS "FALSE"
  parameter \COARSE_DELAY 0
  parameter \DATA_CTL_N "FALSE"
  parameter \DATA_RD_CYCLES "FALSE"
  parameter \FINE_DELAY 0
  parameter \IS_RST_INVERTED 1'0
  parameter \MEMREFCLK_PERIOD
  parameter \OCLKDELAY_INV "FALSE"
  parameter \OCLK_DELAY 0
  parameter \OUTPUT_CLK_SRC "PHASE_REF"
  parameter \PHASEREFCLK_PERIOD
  parameter \PO 3'000
  parameter \REFCLK_PERIOD
  parameter \SYNC_IN_DIV_RST "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6824.11-6824.26"
  wire input 12 \BURSTPENDINGPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6825.11-6825.23"
  wire input 13 \COARSEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6826.11-6826.20"
  wire input 14 \COARSEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6813.12-6813.26"
  wire output 1 \COARSEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6827.11-6827.24"
  wire input 15 \COUNTERLOADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6840.17-6840.31"
  wire width 9 input 27 \COUNTERLOADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6828.11-6828.24"
  wire input 16 \COUNTERREADEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6823.18-6823.32"
  wire width 9 output 11 \COUNTERREADVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6820.18-6820.24"
  wire width 2 output 8 \CTSBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6821.18-6821.24"
  wire width 2 output 9 \DQSBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6822.18-6822.24"
  wire width 2 output 10 \DTSBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6839.17-6839.27"
  wire width 2 input 26 \ENCALIBPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6829.11-6829.21"
  wire input 17 \FINEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6830.11-6830.18"
  wire input 18 \FINEINC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6814.12-6814.24"
  wire output 2 \FINEOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6831.11-6831.21"
  wire input 19 \FREQREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6832.11-6832.20"
  wire input 20 \MEMREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6815.12-6815.16"
  wire output 3 \OCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6816.12-6816.23"
  wire output 4 \OCLKDELAYED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6817.12-6817.19"
  wire output 5 \OCLKDIV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6818.12-6818.22"
  wire output 6 \OSERDESRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6833.11-6833.22"
  wire input 21 \PHASEREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6819.12-6819.20"
  wire output 7 \RDENABLE
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6835.11-6835.14"
  wire input 22 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6836.11-6836.27"
  wire input 23 \SELFINEOCLKDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6837.11-6837.17"
  wire input 24 \SYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6838.11-6838.17"
  wire input 25 \SYSCLK
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6844.1-6853.10"
module \PHASER_REF
  parameter \IS_RST_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6848.11-6848.16"
  wire input 2 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6847.12-6847.18"
  wire output 1 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6850.11-6850.17"
  wire input 3 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6852.11-6852.14"
  wire input 4 \RST
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6856.1-6914.10"
module \PHY_CONTROL
  parameter \AO_TOGGLE 0
  parameter \AO_WRLVL_EN 4'0000
  parameter \BURST_MODE "FALSE"
  parameter \CLK_RATIO 1
  parameter \CMD_OFFSET 0
  parameter \CO_DURATION 0
  parameter \DATA_CTL_A_N "FALSE"
  parameter \DATA_CTL_B_N "FALSE"
  parameter \DATA_CTL_C_N "FALSE"
  parameter \DATA_CTL_D_N "FALSE"
  parameter \DISABLE_SEQ_MATCH "TRUE"
  parameter \DI_DURATION 0
  parameter \DO_DURATION 0
  parameter \EVENTS_DELAY 63
  parameter \FOUR_WINDOW_CLOCKS 63
  parameter \MULTI_REGION "FALSE"
  parameter \PHY_COUNT_ENABLE "FALSE"
  parameter \RD_CMD_OFFSET_0 0
  parameter \RD_CMD_OFFSET_1 0
  parameter \RD_CMD_OFFSET_2 0
  parameter \RD_CMD_OFFSET_3 0
  parameter \RD_DURATION_0 0
  parameter \RD_DURATION_1 0
  parameter \RD_DURATION_2 0
  parameter \RD_DURATION_3 0
  parameter \SYNC_MODE "FALSE"
  parameter \WR_CMD_OFFSET_0 0
  parameter \WR_CMD_OFFSET_1 0
  parameter \WR_CMD_OFFSET_2 0
  parameter \WR_CMD_OFFSET_3 0
  parameter \WR_DURATION_0 0
  parameter \WR_DURATION_1 0
  parameter \WR_DURATION_2 0
  parameter \WR_DURATION_3 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6900.18-6900.27"
  wire width 4 output 10 \AUXOUTPUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6901.18-6901.32"
  wire width 4 output 11 \INBURSTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6895.18-6895.25"
  wire width 2 output 5 \INRANKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6896.18-6896.25"
  wire width 2 output 6 \INRANKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6897.18-6897.25"
  wire width 2 output 7 \INRANKC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6898.18-6898.25"
  wire width 2 output 8 \INRANKD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6903.11-6903.20"
  wire input 13 \MEMREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6902.18-6902.33"
  wire width 4 output 12 \OUTBURSTPENDING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6899.18-6899.31"
  wire width 2 output 9 \PCENABLECALIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6904.11-6904.17"
  wire input 14 \PHYCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6891.12-6891.28"
  wire output 1 \PHYCTLALMOSTFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6892.12-6892.23"
  wire output 2 \PHYCTLEMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6893.12-6893.22"
  wire output 3 \PHYCTLFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6905.11-6905.26"
  wire input 15 \PHYCTLMSTREMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6894.12-6894.23"
  wire output 4 \PHYCTLREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6913.18-6913.26"
  wire width 32 input 23 \PHYCTLWD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6906.11-6906.25"
  wire input 16 \PHYCTLWRENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6907.11-6907.18"
  wire input 17 \PLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6908.11-6908.26"
  wire input 18 \READCALIBENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6909.11-6909.21"
  wire input 19 \REFDLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6910.11-6910.16"
  wire input 20 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6911.11-6911.17"
  wire input 21 \SYNCIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:6912.11-6912.27"
  wire input 22 \WRITECALIBENABLE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8800.1-8862.10"
module \PLLE2_ADV
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \COMPENSATION "ZHOLD"
  parameter \STARTUP_WAIT "FALSE"
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT5_DIVIDE 1
  parameter \DIVCLK_DIVIDE 1
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \IS_CLKINSEL_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER1
  parameter \REF_JITTER2
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8848.11-8848.18"
  wire input 11 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8838.12-8838.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8849.11-8849.17"
  wire input 12 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8850.11-8850.17"
  wire input 13 \CLKIN2
  attribute \invertible_pin "IS_CLKINSEL_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8852.11-8852.19"
  wire input 14 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8839.12-8839.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8840.12-8840.19"
  wire output 3 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8841.12-8841.19"
  wire output 4 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8842.12-8842.19"
  wire output 5 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8843.12-8843.19"
  wire output 6 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8844.12-8844.19"
  wire output 7 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8861.17-8861.22"
  wire width 7 input 21 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8853.11-8853.15"
  wire input 15 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8854.11-8854.14"
  wire input 16 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8860.18-8860.20"
  wire width 16 input 20 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8847.19-8847.21"
  wire width 16 output 10 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8845.12-8845.16"
  wire output 8 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8855.11-8855.14"
  wire input 17 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8846.12-8846.18"
  wire output 9 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8857.11-8857.17"
  wire input 18 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8859.11-8859.14"
  wire input 19 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8864.1-8902.10"
module \PLLE2_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \DIVCLK_DIVIDE 1
  parameter \REF_JITTER1
  parameter \STARTUP_WAIT "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8898.11-8898.18"
  wire input 9 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8890.12-8890.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8899.11-8899.17"
  wire input 10 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8891.12-8891.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8892.12-8892.19"
  wire output 3 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8893.12-8893.19"
  wire output 4 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8894.12-8894.19"
  wire output 5 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8895.12-8895.19"
  wire output 6 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8896.12-8896.19"
  wire output 7 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8897.12-8897.18"
  wire output 8 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8900.11-8900.17"
  wire input 11 \PWRDWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8901.11-8901.14"
  wire input 12 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9065.1-9113.10"
module \PLLE3_ADV
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUTPHY_MODE "VCO_2X"
  parameter \COMPENSATION "AUTO"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9100.11-9100.18"
  wire input 10 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9090.12-9090.20"
  wire output 1 \CLKFBOUT
  attribute \invertible_pin "IS_CLKIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9102.11-9102.16"
  wire input 11 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9091.12-9091.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9092.12-9092.20"
  wire output 3 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9093.12-9093.19"
  wire output 4 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9094.12-9094.20"
  wire output 5 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9095.12-9095.21"
  wire output 6 \CLKOUTPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9103.11-9103.22"
  wire input 12 \CLKOUTPHYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9104.17-9104.22"
  wire width 7 input 13 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9105.11-9105.15"
  wire input 14 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9106.11-9106.14"
  wire input 15 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9107.18-9107.20"
  wire width 16 input 16 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9096.19-9096.21"
  wire width 16 output 7 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9097.12-9097.16"
  wire output 8 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9108.11-9108.14"
  wire input 17 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9098.12-9098.18"
  wire output 9 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9110.11-9110.17"
  wire input 18 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9112.11-9112.14"
  wire input 19 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9115.1-9149.10"
module \PLLE3_BASE
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUTPHY_MODE "VCO_2X"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9141.11-9141.18"
  wire input 8 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9133.12-9133.20"
  wire output 1 \CLKFBOUT
  attribute \invertible_pin "IS_CLKIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9143.11-9143.16"
  wire input 9 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9134.12-9134.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9135.12-9135.20"
  wire output 3 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9136.12-9136.19"
  wire output 4 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9137.12-9137.20"
  wire output 5 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9138.12-9138.21"
  wire output 6 \CLKOUTPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9144.11-9144.22"
  wire input 10 \CLKOUTPHYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9139.12-9139.18"
  wire output 7 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9146.11-9146.17"
  wire input 11 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9148.11-9148.14"
  wire input 12 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9312.1-9360.10"
module \PLLE4_ADV
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUTPHY_MODE "VCO_2X"
  parameter \COMPENSATION "AUTO"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9347.11-9347.18"
  wire input 10 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9337.12-9337.20"
  wire output 1 \CLKFBOUT
  attribute \invertible_pin "IS_CLKIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9349.11-9349.16"
  wire input 11 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9338.12-9338.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9339.12-9339.20"
  wire output 3 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9340.12-9340.19"
  wire output 4 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9341.12-9341.20"
  wire output 5 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9342.12-9342.21"
  wire output 6 \CLKOUTPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9350.11-9350.22"
  wire input 12 \CLKOUTPHYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9351.17-9351.22"
  wire width 7 input 13 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9352.11-9352.15"
  wire input 14 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9353.11-9353.14"
  wire input 15 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9354.18-9354.20"
  wire width 16 input 16 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9343.19-9343.21"
  wire width 16 output 7 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9344.12-9344.16"
  wire output 8 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9355.11-9355.14"
  wire input 17 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9345.12-9345.18"
  wire output 9 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9357.11-9357.17"
  wire input 18 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9359.11-9359.14"
  wire input 19 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9362.1-9396.10"
module \PLLE4_BASE
  parameter \CLKFBOUT_MULT 5
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUTPHY_MODE "VCO_2X"
  parameter \DIVCLK_DIVIDE 1
  parameter \IS_CLKFBIN_INVERTED 1'0
  parameter \IS_CLKIN_INVERTED 1'0
  parameter \IS_PWRDWN_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REF_JITTER
  parameter \STARTUP_WAIT "FALSE"
  attribute \invertible_pin "IS_CLKFBIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9388.11-9388.18"
  wire input 8 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9380.12-9380.20"
  wire output 1 \CLKFBOUT
  attribute \invertible_pin "IS_CLKIN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9390.11-9390.16"
  wire input 9 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9381.12-9381.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9382.12-9382.20"
  wire output 3 \CLKOUT0B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9383.12-9383.19"
  wire output 4 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9384.12-9384.20"
  wire output 5 \CLKOUT1B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9385.12-9385.21"
  wire output 6 \CLKOUTPHY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9391.11-9391.22"
  wire input 10 \CLKOUTPHYEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9386.12-9386.18"
  wire output 7 \LOCKED
  attribute \invertible_pin "IS_PWRDWN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9393.11-9393.17"
  wire input 11 \PWRDWN
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9395.11-9395.14"
  wire input 12 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8404.1-8478.10"
module \PLL_ADV
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLK_FEEDBACK "CLKFBOUT"
  parameter \CLKFBOUT_DESKEW_ADJUST "NONE"
  parameter \CLKOUT0_DESKEW_ADJUST "NONE"
  parameter \CLKOUT1_DESKEW_ADJUST "NONE"
  parameter \CLKOUT2_DESKEW_ADJUST "NONE"
  parameter \CLKOUT3_DESKEW_ADJUST "NONE"
  parameter \CLKOUT4_DESKEW_ADJUST "NONE"
  parameter \CLKOUT5_DESKEW_ADJUST "NONE"
  parameter \CLKFBOUT_MULT 1
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN1_PERIOD
  parameter \CLKIN2_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \COMPENSATION "SYSTEM_SYNCHRONOUS"
  parameter \DIVCLK_DIVIDE 1
  parameter \EN_REL "FALSE"
  parameter \PLL_PMCD_MODE "FALSE"
  parameter \REF_JITTER
  parameter \RESET_ON_LOSS_OF_LOCK "FALSE"
  parameter \RST_DEASSERT_CLK "CLKIN1"
  parameter \SIM_DEVICE "VIRTEX5"
  parameter \VCOCLK_FREQ_MAX
  parameter \VCOCLK_FREQ_MIN
  parameter \CLKIN_FREQ_MAX
  parameter \CLKIN_FREQ_MIN
  parameter \CLKPFD_FREQ_MAX
  parameter \CLKPFD_FREQ_MIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8450.12-8450.20"
  wire output 1 \CLKFBDCM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8467.11-8467.18"
  wire input 18 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8451.12-8451.20"
  wire output 2 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8468.11-8468.17"
  wire input 19 \CLKIN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8469.11-8469.17"
  wire input 20 \CLKIN2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8470.11-8470.19"
  wire input 21 \CLKINSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8452.12-8452.19"
  wire output 3 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8453.12-8453.19"
  wire output 4 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8454.12-8454.19"
  wire output 5 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8455.12-8455.19"
  wire output 6 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8456.12-8456.19"
  wire output 7 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8457.12-8457.19"
  wire output 8 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8458.12-8458.22"
  wire output 9 \CLKOUTDCM0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8459.12-8459.22"
  wire output 10 \CLKOUTDCM1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8460.12-8460.22"
  wire output 11 \CLKOUTDCM2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8461.12-8461.22"
  wire output 12 \CLKOUTDCM3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8462.12-8462.22"
  wire output 13 \CLKOUTDCM4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8463.12-8463.22"
  wire output 14 \CLKOUTDCM5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8477.17-8477.22"
  wire width 5 input 28 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8471.11-8471.15"
  wire input 22 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8472.11-8472.14"
  wire input 23 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8476.18-8476.20"
  wire width 16 input 27 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8466.19-8466.21"
  wire width 16 output 17 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8464.12-8464.16"
  wire output 15 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8473.11-8473.14"
  wire input 24 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8465.12-8465.18"
  wire output 16 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8474.11-8474.14"
  wire input 25 \REL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8475.11-8475.14"
  wire input 26 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8480.1-8519.10"
module \PLL_BASE
  parameter \BANDWIDTH "OPTIMIZED"
  parameter \CLKFBOUT_MULT 1
  parameter \CLKFBOUT_PHASE
  parameter \CLKIN_PERIOD
  parameter \CLKOUT0_DIVIDE 1
  parameter \CLKOUT0_DUTY_CYCLE
  parameter \CLKOUT0_PHASE
  parameter \CLKOUT1_DIVIDE 1
  parameter \CLKOUT1_DUTY_CYCLE
  parameter \CLKOUT1_PHASE
  parameter \CLKOUT2_DIVIDE 1
  parameter \CLKOUT2_DUTY_CYCLE
  parameter \CLKOUT2_PHASE
  parameter \CLKOUT3_DIVIDE 1
  parameter \CLKOUT3_DUTY_CYCLE
  parameter \CLKOUT3_PHASE
  parameter \CLKOUT4_DIVIDE 1
  parameter \CLKOUT4_DUTY_CYCLE
  parameter \CLKOUT4_PHASE
  parameter \CLKOUT5_DIVIDE 1
  parameter \CLKOUT5_DUTY_CYCLE
  parameter \CLKOUT5_PHASE
  parameter \CLK_FEEDBACK "CLKFBOUT"
  parameter \COMPENSATION "SYSTEM_SYNCHRONOUS"
  parameter \DIVCLK_DIVIDE 1
  parameter \REF_JITTER
  parameter \RESET_ON_LOSS_OF_LOCK "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8516.11-8516.18"
  wire input 9 \CLKFBIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8508.12-8508.20"
  wire output 1 \CLKFBOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8517.11-8517.16"
  wire input 10 \CLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8509.12-8509.19"
  wire output 2 \CLKOUT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8510.12-8510.19"
  wire output 3 \CLKOUT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8511.12-8511.19"
  wire output 4 \CLKOUT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8512.12-8512.19"
  wire output 5 \CLKOUT3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8513.12-8513.19"
  wire output 6 \CLKOUT4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8514.12-8514.19"
  wire output 7 \CLKOUT5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8515.12-8515.18"
  wire output 8 \LOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8518.11-8518.14"
  wire input 11 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8386.1-8402.10"
module \PMCD
  parameter \EN_REL "FALSE"
  parameter \RST_DEASSERT_CLK "CLKA"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8396.11-8396.15"
  wire input 8 \CLKA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8389.12-8389.17"
  wire output 1 \CLKA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8390.12-8390.19"
  wire output 2 \CLKA1D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8391.12-8391.19"
  wire output 3 \CLKA1D4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8392.12-8392.19"
  wire output 4 \CLKA1D8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8397.11-8397.15"
  wire input 9 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8393.12-8393.17"
  wire output 5 \CLKB1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8398.11-8398.15"
  wire input 10 \CLKC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8394.12-8394.17"
  wire output 6 \CLKC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8399.11-8399.15"
  wire input 11 \CLKD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8395.12-8395.17"
  wire output 7 \CLKD1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8400.11-8400.14"
  wire input 12 \REL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:8401.11-8401.14"
  wire input 13 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9953.1-9955.10"
module \POST_CRC_INTERNAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9954.12-9954.20"
  wire output 1 \CRCERROR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31094.1-31298.10"
module \PPC405_ADV
  parameter \in_delay 100
  parameter \out_delay 100
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31097.12-31097.25"
  wire output 1 \APUFCMDECODED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31164.18-31164.30"
  wire width 3 upto output 68 \APUFCMDECUDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31098.12-31098.29"
  wire output 2 \APUFCMDECUDIVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31099.12-31099.24"
  wire output 3 \APUFCMENDIAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31100.12-31100.23"
  wire output 4 \APUFCMFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31165.19-31165.36"
  wire width 32 upto output 69 \APUFCMINSTRUCTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31101.12-31101.28"
  wire output 5 \APUFCMINSTRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31174.18-31174.34"
  wire width 4 upto output 78 \APUFCMLOADBYTEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31166.19-31166.33"
  wire width 32 upto output 70 \APUFCMLOADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31102.12-31102.28"
  wire output 6 \APUFCMLOADDVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31103.12-31103.30"
  wire output 7 \APUFCMOPERANDVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31167.19-31167.31"
  wire width 32 upto output 71 \APUFCMRADATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31168.19-31168.31"
  wire width 32 upto output 72 \APUFCMRBDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31104.12-31104.29"
  wire output 8 \APUFCMWRITEBACKOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31105.12-31105.23"
  wire output 9 \APUFCMXERCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31185.11-31185.23"
  wire input 89 \BRAMDSOCMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31282.18-31282.33"
  wire width 32 upto input 186 \BRAMDSOCMRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31186.11-31186.23"
  wire input 90 \BRAMISOCMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31283.18-31283.36"
  wire width 32 upto input 187 \BRAMISOCMDCRRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31289.18-31289.33"
  wire width 64 upto input 193 \BRAMISOCMRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31106.12-31106.31"
  wire output 10 \C405CPMCORESLEEPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31107.12-31107.24"
  wire output 11 \C405CPMMSRCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31108.12-31108.24"
  wire output 12 \C405CPMMSREE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31109.12-31109.27"
  wire output 13 \C405CPMTIMERIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31110.12-31110.32"
  wire output 14 \C405CPMTIMERRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31111.12-31111.36"
  wire output 15 \C405DBGLOADDATAONAPUDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31112.12-31112.24"
  wire output 16 \C405DBGMSRWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31113.12-31113.26"
  wire output 17 \C405DBGSTOPACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31114.12-31114.29"
  wire output 18 \C405DBGWBCOMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31115.12-31115.25"
  wire output 19 \C405DBGWBFULL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31162.19-31162.31"
  wire width 30 upto output 66 \C405DBGWBIAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31116.12-31116.28"
  wire output 20 \C405JTGCAPTUREDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31117.12-31117.25"
  wire output 21 \C405JTGEXTEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31118.12-31118.25"
  wire output 22 \C405JTGPGMOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31119.12-31119.26"
  wire output 23 \C405JTGSHIFTDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31120.12-31120.22"
  wire output 24 \C405JTGTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31121.12-31121.24"
  wire output 25 \C405JTGTDOEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31122.12-31122.27"
  wire output 26 \C405JTGUPDATEDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31123.12-31123.27"
  wire output 27 \C405PLBDCUABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31169.19-31169.33"
  wire width 32 upto output 73 \C405PLBDCUABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31178.18-31178.30"
  wire width 8 upto output 82 \C405PLBDCUBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31124.12-31124.31"
  wire output 28 \C405PLBDCUCACHEABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31125.12-31125.29"
  wire output 29 \C405PLBDCUGUARDED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31158.18-31158.36"
  wire width 2 upto output 62 \C405PLBDCUPRIORITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31126.12-31126.29"
  wire output 30 \C405PLBDCUREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31127.12-31127.25"
  wire output 31 \C405PLBDCURNW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31128.12-31128.27"
  wire output 32 \C405PLBDCUSIZE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31129.12-31129.28"
  wire output 33 \C405PLBDCUU0ATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31177.19-31177.35"
  wire width 64 upto output 81 \C405PLBDCUWRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31130.12-31130.31"
  wire output 34 \C405PLBDCUWRITETHRU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31131.12-31131.27"
  wire output 35 \C405PLBICUABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31163.19-31163.33"
  wire width 30 upto output 67 \C405PLBICUABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31132.12-31132.31"
  wire output 36 \C405PLBICUCACHEABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31159.18-31159.36"
  wire width 2 upto output 63 \C405PLBICUPRIORITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31133.12-31133.29"
  wire output 37 \C405PLBICUREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31180.18-31180.32"
  wire width 2 upto offset 2 output 84 \C405PLBICUSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31134.12-31134.28"
  wire output 38 \C405PLBICUU0ATTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31135.12-31135.31"
  wire output 39 \C405RSTCHIPRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31136.12-31136.31"
  wire output 40 \C405RSTCORERESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31137.12-31137.30"
  wire output 41 \C405RSTSYSRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31138.12-31138.24"
  wire output 42 \C405TRCCYCLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31160.18-31160.44"
  wire width 2 upto output 64 \C405TRCEVENEXECUTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31161.18-31161.43"
  wire width 2 upto output 65 \C405TRCODDEXECUTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31175.18-31175.36"
  wire width 4 upto output 79 \C405TRCTRACESTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31139.12-31139.34"
  wire output 43 \C405TRCTRIGGEREVENTOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31157.19-31157.42"
  wire width 11 upto output 61 \C405TRCTRIGGEREVENTTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31140.12-31140.31"
  wire output 44 \C405XXXMACHINECHECK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31187.11-31187.23"
  wire input 91 \CPMC405CLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31188.11-31188.33"
  wire input 92 \CPMC405CORECLKINACTIVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31189.11-31189.26"
  wire input 93 \CPMC405CPUCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31190.11-31190.27"
  wire input 94 \CPMC405JTAGCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31191.11-31191.28"
  wire input 95 \CPMC405SYNCBYPASS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31192.11-31192.28"
  wire input 96 \CPMC405TIMERCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31193.11-31193.27"
  wire input 97 \CPMC405TIMERTICK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31194.11-31194.20"
  wire input 98 \CPMDCRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31195.11-31195.20"
  wire input 99 \CPMFCMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31196.11-31196.27"
  wire input 100 \DBGC405DEBUGHALT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31197.11-31197.31"
  wire input 101 \DBGC405EXTBUSHOLDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31198.11-31198.34"
  wire input 102 \DBGC405UNCONDDEBUGEVENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31184.18-31184.29"
  wire width 2 upto offset 8 output 88 \DCREMACABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31141.12-31141.22"
  wire output 45 \DCREMACCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31170.19-31170.30"
  wire width 32 upto output 74 \DCREMACDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31142.12-31142.26"
  wire output 46 \DCREMACENABLER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31143.12-31143.23"
  wire output 47 \DCREMACREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31144.12-31144.24"
  wire output 48 \DCREMACWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31292.17-31292.27"
  wire width 8 upto input 196 \DSARCVALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31293.17-31293.28"
  wire width 8 upto input 197 \DSCNTLVALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31183.19-31183.32"
  wire width 22 upto offset 8 output 87 \DSOCMBRAMABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31176.18-31176.36"
  wire width 4 upto output 80 \DSOCMBRAMBYTEWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31145.12-31145.23"
  wire output 49 \DSOCMBRAMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31171.19-31171.34"
  wire width 32 upto output 75 \DSOCMBRAMWRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31146.12-31146.21"
  wire output 50 \DSOCMBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31147.12-31147.28"
  wire output 51 \DSOCMRDADDRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31199.11-31199.26"
  wire input 103 \DSOCMRWCOMPLETE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31148.12-31148.28"
  wire output 52 \DSOCMWRADDRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31200.11-31200.30"
  wire input 104 \EICC405CRITINPUTIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31201.11-31201.29"
  wire input 105 \EICC405EXTINPUTIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31202.11-31202.21"
  wire input 106 \EMACDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31284.18-31284.29"
  wire width 32 upto input 188 \EMACDCRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31179.18-31179.28"
  wire width 10 upto output 83 \EXTDCRABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31203.11-31203.20"
  wire input 107 \EXTDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31285.18-31285.30"
  wire width 32 upto input 189 \EXTDCRDBUSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31172.19-31172.32"
  wire width 32 upto output 76 \EXTDCRDBUSOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31149.12-31149.22"
  wire output 53 \EXTDCRREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31150.12-31150.23"
  wire output 54 \EXTDCRWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31287.17-31287.25"
  wire width 4 upto input 191 \FCMAPUCR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31204.11-31204.24"
  wire input 108 \FCMAPUDCDCREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31205.11-31205.30"
  wire input 109 \FCMAPUDCDFORCEALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31206.11-31206.35"
  wire input 110 \FCMAPUDCDFORCEBESTEERING
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31207.11-31207.25"
  wire input 111 \FCMAPUDCDFPUOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31208.11-31208.28"
  wire input 112 \FCMAPUDCDGPRWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31209.11-31209.28"
  wire input 113 \FCMAPUDCDLDSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31210.11-31210.26"
  wire input 114 \FCMAPUDCDLDSTDW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31211.11-31211.26"
  wire input 115 \FCMAPUDCDLDSTHW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31212.11-31212.26"
  wire input 116 \FCMAPUDCDLDSTQW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31213.11-31213.26"
  wire input 117 \FCMAPUDCDLDSTWD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31214.11-31214.24"
  wire input 118 \FCMAPUDCDLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31215.11-31215.26"
  wire input 119 \FCMAPUDCDPRIVOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31216.11-31216.24"
  wire input 120 \FCMAPUDCDRAEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31217.11-31217.24"
  wire input 121 \FCMAPUDCDRBEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31218.11-31218.25"
  wire input 122 \FCMAPUDCDSTORE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31219.11-31219.26"
  wire input 123 \FCMAPUDCDTRAPBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31220.11-31220.26"
  wire input 124 \FCMAPUDCDTRAPLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31221.11-31221.26"
  wire input 125 \FCMAPUDCDUPDATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31222.11-31222.27"
  wire input 126 \FCMAPUDCDXERCAEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31223.11-31223.27"
  wire input 127 \FCMAPUDCDXEROVEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31224.11-31224.27"
  wire input 128 \FCMAPUDECODEBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31225.11-31225.21"
  wire input 129 \FCMAPUDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31226.11-31226.26"
  wire input 130 \FCMAPUEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31227.11-31227.31"
  wire input 131 \FCMAPUEXEBLOCKINGMCO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31281.17-31281.33"
  wire width 3 upto input 185 \FCMAPUEXECRFIELD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31228.11-31228.34"
  wire input 132 \FCMAPUEXENONBLOCKINGMCO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31229.11-31229.25"
  wire input 133 \FCMAPUINSTRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31230.11-31230.25"
  wire input 134 \FCMAPULOADWAIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31286.18-31286.30"
  wire width 32 upto input 190 \FCMAPURESULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31231.11-31231.28"
  wire input 135 \FCMAPURESULTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31232.11-31232.30"
  wire input 136 \FCMAPUSLEEPNOTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31233.11-31233.22"
  wire input 137 \FCMAPUXERCA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31234.11-31234.22"
  wire input 138 \FCMAPUXEROV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31294.17-31294.27"
  wire width 8 upto input 198 \ISARCVALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31295.17-31295.28"
  wire width 8 upto input 199 \ISCNTLVALUE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31151.12-31151.23"
  wire output 55 \ISOCMBRAMEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31152.12-31152.32"
  wire output 56 \ISOCMBRAMEVENWRITEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31153.12-31153.31"
  wire output 57 \ISOCMBRAMODDWRITEEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31181.19-31181.34"
  wire width 21 upto offset 8 output 85 \ISOCMBRAMRDABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31182.19-31182.34"
  wire width 21 upto offset 8 output 86 \ISOCMBRAMWRABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31173.19-31173.34"
  wire width 32 upto output 77 \ISOCMBRAMWRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31154.12-31154.30"
  wire output 58 \ISOCMDCRBRAMEVENEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31155.12-31155.29"
  wire output 59 \ISOCMDCRBRAMODDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31156.12-31156.32"
  wire output 60 \ISOCMDCRBRAMRDSELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31235.11-31235.28"
  wire input 139 \JTGC405BNDSCANTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31236.11-31236.21"
  wire input 140 \JTGC405TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31237.11-31237.21"
  wire input 141 \JTGC405TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31238.11-31238.21"
  wire input 142 \JTGC405TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31239.11-31239.25"
  wire input 143 \JTGC405TRSTNEG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31240.11-31240.22"
  wire input 144 \MCBCPUCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31241.11-31241.20"
  wire input 145 \MCBJTAGEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31242.11-31242.21"
  wire input 146 \MCBTIMEREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31243.11-31243.19"
  wire input 147 \MCPPCRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31244.11-31244.28"
  wire input 148 \PLBC405DCUADDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31245.11-31245.25"
  wire input 149 \PLBC405DCUBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31246.11-31246.24"
  wire input 150 \PLBC405DCUERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31247.11-31247.27"
  wire input 151 \PLBC405DCURDDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31290.18-31290.34"
  wire width 64 upto input 194 \PLBC405DCURDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31296.17-31296.35"
  wire width 3 upto offset 1 input 200 \PLBC405DCURDWDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31248.11-31248.27"
  wire input 152 \PLBC405DCUSSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31249.11-31249.27"
  wire input 153 \PLBC405DCUWRDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31250.11-31250.28"
  wire input 154 \PLBC405ICUADDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31251.11-31251.25"
  wire input 155 \PLBC405ICUBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31252.11-31252.24"
  wire input 156 \PLBC405ICUERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31253.11-31253.27"
  wire input 157 \PLBC405ICURDDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31291.18-31291.34"
  wire width 64 upto input 195 \PLBC405ICURDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31297.17-31297.35"
  wire width 3 upto offset 1 input 201 \PLBC405ICURDWDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31254.11-31254.27"
  wire input 158 \PLBC405ICUSSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31255.11-31255.17"
  wire input 159 \PLBCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31256.11-31256.27"
  wire input 160 \RSTC405RESETCHIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31257.11-31257.27"
  wire input 161 \RSTC405RESETCORE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31258.11-31258.26"
  wire input 162 \RSTC405RESETSYS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31272.18-31272.31"
  wire width 16 upto input 176 \TIEAPUCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31273.18-31273.28"
  wire width 24 upto input 177 \TIEAPUUDI1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31274.18-31274.28"
  wire width 24 upto input 178 \TIEAPUUDI2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31275.18-31275.28"
  wire width 24 upto input 179 \TIEAPUUDI3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31276.18-31276.28"
  wire width 24 upto input 180 \TIEAPUUDI4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31277.18-31277.28"
  wire width 24 upto input 181 \TIEAPUUDI5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31278.18-31278.28"
  wire width 24 upto input 182 \TIEAPUUDI6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31279.18-31279.28"
  wire width 24 upto input 183 \TIEAPUUDI7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31280.18-31280.28"
  wire width 24 upto input 184 \TIEAPUUDI8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31259.11-31259.35"
  wire input 163 \TIEC405DETERMINISTICMULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31260.11-31260.31"
  wire input 164 \TIEC405DISOPERANDFWD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31261.11-31261.23"
  wire input 165 \TIEC405MMUEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31288.17-31288.27"
  wire width 6 upto input 192 \TIEDCRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31262.11-31262.22"
  wire input 166 \TIEPVRBIT10
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31263.11-31263.22"
  wire input 167 \TIEPVRBIT11
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31264.11-31264.22"
  wire input 168 \TIEPVRBIT28
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31265.11-31265.22"
  wire input 169 \TIEPVRBIT29
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31266.11-31266.22"
  wire input 170 \TIEPVRBIT30
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31267.11-31267.22"
  wire input 171 \TIEPVRBIT31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31268.11-31268.21"
  wire input 172 \TIEPVRBIT8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31269.11-31269.21"
  wire input 173 \TIEPVRBIT9
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31270.11-31270.30"
  wire input 174 \TRCC405TRACEDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31271.11-31271.32"
  wire input 175 \TRCC405TRIGGEREVENTIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31300.1-31687.10"
module \PPC440
  parameter \CLOCK_DELAY "FALSE"
  parameter \DCR_AUTOLOCK_ENABLE "TRUE"
  parameter \PPCDM_ASYNCMODE "FALSE"
  parameter \PPCDS_ASYNCMODE "FALSE"
  parameter \PPCS0_WIDTH_128N64 "TRUE"
  parameter \PPCS1_WIDTH_128N64 "TRUE"
  parameter \APU_CONTROL 17'00010000000000000
  parameter \APU_UDI0 24'000000000000000000000000
  parameter \APU_UDI1 24'000000000000000000000000
  parameter \APU_UDI10 24'000000000000000000000000
  parameter \APU_UDI11 24'000000000000000000000000
  parameter \APU_UDI12 24'000000000000000000000000
  parameter \APU_UDI13 24'000000000000000000000000
  parameter \APU_UDI14 24'000000000000000000000000
  parameter \APU_UDI15 24'000000000000000000000000
  parameter \APU_UDI2 24'000000000000000000000000
  parameter \APU_UDI3 24'000000000000000000000000
  parameter \APU_UDI4 24'000000000000000000000000
  parameter \APU_UDI5 24'000000000000000000000000
  parameter \APU_UDI6 24'000000000000000000000000
  parameter \APU_UDI7 24'000000000000000000000000
  parameter \APU_UDI8 24'000000000000000000000000
  parameter \APU_UDI9 24'000000000000000000000000
  parameter \DMA0_RXCHANNELCTRL 16842752
  parameter \DMA0_TXCHANNELCTRL 16842752
  parameter \DMA1_RXCHANNELCTRL 16842752
  parameter \DMA1_TXCHANNELCTRL 16842752
  parameter \DMA2_RXCHANNELCTRL 16842752
  parameter \DMA2_TXCHANNELCTRL 16842752
  parameter \DMA3_RXCHANNELCTRL 16842752
  parameter \DMA3_TXCHANNELCTRL 16842752
  parameter \INTERCONNECT_IMASK 32'11111111111111111111111111111111
  parameter \INTERCONNECT_TMPL_SEL 1073741823
  parameter \MI_ARBCONFIG 4399120
  parameter \MI_BANKCONFLICT_MASK 0
  parameter \MI_CONTROL 143
  parameter \MI_ROWCONFLICT_MASK 0
  parameter \PPCM_ARBCONFIG 4399120
  parameter \PPCM_CONTROL 32'10000000000000000000000110011111
  parameter \PPCM_COUNTER 1280
  parameter \PPCS0_ADDRMAP_TMPL0 32'11111111111111111111111111111111
  parameter \PPCS0_ADDRMAP_TMPL1 32'11111111111111111111111111111111
  parameter \PPCS0_ADDRMAP_TMPL2 32'11111111111111111111111111111111
  parameter \PPCS0_ADDRMAP_TMPL3 32'11111111111111111111111111111111
  parameter \PPCS0_CONTROL 32'10000000001100110011001101101100
  parameter \PPCS1_ADDRMAP_TMPL0 32'11111111111111111111111111111111
  parameter \PPCS1_ADDRMAP_TMPL1 32'11111111111111111111111111111111
  parameter \PPCS1_ADDRMAP_TMPL2 32'11111111111111111111111111111111
  parameter \PPCS1_ADDRMAP_TMPL3 32'11111111111111111111111111111111
  parameter \PPCS1_CONTROL 32'10000000001100110011001101101100
  parameter \XBAR_ADDRMAP_TMPL0 32'11111111111111110000000000000000
  parameter \XBAR_ADDRMAP_TMPL1 0
  parameter \XBAR_ADDRMAP_TMPL2 0
  parameter \XBAR_ADDRMAP_TMPL3 0
  parameter \DMA0_CONTROL 8'00000000
  parameter \DMA1_CONTROL 8'00000000
  parameter \DMA2_CONTROL 8'00000000
  parameter \DMA3_CONTROL 8'00000000
  parameter \DMA0_RXIRQTIMER 10'1111111111
  parameter \DMA0_TXIRQTIMER 10'1111111111
  parameter \DMA1_RXIRQTIMER 10'1111111111
  parameter \DMA1_TXIRQTIMER 10'1111111111
  parameter \DMA2_RXIRQTIMER 10'1111111111
  parameter \DMA2_TXIRQTIMER 10'1111111111
  parameter \DMA3_RXIRQTIMER 10'1111111111
  parameter \DMA3_TXIRQTIMER 10'1111111111
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31367.12-31367.26"
  wire output 1 \APUFCMDECFPUOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31480.18-31480.39"
  wire width 3 upto output 114 \APUFCMDECLDSTXFERSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31368.12-31368.25"
  wire output 2 \APUFCMDECLOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31369.12-31369.29"
  wire output 3 \APUFCMDECNONAUTON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31370.12-31370.26"
  wire output 4 \APUFCMDECSTORE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31494.18-31494.30"
  wire width 4 upto output 128 \APUFCMDECUDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31371.12-31371.29"
  wire output 5 \APUFCMDECUDIVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31372.12-31372.24"
  wire output 6 \APUFCMENDIAN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31373.12-31373.23"
  wire output 7 \APUFCMFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31483.19-31483.36"
  wire width 32 upto output 117 \APUFCMINSTRUCTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31374.12-31374.28"
  wire output 8 \APUFCMINSTRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31495.18-31495.36"
  wire width 4 upto output 129 \APUFCMLOADBYTEADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31468.20-31468.34"
  wire width 128 upto output 102 \APUFCMLOADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31375.12-31375.28"
  wire output 9 \APUFCMLOADDVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31376.12-31376.24"
  wire output 10 \APUFCMMSRFE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31377.12-31377.24"
  wire output 11 \APUFCMMSRFE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31378.12-31378.32"
  wire output 12 \APUFCMNEXTINSTRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31379.12-31379.30"
  wire output 13 \APUFCMOPERANDVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31484.19-31484.31"
  wire width 32 upto output 118 \APUFCMRADATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31485.19-31485.31"
  wire width 32 upto output 119 \APUFCMRBDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31380.12-31380.29"
  wire output 14 \APUFCMWRITEBACKOK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31381.12-31381.31"
  wire output 15 \C440CPMCORESLEEPREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31382.12-31382.29"
  wire output 16 \C440CPMDECIRPTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31383.12-31383.29"
  wire output 17 \C440CPMFITIRPTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31384.12-31384.24"
  wire output 18 \C440CPMMSRCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31385.12-31385.24"
  wire output 19 \C440CPMMSREE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31386.12-31386.32"
  wire output 20 \C440CPMTIMERRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31387.12-31387.28"
  wire output 21 \C440CPMWDIRPTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31513.18-31513.38"
  wire width 8 upto output 147 \C440DBGSYSTEMCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31388.12-31388.22"
  wire output 22 \C440JTGTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31389.12-31389.24"
  wire output 23 \C440JTGTDOEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31390.12-31390.28"
  wire output 24 \C440MACHINECHECK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31391.12-31391.31"
  wire output 25 \C440RSTCHIPRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31392.12-31392.31"
  wire output 26 \C440RSTCORERESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31393.12-31393.33"
  wire output 27 \C440RSTSYSTEMRESETREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31481.18-31481.37"
  wire width 3 upto output 115 \C440TRCBRANCHSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31394.12-31394.24"
  wire output 28 \C440TRCCYCLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31511.18-31511.40"
  wire width 5 upto output 145 \C440TRCEXECUTIONSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31512.18-31512.36"
  wire width 7 upto output 146 \C440TRCTRACESTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31395.12-31395.34"
  wire output 29 \C440TRCTRIGGEREVENTOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31473.19-31473.42"
  wire width 14 upto output 107 \C440TRCTRIGGEREVENTTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31517.11-31517.21"
  wire input 151 \CPMC440CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31518.11-31518.23"
  wire input 152 \CPMC440CLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31519.11-31519.35"
  wire input 153 \CPMC440CORECLOCKINACTIVE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31520.11-31520.28"
  wire input 154 \CPMC440TIMERCLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31521.11-31521.20"
  wire input 155 \CPMDCRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31522.11-31522.23"
  wire input 156 \CPMDMA0LLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31523.11-31523.23"
  wire input 157 \CPMDMA1LLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31524.11-31524.23"
  wire input 158 \CPMDMA2LLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31525.11-31525.23"
  wire input 159 \CPMDMA3LLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31526.11-31526.20"
  wire input 160 \CPMFCMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31527.11-31527.29"
  wire input 161 \CPMINTERCONNECTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31528.11-31528.31"
  wire input 162 \CPMINTERCONNECTCLKEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31529.11-31529.33"
  wire input 163 \CPMINTERCONNECTCLKNTO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31530.11-31530.19"
  wire input 164 \CPMMCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31531.11-31531.24"
  wire input 165 \CPMPPCMPLBCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31532.11-31532.25"
  wire input 166 \CPMPPCS0PLBCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31533.11-31533.25"
  wire input 167 \CPMPPCS1PLBCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31534.11-31534.27"
  wire input 168 \DBGC440DEBUGHALT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31681.17-31681.36"
  wire width 5 upto input 315 \DBGC440SYSTEMSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31535.11-31535.34"
  wire input 169 \DBGC440UNCONDDEBUGEVENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31536.11-31536.22"
  wire input 170 \DCRPPCDMACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31662.18-31662.32"
  wire width 32 upto input 296 \DCRPPCDMDBUSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31537.11-31537.30"
  wire input 171 \DCRPPCDMTIMEOUTWAIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31682.17-31682.29"
  wire width 10 upto input 316 \DCRPPCDSABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31663.18-31663.33"
  wire width 32 upto input 297 \DCRPPCDSDBUSOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31538.11-31538.23"
  wire input 172 \DCRPPCDSREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31539.11-31539.24"
  wire input 173 \DCRPPCDSWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31396.12-31396.30"
  wire output 30 \DMA0LLRSTENGINEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31397.12-31397.27"
  wire output 31 \DMA0LLRXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31486.19-31486.28"
  wire width 32 upto output 120 \DMA0LLTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31398.12-31398.24"
  wire output 32 \DMA0LLTXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31399.12-31399.24"
  wire output 33 \DMA0LLTXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31496.18-31496.29"
  wire width 4 upto output 130 \DMA0LLTXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31400.12-31400.24"
  wire output 34 \DMA0LLTXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31401.12-31401.24"
  wire output 35 \DMA0LLTXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31402.12-31402.27"
  wire output 36 \DMA0LLTXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31403.12-31403.21"
  wire output 37 \DMA0RXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31404.12-31404.21"
  wire output 38 \DMA0TXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31405.12-31405.30"
  wire output 39 \DMA1LLRSTENGINEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31406.12-31406.27"
  wire output 40 \DMA1LLRXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31487.19-31487.28"
  wire width 32 upto output 121 \DMA1LLTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31407.12-31407.24"
  wire output 41 \DMA1LLTXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31408.12-31408.24"
  wire output 42 \DMA1LLTXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31497.18-31497.29"
  wire width 4 upto output 131 \DMA1LLTXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31409.12-31409.24"
  wire output 43 \DMA1LLTXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31410.12-31410.24"
  wire output 44 \DMA1LLTXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31411.12-31411.27"
  wire output 45 \DMA1LLTXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31412.12-31412.21"
  wire output 46 \DMA1RXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31413.12-31413.21"
  wire output 47 \DMA1TXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31414.12-31414.30"
  wire output 48 \DMA2LLRSTENGINEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31415.12-31415.27"
  wire output 49 \DMA2LLRXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31488.19-31488.28"
  wire width 32 upto output 122 \DMA2LLTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31416.12-31416.24"
  wire output 50 \DMA2LLTXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31417.12-31417.24"
  wire output 51 \DMA2LLTXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31498.18-31498.29"
  wire width 4 upto output 132 \DMA2LLTXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31418.12-31418.24"
  wire output 52 \DMA2LLTXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31419.12-31419.24"
  wire output 53 \DMA2LLTXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31420.12-31420.27"
  wire output 54 \DMA2LLTXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31421.12-31421.21"
  wire output 55 \DMA2RXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31422.12-31422.21"
  wire output 56 \DMA2TXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31423.12-31423.30"
  wire output 57 \DMA3LLRSTENGINEACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31424.12-31424.27"
  wire output 58 \DMA3LLRXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31489.19-31489.28"
  wire width 32 upto output 123 \DMA3LLTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31425.12-31425.24"
  wire output 59 \DMA3LLTXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31426.12-31426.24"
  wire output 60 \DMA3LLTXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31499.18-31499.29"
  wire width 4 upto output 133 \DMA3LLTXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31427.12-31427.24"
  wire output 61 \DMA3LLTXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31428.12-31428.24"
  wire output 62 \DMA3LLTXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31429.12-31429.27"
  wire output 63 \DMA3LLTXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31430.12-31430.21"
  wire output 64 \DMA3RXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31431.12-31431.21"
  wire output 65 \DMA3TXIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31540.11-31540.25"
  wire input 174 \EICC440CRITIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31541.11-31541.24"
  wire input 175 \EICC440EXTIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31542.11-31542.29"
  wire input 176 \FCMAPUCONFIRMINSTR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31671.17-31671.25"
  wire width 4 upto input 305 \FCMAPUCR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31543.11-31543.21"
  wire input 177 \FCMAPUDONE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31544.11-31544.26"
  wire input 178 \FCMAPUEXCEPTION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31545.11-31545.25"
  wire input 179 \FCMAPUFPSCRFEX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31664.18-31664.30"
  wire width 32 upto input 298 \FCMAPURESULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31546.11-31546.28"
  wire input 180 \FCMAPURESULTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31547.11-31547.30"
  wire input 181 \FCMAPUSLEEPNOTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31626.19-31626.34"
  wire width 128 upto input 260 \FCMAPUSTOREDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31548.11-31548.21"
  wire input 182 \JTGC440TCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31549.11-31549.21"
  wire input 183 \JTGC440TDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31550.11-31550.21"
  wire input 184 \JTGC440TMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31551.11-31551.25"
  wire input 185 \JTGC440TRSTNEG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31552.11-31552.29"
  wire input 186 \LLDMA0RSTENGINEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31665.18-31665.27"
  wire width 32 upto input 299 \LLDMA0RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31553.11-31553.23"
  wire input 187 \LLDMA0RXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31554.11-31554.23"
  wire input 188 \LLDMA0RXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31672.17-31672.28"
  wire width 4 upto input 306 \LLDMA0RXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31555.11-31555.23"
  wire input 189 \LLDMA0RXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31556.11-31556.23"
  wire input 190 \LLDMA0RXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31557.11-31557.26"
  wire input 191 \LLDMA0RXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31558.11-31558.26"
  wire input 192 \LLDMA0TXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31559.11-31559.29"
  wire input 193 \LLDMA1RSTENGINEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31666.18-31666.27"
  wire width 32 upto input 300 \LLDMA1RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31560.11-31560.23"
  wire input 194 \LLDMA1RXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31561.11-31561.23"
  wire input 195 \LLDMA1RXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31673.17-31673.28"
  wire width 4 upto input 307 \LLDMA1RXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31562.11-31562.23"
  wire input 196 \LLDMA1RXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31563.11-31563.23"
  wire input 197 \LLDMA1RXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31564.11-31564.26"
  wire input 198 \LLDMA1RXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31565.11-31565.26"
  wire input 199 \LLDMA1TXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31566.11-31566.29"
  wire input 200 \LLDMA2RSTENGINEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31667.18-31667.27"
  wire width 32 upto input 301 \LLDMA2RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31567.11-31567.23"
  wire input 201 \LLDMA2RXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31568.11-31568.23"
  wire input 202 \LLDMA2RXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31674.17-31674.28"
  wire width 4 upto input 308 \LLDMA2RXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31569.11-31569.23"
  wire input 203 \LLDMA2RXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31570.11-31570.23"
  wire input 204 \LLDMA2RXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31571.11-31571.26"
  wire input 205 \LLDMA2RXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31572.11-31572.26"
  wire input 206 \LLDMA2TXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31573.11-31573.29"
  wire input 207 \LLDMA3RSTENGINEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31668.18-31668.27"
  wire width 32 upto input 302 \LLDMA3RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31574.11-31574.23"
  wire input 208 \LLDMA3RXEOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31575.11-31575.23"
  wire input 209 \LLDMA3RXEOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31675.17-31675.28"
  wire width 4 upto input 309 \LLDMA3RXREM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31576.11-31576.23"
  wire input 210 \LLDMA3RXSOFN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31577.11-31577.23"
  wire input 211 \LLDMA3RXSOPN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31578.11-31578.26"
  wire input 212 \LLDMA3RXSRCRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31579.11-31579.26"
  wire input 213 \LLDMA3TXDSTRDYN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31580.11-31580.32"
  wire input 214 \MCMIADDRREADYTOACCEPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31627.19-31627.31"
  wire width 128 upto input 261 \MCMIREADDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31581.11-31581.26"
  wire input 215 \MCMIREADDATAERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31582.11-31582.28"
  wire input 216 \MCMIREADDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31493.19-31493.30"
  wire width 36 upto output 127 \MIMCADDRESS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31432.12-31432.28"
  wire output 66 \MIMCADDRESSVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31433.12-31433.28"
  wire output 67 \MIMCBANKCONFLICT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31474.19-31474.33"
  wire width 16 upto output 108 \MIMCBYTEENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31434.12-31434.28"
  wire output 68 \MIMCREADNOTWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31435.12-31435.27"
  wire output 69 \MIMCROWCONFLICT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31469.20-31469.33"
  wire width 128 upto output 103 \MIMCWRITEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31436.12-31436.30"
  wire output 70 \MIMCWRITEDATAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31583.11-31583.25"
  wire input 217 \PLBPPCMADDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31584.11-31584.23"
  wire input 218 \PLBPPCMMBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31585.11-31585.22"
  wire input 219 \PLBPPCMMIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31586.11-31586.24"
  wire input 220 \PLBPPCMMRDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31587.11-31587.24"
  wire input 221 \PLBPPCMMWRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31588.11-31588.25"
  wire input 222 \PLBPPCMRDBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31589.11-31589.24"
  wire input 223 \PLBPPCMRDDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31628.19-31628.32"
  wire width 128 upto input 262 \PLBPPCMRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31635.17-31635.33"
  wire width 2 upto input 269 \PLBPPCMRDPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31590.11-31590.27"
  wire input 224 \PLBPPCMRDPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31676.17-31676.32"
  wire width 4 upto input 310 \PLBPPCMRDWDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31591.11-31591.29"
  wire input 225 \PLBPPCMREARBITRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31636.17-31636.30"
  wire width 2 upto input 270 \PLBPPCMREQPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31637.17-31637.29"
  wire width 2 upto input 271 \PLBPPCMSSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31592.11-31592.25"
  wire input 226 \PLBPPCMTIMEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31593.11-31593.25"
  wire input 227 \PLBPPCMWRBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31594.11-31594.24"
  wire input 228 \PLBPPCMWRDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31638.17-31638.33"
  wire width 2 upto input 272 \PLBPPCMWRPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31595.11-31595.27"
  wire input 229 \PLBPPCMWRPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31596.11-31596.24"
  wire input 230 \PLBPPCS0ABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31669.18-31669.30"
  wire width 32 upto input 303 \PLBPPCS0ABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31631.18-31631.28"
  wire width 16 upto input 265 \PLBPPCS0BE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31597.11-31597.26"
  wire input 231 \PLBPPCS0BUSLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31598.11-31598.26"
  wire input 232 \PLBPPCS0LOCKERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31639.17-31639.33"
  wire width 2 upto input 273 \PLBPPCS0MASTERID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31640.17-31640.30"
  wire width 2 upto input 274 \PLBPPCS0MSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31599.11-31599.26"
  wire input 233 \PLBPPCS0PAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31600.11-31600.26"
  wire input 234 \PLBPPCS0RDBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31641.17-31641.34"
  wire width 2 upto input 275 \PLBPPCS0RDPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31601.11-31601.28"
  wire input 235 \PLBPPCS0RDPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31602.11-31602.25"
  wire input 236 \PLBPPCS0RDPRIM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31642.17-31642.31"
  wire width 2 upto input 276 \PLBPPCS0REQPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31603.11-31603.22"
  wire input 237 \PLBPPCS0RNW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31604.11-31604.26"
  wire input 238 \PLBPPCS0SAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31677.17-31677.29"
  wire width 4 upto input 311 \PLBPPCS0SIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31632.18-31632.36"
  wire width 16 upto input 266 \PLBPPCS0TATTRIBUTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31660.17-31660.29"
  wire width 3 upto input 294 \PLBPPCS0TYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31683.19-31683.32"
  wire width 4 upto offset 28 input 317 \PLBPPCS0UABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31605.11-31605.26"
  wire input 239 \PLBPPCS0WRBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31629.19-31629.33"
  wire width 128 upto input 263 \PLBPPCS0WRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31643.17-31643.34"
  wire width 2 upto input 277 \PLBPPCS0WRPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31606.11-31606.28"
  wire input 240 \PLBPPCS0WRPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31607.11-31607.25"
  wire input 241 \PLBPPCS0WRPRIM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31608.11-31608.24"
  wire input 242 \PLBPPCS1ABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31670.18-31670.30"
  wire width 32 upto input 304 \PLBPPCS1ABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31633.18-31633.28"
  wire width 16 upto input 267 \PLBPPCS1BE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31609.11-31609.26"
  wire input 243 \PLBPPCS1BUSLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31610.11-31610.26"
  wire input 244 \PLBPPCS1LOCKERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31644.17-31644.33"
  wire width 2 upto input 278 \PLBPPCS1MASTERID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31645.17-31645.30"
  wire width 2 upto input 279 \PLBPPCS1MSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31611.11-31611.26"
  wire input 245 \PLBPPCS1PAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31612.11-31612.26"
  wire input 246 \PLBPPCS1RDBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31646.17-31646.34"
  wire width 2 upto input 280 \PLBPPCS1RDPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31613.11-31613.28"
  wire input 247 \PLBPPCS1RDPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31614.11-31614.25"
  wire input 248 \PLBPPCS1RDPRIM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31647.17-31647.31"
  wire width 2 upto input 281 \PLBPPCS1REQPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31615.11-31615.22"
  wire input 249 \PLBPPCS1RNW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31616.11-31616.26"
  wire input 250 \PLBPPCS1SAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31678.17-31678.29"
  wire width 4 upto input 312 \PLBPPCS1SIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31634.18-31634.36"
  wire width 16 upto input 268 \PLBPPCS1TATTRIBUTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31661.17-31661.29"
  wire width 3 upto input 295 \PLBPPCS1TYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31684.19-31684.32"
  wire width 4 upto offset 28 input 318 \PLBPPCS1UABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31617.11-31617.26"
  wire input 251 \PLBPPCS1WRBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31630.19-31630.33"
  wire width 128 upto input 264 \PLBPPCS1WRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31648.17-31648.34"
  wire width 2 upto input 282 \PLBPPCS1WRPENDPRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31618.11-31618.28"
  wire input 252 \PLBPPCS1WRPENDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31619.11-31619.25"
  wire input 253 \PLBPPCS1WRPRIM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31437.12-31437.34"
  wire output 71 \PPCCPMINTERCONNECTBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31514.18-31514.30"
  wire width 10 upto output 148 \PPCDMDCRABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31490.19-31490.34"
  wire width 32 upto output 124 \PPCDMDCRDBUSOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31438.12-31438.24"
  wire output 72 \PPCDMDCRREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31515.20-31515.33"
  wire width 2 upto offset 20 output 149 \PPCDMDCRUABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31439.12-31439.25"
  wire output 73 \PPCDMDCRWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31440.12-31440.23"
  wire output 74 \PPCDSDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31491.19-31491.33"
  wire width 32 upto output 125 \PPCDSDCRDBUSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31441.12-31441.31"
  wire output 75 \PPCDSDCRTIMEOUTWAIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31442.12-31442.33"
  wire output 76 \PPCEICINTERCONNECTIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31443.12-31443.24"
  wire output 77 \PPCMPLBABORT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31492.19-31492.30"
  wire width 32 upto output 126 \PPCMPLBABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31475.19-31475.28"
  wire width 16 upto output 109 \PPCMPLBBE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31444.12-31444.26"
  wire output 78 \PPCMPLBBUSLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31445.12-31445.26"
  wire output 79 \PPCMPLBLOCKERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31477.18-31477.33"
  wire width 2 upto output 111 \PPCMPLBPRIORITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31446.12-31446.26"
  wire output 80 \PPCMPLBRDBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31447.12-31447.26"
  wire output 81 \PPCMPLBREQUEST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31448.12-31448.22"
  wire output 82 \PPCMPLBRNW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31500.18-31500.29"
  wire width 4 upto output 134 \PPCMPLBSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31476.19-31476.36"
  wire width 16 upto output 110 \PPCMPLBTATTRIBUTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31482.18-31482.29"
  wire width 3 upto output 116 \PPCMPLBTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31516.20-31516.32"
  wire width 4 upto offset 28 output 150 \PPCMPLBUABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31449.12-31449.26"
  wire output 83 \PPCMPLBWRBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31470.20-31470.33"
  wire width 128 upto output 104 \PPCMPLBWRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31450.12-31450.27"
  wire output 84 \PPCS0PLBADDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31501.18-31501.31"
  wire width 4 upto output 135 \PPCS0PLBMBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31502.18-31502.30"
  wire width 4 upto output 136 \PPCS0PLBMIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31503.18-31503.32"
  wire width 4 upto output 137 \PPCS0PLBMRDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31504.18-31504.32"
  wire width 4 upto output 138 \PPCS0PLBMWRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31451.12-31451.27"
  wire output 85 \PPCS0PLBRDBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31452.12-31452.26"
  wire output 86 \PPCS0PLBRDCOMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31453.12-31453.26"
  wire output 87 \PPCS0PLBRDDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31471.20-31471.34"
  wire width 128 upto output 105 \PPCS0PLBRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31505.18-31505.34"
  wire width 4 upto output 139 \PPCS0PLBRDWDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31454.12-31454.31"
  wire output 88 \PPCS0PLBREARBITRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31478.18-31478.31"
  wire width 2 upto output 112 \PPCS0PLBSSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31455.12-31455.24"
  wire output 89 \PPCS0PLBWAIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31456.12-31456.27"
  wire output 90 \PPCS0PLBWRBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31457.12-31457.26"
  wire output 91 \PPCS0PLBWRCOMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31458.12-31458.26"
  wire output 92 \PPCS0PLBWRDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31459.12-31459.27"
  wire output 93 \PPCS1PLBADDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31506.18-31506.31"
  wire width 4 upto output 140 \PPCS1PLBMBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31507.18-31507.30"
  wire width 4 upto output 141 \PPCS1PLBMIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31508.18-31508.32"
  wire width 4 upto output 142 \PPCS1PLBMRDERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31509.18-31509.32"
  wire width 4 upto output 143 \PPCS1PLBMWRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31460.12-31460.27"
  wire output 94 \PPCS1PLBRDBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31461.12-31461.26"
  wire output 95 \PPCS1PLBRDCOMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31462.12-31462.26"
  wire output 96 \PPCS1PLBRDDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31472.20-31472.34"
  wire width 128 upto output 106 \PPCS1PLBRDDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31510.18-31510.34"
  wire width 4 upto output 144 \PPCS1PLBRDWDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31463.12-31463.31"
  wire output 97 \PPCS1PLBREARBITRATE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31479.18-31479.31"
  wire width 2 upto output 113 \PPCS1PLBSSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31464.12-31464.24"
  wire output 98 \PPCS1PLBWAIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31465.12-31465.27"
  wire output 99 \PPCS1PLBWRBTERM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31466.12-31466.26"
  wire output 100 \PPCS1PLBWRCOMP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31467.12-31467.26"
  wire output 101 \PPCS1PLBWRDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31620.11-31620.27"
  wire input 254 \RSTC440RESETCHIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31621.11-31621.27"
  wire input 255 \RSTC440RESETCORE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31622.11-31622.29"
  wire input 256 \RSTC440RESETSYSTEM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31649.17-31649.43"
  wire width 2 upto input 283 \TIEC440DCURDLDCACHEPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31650.17-31650.44"
  wire width 2 upto input 284 \TIEC440DCURDNONCACHEPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31651.17-31651.41"
  wire width 2 upto input 285 \TIEC440DCURDTOUCHPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31652.17-31652.42"
  wire width 2 upto input 286 \TIEC440DCURDURGENTPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31653.17-31653.41"
  wire width 2 upto input 287 \TIEC440DCUWRFLUSHPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31654.17-31654.41"
  wire width 2 upto input 288 \TIEC440DCUWRSTOREPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31655.17-31655.42"
  wire width 2 upto input 289 \TIEC440DCUWRURGENTPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31623.11-31623.29"
  wire input 257 \TIEC440ENDIANRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31679.17-31679.33"
  wire width 4 upto input 313 \TIEC440ERPNRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31656.17-31656.41"
  wire width 2 upto input 290 \TIEC440ICURDFETCHPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31657.17-31657.40"
  wire width 2 upto input 291 \TIEC440ICURDSPECPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31658.17-31658.41"
  wire width 2 upto input 292 \TIEC440ICURDTOUCHPLBPRIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31685.19-31685.29"
  wire width 4 upto offset 28 input 319 \TIEC440PIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31686.19-31686.29"
  wire width 4 upto offset 28 input 320 \TIEC440PVR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31680.17-31680.33"
  wire width 4 upto input 314 \TIEC440USERRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31659.17-31659.31"
  wire width 2 upto input 293 \TIEDCRBASEADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31624.11-31624.30"
  wire input 258 \TRCC440TRACEDISABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31625.11-31625.32"
  wire input 259 \TRCC440TRIGGEREVENTIN
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31690.1-32311.10"
module \PS7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31979.18-31979.22"
  wire width 15 inout 289 \DDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32227.17-32227.23"
  wire width 4 input 537 \DDRARB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31980.17-31980.22"
  wire width 3 inout 290 \DDRBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31965.11-31965.18"
  wire inout 275 \DDRCASB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31966.11-31966.17"
  wire inout 276 \DDRCKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31967.11-31967.17"
  wire inout 277 \DDRCKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31968.11-31968.17"
  wire inout 278 \DDRCKP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31969.11-31969.17"
  wire inout 279 \DDRCSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31982.17-31982.22"
  wire width 4 inout 292 \DDRDM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31981.18-31981.23"
  wire width 32 inout 291 \DDRDQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31983.17-31983.24"
  wire width 4 inout 293 \DDRDQSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31984.17-31984.24"
  wire width 4 inout 294 \DDRDQSP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31970.11-31970.19"
  wire inout 280 \DDRDRSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31971.11-31971.17"
  wire inout 281 \DDRODT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31972.11-31972.18"
  wire inout 282 \DDRRASB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31973.11-31973.17"
  wire inout 283 \DDRVRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31974.11-31974.17"
  wire inout 284 \DDRVRP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31975.11-31975.17"
  wire inout 285 \DDRWEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31986.11-31986.19"
  wire input 296 \DMA0ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31987.11-31987.22"
  wire input 297 \DMA0DAREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31849.18-31849.28"
  wire width 2 output 159 \DMA0DATYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31691.12-31691.23"
  wire output 1 \DMA0DAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31988.11-31988.21"
  wire input 298 \DMA0DRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31692.12-31692.23"
  wire output 2 \DMA0DRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32138.17-32138.27"
  wire width 2 input 448 \DMA0DRTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31989.11-31989.22"
  wire input 299 \DMA0DRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31693.12-31693.20"
  wire output 3 \DMA0RSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31990.11-31990.19"
  wire input 300 \DMA1ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31991.11-31991.22"
  wire input 301 \DMA1DAREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31850.18-31850.28"
  wire width 2 output 160 \DMA1DATYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31694.12-31694.23"
  wire output 4 \DMA1DAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31992.11-31992.21"
  wire input 302 \DMA1DRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31695.12-31695.23"
  wire output 5 \DMA1DRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32139.17-32139.27"
  wire width 2 input 449 \DMA1DRTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31993.11-31993.22"
  wire input 303 \DMA1DRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31696.12-31696.20"
  wire output 6 \DMA1RSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31994.11-31994.19"
  wire input 304 \DMA2ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31995.11-31995.22"
  wire input 305 \DMA2DAREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31851.18-31851.28"
  wire width 2 output 161 \DMA2DATYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31697.12-31697.23"
  wire output 7 \DMA2DAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31996.11-31996.21"
  wire input 306 \DMA2DRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31698.12-31698.23"
  wire output 8 \DMA2DRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32140.17-32140.27"
  wire width 2 input 450 \DMA2DRTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31997.11-31997.22"
  wire input 307 \DMA2DRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31699.12-31699.20"
  wire output 9 \DMA2RSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31998.11-31998.19"
  wire input 308 \DMA3ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31999.11-31999.22"
  wire input 309 \DMA3DAREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31852.18-31852.28"
  wire width 2 output 162 \DMA3DATYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31700.12-31700.23"
  wire output 10 \DMA3DAVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32000.11-32000.21"
  wire input 310 \DMA3DRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31701.12-31701.23"
  wire output 11 \DMA3DRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32141.17-32141.27"
  wire width 2 input 451 \DMA3DRTYPE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32001.11-32001.22"
  wire input 311 \DMA3DRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31702.12-31702.20"
  wire output 12 \DMA3RSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32002.11-32002.24"
  wire input 312 \EMIOCAN0PHYRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31703.12-31703.25"
  wire output 13 \EMIOCAN0PHYTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32003.11-32003.24"
  wire input 313 \EMIOCAN1PHYRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31704.12-31704.25"
  wire output 14 \EMIOCAN1PHYTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32004.11-32004.28"
  wire input 314 \EMIOENET0EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32005.11-32005.27"
  wire input 315 \EMIOENET0GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32006.11-32006.27"
  wire input 316 \EMIOENET0GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32007.11-32007.29"
  wire input 317 \EMIOENET0GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32304.17-32304.33"
  wire width 8 input 614 \EMIOENET0GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32008.11-32008.28"
  wire input 318 \EMIOENET0GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32009.11-32009.28"
  wire input 319 \EMIOENET0GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32010.11-32010.29"
  wire input 320 \EMIOENET0GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31955.18-31955.34"
  wire width 8 output 265 \EMIOENET0GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31705.12-31705.29"
  wire output 15 \EMIOENET0GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31706.12-31706.29"
  wire output 16 \EMIOENET0GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32011.11-32011.25"
  wire input 321 \EMIOENET0MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31707.12-31707.28"
  wire output 17 \EMIOENET0MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31708.12-31708.26"
  wire output 18 \EMIOENET0MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31709.12-31709.27"
  wire output 19 \EMIOENET0MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31710.12-31710.34"
  wire output 20 \EMIOENET0PTPDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31711.12-31711.34"
  wire output 21 \EMIOENET0PTPDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31712.12-31712.35"
  wire output 22 \EMIOENET0PTPPDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31713.12-31713.35"
  wire output 23 \EMIOENET0PTPPDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31714.12-31714.36"
  wire output 24 \EMIOENET0PTPPDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31715.12-31715.36"
  wire output 25 \EMIOENET0PTPPDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31716.12-31716.35"
  wire output 26 \EMIOENET0PTPSYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31717.12-31717.35"
  wire output 27 \EMIOENET0PTPSYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31718.12-31718.26"
  wire output 28 \EMIOENET0SOFRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31719.12-31719.26"
  wire output 29 \EMIOENET0SOFTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32012.11-32012.28"
  wire input 322 \EMIOENET1EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32013.11-32013.27"
  wire input 323 \EMIOENET1GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32014.11-32014.27"
  wire input 324 \EMIOENET1GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32015.11-32015.29"
  wire input 325 \EMIOENET1GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32305.17-32305.33"
  wire width 8 input 615 \EMIOENET1GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32016.11-32016.28"
  wire input 326 \EMIOENET1GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32017.11-32017.28"
  wire input 327 \EMIOENET1GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32018.11-32018.29"
  wire input 328 \EMIOENET1GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31956.18-31956.34"
  wire width 8 output 266 \EMIOENET1GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31720.12-31720.29"
  wire output 30 \EMIOENET1GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31721.12-31721.29"
  wire output 31 \EMIOENET1GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32019.11-32019.25"
  wire input 329 \EMIOENET1MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31722.12-31722.28"
  wire output 32 \EMIOENET1MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31723.12-31723.26"
  wire output 33 \EMIOENET1MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31724.12-31724.27"
  wire output 34 \EMIOENET1MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31725.12-31725.34"
  wire output 35 \EMIOENET1PTPDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31726.12-31726.34"
  wire output 36 \EMIOENET1PTPDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31727.12-31727.35"
  wire output 37 \EMIOENET1PTPPDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31728.12-31728.35"
  wire output 38 \EMIOENET1PTPPDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31729.12-31729.36"
  wire output 39 \EMIOENET1PTPPDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31730.12-31730.36"
  wire output 40 \EMIOENET1PTPPDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31731.12-31731.35"
  wire output 41 \EMIOENET1PTPSYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31732.12-31732.35"
  wire output 42 \EMIOENET1PTPSYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31733.12-31733.26"
  wire output 43 \EMIOENET1SOFRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31734.12-31734.26"
  wire output 44 \EMIOENET1SOFTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32298.18-32298.27"
  wire width 64 input 608 \EMIOGPIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31948.19-31948.28"
  wire width 64 output 258 \EMIOGPIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31949.19-31949.29"
  wire width 64 output 259 \EMIOGPIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32020.11-32020.23"
  wire input 330 \EMIOI2C0SCLI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31735.12-31735.24"
  wire output 45 \EMIOI2C0SCLO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31736.12-31736.25"
  wire output 46 \EMIOI2C0SCLTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32021.11-32021.23"
  wire input 331 \EMIOI2C0SDAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31737.12-31737.24"
  wire output 47 \EMIOI2C0SDAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31738.12-31738.25"
  wire output 48 \EMIOI2C0SDATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32022.11-32022.23"
  wire input 332 \EMIOI2C1SCLI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31739.12-31739.24"
  wire output 49 \EMIOI2C1SCLO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31740.12-31740.25"
  wire output 50 \EMIOI2C1SCLTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32023.11-32023.23"
  wire input 333 \EMIOI2C1SDAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31741.12-31741.24"
  wire output 51 \EMIOI2C1SDAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31742.12-31742.25"
  wire output 52 \EMIOI2C1SDATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32024.11-32024.23"
  wire input 334 \EMIOPJTAGTCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32025.11-32025.23"
  wire input 335 \EMIOPJTAGTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31743.12-31743.24"
  wire output 53 \EMIOPJTAGTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31744.12-31744.25"
  wire output 54 \EMIOPJTAGTDTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32026.11-32026.23"
  wire input 336 \EMIOPJTAGTMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31745.12-31745.27"
  wire output 55 \EMIOSDIO0BUSPOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31884.18-31884.34"
  wire width 3 output 194 \EMIOSDIO0BUSVOLT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32027.11-32027.23"
  wire input 337 \EMIOSDIO0CDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31746.12-31746.24"
  wire output 56 \EMIOSDIO0CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32028.11-32028.25"
  wire input 338 \EMIOSDIO0CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32029.11-32029.24"
  wire input 339 \EMIOSDIO0CMDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31747.12-31747.25"
  wire output 57 \EMIOSDIO0CMDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31748.12-31748.26"
  wire output 58 \EMIOSDIO0CMDTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32228.17-32228.31"
  wire width 4 input 538 \EMIOSDIO0DATAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31910.18-31910.32"
  wire width 4 output 220 \EMIOSDIO0DATAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31911.18-31911.33"
  wire width 4 output 221 \EMIOSDIO0DATATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31749.12-31749.24"
  wire output 59 \EMIOSDIO0LED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32030.11-32030.22"
  wire input 340 \EMIOSDIO0WP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31750.12-31750.27"
  wire output 60 \EMIOSDIO1BUSPOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31885.18-31885.34"
  wire width 3 output 195 \EMIOSDIO1BUSVOLT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32031.11-32031.23"
  wire input 341 \EMIOSDIO1CDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31751.12-31751.24"
  wire output 61 \EMIOSDIO1CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32032.11-32032.25"
  wire input 342 \EMIOSDIO1CLKFB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32033.11-32033.24"
  wire input 343 \EMIOSDIO1CMDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31752.12-31752.25"
  wire output 62 \EMIOSDIO1CMDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31753.12-31753.26"
  wire output 63 \EMIOSDIO1CMDTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32229.17-32229.31"
  wire width 4 input 539 \EMIOSDIO1DATAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31912.18-31912.32"
  wire width 4 output 222 \EMIOSDIO1DATAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31913.18-31913.33"
  wire width 4 output 223 \EMIOSDIO1DATATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31754.12-31754.24"
  wire output 64 \EMIOSDIO1LED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32034.11-32034.22"
  wire input 344 \EMIOSDIO1WP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32035.11-32035.21"
  wire input 345 \EMIOSPI0MI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31755.12-31755.22"
  wire output 65 \EMIOSPI0MO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31756.12-31756.24"
  wire output 66 \EMIOSPI0MOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32036.11-32036.24"
  wire input 346 \EMIOSPI0SCLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31757.12-31757.25"
  wire output 67 \EMIOSPI0SCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31758.12-31758.26"
  wire output 68 \EMIOSPI0SCLKTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32037.11-32037.21"
  wire input 347 \EMIOSPI0SI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31759.12-31759.22"
  wire output 69 \EMIOSPI0SO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32038.11-32038.23"
  wire input 348 \EMIOSPI0SSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31760.12-31760.25"
  wire output 70 \EMIOSPI0SSNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31886.18-31886.30"
  wire width 3 output 196 \EMIOSPI0SSON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31761.12-31761.23"
  wire output 71 \EMIOSPI0STN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32039.11-32039.21"
  wire input 349 \EMIOSPI1MI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31762.12-31762.22"
  wire output 72 \EMIOSPI1MO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31763.12-31763.24"
  wire output 73 \EMIOSPI1MOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32040.11-32040.24"
  wire input 350 \EMIOSPI1SCLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31764.12-31764.25"
  wire output 74 \EMIOSPI1SCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31765.12-31765.26"
  wire output 75 \EMIOSPI1SCLKTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32041.11-32041.21"
  wire input 351 \EMIOSPI1SI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31766.12-31766.22"
  wire output 76 \EMIOSPI1SO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32042.11-32042.23"
  wire input 352 \EMIOSPI1SSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31767.12-31767.25"
  wire output 77 \EMIOSPI1SSNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31887.18-31887.30"
  wire width 3 output 197 \EMIOSPI1SSON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31768.12-31768.23"
  wire output 78 \EMIOSPI1STN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32043.11-32043.24"
  wire input 353 \EMIOSRAMINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32044.11-32044.23"
  wire input 354 \EMIOTRACECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31769.12-31769.24"
  wire output 79 \EMIOTRACECTL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31900.19-31900.32"
  wire width 32 output 210 \EMIOTRACEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32188.17-32188.29"
  wire width 3 input 498 \EMIOTTC0CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31888.18-31888.31"
  wire width 3 output 198 \EMIOTTC0WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32189.17-32189.29"
  wire width 3 input 499 \EMIOTTC1CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31889.18-31889.31"
  wire width 3 output 199 \EMIOTTC1WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32045.11-32045.24"
  wire input 355 \EMIOUART0CTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32046.11-32046.24"
  wire input 356 \EMIOUART0DCDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32047.11-32047.24"
  wire input 357 \EMIOUART0DSRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31770.12-31770.25"
  wire output 80 \EMIOUART0DTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32048.11-32048.23"
  wire input 358 \EMIOUART0RIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31771.12-31771.25"
  wire output 81 \EMIOUART0RTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32049.11-32049.22"
  wire input 359 \EMIOUART0RX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31772.12-31772.23"
  wire output 82 \EMIOUART0TX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32050.11-32050.24"
  wire input 360 \EMIOUART1CTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32051.11-32051.24"
  wire input 361 \EMIOUART1DCDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32052.11-32052.24"
  wire input 362 \EMIOUART1DSRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31773.12-31773.25"
  wire output 83 \EMIOUART1DTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32053.11-32053.23"
  wire input 363 \EMIOUART1RIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31774.12-31774.25"
  wire output 84 \EMIOUART1RTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32054.11-32054.22"
  wire input 364 \EMIOUART1RX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31775.12-31775.23"
  wire output 85 \EMIOUART1TX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31853.18-31853.36"
  wire width 2 output 163 \EMIOUSB0PORTINDCTL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32055.11-32055.31"
  wire input 365 \EMIOUSB0VBUSPWRFAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31776.12-31776.33"
  wire output 86 \EMIOUSB0VBUSPWRSELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31854.18-31854.36"
  wire width 2 output 164 \EMIOUSB1PORTINDCTL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32056.11-32056.31"
  wire input 366 \EMIOUSB1VBUSPWRFAULT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31777.12-31777.33"
  wire output 87 \EMIOUSB1VBUSPWRSELECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32057.11-32057.22"
  wire input 367 \EMIOWDTCLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31778.12-31778.23"
  wire output 88 \EMIOWDTRSTO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32058.11-32058.22"
  wire input 368 \EVENTEVENTI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31779.12-31779.23"
  wire output 89 \EVENTEVENTO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31855.18-31855.33"
  wire width 2 output 165 \EVENTSTANDBYWFE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31856.18-31856.33"
  wire width 2 output 166 \EVENTSTANDBYWFI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31914.18-31914.25"
  wire width 4 output 224 \FCLKCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32230.17-32230.29"
  wire width 4 input 540 \FCLKCLKTRIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31915.18-31915.28"
  wire width 4 output 225 \FCLKRESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32059.11-32059.20"
  wire input 369 \FPGAIDLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32231.17-32231.32"
  wire width 4 input 541 \FTMDTRACEINATID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32060.11-32060.27"
  wire input 370 \FTMDTRACEINCLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32207.18-32207.33"
  wire width 32 input 517 \FTMDTRACEINDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32061.11-32061.27"
  wire input 371 \FTMDTRACEINVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32208.18-32208.30"
  wire width 32 input 518 \FTMTF2PDEBUG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32232.17-32232.28"
  wire width 4 input 542 \FTMTF2PTRIG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31916.18-31916.32"
  wire width 4 output 226 \FTMTF2PTRIGACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31901.19-31901.31"
  wire width 32 output 211 \FTMTP2FDEBUG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31917.18-31917.29"
  wire width 4 output 227 \FTMTP2FTRIG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32233.17-32233.31"
  wire width 4 input 543 \FTMTP2FTRIGACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32137.18-32137.24"
  wire width 20 input 447 \IRQF2P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31883.19-31883.25"
  wire width 29 output 193 \IRQP2F
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32062.11-32062.22"
  wire input 372 \MAXIGP0ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31902.19-31902.32"
  wire width 32 output 212 \MAXIGP0ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31857.18-31857.32"
  wire width 2 output 167 \MAXIGP0ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31918.18-31918.32"
  wire width 4 output 228 \MAXIGP0ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31780.12-31780.26"
  wire output 90 \MAXIGP0ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31843.19-31843.30"
  wire width 12 output 153 \MAXIGP0ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31919.18-31919.30"
  wire width 4 output 229 \MAXIGP0ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31858.18-31858.31"
  wire width 2 output 168 \MAXIGP0ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31890.18-31890.31"
  wire width 3 output 200 \MAXIGP0ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31920.18-31920.30"
  wire width 4 output 230 \MAXIGP0ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32063.11-32063.25"
  wire input 373 \MAXIGP0ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31859.18-31859.31"
  wire width 2 output 169 \MAXIGP0ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31781.12-31781.26"
  wire output 91 \MAXIGP0ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31903.19-31903.32"
  wire width 32 output 213 \MAXIGP0AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31860.18-31860.32"
  wire width 2 output 170 \MAXIGP0AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31921.18-31921.32"
  wire width 4 output 231 \MAXIGP0AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31844.19-31844.30"
  wire width 12 output 154 \MAXIGP0AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31922.18-31922.30"
  wire width 4 output 232 \MAXIGP0AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31861.18-31861.31"
  wire width 2 output 171 \MAXIGP0AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31891.18-31891.31"
  wire width 3 output 201 \MAXIGP0AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31923.18-31923.30"
  wire width 4 output 233 \MAXIGP0AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32064.11-32064.25"
  wire input 374 \MAXIGP0AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31862.18-31862.31"
  wire width 2 output 172 \MAXIGP0AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31782.12-31782.26"
  wire output 92 \MAXIGP0AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32133.18-32133.28"
  wire width 12 input 443 \MAXIGP0BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31783.12-31783.25"
  wire output 93 \MAXIGP0BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32142.17-32142.29"
  wire width 2 input 452 \MAXIGP0BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32065.11-32065.24"
  wire input 375 \MAXIGP0BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32209.18-32209.30"
  wire width 32 input 519 \MAXIGP0RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32134.18-32134.28"
  wire width 12 input 444 \MAXIGP0RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32066.11-32066.23"
  wire input 376 \MAXIGP0RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31784.12-31784.25"
  wire output 94 \MAXIGP0RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32143.17-32143.29"
  wire width 2 input 453 \MAXIGP0RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32067.11-32067.24"
  wire input 377 \MAXIGP0RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31904.19-31904.31"
  wire width 32 output 214 \MAXIGP0WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31845.19-31845.29"
  wire width 12 output 155 \MAXIGP0WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31785.12-31785.24"
  wire output 95 \MAXIGP0WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32068.11-32068.24"
  wire input 378 \MAXIGP0WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31924.18-31924.30"
  wire width 4 output 234 \MAXIGP0WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31786.12-31786.25"
  wire output 96 \MAXIGP0WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32069.11-32069.22"
  wire input 379 \MAXIGP1ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31905.19-31905.32"
  wire width 32 output 215 \MAXIGP1ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31863.18-31863.32"
  wire width 2 output 173 \MAXIGP1ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31925.18-31925.32"
  wire width 4 output 235 \MAXIGP1ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31787.12-31787.26"
  wire output 97 \MAXIGP1ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31846.19-31846.30"
  wire width 12 output 156 \MAXIGP1ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31926.18-31926.30"
  wire width 4 output 236 \MAXIGP1ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31864.18-31864.31"
  wire width 2 output 174 \MAXIGP1ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31892.18-31892.31"
  wire width 3 output 202 \MAXIGP1ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31927.18-31927.30"
  wire width 4 output 237 \MAXIGP1ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32070.11-32070.25"
  wire input 380 \MAXIGP1ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31865.18-31865.31"
  wire width 2 output 175 \MAXIGP1ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31788.12-31788.26"
  wire output 98 \MAXIGP1ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31906.19-31906.32"
  wire width 32 output 216 \MAXIGP1AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31866.18-31866.32"
  wire width 2 output 176 \MAXIGP1AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31928.18-31928.32"
  wire width 4 output 238 \MAXIGP1AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31847.19-31847.30"
  wire width 12 output 157 \MAXIGP1AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31929.18-31929.30"
  wire width 4 output 239 \MAXIGP1AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31867.18-31867.31"
  wire width 2 output 177 \MAXIGP1AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31893.18-31893.31"
  wire width 3 output 203 \MAXIGP1AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31930.18-31930.30"
  wire width 4 output 240 \MAXIGP1AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32071.11-32071.25"
  wire input 381 \MAXIGP1AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31868.18-31868.31"
  wire width 2 output 178 \MAXIGP1AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31789.12-31789.26"
  wire output 99 \MAXIGP1AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32135.18-32135.28"
  wire width 12 input 445 \MAXIGP1BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31790.12-31790.25"
  wire output 100 \MAXIGP1BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32144.17-32144.29"
  wire width 2 input 454 \MAXIGP1BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32072.11-32072.24"
  wire input 382 \MAXIGP1BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32210.18-32210.30"
  wire width 32 input 520 \MAXIGP1RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32136.18-32136.28"
  wire width 12 input 446 \MAXIGP1RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32073.11-32073.23"
  wire input 383 \MAXIGP1RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31791.12-31791.25"
  wire output 101 \MAXIGP1RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32145.17-32145.29"
  wire width 2 input 455 \MAXIGP1RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32074.11-32074.24"
  wire input 384 \MAXIGP1RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31907.19-31907.31"
  wire width 32 output 217 \MAXIGP1WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31848.19-31848.29"
  wire width 12 output 158 \MAXIGP1WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31792.12-31792.24"
  wire output 102 \MAXIGP1WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32075.11-32075.24"
  wire input 385 \MAXIGP1WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31931.18-31931.30"
  wire width 4 output 241 \MAXIGP1WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31793.12-31793.25"
  wire output 103 \MAXIGP1WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31985.18-31985.21"
  wire width 54 inout 295 \MIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31976.11-31976.16"
  wire inout 286 \PSCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31977.11-31977.17"
  wire inout 287 \PSPORB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31978.11-31978.18"
  wire inout 288 \PSSRSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32076.11-32076.22"
  wire input 386 \SAXIACPACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32211.18-32211.31"
  wire width 32 input 521 \SAXIACPARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32146.17-32146.31"
  wire width 2 input 456 \SAXIACPARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32234.17-32234.31"
  wire width 4 input 544 \SAXIACPARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31794.12-31794.26"
  wire output 104 \SAXIACPARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32190.17-32190.28"
  wire width 3 input 500 \SAXIACPARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32235.17-32235.29"
  wire width 4 input 545 \SAXIACPARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32147.17-32147.30"
  wire width 2 input 457 \SAXIACPARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32191.17-32191.30"
  wire width 3 input 501 \SAXIACPARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32236.17-32236.29"
  wire width 4 input 546 \SAXIACPARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31795.12-31795.26"
  wire output 105 \SAXIACPARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32148.17-32148.30"
  wire width 2 input 458 \SAXIACPARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32278.17-32278.30"
  wire width 5 input 588 \SAXIACPARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32077.11-32077.25"
  wire input 387 \SAXIACPARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32212.18-32212.31"
  wire width 32 input 522 \SAXIACPAWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32149.17-32149.31"
  wire width 2 input 459 \SAXIACPAWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32237.17-32237.31"
  wire width 4 input 547 \SAXIACPAWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32192.17-32192.28"
  wire width 3 input 502 \SAXIACPAWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32238.17-32238.29"
  wire width 4 input 548 \SAXIACPAWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32150.17-32150.30"
  wire width 2 input 460 \SAXIACPAWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32193.17-32193.30"
  wire width 3 input 503 \SAXIACPAWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32239.17-32239.29"
  wire width 4 input 549 \SAXIACPAWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31796.12-31796.26"
  wire output 106 \SAXIACPAWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32151.17-32151.30"
  wire width 2 input 461 \SAXIACPAWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32279.17-32279.30"
  wire width 5 input 589 \SAXIACPAWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32078.11-32078.25"
  wire input 388 \SAXIACPAWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31894.18-31894.28"
  wire width 3 output 204 \SAXIACPBID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32079.11-32079.24"
  wire input 389 \SAXIACPBREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31869.18-31869.30"
  wire width 2 output 179 \SAXIACPBRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31797.12-31797.25"
  wire output 107 \SAXIACPBVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31950.19-31950.31"
  wire width 64 output 260 \SAXIACPRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31895.18-31895.28"
  wire width 3 output 205 \SAXIACPRID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31798.12-31798.24"
  wire output 108 \SAXIACPRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32080.11-32080.24"
  wire input 390 \SAXIACPRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31870.18-31870.30"
  wire width 2 output 180 \SAXIACPRRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31799.12-31799.25"
  wire output 109 \SAXIACPRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32299.18-32299.30"
  wire width 64 input 609 \SAXIACPWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32194.17-32194.27"
  wire width 3 input 504 \SAXIACPWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32081.11-32081.23"
  wire input 391 \SAXIACPWLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31800.12-31800.25"
  wire output 110 \SAXIACPWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32306.17-32306.29"
  wire width 8 input 616 \SAXIACPWSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32082.11-32082.24"
  wire input 392 \SAXIACPWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32083.11-32083.22"
  wire input 393 \SAXIGP0ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32213.18-32213.31"
  wire width 32 input 523 \SAXIGP0ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32152.17-32152.31"
  wire width 2 input 462 \SAXIGP0ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32240.17-32240.31"
  wire width 4 input 550 \SAXIGP0ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31801.12-31801.26"
  wire output 111 \SAXIGP0ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32280.17-32280.28"
  wire width 6 input 590 \SAXIGP0ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32241.17-32241.29"
  wire width 4 input 551 \SAXIGP0ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32153.17-32153.30"
  wire width 2 input 463 \SAXIGP0ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32195.17-32195.30"
  wire width 3 input 505 \SAXIGP0ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32242.17-32242.29"
  wire width 4 input 552 \SAXIGP0ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31802.12-31802.26"
  wire output 112 \SAXIGP0ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32154.17-32154.30"
  wire width 2 input 464 \SAXIGP0ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32084.11-32084.25"
  wire input 394 \SAXIGP0ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32214.18-32214.31"
  wire width 32 input 524 \SAXIGP0AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32155.17-32155.31"
  wire width 2 input 465 \SAXIGP0AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32243.17-32243.31"
  wire width 4 input 553 \SAXIGP0AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32281.17-32281.28"
  wire width 6 input 591 \SAXIGP0AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32244.17-32244.29"
  wire width 4 input 554 \SAXIGP0AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32156.17-32156.30"
  wire width 2 input 466 \SAXIGP0AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32196.17-32196.30"
  wire width 3 input 506 \SAXIGP0AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32245.17-32245.29"
  wire width 4 input 555 \SAXIGP0AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31803.12-31803.26"
  wire output 113 \SAXIGP0AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32157.17-32157.30"
  wire width 2 input 467 \SAXIGP0AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32085.11-32085.25"
  wire input 395 \SAXIGP0AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31932.18-31932.28"
  wire width 6 output 242 \SAXIGP0BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32086.11-32086.24"
  wire input 396 \SAXIGP0BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31871.18-31871.30"
  wire width 2 output 181 \SAXIGP0BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31804.12-31804.25"
  wire output 114 \SAXIGP0BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31908.19-31908.31"
  wire width 32 output 218 \SAXIGP0RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31933.18-31933.28"
  wire width 6 output 243 \SAXIGP0RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31805.12-31805.24"
  wire output 115 \SAXIGP0RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32087.11-32087.24"
  wire input 397 \SAXIGP0RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31872.18-31872.30"
  wire width 2 output 182 \SAXIGP0RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31806.12-31806.25"
  wire output 116 \SAXIGP0RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32215.18-32215.30"
  wire width 32 input 525 \SAXIGP0WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32282.17-32282.27"
  wire width 6 input 592 \SAXIGP0WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32088.11-32088.23"
  wire input 398 \SAXIGP0WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31807.12-31807.25"
  wire output 117 \SAXIGP0WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32246.17-32246.29"
  wire width 4 input 556 \SAXIGP0WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32089.11-32089.24"
  wire input 399 \SAXIGP0WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32090.11-32090.22"
  wire input 400 \SAXIGP1ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32216.18-32216.31"
  wire width 32 input 526 \SAXIGP1ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32158.17-32158.31"
  wire width 2 input 468 \SAXIGP1ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32247.17-32247.31"
  wire width 4 input 557 \SAXIGP1ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31808.12-31808.26"
  wire output 118 \SAXIGP1ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32283.17-32283.28"
  wire width 6 input 593 \SAXIGP1ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32248.17-32248.29"
  wire width 4 input 558 \SAXIGP1ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32159.17-32159.30"
  wire width 2 input 469 \SAXIGP1ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32197.17-32197.30"
  wire width 3 input 507 \SAXIGP1ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32249.17-32249.29"
  wire width 4 input 559 \SAXIGP1ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31809.12-31809.26"
  wire output 119 \SAXIGP1ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32160.17-32160.30"
  wire width 2 input 470 \SAXIGP1ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32091.11-32091.25"
  wire input 401 \SAXIGP1ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32217.18-32217.31"
  wire width 32 input 527 \SAXIGP1AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32161.17-32161.31"
  wire width 2 input 471 \SAXIGP1AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32250.17-32250.31"
  wire width 4 input 560 \SAXIGP1AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32284.17-32284.28"
  wire width 6 input 594 \SAXIGP1AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32251.17-32251.29"
  wire width 4 input 561 \SAXIGP1AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32162.17-32162.30"
  wire width 2 input 472 \SAXIGP1AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32198.17-32198.30"
  wire width 3 input 508 \SAXIGP1AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32252.17-32252.29"
  wire width 4 input 562 \SAXIGP1AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31810.12-31810.26"
  wire output 120 \SAXIGP1AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32163.17-32163.30"
  wire width 2 input 473 \SAXIGP1AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32092.11-32092.25"
  wire input 402 \SAXIGP1AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31934.18-31934.28"
  wire width 6 output 244 \SAXIGP1BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32093.11-32093.24"
  wire input 403 \SAXIGP1BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31873.18-31873.30"
  wire width 2 output 183 \SAXIGP1BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31811.12-31811.25"
  wire output 121 \SAXIGP1BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31909.19-31909.31"
  wire width 32 output 219 \SAXIGP1RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31935.18-31935.28"
  wire width 6 output 245 \SAXIGP1RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31812.12-31812.24"
  wire output 122 \SAXIGP1RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32094.11-32094.24"
  wire input 404 \SAXIGP1RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31874.18-31874.30"
  wire width 2 output 184 \SAXIGP1RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31813.12-31813.25"
  wire output 123 \SAXIGP1RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32218.18-32218.30"
  wire width 32 input 528 \SAXIGP1WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32285.17-32285.27"
  wire width 6 input 595 \SAXIGP1WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32095.11-32095.23"
  wire input 405 \SAXIGP1WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31814.12-31814.25"
  wire output 124 \SAXIGP1WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32253.17-32253.29"
  wire width 4 input 563 \SAXIGP1WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32096.11-32096.24"
  wire input 406 \SAXIGP1WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32097.11-32097.22"
  wire input 407 \SAXIHP0ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32219.18-32219.31"
  wire width 32 input 529 \SAXIHP0ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32164.17-32164.31"
  wire width 2 input 474 \SAXIHP0ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32254.17-32254.31"
  wire width 4 input 564 \SAXIHP0ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31815.12-31815.26"
  wire output 125 \SAXIHP0ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32286.17-32286.28"
  wire width 6 input 596 \SAXIHP0ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32255.17-32255.29"
  wire width 4 input 565 \SAXIHP0ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32165.17-32165.30"
  wire width 2 input 475 \SAXIHP0ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32199.17-32199.30"
  wire width 3 input 509 \SAXIHP0ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32256.17-32256.29"
  wire width 4 input 566 \SAXIHP0ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31816.12-31816.26"
  wire output 126 \SAXIHP0ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32166.17-32166.30"
  wire width 2 input 476 \SAXIHP0ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32098.11-32098.25"
  wire input 408 \SAXIHP0ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32220.18-32220.31"
  wire width 32 input 530 \SAXIHP0AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32167.17-32167.31"
  wire width 2 input 477 \SAXIHP0AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32257.17-32257.31"
  wire width 4 input 567 \SAXIHP0AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32287.17-32287.28"
  wire width 6 input 597 \SAXIHP0AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32258.17-32258.29"
  wire width 4 input 568 \SAXIHP0AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32168.17-32168.30"
  wire width 2 input 478 \SAXIHP0AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32200.17-32200.30"
  wire width 3 input 510 \SAXIHP0AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32259.17-32259.29"
  wire width 4 input 569 \SAXIHP0AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31817.12-31817.26"
  wire output 127 \SAXIHP0AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32169.17-32169.30"
  wire width 2 input 479 \SAXIHP0AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32099.11-32099.25"
  wire input 409 \SAXIHP0AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31936.18-31936.28"
  wire width 6 output 246 \SAXIHP0BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32100.11-32100.24"
  wire input 410 \SAXIHP0BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31875.18-31875.30"
  wire width 2 output 185 \SAXIHP0BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31818.12-31818.25"
  wire output 128 \SAXIHP0BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31896.18-31896.32"
  wire width 3 output 206 \SAXIHP0RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31957.18-31957.31"
  wire width 8 output 267 \SAXIHP0RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31951.19-31951.31"
  wire width 64 output 261 \SAXIHP0RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32101.11-32101.31"
  wire input 411 \SAXIHP0RDISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31937.18-31937.28"
  wire width 6 output 247 \SAXIHP0RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31819.12-31819.24"
  wire output 129 \SAXIHP0RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32102.11-32102.24"
  wire input 412 \SAXIHP0RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31876.18-31876.30"
  wire width 2 output 186 \SAXIHP0RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31820.12-31820.25"
  wire output 130 \SAXIHP0RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31938.18-31938.32"
  wire width 6 output 248 \SAXIHP0WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31958.18-31958.31"
  wire width 8 output 268 \SAXIHP0WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32300.18-32300.30"
  wire width 64 input 610 \SAXIHP0WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32288.17-32288.27"
  wire width 6 input 598 \SAXIHP0WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32103.11-32103.23"
  wire input 413 \SAXIHP0WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31821.12-31821.25"
  wire output 131 \SAXIHP0WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32104.11-32104.31"
  wire input 414 \SAXIHP0WRISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32307.17-32307.29"
  wire width 8 input 617 \SAXIHP0WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32105.11-32105.24"
  wire input 415 \SAXIHP0WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32106.11-32106.22"
  wire input 416 \SAXIHP1ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32221.18-32221.31"
  wire width 32 input 531 \SAXIHP1ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32170.17-32170.31"
  wire width 2 input 480 \SAXIHP1ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32260.17-32260.31"
  wire width 4 input 570 \SAXIHP1ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31822.12-31822.26"
  wire output 132 \SAXIHP1ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32289.17-32289.28"
  wire width 6 input 599 \SAXIHP1ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32261.17-32261.29"
  wire width 4 input 571 \SAXIHP1ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32171.17-32171.30"
  wire width 2 input 481 \SAXIHP1ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32201.17-32201.30"
  wire width 3 input 511 \SAXIHP1ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32262.17-32262.29"
  wire width 4 input 572 \SAXIHP1ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31823.12-31823.26"
  wire output 133 \SAXIHP1ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32172.17-32172.30"
  wire width 2 input 482 \SAXIHP1ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32107.11-32107.25"
  wire input 417 \SAXIHP1ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32222.18-32222.31"
  wire width 32 input 532 \SAXIHP1AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32173.17-32173.31"
  wire width 2 input 483 \SAXIHP1AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32263.17-32263.31"
  wire width 4 input 573 \SAXIHP1AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32290.17-32290.28"
  wire width 6 input 600 \SAXIHP1AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32264.17-32264.29"
  wire width 4 input 574 \SAXIHP1AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32174.17-32174.30"
  wire width 2 input 484 \SAXIHP1AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32202.17-32202.30"
  wire width 3 input 512 \SAXIHP1AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32265.17-32265.29"
  wire width 4 input 575 \SAXIHP1AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31824.12-31824.26"
  wire output 134 \SAXIHP1AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32175.17-32175.30"
  wire width 2 input 485 \SAXIHP1AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32108.11-32108.25"
  wire input 418 \SAXIHP1AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31939.18-31939.28"
  wire width 6 output 249 \SAXIHP1BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32109.11-32109.24"
  wire input 419 \SAXIHP1BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31877.18-31877.30"
  wire width 2 output 187 \SAXIHP1BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31825.12-31825.25"
  wire output 135 \SAXIHP1BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31897.18-31897.32"
  wire width 3 output 207 \SAXIHP1RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31959.18-31959.31"
  wire width 8 output 269 \SAXIHP1RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31952.19-31952.31"
  wire width 64 output 262 \SAXIHP1RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32110.11-32110.31"
  wire input 420 \SAXIHP1RDISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31940.18-31940.28"
  wire width 6 output 250 \SAXIHP1RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31826.12-31826.24"
  wire output 136 \SAXIHP1RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32111.11-32111.24"
  wire input 421 \SAXIHP1RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31878.18-31878.30"
  wire width 2 output 188 \SAXIHP1RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31827.12-31827.25"
  wire output 137 \SAXIHP1RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31941.18-31941.32"
  wire width 6 output 251 \SAXIHP1WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31960.18-31960.31"
  wire width 8 output 270 \SAXIHP1WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32301.18-32301.30"
  wire width 64 input 611 \SAXIHP1WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32291.17-32291.27"
  wire width 6 input 601 \SAXIHP1WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32112.11-32112.23"
  wire input 422 \SAXIHP1WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31828.12-31828.25"
  wire output 138 \SAXIHP1WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32113.11-32113.31"
  wire input 423 \SAXIHP1WRISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32308.17-32308.29"
  wire width 8 input 618 \SAXIHP1WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32114.11-32114.24"
  wire input 424 \SAXIHP1WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32115.11-32115.22"
  wire input 425 \SAXIHP2ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32223.18-32223.31"
  wire width 32 input 533 \SAXIHP2ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32176.17-32176.31"
  wire width 2 input 486 \SAXIHP2ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32266.17-32266.31"
  wire width 4 input 576 \SAXIHP2ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31829.12-31829.26"
  wire output 139 \SAXIHP2ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32292.17-32292.28"
  wire width 6 input 602 \SAXIHP2ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32267.17-32267.29"
  wire width 4 input 577 \SAXIHP2ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32177.17-32177.30"
  wire width 2 input 487 \SAXIHP2ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32203.17-32203.30"
  wire width 3 input 513 \SAXIHP2ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32268.17-32268.29"
  wire width 4 input 578 \SAXIHP2ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31830.12-31830.26"
  wire output 140 \SAXIHP2ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32178.17-32178.30"
  wire width 2 input 488 \SAXIHP2ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32116.11-32116.25"
  wire input 426 \SAXIHP2ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32224.18-32224.31"
  wire width 32 input 534 \SAXIHP2AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32179.17-32179.31"
  wire width 2 input 489 \SAXIHP2AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32269.17-32269.31"
  wire width 4 input 579 \SAXIHP2AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32293.17-32293.28"
  wire width 6 input 603 \SAXIHP2AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32270.17-32270.29"
  wire width 4 input 580 \SAXIHP2AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32180.17-32180.30"
  wire width 2 input 490 \SAXIHP2AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32204.17-32204.30"
  wire width 3 input 514 \SAXIHP2AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32271.17-32271.29"
  wire width 4 input 581 \SAXIHP2AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31831.12-31831.26"
  wire output 141 \SAXIHP2AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32181.17-32181.30"
  wire width 2 input 491 \SAXIHP2AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32117.11-32117.25"
  wire input 427 \SAXIHP2AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31942.18-31942.28"
  wire width 6 output 252 \SAXIHP2BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32118.11-32118.24"
  wire input 428 \SAXIHP2BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31879.18-31879.30"
  wire width 2 output 189 \SAXIHP2BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31832.12-31832.25"
  wire output 142 \SAXIHP2BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31898.18-31898.32"
  wire width 3 output 208 \SAXIHP2RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31961.18-31961.31"
  wire width 8 output 271 \SAXIHP2RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31953.19-31953.31"
  wire width 64 output 263 \SAXIHP2RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32119.11-32119.31"
  wire input 429 \SAXIHP2RDISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31943.18-31943.28"
  wire width 6 output 253 \SAXIHP2RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31833.12-31833.24"
  wire output 143 \SAXIHP2RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32120.11-32120.24"
  wire input 430 \SAXIHP2RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31880.18-31880.30"
  wire width 2 output 190 \SAXIHP2RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31834.12-31834.25"
  wire output 144 \SAXIHP2RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31944.18-31944.32"
  wire width 6 output 254 \SAXIHP2WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31962.18-31962.31"
  wire width 8 output 272 \SAXIHP2WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32302.18-32302.30"
  wire width 64 input 612 \SAXIHP2WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32294.17-32294.27"
  wire width 6 input 604 \SAXIHP2WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32121.11-32121.23"
  wire input 431 \SAXIHP2WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31835.12-31835.25"
  wire output 145 \SAXIHP2WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32122.11-32122.31"
  wire input 432 \SAXIHP2WRISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32309.17-32309.29"
  wire width 8 input 619 \SAXIHP2WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32123.11-32123.24"
  wire input 433 \SAXIHP2WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32124.11-32124.22"
  wire input 434 \SAXIHP3ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32225.18-32225.31"
  wire width 32 input 535 \SAXIHP3ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32182.17-32182.31"
  wire width 2 input 492 \SAXIHP3ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32272.17-32272.31"
  wire width 4 input 582 \SAXIHP3ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31836.12-31836.26"
  wire output 146 \SAXIHP3ARESETN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32295.17-32295.28"
  wire width 6 input 605 \SAXIHP3ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32273.17-32273.29"
  wire width 4 input 583 \SAXIHP3ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32183.17-32183.30"
  wire width 2 input 493 \SAXIHP3ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32205.17-32205.30"
  wire width 3 input 515 \SAXIHP3ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32274.17-32274.29"
  wire width 4 input 584 \SAXIHP3ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31837.12-31837.26"
  wire output 147 \SAXIHP3ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32184.17-32184.30"
  wire width 2 input 494 \SAXIHP3ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32125.11-32125.25"
  wire input 435 \SAXIHP3ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32226.18-32226.31"
  wire width 32 input 536 \SAXIHP3AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32185.17-32185.31"
  wire width 2 input 495 \SAXIHP3AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32275.17-32275.31"
  wire width 4 input 585 \SAXIHP3AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32296.17-32296.28"
  wire width 6 input 606 \SAXIHP3AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32276.17-32276.29"
  wire width 4 input 586 \SAXIHP3AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32186.17-32186.30"
  wire width 2 input 496 \SAXIHP3AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32206.17-32206.30"
  wire width 3 input 516 \SAXIHP3AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32277.17-32277.29"
  wire width 4 input 587 \SAXIHP3AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31838.12-31838.26"
  wire output 148 \SAXIHP3AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32187.17-32187.30"
  wire width 2 input 497 \SAXIHP3AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32126.11-32126.25"
  wire input 436 \SAXIHP3AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31945.18-31945.28"
  wire width 6 output 255 \SAXIHP3BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32127.11-32127.24"
  wire input 437 \SAXIHP3BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31881.18-31881.30"
  wire width 2 output 191 \SAXIHP3BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31839.12-31839.25"
  wire output 149 \SAXIHP3BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31899.18-31899.32"
  wire width 3 output 209 \SAXIHP3RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31963.18-31963.31"
  wire width 8 output 273 \SAXIHP3RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31954.19-31954.31"
  wire width 64 output 264 \SAXIHP3RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32128.11-32128.31"
  wire input 438 \SAXIHP3RDISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31946.18-31946.28"
  wire width 6 output 256 \SAXIHP3RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31840.12-31840.24"
  wire output 150 \SAXIHP3RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32129.11-32129.24"
  wire input 439 \SAXIHP3RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31882.18-31882.30"
  wire width 2 output 192 \SAXIHP3RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31841.12-31841.25"
  wire output 151 \SAXIHP3RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31947.18-31947.32"
  wire width 6 output 257 \SAXIHP3WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31964.18-31964.31"
  wire width 8 output 274 \SAXIHP3WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32303.18-32303.30"
  wire width 64 input 613 \SAXIHP3WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32297.17-32297.27"
  wire width 6 input 607 \SAXIHP3WID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32130.11-32130.23"
  wire input 440 \SAXIHP3WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:31842.12-31842.25"
  wire output 152 \SAXIHP3WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32131.11-32131.31"
  wire input 441 \SAXIHP3WRISSUECAP1EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32310.17-32310.29"
  wire width 8 input 620 \SAXIHP3WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32132.11-32132.24"
  wire input 442 \SAXIHP3WVALID
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32314.1-33330.10"
module \PS8
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32315.18-32315.29"
  wire width 8 output 1 \ADMA2PLCACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32316.18-32316.29"
  wire width 8 output 2 \ADMA2PLTVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32799.17-32799.27"
  wire width 8 input 485 \ADMAFCICLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32800.11-32800.28"
  wire input 486 \AIBPMUAFIFMFPDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32801.11-32801.28"
  wire input 487 \AIBPMUAFIFMLPDACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32802.11-32802.33"
  wire input 488 \DDRCEXTREFRESHRANK0REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32803.11-32803.33"
  wire input 489 \DDRCEXTREFRESHRANK1REQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32804.11-32804.27"
  wire input 490 \DDRCREFRESHPLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32317.12-32317.25"
  wire output 3 \DPAUDIOREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32805.11-32805.22"
  wire input 491 \DPAUXDATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32318.12-32318.24"
  wire output 4 \DPAUXDATAOEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32319.12-32319.24"
  wire output 5 \DPAUXDATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32806.11-32806.33"
  wire input 492 \DPEXTERNALCUSTOMEVENT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32807.11-32807.33"
  wire input 493 \DPEXTERNALCUSTOMEVENT2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32808.11-32808.31"
  wire input 494 \DPEXTERNALVSYNCEVENT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32809.11-32809.26"
  wire input 495 \DPHOTPLUGDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32810.17-32810.33"
  wire width 8 input 496 \DPLIVEGFXALPHAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32811.18-32811.35"
  wire width 36 input 497 \DPLIVEGFXPIXEL1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32320.12-32320.28"
  wire output 6 \DPLIVEVIDEODEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32812.11-32812.26"
  wire input 498 \DPLIVEVIDEOINDE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32813.11-32813.29"
  wire input 499 \DPLIVEVIDEOINHSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32814.18-32814.37"
  wire width 36 input 500 \DPLIVEVIDEOINPIXEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32815.11-32815.29"
  wire input 501 \DPLIVEVIDEOINVSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32321.19-32321.41"
  wire width 32 output 7 \DPMAXISMIXEDAUDIOTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32322.12-32322.32"
  wire output 8 \DPMAXISMIXEDAUDIOTID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32816.11-32816.34"
  wire input 502 \DPMAXISMIXEDAUDIOTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32323.12-32323.35"
  wire output 9 \DPMAXISMIXEDAUDIOTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32817.11-32817.26"
  wire input 503 \DPSAXISAUDIOCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32818.18-32818.35"
  wire width 32 input 504 \DPSAXISAUDIOTDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32819.11-32819.26"
  wire input 505 \DPSAXISAUDIOTID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32324.12-32324.30"
  wire output 10 \DPSAXISAUDIOTREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32820.11-32820.29"
  wire input 506 \DPSAXISAUDIOTVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32821.11-32821.23"
  wire input 507 \DPVIDEOINCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32325.12-32325.27"
  wire output 11 \DPVIDEOOUTHSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32326.19-32326.35"
  wire width 36 output 12 \DPVIDEOOUTPIXEL1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32327.12-32327.27"
  wire output 13 \DPVIDEOOUTVSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32328.12-32328.25"
  wire output 14 \DPVIDEOREFCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32822.11-32822.24"
  wire input 508 \EMIOCAN0PHYRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32329.12-32329.25"
  wire output 15 \EMIOCAN0PHYTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32823.11-32823.24"
  wire input 509 \EMIOCAN1PHYRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32330.12-32330.25"
  wire output 16 \EMIOCAN1PHYTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32331.18-32331.38"
  wire width 2 output 17 \EMIOENET0DMABUSWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32332.12-32332.32"
  wire output 18 \EMIOENET0DMATXENDTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32824.11-32824.34"
  wire input 510 \EMIOENET0DMATXSTATUSTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32825.11-32825.28"
  wire input 511 \EMIOENET0EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32333.19-32333.42"
  wire width 94 output 19 \EMIOENET0GEMTSUTIMERCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32826.11-32826.27"
  wire input 512 \EMIOENET0GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32827.11-32827.27"
  wire input 513 \EMIOENET0GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32828.11-32828.29"
  wire input 514 \EMIOENET0GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32829.17-32829.33"
  wire width 8 input 515 \EMIOENET0GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32830.11-32830.28"
  wire input 516 \EMIOENET0GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32831.11-32831.28"
  wire input 517 \EMIOENET0GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32832.11-32832.29"
  wire input 518 \EMIOENET0GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32334.18-32334.34"
  wire width 8 output 20 \EMIOENET0GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32335.12-32335.29"
  wire output 21 \EMIOENET0GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32336.12-32336.29"
  wire output 22 \EMIOENET0GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32833.11-32833.25"
  wire input 519 \EMIOENET0MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32337.12-32337.28"
  wire output 23 \EMIOENET0MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32338.12-32338.26"
  wire output 24 \EMIOENET0MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32339.12-32339.27"
  wire output 25 \EMIOENET0MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32340.18-32340.34"
  wire width 8 output 26 \EMIOENET0RXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32341.12-32341.27"
  wire output 27 \EMIOENET0RXWEOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32342.12-32342.27"
  wire output 28 \EMIOENET0RXWERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32343.12-32343.29"
  wire output 29 \EMIOENET0RXWFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32834.11-32834.31"
  wire input 520 \EMIOENET0RXWOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32344.12-32344.27"
  wire output 30 \EMIOENET0RXWSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32345.19-32345.37"
  wire width 45 output 31 \EMIOENET0RXWSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32346.12-32346.26"
  wire output 32 \EMIOENET0RXWWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32347.18-32347.36"
  wire width 3 output 33 \EMIOENET0SPEEDMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32835.11-32835.30"
  wire input 521 \EMIOENET0TXRCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32836.17-32836.33"
  wire width 8 input 522 \EMIOENET0TXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32837.11-32837.30"
  wire input 523 \EMIOENET0TXRDATARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32838.11-32838.26"
  wire input 524 \EMIOENET0TXREOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32839.11-32839.26"
  wire input 525 \EMIOENET0TXRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32840.11-32840.30"
  wire input 526 \EMIOENET0TXRFLUSHED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32348.12-32348.26"
  wire output 34 \EMIOENET0TXRRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32841.11-32841.26"
  wire input 527 \EMIOENET0TXRSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32349.18-32349.36"
  wire width 4 output 35 \EMIOENET0TXRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32842.11-32842.32"
  wire input 528 \EMIOENET0TXRUNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32843.11-32843.28"
  wire input 529 \EMIOENET0TXRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32350.18-32350.38"
  wire width 2 output 36 \EMIOENET1DMABUSWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32351.12-32351.32"
  wire output 37 \EMIOENET1DMATXENDTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32844.11-32844.34"
  wire input 530 \EMIOENET1DMATXSTATUSTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32845.11-32845.28"
  wire input 531 \EMIOENET1EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32846.11-32846.27"
  wire input 532 \EMIOENET1GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32847.11-32847.27"
  wire input 533 \EMIOENET1GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32848.11-32848.29"
  wire input 534 \EMIOENET1GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32849.17-32849.33"
  wire width 8 input 535 \EMIOENET1GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32850.11-32850.28"
  wire input 536 \EMIOENET1GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32851.11-32851.28"
  wire input 537 \EMIOENET1GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32852.11-32852.29"
  wire input 538 \EMIOENET1GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32352.18-32352.34"
  wire width 8 output 38 \EMIOENET1GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32353.12-32353.29"
  wire output 39 \EMIOENET1GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32354.12-32354.29"
  wire output 40 \EMIOENET1GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32853.11-32853.25"
  wire input 539 \EMIOENET1MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32355.12-32355.28"
  wire output 41 \EMIOENET1MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32356.12-32356.26"
  wire output 42 \EMIOENET1MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32357.12-32357.27"
  wire output 43 \EMIOENET1MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32358.18-32358.34"
  wire width 8 output 44 \EMIOENET1RXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32359.12-32359.27"
  wire output 45 \EMIOENET1RXWEOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32360.12-32360.27"
  wire output 46 \EMIOENET1RXWERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32361.12-32361.29"
  wire output 47 \EMIOENET1RXWFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32854.11-32854.31"
  wire input 540 \EMIOENET1RXWOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32362.12-32362.27"
  wire output 48 \EMIOENET1RXWSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32363.19-32363.37"
  wire width 45 output 49 \EMIOENET1RXWSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32364.12-32364.26"
  wire output 50 \EMIOENET1RXWWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32365.18-32365.36"
  wire width 3 output 51 \EMIOENET1SPEEDMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32855.11-32855.30"
  wire input 541 \EMIOENET1TXRCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32856.17-32856.33"
  wire width 8 input 542 \EMIOENET1TXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32857.11-32857.30"
  wire input 543 \EMIOENET1TXRDATARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32858.11-32858.26"
  wire input 544 \EMIOENET1TXREOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32859.11-32859.26"
  wire input 545 \EMIOENET1TXRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32860.11-32860.30"
  wire input 546 \EMIOENET1TXRFLUSHED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32366.12-32366.26"
  wire output 52 \EMIOENET1TXRRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32861.11-32861.26"
  wire input 547 \EMIOENET1TXRSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32367.18-32367.36"
  wire width 4 output 53 \EMIOENET1TXRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32862.11-32862.32"
  wire input 548 \EMIOENET1TXRUNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32863.11-32863.28"
  wire input 549 \EMIOENET1TXRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32368.18-32368.38"
  wire width 2 output 54 \EMIOENET2DMABUSWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32369.12-32369.32"
  wire output 55 \EMIOENET2DMATXENDTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32864.11-32864.34"
  wire input 550 \EMIOENET2DMATXSTATUSTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32865.11-32865.28"
  wire input 551 \EMIOENET2EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32866.11-32866.27"
  wire input 552 \EMIOENET2GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32867.11-32867.27"
  wire input 553 \EMIOENET2GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32868.11-32868.29"
  wire input 554 \EMIOENET2GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32869.17-32869.33"
  wire width 8 input 555 \EMIOENET2GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32870.11-32870.28"
  wire input 556 \EMIOENET2GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32871.11-32871.28"
  wire input 557 \EMIOENET2GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32872.11-32872.29"
  wire input 558 \EMIOENET2GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32370.18-32370.34"
  wire width 8 output 56 \EMIOENET2GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32371.12-32371.29"
  wire output 57 \EMIOENET2GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32372.12-32372.29"
  wire output 58 \EMIOENET2GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32873.11-32873.25"
  wire input 559 \EMIOENET2MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32373.12-32373.28"
  wire output 59 \EMIOENET2MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32374.12-32374.26"
  wire output 60 \EMIOENET2MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32375.12-32375.27"
  wire output 61 \EMIOENET2MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32376.18-32376.34"
  wire width 8 output 62 \EMIOENET2RXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32377.12-32377.27"
  wire output 63 \EMIOENET2RXWEOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32378.12-32378.27"
  wire output 64 \EMIOENET2RXWERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32379.12-32379.29"
  wire output 65 \EMIOENET2RXWFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32874.11-32874.31"
  wire input 560 \EMIOENET2RXWOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32380.12-32380.27"
  wire output 66 \EMIOENET2RXWSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32381.19-32381.37"
  wire width 45 output 67 \EMIOENET2RXWSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32382.12-32382.26"
  wire output 68 \EMIOENET2RXWWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32383.18-32383.36"
  wire width 3 output 69 \EMIOENET2SPEEDMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32875.11-32875.30"
  wire input 561 \EMIOENET2TXRCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32876.17-32876.33"
  wire width 8 input 562 \EMIOENET2TXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32877.11-32877.30"
  wire input 563 \EMIOENET2TXRDATARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32878.11-32878.26"
  wire input 564 \EMIOENET2TXREOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32879.11-32879.26"
  wire input 565 \EMIOENET2TXRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32880.11-32880.30"
  wire input 566 \EMIOENET2TXRFLUSHED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32384.12-32384.26"
  wire output 70 \EMIOENET2TXRRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32881.11-32881.26"
  wire input 567 \EMIOENET2TXRSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32385.18-32385.36"
  wire width 4 output 71 \EMIOENET2TXRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32882.11-32882.32"
  wire input 568 \EMIOENET2TXRUNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32883.11-32883.28"
  wire input 569 \EMIOENET2TXRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32386.18-32386.38"
  wire width 2 output 72 \EMIOENET3DMABUSWIDTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32387.12-32387.32"
  wire output 73 \EMIOENET3DMATXENDTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32884.11-32884.34"
  wire input 570 \EMIOENET3DMATXSTATUSTOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32885.11-32885.28"
  wire input 571 \EMIOENET3EXTINTIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32886.11-32886.27"
  wire input 572 \EMIOENET3GMIICOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32887.11-32887.27"
  wire input 573 \EMIOENET3GMIICRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32888.11-32888.29"
  wire input 574 \EMIOENET3GMIIRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32889.17-32889.33"
  wire width 8 input 575 \EMIOENET3GMIIRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32890.11-32890.28"
  wire input 576 \EMIOENET3GMIIRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32891.11-32891.28"
  wire input 577 \EMIOENET3GMIIRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32892.11-32892.29"
  wire input 578 \EMIOENET3GMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32388.18-32388.34"
  wire width 8 output 74 \EMIOENET3GMIITXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32389.12-32389.29"
  wire output 75 \EMIOENET3GMIITXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32390.12-32390.29"
  wire output 76 \EMIOENET3GMIITXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32893.11-32893.25"
  wire input 579 \EMIOENET3MDIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32391.12-32391.28"
  wire output 77 \EMIOENET3MDIOMDC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32392.12-32392.26"
  wire output 78 \EMIOENET3MDIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32393.12-32393.27"
  wire output 79 \EMIOENET3MDIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32394.18-32394.34"
  wire width 8 output 80 \EMIOENET3RXWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32395.12-32395.27"
  wire output 81 \EMIOENET3RXWEOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32396.12-32396.27"
  wire output 82 \EMIOENET3RXWERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32397.12-32397.29"
  wire output 83 \EMIOENET3RXWFLUSH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32894.11-32894.31"
  wire input 580 \EMIOENET3RXWOVERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32398.12-32398.27"
  wire output 84 \EMIOENET3RXWSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32399.19-32399.37"
  wire width 45 output 85 \EMIOENET3RXWSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32400.12-32400.26"
  wire output 86 \EMIOENET3RXWWR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32401.18-32401.36"
  wire width 3 output 87 \EMIOENET3SPEEDMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32895.11-32895.30"
  wire input 581 \EMIOENET3TXRCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32896.17-32896.33"
  wire width 8 input 582 \EMIOENET3TXRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32897.11-32897.30"
  wire input 583 \EMIOENET3TXRDATARDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32898.11-32898.26"
  wire input 584 \EMIOENET3TXREOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32899.11-32899.26"
  wire input 585 \EMIOENET3TXRERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32900.11-32900.30"
  wire input 586 \EMIOENET3TXRFLUSHED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32402.12-32402.26"
  wire output 88 \EMIOENET3TXRRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32901.11-32901.26"
  wire input 587 \EMIOENET3TXRSOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32403.18-32403.36"
  wire width 4 output 89 \EMIOENET3TXRSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32902.11-32902.32"
  wire input 588 \EMIOENET3TXRUNDERFLOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32903.11-32903.28"
  wire input 589 \EMIOENET3TXRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32904.11-32904.25"
  wire input 590 \EMIOENETTSUCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32404.12-32404.30"
  wire output 90 \EMIOGEM0DELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32405.12-32405.30"
  wire output 91 \EMIOGEM0DELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32406.12-32406.31"
  wire output 92 \EMIOGEM0PDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32407.12-32407.31"
  wire output 93 \EMIOGEM0PDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32408.12-32408.32"
  wire output 94 \EMIOGEM0PDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32409.12-32409.32"
  wire output 95 \EMIOGEM0PDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32410.12-32410.25"
  wire output 96 \EMIOGEM0RXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32411.12-32411.31"
  wire output 97 \EMIOGEM0SYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32412.12-32412.31"
  wire output 98 \EMIOGEM0SYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32905.17-32905.35"
  wire width 2 input 591 \EMIOGEM0TSUINCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32413.12-32413.34"
  wire output 99 \EMIOGEM0TSUTIMERCMPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32414.12-32414.31"
  wire output 100 \EMIOGEM0TXRFIXEDLAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32415.12-32415.25"
  wire output 101 \EMIOGEM0TXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32416.12-32416.30"
  wire output 102 \EMIOGEM1DELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32417.12-32417.30"
  wire output 103 \EMIOGEM1DELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32418.12-32418.31"
  wire output 104 \EMIOGEM1PDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32419.12-32419.31"
  wire output 105 \EMIOGEM1PDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32420.12-32420.32"
  wire output 106 \EMIOGEM1PDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32421.12-32421.32"
  wire output 107 \EMIOGEM1PDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32422.12-32422.25"
  wire output 108 \EMIOGEM1RXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32423.12-32423.31"
  wire output 109 \EMIOGEM1SYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32424.12-32424.31"
  wire output 110 \EMIOGEM1SYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32906.17-32906.35"
  wire width 2 input 592 \EMIOGEM1TSUINCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32425.12-32425.34"
  wire output 111 \EMIOGEM1TSUTIMERCMPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32426.12-32426.31"
  wire output 112 \EMIOGEM1TXRFIXEDLAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32427.12-32427.25"
  wire output 113 \EMIOGEM1TXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32428.12-32428.30"
  wire output 114 \EMIOGEM2DELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32429.12-32429.30"
  wire output 115 \EMIOGEM2DELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32430.12-32430.31"
  wire output 116 \EMIOGEM2PDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32431.12-32431.31"
  wire output 117 \EMIOGEM2PDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32432.12-32432.32"
  wire output 118 \EMIOGEM2PDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32433.12-32433.32"
  wire output 119 \EMIOGEM2PDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32434.12-32434.25"
  wire output 120 \EMIOGEM2RXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32435.12-32435.31"
  wire output 121 \EMIOGEM2SYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32436.12-32436.31"
  wire output 122 \EMIOGEM2SYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32907.17-32907.35"
  wire width 2 input 593 \EMIOGEM2TSUINCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32437.12-32437.34"
  wire output 123 \EMIOGEM2TSUTIMERCMPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32438.12-32438.31"
  wire output 124 \EMIOGEM2TXRFIXEDLAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32439.12-32439.25"
  wire output 125 \EMIOGEM2TXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32440.12-32440.30"
  wire output 126 \EMIOGEM3DELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32441.12-32441.30"
  wire output 127 \EMIOGEM3DELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32442.12-32442.31"
  wire output 128 \EMIOGEM3PDELAYREQRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32443.12-32443.31"
  wire output 129 \EMIOGEM3PDELAYREQTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32444.12-32444.32"
  wire output 130 \EMIOGEM3PDELAYRESPRX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32445.12-32445.32"
  wire output 131 \EMIOGEM3PDELAYRESPTX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32446.12-32446.25"
  wire output 132 \EMIOGEM3RXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32447.12-32447.31"
  wire output 133 \EMIOGEM3SYNCFRAMERX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32448.12-32448.31"
  wire output 134 \EMIOGEM3SYNCFRAMETX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32908.17-32908.35"
  wire width 2 input 594 \EMIOGEM3TSUINCCTRL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32449.12-32449.34"
  wire output 135 \EMIOGEM3TSUTIMERCMPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32450.12-32450.31"
  wire output 136 \EMIOGEM3TXRFIXEDLAT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32451.12-32451.25"
  wire output 137 \EMIOGEM3TXSOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32909.18-32909.27"
  wire width 96 input 595 \EMIOGPIOI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32452.19-32452.28"
  wire width 96 output 138 \EMIOGPIOO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32453.19-32453.29"
  wire width 96 output 139 \EMIOGPIOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32910.11-32910.35"
  wire input 596 \EMIOHUBPORTOVERCRNTUSB20
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32911.11-32911.35"
  wire input 597 \EMIOHUBPORTOVERCRNTUSB21
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32912.11-32912.35"
  wire input 598 \EMIOHUBPORTOVERCRNTUSB30
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32913.11-32913.35"
  wire input 599 \EMIOHUBPORTOVERCRNTUSB31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32914.11-32914.23"
  wire input 600 \EMIOI2C0SCLI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32454.12-32454.24"
  wire output 140 \EMIOI2C0SCLO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32455.12-32455.25"
  wire output 141 \EMIOI2C0SCLTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32915.11-32915.23"
  wire input 601 \EMIOI2C0SDAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32456.12-32456.24"
  wire output 142 \EMIOI2C0SDAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32457.12-32457.25"
  wire output 143 \EMIOI2C0SDATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32916.11-32916.23"
  wire input 602 \EMIOI2C1SCLI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32458.12-32458.24"
  wire output 144 \EMIOI2C1SCLO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32459.12-32459.25"
  wire output 145 \EMIOI2C1SCLTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32917.11-32917.23"
  wire input 603 \EMIOI2C1SDAI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32460.12-32460.24"
  wire output 146 \EMIOI2C1SDAO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32461.12-32461.25"
  wire output 147 \EMIOI2C1SDATN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32462.12-32462.29"
  wire output 148 \EMIOSDIO0BUSPOWER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32463.18-32463.34"
  wire width 3 output 149 \EMIOSDIO0BUSVOLT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32918.11-32918.23"
  wire input 604 \EMIOSDIO0CDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32464.12-32464.27"
  wire output 150 \EMIOSDIO0CLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32465.12-32465.27"
  wire output 151 \EMIOSDIO0CMDENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32919.11-32919.25"
  wire input 605 \EMIOSDIO0CMDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32466.12-32466.27"
  wire output 152 \EMIOSDIO0CMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32467.18-32467.34"
  wire width 8 output 153 \EMIOSDIO0DATAENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32920.17-32920.32"
  wire width 8 input 606 \EMIOSDIO0DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32468.18-32468.34"
  wire width 8 output 154 \EMIOSDIO0DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32921.11-32921.27"
  wire input 607 \EMIOSDIO0FBCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32469.12-32469.31"
  wire output 155 \EMIOSDIO0LEDCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32922.11-32922.22"
  wire input 608 \EMIOSDIO0WP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32470.12-32470.29"
  wire output 156 \EMIOSDIO1BUSPOWER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32471.18-32471.34"
  wire width 3 output 157 \EMIOSDIO1BUSVOLT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32923.11-32923.23"
  wire input 609 \EMIOSDIO1CDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32472.12-32472.27"
  wire output 158 \EMIOSDIO1CLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32473.12-32473.27"
  wire output 159 \EMIOSDIO1CMDENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32924.11-32924.25"
  wire input 610 \EMIOSDIO1CMDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32474.12-32474.27"
  wire output 160 \EMIOSDIO1CMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32475.18-32475.34"
  wire width 8 output 161 \EMIOSDIO1DATAENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32925.17-32925.32"
  wire width 8 input 611 \EMIOSDIO1DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32476.18-32476.34"
  wire width 8 output 162 \EMIOSDIO1DATAOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32926.11-32926.27"
  wire input 612 \EMIOSDIO1FBCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32477.12-32477.31"
  wire output 163 \EMIOSDIO1LEDCONTROL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32927.11-32927.22"
  wire input 613 \EMIOSDIO1WP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32928.11-32928.21"
  wire input 614 \EMIOSPI0MI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32478.12-32478.22"
  wire output 164 \EMIOSPI0MO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32479.12-32479.24"
  wire output 165 \EMIOSPI0MOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32929.11-32929.24"
  wire input 615 \EMIOSPI0SCLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32480.12-32480.25"
  wire output 166 \EMIOSPI0SCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32481.12-32481.26"
  wire output 167 \EMIOSPI0SCLKTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32930.11-32930.21"
  wire input 616 \EMIOSPI0SI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32482.12-32482.22"
  wire output 168 \EMIOSPI0SO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32931.11-32931.23"
  wire input 617 \EMIOSPI0SSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32483.12-32483.25"
  wire output 169 \EMIOSPI0SSNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32484.18-32484.30"
  wire width 3 output 170 \EMIOSPI0SSON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32485.12-32485.23"
  wire output 171 \EMIOSPI0STN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32932.11-32932.21"
  wire input 618 \EMIOSPI1MI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32486.12-32486.22"
  wire output 172 \EMIOSPI1MO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32487.12-32487.24"
  wire output 173 \EMIOSPI1MOTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32933.11-32933.24"
  wire input 619 \EMIOSPI1SCLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32488.12-32488.25"
  wire output 174 \EMIOSPI1SCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32489.12-32489.26"
  wire output 175 \EMIOSPI1SCLKTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32934.11-32934.21"
  wire input 620 \EMIOSPI1SI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32490.12-32490.22"
  wire output 176 \EMIOSPI1SO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32935.11-32935.23"
  wire input 621 \EMIOSPI1SSIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32491.12-32491.25"
  wire output 177 \EMIOSPI1SSNTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32492.18-32492.30"
  wire width 3 output 178 \EMIOSPI1SSON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32493.12-32493.23"
  wire output 179 \EMIOSPI1STN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32936.17-32936.29"
  wire width 3 input 622 \EMIOTTC0CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32494.18-32494.31"
  wire width 3 output 180 \EMIOTTC0WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32937.17-32937.29"
  wire width 3 input 623 \EMIOTTC1CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32495.18-32495.31"
  wire width 3 output 181 \EMIOTTC1WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32938.17-32938.29"
  wire width 3 input 624 \EMIOTTC2CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32496.18-32496.31"
  wire width 3 output 182 \EMIOTTC2WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32939.17-32939.29"
  wire width 3 input 625 \EMIOTTC3CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32497.18-32497.31"
  wire width 3 output 183 \EMIOTTC3WAVEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32498.12-32498.37"
  wire output 184 \EMIOU2DSPORTVBUSCTRLUSB30
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32499.12-32499.37"
  wire output 185 \EMIOU2DSPORTVBUSCTRLUSB31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32500.12-32500.37"
  wire output 186 \EMIOU3DSPORTVBUSCTRLUSB30
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32501.12-32501.37"
  wire output 187 \EMIOU3DSPORTVBUSCTRLUSB31
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32940.11-32940.24"
  wire input 626 \EMIOUART0CTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32941.11-32941.24"
  wire input 627 \EMIOUART0DCDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32942.11-32942.24"
  wire input 628 \EMIOUART0DSRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32502.12-32502.25"
  wire output 188 \EMIOUART0DTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32943.11-32943.23"
  wire input 629 \EMIOUART0RIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32503.12-32503.25"
  wire output 189 \EMIOUART0RTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32944.11-32944.22"
  wire input 630 \EMIOUART0RX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32504.12-32504.23"
  wire output 190 \EMIOUART0TX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32945.11-32945.24"
  wire input 631 \EMIOUART1CTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32946.11-32946.24"
  wire input 632 \EMIOUART1DCDN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32947.11-32947.24"
  wire input 633 \EMIOUART1DSRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32505.12-32505.25"
  wire output 191 \EMIOUART1DTRN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32948.11-32948.23"
  wire input 634 \EMIOUART1RIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32506.12-32506.25"
  wire output 192 \EMIOUART1RTSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32949.11-32949.22"
  wire input 635 \EMIOUART1RX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32507.12-32507.23"
  wire output 193 \EMIOUART1TX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32950.11-32950.23"
  wire input 636 \EMIOWDT0CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32508.12-32508.24"
  wire output 194 \EMIOWDT0RSTO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32951.11-32951.23"
  wire input 637 \EMIOWDT1CLKI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32509.12-32509.24"
  wire output 195 \EMIOWDT1RSTO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32952.11-32952.34"
  wire input 638 \FMIOGEM0FIFORXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32510.12-32510.37"
  wire output 196 \FMIOGEM0FIFORXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32953.11-32953.34"
  wire input 639 \FMIOGEM0FIFOTXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32511.12-32511.37"
  wire output 197 \FMIOGEM0FIFOTXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32954.11-32954.31"
  wire input 640 \FMIOGEM0SIGNALDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32955.11-32955.34"
  wire input 641 \FMIOGEM1FIFORXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32512.12-32512.37"
  wire output 198 \FMIOGEM1FIFORXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32956.11-32956.34"
  wire input 642 \FMIOGEM1FIFOTXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32513.12-32513.37"
  wire output 199 \FMIOGEM1FIFOTXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32957.11-32957.31"
  wire input 643 \FMIOGEM1SIGNALDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32958.11-32958.34"
  wire input 644 \FMIOGEM2FIFORXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32514.12-32514.37"
  wire output 200 \FMIOGEM2FIFORXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32959.11-32959.34"
  wire input 645 \FMIOGEM2FIFOTXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32515.12-32515.37"
  wire output 201 \FMIOGEM2FIFOTXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32960.11-32960.31"
  wire input 646 \FMIOGEM2SIGNALDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32961.11-32961.34"
  wire input 647 \FMIOGEM3FIFORXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32516.12-32516.37"
  wire output 202 \FMIOGEM3FIFORXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32962.11-32962.34"
  wire input 648 \FMIOGEM3FIFOTXCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32517.12-32517.37"
  wire output 203 \FMIOGEM3FIFOTXCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32963.11-32963.31"
  wire input 649 \FMIOGEM3SIGNALDETECT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32964.11-32964.30"
  wire input 650 \FMIOGEMTSUCLKFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32518.12-32518.33"
  wire output 204 \FMIOGEMTSUCLKTOPLBUFG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32965.18-32965.24"
  wire width 32 input 651 \FTMGPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32519.19-32519.25"
  wire width 32 output 205 \FTMGPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32520.18-32520.29"
  wire width 8 output 206 \GDMA2PLCACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32521.18-32521.29"
  wire width 8 output 207 \GDMA2PLTVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32966.17-32966.27"
  wire width 8 input 652 \GDMAFCICLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32967.11-32967.22"
  wire input 653 \MAXIGP0ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32522.19-32522.32"
  wire width 40 output 208 \MAXIGP0ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32523.18-32523.32"
  wire width 2 output 209 \MAXIGP0ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32524.18-32524.32"
  wire width 4 output 210 \MAXIGP0ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32525.19-32525.30"
  wire width 16 output 211 \MAXIGP0ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32526.18-32526.30"
  wire width 8 output 212 \MAXIGP0ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32527.12-32527.25"
  wire output 213 \MAXIGP0ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32528.18-32528.31"
  wire width 3 output 214 \MAXIGP0ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32529.18-32529.30"
  wire width 4 output 215 \MAXIGP0ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32968.11-32968.25"
  wire input 654 \MAXIGP0ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32530.18-32530.31"
  wire width 3 output 216 \MAXIGP0ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32531.19-32531.32"
  wire width 16 output 217 \MAXIGP0ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32532.12-32532.26"
  wire output 218 \MAXIGP0ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32533.19-32533.32"
  wire width 40 output 219 \MAXIGP0AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32534.18-32534.32"
  wire width 2 output 220 \MAXIGP0AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32535.18-32535.32"
  wire width 4 output 221 \MAXIGP0AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32536.19-32536.30"
  wire width 16 output 222 \MAXIGP0AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32537.18-32537.30"
  wire width 8 output 223 \MAXIGP0AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32538.12-32538.25"
  wire output 224 \MAXIGP0AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32539.18-32539.31"
  wire width 3 output 225 \MAXIGP0AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32540.18-32540.30"
  wire width 4 output 226 \MAXIGP0AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32969.11-32969.25"
  wire input 655 \MAXIGP0AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32541.18-32541.31"
  wire width 3 output 227 \MAXIGP0AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32542.19-32542.32"
  wire width 16 output 228 \MAXIGP0AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32543.12-32543.26"
  wire output 229 \MAXIGP0AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32970.18-32970.28"
  wire width 16 input 656 \MAXIGP0BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32544.12-32544.25"
  wire output 230 \MAXIGP0BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32971.17-32971.29"
  wire width 2 input 657 \MAXIGP0BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32972.11-32972.24"
  wire input 658 \MAXIGP0BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32973.19-32973.31"
  wire width 128 input 659 \MAXIGP0RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32974.18-32974.28"
  wire width 16 input 660 \MAXIGP0RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32975.11-32975.23"
  wire input 661 \MAXIGP0RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32545.12-32545.25"
  wire output 231 \MAXIGP0RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32976.17-32976.29"
  wire width 2 input 662 \MAXIGP0RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32977.11-32977.24"
  wire input 663 \MAXIGP0RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32546.20-32546.32"
  wire width 128 output 232 \MAXIGP0WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32547.12-32547.24"
  wire output 233 \MAXIGP0WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32978.11-32978.24"
  wire input 664 \MAXIGP0WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32548.19-32548.31"
  wire width 16 output 234 \MAXIGP0WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32549.12-32549.25"
  wire output 235 \MAXIGP0WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32979.11-32979.22"
  wire input 665 \MAXIGP1ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32550.19-32550.32"
  wire width 40 output 236 \MAXIGP1ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32551.18-32551.32"
  wire width 2 output 237 \MAXIGP1ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32552.18-32552.32"
  wire width 4 output 238 \MAXIGP1ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32553.19-32553.30"
  wire width 16 output 239 \MAXIGP1ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32554.18-32554.30"
  wire width 8 output 240 \MAXIGP1ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32555.12-32555.25"
  wire output 241 \MAXIGP1ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32556.18-32556.31"
  wire width 3 output 242 \MAXIGP1ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32557.18-32557.30"
  wire width 4 output 243 \MAXIGP1ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32980.11-32980.25"
  wire input 666 \MAXIGP1ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32558.18-32558.31"
  wire width 3 output 244 \MAXIGP1ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32559.19-32559.32"
  wire width 16 output 245 \MAXIGP1ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32560.12-32560.26"
  wire output 246 \MAXIGP1ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32561.19-32561.32"
  wire width 40 output 247 \MAXIGP1AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32562.18-32562.32"
  wire width 2 output 248 \MAXIGP1AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32563.18-32563.32"
  wire width 4 output 249 \MAXIGP1AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32564.19-32564.30"
  wire width 16 output 250 \MAXIGP1AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32565.18-32565.30"
  wire width 8 output 251 \MAXIGP1AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32566.12-32566.25"
  wire output 252 \MAXIGP1AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32567.18-32567.31"
  wire width 3 output 253 \MAXIGP1AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32568.18-32568.30"
  wire width 4 output 254 \MAXIGP1AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32981.11-32981.25"
  wire input 667 \MAXIGP1AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32569.18-32569.31"
  wire width 3 output 255 \MAXIGP1AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32570.19-32570.32"
  wire width 16 output 256 \MAXIGP1AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32571.12-32571.26"
  wire output 257 \MAXIGP1AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32982.18-32982.28"
  wire width 16 input 668 \MAXIGP1BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32572.12-32572.25"
  wire output 258 \MAXIGP1BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32983.17-32983.29"
  wire width 2 input 669 \MAXIGP1BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32984.11-32984.24"
  wire input 670 \MAXIGP1BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32985.19-32985.31"
  wire width 128 input 671 \MAXIGP1RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32986.18-32986.28"
  wire width 16 input 672 \MAXIGP1RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32987.11-32987.23"
  wire input 673 \MAXIGP1RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32573.12-32573.25"
  wire output 259 \MAXIGP1RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32988.17-32988.29"
  wire width 2 input 674 \MAXIGP1RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32989.11-32989.24"
  wire input 675 \MAXIGP1RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32574.20-32574.32"
  wire width 128 output 260 \MAXIGP1WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32575.12-32575.24"
  wire output 261 \MAXIGP1WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32990.11-32990.24"
  wire input 676 \MAXIGP1WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32576.19-32576.31"
  wire width 16 output 262 \MAXIGP1WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32577.12-32577.25"
  wire output 263 \MAXIGP1WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32991.11-32991.22"
  wire input 677 \MAXIGP2ACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32578.19-32578.32"
  wire width 40 output 264 \MAXIGP2ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32579.18-32579.32"
  wire width 2 output 265 \MAXIGP2ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32580.18-32580.32"
  wire width 4 output 266 \MAXIGP2ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32581.19-32581.30"
  wire width 16 output 267 \MAXIGP2ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32582.18-32582.30"
  wire width 8 output 268 \MAXIGP2ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32583.12-32583.25"
  wire output 269 \MAXIGP2ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32584.18-32584.31"
  wire width 3 output 270 \MAXIGP2ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32585.18-32585.30"
  wire width 4 output 271 \MAXIGP2ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32992.11-32992.25"
  wire input 678 \MAXIGP2ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32586.18-32586.31"
  wire width 3 output 272 \MAXIGP2ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32587.19-32587.32"
  wire width 16 output 273 \MAXIGP2ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32588.12-32588.26"
  wire output 274 \MAXIGP2ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32589.19-32589.32"
  wire width 40 output 275 \MAXIGP2AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32590.18-32590.32"
  wire width 2 output 276 \MAXIGP2AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32591.18-32591.32"
  wire width 4 output 277 \MAXIGP2AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32592.19-32592.30"
  wire width 16 output 278 \MAXIGP2AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32593.18-32593.30"
  wire width 8 output 279 \MAXIGP2AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32594.12-32594.25"
  wire output 280 \MAXIGP2AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32595.18-32595.31"
  wire width 3 output 281 \MAXIGP2AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32596.18-32596.30"
  wire width 4 output 282 \MAXIGP2AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32993.11-32993.25"
  wire input 679 \MAXIGP2AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32597.18-32597.31"
  wire width 3 output 283 \MAXIGP2AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32598.19-32598.32"
  wire width 16 output 284 \MAXIGP2AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32599.12-32599.26"
  wire output 285 \MAXIGP2AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32994.18-32994.28"
  wire width 16 input 680 \MAXIGP2BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32600.12-32600.25"
  wire output 286 \MAXIGP2BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32995.17-32995.29"
  wire width 2 input 681 \MAXIGP2BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32996.11-32996.24"
  wire input 682 \MAXIGP2BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32997.19-32997.31"
  wire width 128 input 683 \MAXIGP2RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32998.18-32998.28"
  wire width 16 input 684 \MAXIGP2RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32999.11-32999.23"
  wire input 685 \MAXIGP2RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32601.12-32601.25"
  wire output 287 \MAXIGP2RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33000.17-33000.29"
  wire width 2 input 686 \MAXIGP2RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33001.11-33001.24"
  wire input 687 \MAXIGP2RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32602.20-32602.32"
  wire width 128 output 288 \MAXIGP2WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32603.12-32603.24"
  wire output 289 \MAXIGP2WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33002.11-33002.24"
  wire input 688 \MAXIGP2WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32604.19-32604.31"
  wire width 16 output 290 \MAXIGP2WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32605.12-32605.25"
  wire output 291 \MAXIGP2WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33003.11-33003.22"
  wire input 689 \NFIQ0LPDRPU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33004.11-33004.22"
  wire input 690 \NFIQ1LPDRPU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33005.11-33005.22"
  wire input 691 \NIRQ0LPDRPU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33006.11-33006.22"
  wire input 692 \NIRQ1LPDRPU
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32606.12-32606.21"
  wire output 292 \OSCRTCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33007.17-33007.28"
  wire width 8 input 693 \PL2ADMACVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33008.17-33008.28"
  wire width 8 input 694 \PL2ADMATACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33009.17-33009.28"
  wire width 8 input 695 \PL2GDMACVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33010.17-33010.28"
  wire width 8 input 696 \PL2GDMATACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33011.11-33011.19"
  wire input 697 \PLACECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33012.11-33012.21"
  wire input 698 \PLACPINACT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32607.18-32607.23"
  wire width 4 output 293 \PLCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33013.17-33013.27"
  wire width 4 input 699 \PLFPGASTOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33014.17-33014.32"
  wire width 3 input 700 \PLLAUXREFCLKFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33015.17-33015.32"
  wire width 2 input 701 \PLLAUXREFCLKLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33016.18-33016.26"
  wire width 32 input 702 \PLPMUGPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33017.17-33017.30"
  wire width 4 input 703 \PLPSAPUGICFIQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33018.17-33018.30"
  wire width 4 input 704 \PLPSAPUGICIRQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33019.11-33019.21"
  wire input 705 \PLPSEVENTI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33020.17-33020.25"
  wire width 8 input 706 \PLPSIRQ0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33021.17-33021.25"
  wire width 8 input 707 \PLPSIRQ1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33022.11-33022.23"
  wire input 708 \PLPSTRACECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33023.17-33023.28"
  wire width 4 input 709 \PLPSTRIGACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33024.17-33024.28"
  wire width 4 input 710 \PLPSTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32608.12-32608.29"
  wire output 294 \PMUAIBAFIFMFPDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32609.12-32609.29"
  wire output 295 \PMUAIBAFIFMLPDREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33025.17-33025.31"
  wire width 4 input 711 \PMUERRORFROMPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32610.19-32610.31"
  wire width 47 output 296 \PMUERRORTOPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32611.19-32611.27"
  wire width 32 output 297 \PMUPLGPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32612.12-32612.22"
  wire output 298 \PSPLEVENTO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32613.19-32613.29"
  wire width 64 output 299 \PSPLIRQFPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32614.19-32614.29"
  wire width 100 output 300 \PSPLIRQLPD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32615.18-32615.32"
  wire width 4 output 301 \PSPLSTANDBYWFE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32616.18-32616.32"
  wire width 4 output 302 \PSPLSTANDBYWFI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32617.12-32617.24"
  wire output 303 \PSPLTRACECTL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32618.19-32618.32"
  wire width 32 output 304 \PSPLTRACEDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32619.18-32619.29"
  wire width 4 output 305 \PSPLTRIGACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32620.18-32620.29"
  wire width 4 output 306 \PSPLTRIGGER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32767.17-32767.43"
  wire width 4 inout 453 \PSS_ALTO_CORE_PAD_BOOTMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32768.11-32768.32"
  wire inout 454 \PSS_ALTO_CORE_PAD_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32769.11-32769.34"
  wire inout 455 \PSS_ALTO_CORE_PAD_DONEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32770.18-32770.41"
  wire width 18 inout 456 \PSS_ALTO_CORE_PAD_DRAMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32771.11-32771.37"
  wire inout 457 \PSS_ALTO_CORE_PAD_DRAMACTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32772.11-32772.39"
  wire inout 458 \PSS_ALTO_CORE_PAD_DRAMALERTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32773.17-32773.41"
  wire width 2 inout 459 \PSS_ALTO_CORE_PAD_DRAMBA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32774.17-32774.41"
  wire width 2 inout 460 \PSS_ALTO_CORE_PAD_DRAMBG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32775.17-32775.41"
  wire width 2 inout 461 \PSS_ALTO_CORE_PAD_DRAMCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32776.17-32776.42"
  wire width 2 inout 462 \PSS_ALTO_CORE_PAD_DRAMCKE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32777.17-32777.42"
  wire width 2 inout 463 \PSS_ALTO_CORE_PAD_DRAMCKN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32778.17-32778.42"
  wire width 2 inout 464 \PSS_ALTO_CORE_PAD_DRAMCSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32779.17-32779.41"
  wire width 9 inout 465 \PSS_ALTO_CORE_PAD_DRAMDM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32780.18-32780.42"
  wire width 72 inout 466 \PSS_ALTO_CORE_PAD_DRAMDQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32781.17-32781.42"
  wire width 9 inout 467 \PSS_ALTO_CORE_PAD_DRAMDQS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32782.17-32782.43"
  wire width 9 inout 468 \PSS_ALTO_CORE_PAD_DRAMDQSN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32783.17-32783.42"
  wire width 2 inout 469 \PSS_ALTO_CORE_PAD_DRAMODT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32784.11-32784.39"
  wire inout 470 \PSS_ALTO_CORE_PAD_DRAMPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32785.11-32785.40"
  wire inout 471 \PSS_ALTO_CORE_PAD_DRAMRAMRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32786.11-32786.37"
  wire inout 472 \PSS_ALTO_CORE_PAD_ERROROUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32787.11-32787.40"
  wire inout 473 \PSS_ALTO_CORE_PAD_ERRORSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32788.11-32788.34"
  wire inout 474 \PSS_ALTO_CORE_PAD_INITB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32789.11-32789.36"
  wire inout 475 \PSS_ALTO_CORE_PAD_JTAGTCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32790.11-32790.36"
  wire inout 476 \PSS_ALTO_CORE_PAD_JTAGTDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32791.11-32791.36"
  wire inout 477 \PSS_ALTO_CORE_PAD_JTAGTDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32792.11-32792.36"
  wire inout 478 \PSS_ALTO_CORE_PAD_JTAGTMS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33026.11-33026.38"
  wire input 712 \PSS_ALTO_CORE_PAD_MGTRXN0IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33027.11-33027.38"
  wire input 713 \PSS_ALTO_CORE_PAD_MGTRXN1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33028.11-33028.38"
  wire input 714 \PSS_ALTO_CORE_PAD_MGTRXN2IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33029.11-33029.38"
  wire input 715 \PSS_ALTO_CORE_PAD_MGTRXN3IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33030.11-33030.38"
  wire input 716 \PSS_ALTO_CORE_PAD_MGTRXP0IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33031.11-33031.38"
  wire input 717 \PSS_ALTO_CORE_PAD_MGTRXP1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33032.11-33032.38"
  wire input 718 \PSS_ALTO_CORE_PAD_MGTRXP2IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33033.11-33033.38"
  wire input 719 \PSS_ALTO_CORE_PAD_MGTRXP3IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32621.12-32621.40"
  wire output 307 \PSS_ALTO_CORE_PAD_MGTTXN0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32622.12-32622.40"
  wire output 308 \PSS_ALTO_CORE_PAD_MGTTXN1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32623.12-32623.40"
  wire output 309 \PSS_ALTO_CORE_PAD_MGTTXN2OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32624.12-32624.40"
  wire output 310 \PSS_ALTO_CORE_PAD_MGTTXN3OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32625.12-32625.40"
  wire output 311 \PSS_ALTO_CORE_PAD_MGTTXP0OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32626.12-32626.40"
  wire output 312 \PSS_ALTO_CORE_PAD_MGTTXP1OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32627.12-32627.40"
  wire output 313 \PSS_ALTO_CORE_PAD_MGTTXP2OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32628.12-32628.40"
  wire output 314 \PSS_ALTO_CORE_PAD_MGTTXP3OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32793.18-32793.39"
  wire width 78 inout 479 \PSS_ALTO_CORE_PAD_MIO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33034.11-33034.33"
  wire input 720 \PSS_ALTO_CORE_PAD_PADI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32629.12-32629.34"
  wire output 315 \PSS_ALTO_CORE_PAD_PADO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32794.11-32794.33"
  wire inout 480 \PSS_ALTO_CORE_PAD_PORB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32795.11-32795.34"
  wire inout 481 \PSS_ALTO_CORE_PAD_PROGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32796.11-32796.40"
  wire inout 482 \PSS_ALTO_CORE_PAD_RCALIBINOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33035.11-33035.36"
  wire input 721 \PSS_ALTO_CORE_PAD_REFN0IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33036.11-33036.36"
  wire input 722 \PSS_ALTO_CORE_PAD_REFN1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33037.11-33037.36"
  wire input 723 \PSS_ALTO_CORE_PAD_REFN2IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33038.11-33038.36"
  wire input 724 \PSS_ALTO_CORE_PAD_REFN3IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33039.11-33039.36"
  wire input 725 \PSS_ALTO_CORE_PAD_REFP0IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33040.11-33040.36"
  wire input 726 \PSS_ALTO_CORE_PAD_REFP1IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33041.11-33041.36"
  wire input 727 \PSS_ALTO_CORE_PAD_REFP2IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33042.11-33042.36"
  wire input 728 \PSS_ALTO_CORE_PAD_REFP3IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32797.11-32797.34"
  wire inout 483 \PSS_ALTO_CORE_PAD_SRSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32798.11-32798.31"
  wire inout 484 \PSS_ALTO_CORE_PAD_ZQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33043.11-33043.21"
  wire input 729 \RPUEVENTI0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33044.11-33044.21"
  wire input 730 \RPUEVENTI1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32630.12-32630.22"
  wire output 316 \RPUEVENTO0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32631.12-32631.22"
  wire output 317 \RPUEVENTO1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32632.19-32632.32"
  wire width 44 output 318 \SACEFPDACADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32633.18-32633.31"
  wire width 3 output 319 \SACEFPDACPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33045.11-33045.25"
  wire input 731 \SACEFPDACREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32634.18-32634.32"
  wire width 4 output 320 \SACEFPDACSNOOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32635.12-32635.26"
  wire output 321 \SACEFPDACVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33046.18-33046.31"
  wire width 44 input 732 \SACEFPDARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33047.17-33047.29"
  wire width 2 input 733 \SACEFPDARBAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33048.17-33048.31"
  wire width 2 input 734 \SACEFPDARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33049.17-33049.31"
  wire width 4 input 735 \SACEFPDARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33050.17-33050.32"
  wire width 2 input 736 \SACEFPDARDOMAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33051.17-33051.28"
  wire width 6 input 737 \SACEFPDARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33052.17-33052.29"
  wire width 8 input 738 \SACEFPDARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33053.11-33053.24"
  wire input 739 \SACEFPDARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33054.17-33054.30"
  wire width 3 input 740 \SACEFPDARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33055.17-33055.29"
  wire width 4 input 741 \SACEFPDARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32636.12-32636.26"
  wire output 322 \SACEFPDARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33056.17-33056.32"
  wire width 4 input 742 \SACEFPDARREGION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33057.17-33057.30"
  wire width 3 input 743 \SACEFPDARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33058.17-33058.31"
  wire width 4 input 744 \SACEFPDARSNOOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33059.18-33059.31"
  wire width 16 input 745 \SACEFPDARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33060.11-33060.25"
  wire input 746 \SACEFPDARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33061.18-33061.31"
  wire width 44 input 747 \SACEFPDAWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33062.17-33062.29"
  wire width 2 input 748 \SACEFPDAWBAR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33063.17-33063.31"
  wire width 2 input 749 \SACEFPDAWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33064.17-33064.31"
  wire width 4 input 750 \SACEFPDAWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33065.17-33065.32"
  wire width 2 input 751 \SACEFPDAWDOMAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33066.17-33066.28"
  wire width 6 input 752 \SACEFPDAWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33067.17-33067.29"
  wire width 8 input 753 \SACEFPDAWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33068.11-33068.24"
  wire input 754 \SACEFPDAWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33069.17-33069.30"
  wire width 3 input 755 \SACEFPDAWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33070.17-33070.29"
  wire width 4 input 756 \SACEFPDAWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32637.12-32637.26"
  wire output 323 \SACEFPDAWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33071.17-33071.32"
  wire width 4 input 757 \SACEFPDAWREGION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33072.17-33072.30"
  wire width 3 input 758 \SACEFPDAWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33073.17-33073.31"
  wire width 3 input 759 \SACEFPDAWSNOOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33074.18-33074.31"
  wire width 16 input 760 \SACEFPDAWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33075.11-33075.25"
  wire input 761 \SACEFPDAWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32638.18-32638.28"
  wire width 6 output 324 \SACEFPDBID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33076.11-33076.24"
  wire input 762 \SACEFPDBREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32639.18-32639.30"
  wire width 2 output 325 \SACEFPDBRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32640.12-32640.24"
  wire output 326 \SACEFPDBUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32641.12-32641.25"
  wire output 327 \SACEFPDBVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33077.19-33077.32"
  wire width 128 input 763 \SACEFPDCDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33078.11-33078.24"
  wire input 764 \SACEFPDCDLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32642.12-32642.26"
  wire output 328 \SACEFPDCDREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33079.11-33079.25"
  wire input 765 \SACEFPDCDVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32643.12-32643.26"
  wire output 329 \SACEFPDCRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33080.17-33080.30"
  wire width 5 input 766 \SACEFPDCRRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33081.11-33081.25"
  wire input 767 \SACEFPDCRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33082.11-33082.22"
  wire input 768 \SACEFPDRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32644.20-32644.32"
  wire width 128 output 330 \SACEFPDRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32645.18-32645.28"
  wire width 6 output 331 \SACEFPDRID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32646.12-32646.24"
  wire output 332 \SACEFPDRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33083.11-33083.24"
  wire input 769 \SACEFPDRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32647.18-32647.30"
  wire width 4 output 333 \SACEFPDRRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32648.12-32648.24"
  wire output 334 \SACEFPDRUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32649.12-32649.25"
  wire output 335 \SACEFPDRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33084.11-33084.22"
  wire input 770 \SACEFPDWACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33085.19-33085.31"
  wire width 128 input 771 \SACEFPDWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33086.11-33086.23"
  wire input 772 \SACEFPDWLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32650.12-32650.25"
  wire output 336 \SACEFPDWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33087.18-33087.30"
  wire width 16 input 773 \SACEFPDWSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33088.11-33088.23"
  wire input 774 \SACEFPDWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33089.11-33089.24"
  wire input 775 \SACEFPDWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33090.11-33090.22"
  wire input 776 \SAXIACPACLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33091.18-33091.31"
  wire width 40 input 777 \SAXIACPARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33092.17-33092.31"
  wire width 2 input 778 \SAXIACPARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33093.17-33093.31"
  wire width 4 input 779 \SAXIACPARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33094.17-33094.28"
  wire width 5 input 780 \SAXIACPARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33095.17-33095.29"
  wire width 8 input 781 \SAXIACPARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33096.11-33096.24"
  wire input 782 \SAXIACPARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33097.17-33097.30"
  wire width 3 input 783 \SAXIACPARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33098.17-33098.29"
  wire width 4 input 784 \SAXIACPARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32651.12-32651.26"
  wire output 337 \SAXIACPARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33099.17-33099.30"
  wire width 3 input 785 \SAXIACPARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33100.17-33100.30"
  wire width 2 input 786 \SAXIACPARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33101.11-33101.25"
  wire input 787 \SAXIACPARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33102.18-33102.31"
  wire width 40 input 788 \SAXIACPAWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33103.17-33103.31"
  wire width 2 input 789 \SAXIACPAWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33104.17-33104.31"
  wire width 4 input 790 \SAXIACPAWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33105.17-33105.28"
  wire width 5 input 791 \SAXIACPAWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33106.17-33106.29"
  wire width 8 input 792 \SAXIACPAWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33107.11-33107.24"
  wire input 793 \SAXIACPAWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33108.17-33108.30"
  wire width 3 input 794 \SAXIACPAWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33109.17-33109.29"
  wire width 4 input 795 \SAXIACPAWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32652.12-32652.26"
  wire output 338 \SAXIACPAWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33110.17-33110.30"
  wire width 3 input 796 \SAXIACPAWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33111.17-33111.30"
  wire width 2 input 797 \SAXIACPAWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33112.11-33112.25"
  wire input 798 \SAXIACPAWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32653.18-32653.28"
  wire width 5 output 339 \SAXIACPBID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33113.11-33113.24"
  wire input 799 \SAXIACPBREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32654.18-32654.30"
  wire width 2 output 340 \SAXIACPBRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32655.12-32655.25"
  wire output 341 \SAXIACPBVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32656.20-32656.32"
  wire width 128 output 342 \SAXIACPRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32657.18-32657.28"
  wire width 5 output 343 \SAXIACPRID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32658.12-32658.24"
  wire output 344 \SAXIACPRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33114.11-33114.24"
  wire input 800 \SAXIACPRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32659.18-32659.30"
  wire width 2 output 345 \SAXIACPRRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32660.12-32660.25"
  wire output 346 \SAXIACPRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33115.19-33115.31"
  wire width 128 input 801 \SAXIACPWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33116.11-33116.23"
  wire input 802 \SAXIACPWLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32661.12-32661.25"
  wire output 347 \SAXIACPWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33117.18-33117.30"
  wire width 16 input 803 \SAXIACPWSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33118.11-33118.24"
  wire input 804 \SAXIACPWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33119.18-33119.31"
  wire width 49 input 805 \SAXIGP0ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33120.17-33120.31"
  wire width 2 input 806 \SAXIGP0ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33121.17-33121.31"
  wire width 4 input 807 \SAXIGP0ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33122.17-33122.28"
  wire width 6 input 808 \SAXIGP0ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33123.17-33123.29"
  wire width 8 input 809 \SAXIGP0ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33124.11-33124.24"
  wire input 810 \SAXIGP0ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33125.17-33125.30"
  wire width 3 input 811 \SAXIGP0ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33126.17-33126.29"
  wire width 4 input 812 \SAXIGP0ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32662.12-32662.26"
  wire output 348 \SAXIGP0ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33127.17-33127.30"
  wire width 3 input 813 \SAXIGP0ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33128.11-33128.24"
  wire input 814 \SAXIGP0ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33129.11-33129.25"
  wire input 815 \SAXIGP0ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33130.18-33130.31"
  wire width 49 input 816 \SAXIGP0AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33131.17-33131.31"
  wire width 2 input 817 \SAXIGP0AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33132.17-33132.31"
  wire width 4 input 818 \SAXIGP0AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33133.17-33133.28"
  wire width 6 input 819 \SAXIGP0AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33134.17-33134.29"
  wire width 8 input 820 \SAXIGP0AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33135.11-33135.24"
  wire input 821 \SAXIGP0AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33136.17-33136.30"
  wire width 3 input 822 \SAXIGP0AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33137.17-33137.29"
  wire width 4 input 823 \SAXIGP0AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32663.12-32663.26"
  wire output 349 \SAXIGP0AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33138.17-33138.30"
  wire width 3 input 824 \SAXIGP0AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33139.11-33139.24"
  wire input 825 \SAXIGP0AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33140.11-33140.25"
  wire input 826 \SAXIGP0AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32664.18-32664.28"
  wire width 6 output 350 \SAXIGP0BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33141.11-33141.24"
  wire input 827 \SAXIGP0BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32665.18-32665.30"
  wire width 2 output 351 \SAXIGP0BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32666.12-32666.25"
  wire output 352 \SAXIGP0BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32667.18-32667.32"
  wire width 4 output 353 \SAXIGP0RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33142.11-33142.22"
  wire input 828 \SAXIGP0RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32668.18-32668.31"
  wire width 8 output 354 \SAXIGP0RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32669.20-32669.32"
  wire width 128 output 355 \SAXIGP0RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32670.18-32670.28"
  wire width 6 output 356 \SAXIGP0RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32671.12-32671.24"
  wire output 357 \SAXIGP0RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33143.11-33143.24"
  wire input 829 \SAXIGP0RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32672.18-32672.30"
  wire width 2 output 358 \SAXIGP0RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32673.12-32673.25"
  wire output 359 \SAXIGP0RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32674.18-32674.32"
  wire width 4 output 360 \SAXIGP0WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33144.11-33144.22"
  wire input 830 \SAXIGP0WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32675.18-32675.31"
  wire width 8 output 361 \SAXIGP0WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33145.19-33145.31"
  wire width 128 input 831 \SAXIGP0WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33146.11-33146.23"
  wire input 832 \SAXIGP0WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32676.12-32676.25"
  wire output 362 \SAXIGP0WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33147.18-33147.30"
  wire width 16 input 833 \SAXIGP0WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33148.11-33148.24"
  wire input 834 \SAXIGP0WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33149.18-33149.31"
  wire width 49 input 835 \SAXIGP1ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33150.17-33150.31"
  wire width 2 input 836 \SAXIGP1ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33151.17-33151.31"
  wire width 4 input 837 \SAXIGP1ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33152.17-33152.28"
  wire width 6 input 838 \SAXIGP1ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33153.17-33153.29"
  wire width 8 input 839 \SAXIGP1ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33154.11-33154.24"
  wire input 840 \SAXIGP1ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33155.17-33155.30"
  wire width 3 input 841 \SAXIGP1ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33156.17-33156.29"
  wire width 4 input 842 \SAXIGP1ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32677.12-32677.26"
  wire output 363 \SAXIGP1ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33157.17-33157.30"
  wire width 3 input 843 \SAXIGP1ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33158.11-33158.24"
  wire input 844 \SAXIGP1ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33159.11-33159.25"
  wire input 845 \SAXIGP1ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33160.18-33160.31"
  wire width 49 input 846 \SAXIGP1AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33161.17-33161.31"
  wire width 2 input 847 \SAXIGP1AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33162.17-33162.31"
  wire width 4 input 848 \SAXIGP1AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33163.17-33163.28"
  wire width 6 input 849 \SAXIGP1AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33164.17-33164.29"
  wire width 8 input 850 \SAXIGP1AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33165.11-33165.24"
  wire input 851 \SAXIGP1AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33166.17-33166.30"
  wire width 3 input 852 \SAXIGP1AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33167.17-33167.29"
  wire width 4 input 853 \SAXIGP1AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32678.12-32678.26"
  wire output 364 \SAXIGP1AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33168.17-33168.30"
  wire width 3 input 854 \SAXIGP1AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33169.11-33169.24"
  wire input 855 \SAXIGP1AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33170.11-33170.25"
  wire input 856 \SAXIGP1AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32679.18-32679.28"
  wire width 6 output 365 \SAXIGP1BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33171.11-33171.24"
  wire input 857 \SAXIGP1BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32680.18-32680.30"
  wire width 2 output 366 \SAXIGP1BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32681.12-32681.25"
  wire output 367 \SAXIGP1BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32682.18-32682.32"
  wire width 4 output 368 \SAXIGP1RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33172.11-33172.22"
  wire input 858 \SAXIGP1RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32683.18-32683.31"
  wire width 8 output 369 \SAXIGP1RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32684.20-32684.32"
  wire width 128 output 370 \SAXIGP1RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32685.18-32685.28"
  wire width 6 output 371 \SAXIGP1RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32686.12-32686.24"
  wire output 372 \SAXIGP1RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33173.11-33173.24"
  wire input 859 \SAXIGP1RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32687.18-32687.30"
  wire width 2 output 373 \SAXIGP1RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32688.12-32688.25"
  wire output 374 \SAXIGP1RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32689.18-32689.32"
  wire width 4 output 375 \SAXIGP1WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33174.11-33174.22"
  wire input 860 \SAXIGP1WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32690.18-32690.31"
  wire width 8 output 376 \SAXIGP1WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33175.19-33175.31"
  wire width 128 input 861 \SAXIGP1WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33176.11-33176.23"
  wire input 862 \SAXIGP1WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32691.12-32691.25"
  wire output 377 \SAXIGP1WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33177.18-33177.30"
  wire width 16 input 863 \SAXIGP1WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33178.11-33178.24"
  wire input 864 \SAXIGP1WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33179.18-33179.31"
  wire width 49 input 865 \SAXIGP2ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33180.17-33180.31"
  wire width 2 input 866 \SAXIGP2ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33181.17-33181.31"
  wire width 4 input 867 \SAXIGP2ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33182.17-33182.28"
  wire width 6 input 868 \SAXIGP2ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33183.17-33183.29"
  wire width 8 input 869 \SAXIGP2ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33184.11-33184.24"
  wire input 870 \SAXIGP2ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33185.17-33185.30"
  wire width 3 input 871 \SAXIGP2ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33186.17-33186.29"
  wire width 4 input 872 \SAXIGP2ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32692.12-32692.26"
  wire output 378 \SAXIGP2ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33187.17-33187.30"
  wire width 3 input 873 \SAXIGP2ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33188.11-33188.24"
  wire input 874 \SAXIGP2ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33189.11-33189.25"
  wire input 875 \SAXIGP2ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33190.18-33190.31"
  wire width 49 input 876 \SAXIGP2AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33191.17-33191.31"
  wire width 2 input 877 \SAXIGP2AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33192.17-33192.31"
  wire width 4 input 878 \SAXIGP2AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33193.17-33193.28"
  wire width 6 input 879 \SAXIGP2AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33194.17-33194.29"
  wire width 8 input 880 \SAXIGP2AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33195.11-33195.24"
  wire input 881 \SAXIGP2AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33196.17-33196.30"
  wire width 3 input 882 \SAXIGP2AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33197.17-33197.29"
  wire width 4 input 883 \SAXIGP2AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32693.12-32693.26"
  wire output 379 \SAXIGP2AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33198.17-33198.30"
  wire width 3 input 884 \SAXIGP2AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33199.11-33199.24"
  wire input 885 \SAXIGP2AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33200.11-33200.25"
  wire input 886 \SAXIGP2AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32694.18-32694.28"
  wire width 6 output 380 \SAXIGP2BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33201.11-33201.24"
  wire input 887 \SAXIGP2BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32695.18-32695.30"
  wire width 2 output 381 \SAXIGP2BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32696.12-32696.25"
  wire output 382 \SAXIGP2BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32697.18-32697.32"
  wire width 4 output 383 \SAXIGP2RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33202.11-33202.22"
  wire input 888 \SAXIGP2RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32698.18-32698.31"
  wire width 8 output 384 \SAXIGP2RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32699.20-32699.32"
  wire width 128 output 385 \SAXIGP2RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32700.18-32700.28"
  wire width 6 output 386 \SAXIGP2RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32701.12-32701.24"
  wire output 387 \SAXIGP2RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33203.11-33203.24"
  wire input 889 \SAXIGP2RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32702.18-32702.30"
  wire width 2 output 388 \SAXIGP2RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32703.12-32703.25"
  wire output 389 \SAXIGP2RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32704.18-32704.32"
  wire width 4 output 390 \SAXIGP2WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33204.11-33204.22"
  wire input 890 \SAXIGP2WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32705.18-32705.31"
  wire width 8 output 391 \SAXIGP2WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33205.19-33205.31"
  wire width 128 input 891 \SAXIGP2WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33206.11-33206.23"
  wire input 892 \SAXIGP2WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32706.12-32706.25"
  wire output 392 \SAXIGP2WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33207.18-33207.30"
  wire width 16 input 893 \SAXIGP2WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33208.11-33208.24"
  wire input 894 \SAXIGP2WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33209.18-33209.31"
  wire width 49 input 895 \SAXIGP3ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33210.17-33210.31"
  wire width 2 input 896 \SAXIGP3ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33211.17-33211.31"
  wire width 4 input 897 \SAXIGP3ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33212.17-33212.28"
  wire width 6 input 898 \SAXIGP3ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33213.17-33213.29"
  wire width 8 input 899 \SAXIGP3ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33214.11-33214.24"
  wire input 900 \SAXIGP3ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33215.17-33215.30"
  wire width 3 input 901 \SAXIGP3ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33216.17-33216.29"
  wire width 4 input 902 \SAXIGP3ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32707.12-32707.26"
  wire output 393 \SAXIGP3ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33217.17-33217.30"
  wire width 3 input 903 \SAXIGP3ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33218.11-33218.24"
  wire input 904 \SAXIGP3ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33219.11-33219.25"
  wire input 905 \SAXIGP3ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33220.18-33220.31"
  wire width 49 input 906 \SAXIGP3AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33221.17-33221.31"
  wire width 2 input 907 \SAXIGP3AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33222.17-33222.31"
  wire width 4 input 908 \SAXIGP3AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33223.17-33223.28"
  wire width 6 input 909 \SAXIGP3AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33224.17-33224.29"
  wire width 8 input 910 \SAXIGP3AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33225.11-33225.24"
  wire input 911 \SAXIGP3AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33226.17-33226.30"
  wire width 3 input 912 \SAXIGP3AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33227.17-33227.29"
  wire width 4 input 913 \SAXIGP3AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32708.12-32708.26"
  wire output 394 \SAXIGP3AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33228.17-33228.30"
  wire width 3 input 914 \SAXIGP3AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33229.11-33229.24"
  wire input 915 \SAXIGP3AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33230.11-33230.25"
  wire input 916 \SAXIGP3AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32709.18-32709.28"
  wire width 6 output 395 \SAXIGP3BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33231.11-33231.24"
  wire input 917 \SAXIGP3BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32710.18-32710.30"
  wire width 2 output 396 \SAXIGP3BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32711.12-32711.25"
  wire output 397 \SAXIGP3BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32712.18-32712.32"
  wire width 4 output 398 \SAXIGP3RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33232.11-33232.22"
  wire input 918 \SAXIGP3RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32713.18-32713.31"
  wire width 8 output 399 \SAXIGP3RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32714.20-32714.32"
  wire width 128 output 400 \SAXIGP3RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32715.18-32715.28"
  wire width 6 output 401 \SAXIGP3RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32716.12-32716.24"
  wire output 402 \SAXIGP3RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33233.11-33233.24"
  wire input 919 \SAXIGP3RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32717.18-32717.30"
  wire width 2 output 403 \SAXIGP3RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32718.12-32718.25"
  wire output 404 \SAXIGP3RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32719.18-32719.32"
  wire width 4 output 405 \SAXIGP3WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33234.11-33234.22"
  wire input 920 \SAXIGP3WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32720.18-32720.31"
  wire width 8 output 406 \SAXIGP3WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33235.19-33235.31"
  wire width 128 input 921 \SAXIGP3WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33236.11-33236.23"
  wire input 922 \SAXIGP3WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32721.12-32721.25"
  wire output 407 \SAXIGP3WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33237.18-33237.30"
  wire width 16 input 923 \SAXIGP3WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33238.11-33238.24"
  wire input 924 \SAXIGP3WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33239.18-33239.31"
  wire width 49 input 925 \SAXIGP4ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33240.17-33240.31"
  wire width 2 input 926 \SAXIGP4ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33241.17-33241.31"
  wire width 4 input 927 \SAXIGP4ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33242.17-33242.28"
  wire width 6 input 928 \SAXIGP4ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33243.17-33243.29"
  wire width 8 input 929 \SAXIGP4ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33244.11-33244.24"
  wire input 930 \SAXIGP4ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33245.17-33245.30"
  wire width 3 input 931 \SAXIGP4ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33246.17-33246.29"
  wire width 4 input 932 \SAXIGP4ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32722.12-32722.26"
  wire output 408 \SAXIGP4ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33247.17-33247.30"
  wire width 3 input 933 \SAXIGP4ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33248.11-33248.24"
  wire input 934 \SAXIGP4ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33249.11-33249.25"
  wire input 935 \SAXIGP4ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33250.18-33250.31"
  wire width 49 input 936 \SAXIGP4AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33251.17-33251.31"
  wire width 2 input 937 \SAXIGP4AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33252.17-33252.31"
  wire width 4 input 938 \SAXIGP4AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33253.17-33253.28"
  wire width 6 input 939 \SAXIGP4AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33254.17-33254.29"
  wire width 8 input 940 \SAXIGP4AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33255.11-33255.24"
  wire input 941 \SAXIGP4AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33256.17-33256.30"
  wire width 3 input 942 \SAXIGP4AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33257.17-33257.29"
  wire width 4 input 943 \SAXIGP4AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32723.12-32723.26"
  wire output 409 \SAXIGP4AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33258.17-33258.30"
  wire width 3 input 944 \SAXIGP4AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33259.11-33259.24"
  wire input 945 \SAXIGP4AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33260.11-33260.25"
  wire input 946 \SAXIGP4AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32724.18-32724.28"
  wire width 6 output 410 \SAXIGP4BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33261.11-33261.24"
  wire input 947 \SAXIGP4BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32725.18-32725.30"
  wire width 2 output 411 \SAXIGP4BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32726.12-32726.25"
  wire output 412 \SAXIGP4BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32727.18-32727.32"
  wire width 4 output 413 \SAXIGP4RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33262.11-33262.22"
  wire input 948 \SAXIGP4RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32728.18-32728.31"
  wire width 8 output 414 \SAXIGP4RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32729.20-32729.32"
  wire width 128 output 415 \SAXIGP4RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32730.18-32730.28"
  wire width 6 output 416 \SAXIGP4RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32731.12-32731.24"
  wire output 417 \SAXIGP4RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33263.11-33263.24"
  wire input 949 \SAXIGP4RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32732.18-32732.30"
  wire width 2 output 418 \SAXIGP4RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32733.12-32733.25"
  wire output 419 \SAXIGP4RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32734.18-32734.32"
  wire width 4 output 420 \SAXIGP4WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33264.11-33264.22"
  wire input 950 \SAXIGP4WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32735.18-32735.31"
  wire width 8 output 421 \SAXIGP4WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33265.19-33265.31"
  wire width 128 input 951 \SAXIGP4WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33266.11-33266.23"
  wire input 952 \SAXIGP4WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32736.12-32736.25"
  wire output 422 \SAXIGP4WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33267.18-33267.30"
  wire width 16 input 953 \SAXIGP4WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33268.11-33268.24"
  wire input 954 \SAXIGP4WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33269.18-33269.31"
  wire width 49 input 955 \SAXIGP5ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33270.17-33270.31"
  wire width 2 input 956 \SAXIGP5ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33271.17-33271.31"
  wire width 4 input 957 \SAXIGP5ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33272.17-33272.28"
  wire width 6 input 958 \SAXIGP5ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33273.17-33273.29"
  wire width 8 input 959 \SAXIGP5ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33274.11-33274.24"
  wire input 960 \SAXIGP5ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33275.17-33275.30"
  wire width 3 input 961 \SAXIGP5ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33276.17-33276.29"
  wire width 4 input 962 \SAXIGP5ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32737.12-32737.26"
  wire output 423 \SAXIGP5ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33277.17-33277.30"
  wire width 3 input 963 \SAXIGP5ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33278.11-33278.24"
  wire input 964 \SAXIGP5ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33279.11-33279.25"
  wire input 965 \SAXIGP5ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33280.18-33280.31"
  wire width 49 input 966 \SAXIGP5AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33281.17-33281.31"
  wire width 2 input 967 \SAXIGP5AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33282.17-33282.31"
  wire width 4 input 968 \SAXIGP5AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33283.17-33283.28"
  wire width 6 input 969 \SAXIGP5AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33284.17-33284.29"
  wire width 8 input 970 \SAXIGP5AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33285.11-33285.24"
  wire input 971 \SAXIGP5AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33286.17-33286.30"
  wire width 3 input 972 \SAXIGP5AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33287.17-33287.29"
  wire width 4 input 973 \SAXIGP5AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32738.12-32738.26"
  wire output 424 \SAXIGP5AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33288.17-33288.30"
  wire width 3 input 974 \SAXIGP5AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33289.11-33289.24"
  wire input 975 \SAXIGP5AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33290.11-33290.25"
  wire input 976 \SAXIGP5AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32739.18-32739.28"
  wire width 6 output 425 \SAXIGP5BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33291.11-33291.24"
  wire input 977 \SAXIGP5BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32740.18-32740.30"
  wire width 2 output 426 \SAXIGP5BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32741.12-32741.25"
  wire output 427 \SAXIGP5BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32742.18-32742.32"
  wire width 4 output 428 \SAXIGP5RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33292.11-33292.22"
  wire input 978 \SAXIGP5RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32743.18-32743.31"
  wire width 8 output 429 \SAXIGP5RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32744.20-32744.32"
  wire width 128 output 430 \SAXIGP5RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32745.18-32745.28"
  wire width 6 output 431 \SAXIGP5RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32746.12-32746.24"
  wire output 432 \SAXIGP5RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33293.11-33293.24"
  wire input 979 \SAXIGP5RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32747.18-32747.30"
  wire width 2 output 433 \SAXIGP5RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32748.12-32748.25"
  wire output 434 \SAXIGP5RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32749.18-32749.32"
  wire width 4 output 435 \SAXIGP5WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33294.11-33294.22"
  wire input 980 \SAXIGP5WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32750.18-32750.31"
  wire width 8 output 436 \SAXIGP5WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33295.19-33295.31"
  wire width 128 input 981 \SAXIGP5WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33296.11-33296.23"
  wire input 982 \SAXIGP5WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32751.12-32751.25"
  wire output 437 \SAXIGP5WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33297.18-33297.30"
  wire width 16 input 983 \SAXIGP5WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33298.11-33298.24"
  wire input 984 \SAXIGP5WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33299.18-33299.31"
  wire width 49 input 985 \SAXIGP6ARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33300.17-33300.31"
  wire width 2 input 986 \SAXIGP6ARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33301.17-33301.31"
  wire width 4 input 987 \SAXIGP6ARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33302.17-33302.28"
  wire width 6 input 988 \SAXIGP6ARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33303.17-33303.29"
  wire width 8 input 989 \SAXIGP6ARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33304.11-33304.24"
  wire input 990 \SAXIGP6ARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33305.17-33305.30"
  wire width 3 input 991 \SAXIGP6ARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33306.17-33306.29"
  wire width 4 input 992 \SAXIGP6ARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32752.12-32752.26"
  wire output 438 \SAXIGP6ARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33307.17-33307.30"
  wire width 3 input 993 \SAXIGP6ARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33308.11-33308.24"
  wire input 994 \SAXIGP6ARUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33309.11-33309.25"
  wire input 995 \SAXIGP6ARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33310.18-33310.31"
  wire width 49 input 996 \SAXIGP6AWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33311.17-33311.31"
  wire width 2 input 997 \SAXIGP6AWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33312.17-33312.31"
  wire width 4 input 998 \SAXIGP6AWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33313.17-33313.28"
  wire width 6 input 999 \SAXIGP6AWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33314.17-33314.29"
  wire width 8 input 1000 \SAXIGP6AWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33315.11-33315.24"
  wire input 1001 \SAXIGP6AWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33316.17-33316.30"
  wire width 3 input 1002 \SAXIGP6AWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33317.17-33317.29"
  wire width 4 input 1003 \SAXIGP6AWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32753.12-32753.26"
  wire output 439 \SAXIGP6AWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33318.17-33318.30"
  wire width 3 input 1004 \SAXIGP6AWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33319.11-33319.24"
  wire input 1005 \SAXIGP6AWUSER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33320.11-33320.25"
  wire input 1006 \SAXIGP6AWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32754.18-32754.28"
  wire width 6 output 440 \SAXIGP6BID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33321.11-33321.24"
  wire input 1007 \SAXIGP6BREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32755.18-32755.30"
  wire width 2 output 441 \SAXIGP6BRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32756.12-32756.25"
  wire output 442 \SAXIGP6BVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32757.18-32757.32"
  wire width 4 output 443 \SAXIGP6RACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33322.11-33322.22"
  wire input 1008 \SAXIGP6RCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32758.18-32758.31"
  wire width 8 output 444 \SAXIGP6RCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32759.20-32759.32"
  wire width 128 output 445 \SAXIGP6RDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32760.18-32760.28"
  wire width 6 output 446 \SAXIGP6RID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32761.12-32761.24"
  wire output 447 \SAXIGP6RLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33323.11-33323.24"
  wire input 1009 \SAXIGP6RREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32762.18-32762.30"
  wire width 2 output 448 \SAXIGP6RRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32763.12-32763.25"
  wire output 449 \SAXIGP6RVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32764.18-32764.32"
  wire width 4 output 450 \SAXIGP6WACOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33324.11-33324.22"
  wire input 1010 \SAXIGP6WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32765.18-32765.31"
  wire width 8 output 451 \SAXIGP6WCOUNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33325.19-33325.31"
  wire width 128 input 1011 \SAXIGP6WDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33326.11-33326.23"
  wire input 1012 \SAXIGP6WLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:32766.12-32766.25"
  wire output 452 \SAXIGP6WREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33327.18-33327.30"
  wire width 16 input 1013 \SAXIGP6WSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33328.11-33328.24"
  wire input 1014 \SAXIGP6WVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33329.18-33329.26"
  wire width 60 input 1015 \STMEVENT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7946.1-7948.10"
module \PULLDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7947.12-7947.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7950.1-7952.10"
module \PULLUP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7951.12-7951.13"
  wire output 1 \O
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1695.1-1754.10"
module \RAM128X1D
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1702.16-1702.17"
  wire width 7 input 6 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1697.16-1697.17"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1696.16-1696.19"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1703.16-1703.20"
  wire width 7 input 7 \DPRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1696.21-1696.24"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1700.16-1700.20"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1701.16-1701.18"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1127.1-1143.10"
module \RAM128X1S
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.9-1129.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.13-1129.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.17-1129.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.21-1129.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.25-1129.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.29-1129.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1129.33-1129.35"
  wire input 8 \A6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1130.9-1130.10"
  wire input 9 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1128.10-1128.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1133.9-1133.13"
  wire input 10 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1134.9-1134.11"
  wire input 11 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1145.1-1161.10"
module \RAM128X1S_1
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.9-1147.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.13-1147.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.17-1147.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.21-1147.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.25-1147.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.29-1147.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1147.33-1147.35"
  wire input 8 \A6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1148.9-1148.10"
  wire input 9 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1146.10-1146.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1151.9-1151.13"
  wire input 10 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1152.9-1152.11"
  wire input 11 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1440.1-1459.10"
module \RAM16X1D
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.10-1447.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.14-1447.16"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.18-1447.20"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1447.22-1447.24"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1442.10-1442.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1441.10-1441.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.10-1448.15"
  wire input 10 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.17-1448.22"
  wire input 11 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.24-1448.29"
  wire input 12 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1448.31-1448.36"
  wire input 13 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1441.15-1441.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1445.10-1445.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1446.10-1446.12"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1461.1-1480.10"
module \RAM16X1D_1
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.10-1468.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.14-1468.16"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.18-1468.20"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1468.22-1468.24"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1463.10-1463.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1462.10-1462.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.10-1469.15"
  wire input 10 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.17-1469.22"
  wire input 11 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.24-1469.29"
  wire input 12 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1469.31-1469.36"
  wire input 13 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1462.15-1462.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1466.10-1466.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1467.10-1467.12"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1019.1-1035.10"
module \RAM16X1S
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.9-1021.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.13-1021.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.17-1021.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1021.21-1021.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1022.9-1022.10"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1020.10-1020.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1025.9-1025.13"
  wire input 7 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1026.9-1026.11"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1037.1-1053.10"
module \RAM16X1S_1
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.9-1039.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.13-1039.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.17-1039.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1039.21-1039.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1040.9-1040.10"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1038.10-1038.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1043.9-1043.13"
  wire input 7 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1044.9-1044.11"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1199.1-1222.10"
module \RAM16X2S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.9-1201.11"
  wire input 3 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.13-1201.15"
  wire input 4 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.17-1201.19"
  wire input 5 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1201.21-1201.23"
  wire input 6 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1202.9-1202.11"
  wire input 7 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1202.13-1202.15"
  wire input 8 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1200.10-1200.12"
  wire output 1 \O0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1200.14-1200.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1205.9-1205.13"
  wire input 9 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1206.9-1206.11"
  wire input 10 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1274.1-1305.10"
module \RAM16X4S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \INIT_02 16'0000000000000000
  parameter \INIT_03 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.9-1276.11"
  wire input 5 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.13-1276.15"
  wire input 6 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.17-1276.19"
  wire input 7 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1276.21-1276.23"
  wire input 8 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.9-1277.11"
  wire input 9 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.13-1277.15"
  wire input 10 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.17-1277.19"
  wire input 11 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1277.21-1277.23"
  wire input 12 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.10-1275.12"
  wire output 1 \O0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.14-1275.16"
  wire output 2 \O1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.18-1275.20"
  wire output 3 \O2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1275.22-1275.24"
  wire output 4 \O3
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1280.9-1280.13"
  wire input 13 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1281.9-1281.11"
  wire input 14 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1340.1-1387.10"
module \RAM16X8S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \INIT_02 16'0000000000000000
  parameter \INIT_03 16'0000000000000000
  parameter \INIT_04 16'0000000000000000
  parameter \INIT_05 16'0000000000000000
  parameter \INIT_06 16'0000000000000000
  parameter \INIT_07 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.9-1342.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.13-1342.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.17-1342.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1342.21-1342.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1343.15-1343.16"
  wire width 8 input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1341.16-1341.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1346.9-1346.13"
  wire input 7 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1347.9-1347.11"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1756.1-1772.10"
module \RAM256X1D
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1763.16-1763.17"
  wire width 8 input 6 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1758.16-1758.17"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1757.10-1757.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1763.19-1763.23"
  wire width 8 input 7 \DPRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1757.15-1757.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1761.16-1761.20"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1762.16-1762.18"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1163.1-1178.10"
module \RAM256X1S
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1165.15-1165.16"
  wire width 8 input 2 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1166.9-1166.10"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1164.10-1164.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1169.9-1169.13"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1170.9-1170.11"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1777.1-1879.10"
module \RAM32M
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.16-1782.21"
  wire width 5 input 5 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.23-1782.28"
  wire width 5 input 6 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1782.30-1782.35"
  wire width 5 input 7 \ADDRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1783.16-1783.21"
  wire width 5 input 8 \ADDRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1784.16-1784.19"
  wire width 2 input 9 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1785.16-1785.19"
  wire width 2 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1786.16-1786.19"
  wire width 2 input 11 \DIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1787.16-1787.19"
  wire width 2 input 12 \DID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1778.16-1778.19"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1779.16-1779.19"
  wire width 2 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1780.16-1780.19"
  wire width 2 output 3 \DOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1781.16-1781.19"
  wire width 2 output 4 \DOD
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1790.16-1790.20"
  wire input 13 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1791.16-1791.18"
  wire input 14 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1881.1-1948.10"
module \RAM32M16
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1890.15-1890.20"
  wire width 5 input 9 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1891.15-1891.20"
  wire width 5 input 10 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1892.15-1892.20"
  wire width 5 input 11 \ADDRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1893.15-1893.20"
  wire width 5 input 12 \ADDRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1894.15-1894.20"
  wire width 5 input 13 \ADDRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1895.15-1895.20"
  wire width 5 input 14 \ADDRF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1896.15-1896.20"
  wire width 5 input 15 \ADDRG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1897.15-1897.20"
  wire width 5 input 16 \ADDRH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1898.15-1898.18"
  wire width 2 input 17 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1899.15-1899.18"
  wire width 2 input 18 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1900.15-1900.18"
  wire width 2 input 19 \DIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1901.15-1901.18"
  wire width 2 input 20 \DID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1902.15-1902.18"
  wire width 2 input 21 \DIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1903.15-1903.18"
  wire width 2 input 22 \DIF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1904.15-1904.18"
  wire width 2 input 23 \DIG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1905.15-1905.18"
  wire width 2 input 24 \DIH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1882.16-1882.19"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1883.16-1883.19"
  wire width 2 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1884.16-1884.19"
  wire width 2 output 3 \DOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1885.16-1885.19"
  wire width 2 output 4 \DOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1886.16-1886.19"
  wire width 2 output 5 \DOE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1887.16-1887.19"
  wire width 2 output 6 \DOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1888.16-1888.19"
  wire width 2 output 7 \DOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1889.16-1889.19"
  wire width 2 output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1908.9-1908.13"
  wire input 25 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1909.9-1909.11"
  wire input 26 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2106.1-2152.10"
module \RAM32X16DR8
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.16-2115.21"
  wire width 6 input 9 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.23-2115.28"
  wire width 6 input 10 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.30-2115.35"
  wire width 6 input 11 \ADDRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.37-2115.42"
  wire width 6 input 12 \ADDRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.44-2115.49"
  wire width 6 input 13 \ADDRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.51-2115.56"
  wire width 6 input 14 \ADDRF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2115.58-2115.63"
  wire width 6 input 15 \ADDRG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2116.16-2116.21"
  wire width 5 input 16 \ADDRH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2117.16-2117.19"
  wire width 2 input 17 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2118.16-2118.19"
  wire width 2 input 18 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2119.16-2119.19"
  wire width 2 input 19 \DIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2120.16-2120.19"
  wire width 2 input 20 \DID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2121.16-2121.19"
  wire width 2 input 21 \DIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2122.16-2122.19"
  wire width 2 input 22 \DIF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2123.16-2123.19"
  wire width 2 input 23 \DIG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2124.16-2124.19"
  wire width 2 input 24 \DIH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2107.16-2107.19"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2108.16-2108.19"
  wire output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2109.16-2109.19"
  wire output 3 \DOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2110.16-2110.19"
  wire output 4 \DOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2111.16-2111.19"
  wire output 5 \DOE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2112.16-2112.19"
  wire output 6 \DOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2113.16-2113.19"
  wire output 7 \DOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2114.16-2114.19"
  wire width 2 output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2127.16-2127.20"
  wire input 25 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2128.16-2128.18"
  wire input 26 \WE
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1483.1-1535.10"
module \RAM32X1D
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.10-1490.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.14-1490.16"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.18-1490.20"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.22-1490.24"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1490.26-1490.28"
  wire input 10 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1485.10-1485.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1484.10-1484.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.10-1491.15"
  wire input 11 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.17-1491.22"
  wire input 12 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.24-1491.29"
  wire input 13 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.31-1491.36"
  wire input 14 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1491.38-1491.43"
  wire input 15 \DPRA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1484.15-1484.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1488.10-1488.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1489.10-1489.12"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1538.1-1585.10"
module \RAM32X1D_1
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1545.10-1545.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1546.10-1546.12"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1547.10-1547.12"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1548.10-1548.12"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1549.10-1549.12"
  wire input 10 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1540.10-1540.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1539.10-1539.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.10-1550.15"
  wire input 11 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.17-1550.22"
  wire input 12 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.24-1550.29"
  wire input 13 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.31-1550.36"
  wire input 14 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1550.38-1550.43"
  wire input 15 \DPRA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1539.15-1539.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1543.10-1543.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1544.10-1544.12"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1055.1-1071.10"
module \RAM32X1S
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.9-1057.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.13-1057.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.17-1057.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.21-1057.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1057.25-1057.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1058.9-1058.10"
  wire input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1056.10-1056.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1061.9-1061.13"
  wire input 8 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1062.9-1062.11"
  wire input 9 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1073.1-1089.10"
module \RAM32X1S_1
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.9-1075.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.13-1075.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.17-1075.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.21-1075.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1075.25-1075.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1076.9-1076.10"
  wire input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1074.10-1074.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1079.9-1079.13"
  wire input 8 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1080.9-1080.11"
  wire input 9 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1224.1-1247.10"
module \RAM32X2S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.9-1226.11"
  wire input 3 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.13-1226.15"
  wire input 4 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.17-1226.19"
  wire input 5 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.21-1226.23"
  wire input 6 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1226.25-1226.27"
  wire input 7 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1227.9-1227.11"
  wire input 8 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1227.13-1227.15"
  wire input 9 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1225.10-1225.12"
  wire output 1 \O0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1225.14-1225.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1230.9-1230.13"
  wire input 10 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1231.9-1231.11"
  wire input 11 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1307.1-1338.10"
module \RAM32X4S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \INIT_02 0
  parameter \INIT_03 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.9-1309.11"
  wire input 5 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.13-1309.15"
  wire input 6 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.17-1309.19"
  wire input 7 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.21-1309.23"
  wire input 8 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1309.25-1309.27"
  wire input 9 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.9-1310.11"
  wire input 10 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.13-1310.15"
  wire input 11 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.17-1310.19"
  wire input 12 \D2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1310.21-1310.23"
  wire input 13 \D3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.10-1308.12"
  wire output 1 \O0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.14-1308.16"
  wire output 2 \O1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.18-1308.20"
  wire output 3 \O2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1308.22-1308.24"
  wire output 4 \O3
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1313.9-1313.13"
  wire input 14 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1314.9-1314.11"
  wire input 15 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1389.1-1436.10"
module \RAM32X8S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \INIT_02 0
  parameter \INIT_03 0
  parameter \INIT_04 0
  parameter \INIT_05 0
  parameter \INIT_06 0
  parameter \INIT_07 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.9-1391.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.13-1391.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.17-1391.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.21-1391.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1391.25-1391.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1392.15-1392.16"
  wire width 8 input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1390.16-1390.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1395.9-1395.13"
  wire input 8 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1396.9-1396.11"
  wire input 9 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1180.1-1195.10"
module \RAM512X1S
  parameter \INIT 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1182.15-1182.16"
  wire width 9 input 2 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1183.9-1183.10"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1181.10-1181.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1186.9-1186.13"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1187.9-1187.11"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1951.1-2035.10"
module \RAM64M
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.16-1956.21"
  wire width 6 input 5 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.23-1956.28"
  wire width 6 input 6 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1956.30-1956.35"
  wire width 6 input 7 \ADDRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1957.16-1957.21"
  wire width 6 input 8 \ADDRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1958.16-1958.19"
  wire input 9 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1959.16-1959.19"
  wire input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1960.16-1960.19"
  wire input 11 \DIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1961.16-1961.19"
  wire input 12 \DID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1952.16-1952.19"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1953.16-1953.19"
  wire output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1954.16-1954.19"
  wire output 3 \DOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1955.16-1955.19"
  wire output 4 \DOD
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1964.16-1964.20"
  wire input 13 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1965.16-1965.18"
  wire input 14 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2037.1-2104.10"
module \RAM64M8
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2046.15-2046.20"
  wire width 6 input 9 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2047.15-2047.20"
  wire width 6 input 10 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2048.15-2048.20"
  wire width 6 input 11 \ADDRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2049.15-2049.20"
  wire width 6 input 12 \ADDRD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2050.15-2050.20"
  wire width 6 input 13 \ADDRE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2051.15-2051.20"
  wire width 6 input 14 \ADDRF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2052.15-2052.20"
  wire width 6 input 15 \ADDRG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2053.15-2053.20"
  wire width 6 input 16 \ADDRH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2054.9-2054.12"
  wire input 17 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2055.9-2055.12"
  wire input 18 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2056.9-2056.12"
  wire input 19 \DIC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2057.9-2057.12"
  wire input 20 \DID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2058.9-2058.12"
  wire input 21 \DIE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2059.9-2059.12"
  wire input 22 \DIF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2060.9-2060.12"
  wire input 23 \DIG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2061.9-2061.12"
  wire input 24 \DIH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2038.10-2038.13"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2039.10-2039.13"
  wire output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2040.10-2040.13"
  wire output 3 \DOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2041.10-2041.13"
  wire output 4 \DOD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2042.10-2042.13"
  wire output 5 \DOE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2043.10-2043.13"
  wire output 6 \DOF
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2044.10-2044.13"
  wire output 7 \DOG
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2045.10-2045.13"
  wire output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2064.9-2064.13"
  wire input 25 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2065.9-2065.11"
  wire input 26 \WE
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1588.1-1644.10"
module \RAM64X1D
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.10-1595.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.14-1595.16"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.18-1595.20"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.22-1595.24"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.26-1595.28"
  wire input 10 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1595.30-1595.32"
  wire input 11 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1590.10-1590.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1589.10-1589.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.10-1596.15"
  wire input 12 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.17-1596.22"
  wire input 13 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.24-1596.29"
  wire input 14 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.31-1596.36"
  wire input 15 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.38-1596.43"
  wire input 16 \DPRA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1596.45-1596.50"
  wire input 17 \DPRA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1589.15-1589.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1593.10-1593.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1594.10-1594.12"
  wire input 5 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1646.1-1692.10"
module \RAM64X1D_1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.10-1653.12"
  wire input 6 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.14-1653.16"
  wire input 7 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.18-1653.20"
  wire input 8 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.22-1653.24"
  wire input 9 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.26-1653.28"
  wire input 10 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1653.30-1653.32"
  wire input 11 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1648.10-1648.11"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1647.10-1647.13"
  wire output 1 \DPO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.10-1654.15"
  wire input 12 \DPRA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.17-1654.22"
  wire input 13 \DPRA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.24-1654.29"
  wire input 14 \DPRA2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.31-1654.36"
  wire input 15 \DPRA3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.38-1654.43"
  wire input 16 \DPRA4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1654.45-1654.50"
  wire input 17 \DPRA5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1647.15-1647.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1651.10-1651.14"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1652.10-1652.12"
  wire input 5 \WE
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1667.5-1667.42"
  cell $specrule $specify$275
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 453
    parameter signed \T_LIMIT_MIN 453
    parameter signed \T_LIMIT_TYP 453
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \D
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1669.5-1669.35"
  cell $specrule $specify$276
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 654
    parameter signed \T_LIMIT_MIN 654
    parameter signed \T_LIMIT_TYP 654
    connect \DST \WCLK
    connect \DST_EN 1'1
    connect \SRC \WE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1671.5-1671.42"
  cell $specrule $specify$277
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 362
    parameter signed \T_LIMIT_MIN 362
    parameter signed \T_LIMIT_TYP 362
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A0
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1673.5-1673.42"
  cell $specrule $specify$278
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 245
    parameter signed \T_LIMIT_MIN 245
    parameter signed \T_LIMIT_TYP 245
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A1
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1675.5-1675.42"
  cell $specrule $specify$279
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 208
    parameter signed \T_LIMIT_MIN 208
    parameter signed \T_LIMIT_TYP 208
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A2
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1677.5-1677.42"
  cell $specrule $specify$280
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 147
    parameter signed \T_LIMIT_MIN 147
    parameter signed \T_LIMIT_TYP 147
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A3
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1679.5-1679.41"
  cell $specrule $specify$281
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 68
    parameter signed \T_LIMIT_MIN 68
    parameter signed \T_LIMIT_TYP 68
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A4
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1681.5-1681.41"
  cell $specrule $specify$282
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 66
    parameter signed \T_LIMIT_MIN 66
    parameter signed \T_LIMIT_TYP 66
    connect \DST \WCLK
    connect \DST_EN \WE
    connect \SRC \A5
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1683.5-1683.51"
  cell $specify3 $specify$283
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'0
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1153
    parameter signed \T_FALL_MIN 1153
    parameter signed \T_FALL_TYP 1153
    parameter signed \T_RISE_MAX 1153
    parameter signed \T_RISE_MIN 1153
    parameter signed \T_RISE_TYP 1153
    connect \DAT \D
    connect \DST \SPO
    connect \EN \WE
    connect \SRC \WCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1684.5-1684.51"
  cell $specify3 $specify$284
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 1
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'0
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 1153
    parameter signed \T_FALL_MIN 1153
    parameter signed \T_FALL_TYP 1153
    parameter signed \T_RISE_MAX 1153
    parameter signed \T_RISE_MIN 1153
    parameter signed \T_RISE_TYP 1153
    connect \DAT 1'x
    connect \DST \DPO
    connect \EN \WE
    connect \SRC \WCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1685.5-1685.23"
  cell $specify2 $specify$285
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 642
    parameter signed \T_FALL_MIN 642
    parameter signed \T_FALL_TYP 642
    parameter signed \T_RISE_MAX 642
    parameter signed \T_RISE_MIN 642
    parameter signed \T_RISE_TYP 642
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1685.24-1685.45"
  cell $specify2 $specify$286
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 642
    parameter signed \T_FALL_MIN 642
    parameter signed \T_FALL_TYP 642
    parameter signed \T_RISE_MAX 642
    parameter signed \T_RISE_MIN 642
    parameter signed \T_RISE_TYP 642
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1686.5-1686.23"
  cell $specify2 $specify$287
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 632
    parameter signed \T_FALL_MIN 632
    parameter signed \T_FALL_TYP 632
    parameter signed \T_RISE_MAX 632
    parameter signed \T_RISE_MIN 632
    parameter signed \T_RISE_TYP 632
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1686.24-1686.45"
  cell $specify2 $specify$288
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 631
    parameter signed \T_FALL_MIN 631
    parameter signed \T_FALL_TYP 631
    parameter signed \T_RISE_MAX 631
    parameter signed \T_RISE_MIN 631
    parameter signed \T_RISE_TYP 631
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1687.5-1687.23"
  cell $specify2 $specify$289
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 472
    parameter signed \T_FALL_MIN 472
    parameter signed \T_FALL_TYP 472
    parameter signed \T_RISE_MAX 472
    parameter signed \T_RISE_MIN 472
    parameter signed \T_RISE_TYP 472
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1687.24-1687.45"
  cell $specify2 $specify$290
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 472
    parameter signed \T_FALL_MIN 472
    parameter signed \T_FALL_TYP 472
    parameter signed \T_RISE_MAX 472
    parameter signed \T_RISE_MIN 472
    parameter signed \T_RISE_TYP 472
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1688.5-1688.23"
  cell $specify2 $specify$291
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1688.24-1688.45"
  cell $specify2 $specify$292
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 407
    parameter signed \T_FALL_MIN 407
    parameter signed \T_FALL_TYP 407
    parameter signed \T_RISE_MAX 407
    parameter signed \T_RISE_MIN 407
    parameter signed \T_RISE_TYP 407
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA3
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1689.5-1689.23"
  cell $specify2 $specify$293
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A4
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1689.24-1689.45"
  cell $specify2 $specify$294
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 238
    parameter signed \T_FALL_MIN 238
    parameter signed \T_FALL_TYP 238
    parameter signed \T_RISE_MAX 238
    parameter signed \T_RISE_MIN 238
    parameter signed \T_RISE_TYP 238
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA4
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1690.5-1690.23"
  cell $specify2 $specify$295
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \SPO
    connect \EN 1'1
    connect \SRC \A5
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1690.24-1690.45"
  cell $specify2 $specify$296
    parameter \DST_WIDTH 1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 127
    parameter signed \T_FALL_MIN 127
    parameter signed \T_FALL_TYP 127
    parameter signed \T_RISE_MAX 127
    parameter signed \T_RISE_MIN 127
    parameter signed \T_RISE_TYP 127
    connect \DST \DPO
    connect \EN 1'1
    connect \SRC \DPRA5
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1091.1-1107.10"
module \RAM64X1S
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.9-1093.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.13-1093.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.17-1093.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.21-1093.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.25-1093.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1093.29-1093.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1094.9-1094.10"
  wire input 8 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1092.10-1092.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1097.9-1097.13"
  wire input 9 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1098.9-1098.11"
  wire input 10 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1109.1-1125.10"
module \RAM64X1S_1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.9-1111.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.13-1111.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.17-1111.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.21-1111.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.25-1111.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1111.29-1111.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1112.9-1112.10"
  wire input 8 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1110.10-1110.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1115.9-1115.13"
  wire input 9 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1116.9-1116.11"
  wire input 10 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1249.1-1272.10"
module \RAM64X2S
  parameter \INIT_00 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.9-1251.11"
  wire input 3 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.13-1251.15"
  wire input 4 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.17-1251.19"
  wire input 5 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.21-1251.23"
  wire input 6 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.25-1251.27"
  wire input 7 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1251.29-1251.31"
  wire input 8 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1252.9-1252.11"
  wire input 9 \D0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1252.13-1252.15"
  wire input 10 \D1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1250.10-1250.12"
  wire output 1 \O0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1250.14-1250.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1255.9-1255.13"
  wire input 11 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:1256.9-1256.11"
  wire input 12 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2154.1-2203.10"
module \RAM64X8SW
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2156.15-2156.16"
  wire width 6 input 2 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2157.9-2157.10"
  wire input 3 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2155.16-2155.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2160.9-2160.13"
  wire input 4 \WCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2161.9-2161.11"
  wire input 5 \WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2162.15-2162.19"
  wire width 3 input 6 \WSEL
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4138.1-4255.10"
module \RAMB16
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \INVERT_CLK_DOA_REG "FALSE"
  parameter \INVERT_CLK_DOB_REG "FALSE"
  parameter \RAM_EXTENSION_A "NONE"
  parameter \RAM_EXTENSION_B "NONE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4247.18-4247.23"
  wire width 15 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4248.18-4248.23"
  wire width 15 input 18 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4239.11-4239.21"
  wire input 10 \CASCADEINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4245.11-4245.21"
  wire input 15 \CASCADEINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4229.12-4229.23"
  wire output 1 \CASCADEOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4230.12-4230.23"
  wire output 2 \CASCADEOUTB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4237.11-4237.15"
  wire input 8 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4243.11-4243.15"
  wire input 13 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4249.18-4249.21"
  wire width 32 input 19 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4250.18-4250.21"
  wire width 32 input 20 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4251.17-4251.21"
  wire width 4 input 21 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4252.17-4252.21"
  wire width 4 input 22 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4231.19-4231.22"
  wire width 32 output 3 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4232.19-4232.22"
  wire width 32 output 4 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4233.18-4233.22"
  wire width 4 output 5 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4234.18-4234.22"
  wire width 4 output 6 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4235.11-4235.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4241.11-4241.14"
  wire input 12 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4240.11-4240.17"
  wire input 11 \REGCEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4246.11-4246.17"
  wire input 16 \REGCEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4238.11-4238.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4244.11-4244.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4253.17-4253.20"
  wire width 4 input 23 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4254.17-4254.20"
  wire width 4 input 24 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3914.1-4029.10"
module \RAMB16BWER
  parameter \DATA_WIDTH_A 0
  parameter \DATA_WIDTH_B 0
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \EN_RSTRAM_A "TRUE"
  parameter \EN_RSTRAM_B "TRUE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RSTTYPE "SYNC"
  parameter \RST_PRIORITY_A "CE"
  parameter \RST_PRIORITY_B "CE"
  parameter \SETUP_ALL 1000
  parameter \SETUP_READ_FIRST 3000
  parameter \SIM_DEVICE "SPARTAN3ADSP"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4011.18-4011.23"
  wire width 14 input 5 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4012.18-4012.23"
  wire width 14 input 6 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4014.11-4014.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4016.11-4016.15"
  wire input 8 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4017.18-4017.21"
  wire width 32 input 9 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4018.18-4018.21"
  wire width 32 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4019.17-4019.21"
  wire width 4 input 11 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4020.17-4020.21"
  wire width 4 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4007.19-4007.22"
  wire width 32 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4008.19-4008.22"
  wire width 32 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4009.18-4009.22"
  wire width 4 output 3 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4010.18-4010.22"
  wire width 4 output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4021.11-4021.14"
  wire input 13 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4022.11-4022.14"
  wire input 14 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4023.11-4023.17"
  wire input 15 \REGCEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4024.11-4024.17"
  wire input 16 \REGCEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4025.11-4025.15"
  wire input 17 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4026.11-4026.15"
  wire input 18 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4027.17-4027.20"
  wire width 4 input 19 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4028.17-4028.20"
  wire width 4 input 20 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3228.1-3314.10"
module \RAMB16BWE_S18
  parameter \INIT 18'000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \SRVAL 18'000000000000000000
  parameter \WRITE_MODE "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3313.17-3313.21"
  wire width 10 input 9 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3307.11-3307.14"
  wire input 3 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3311.18-3311.20"
  wire width 16 input 7 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3312.17-3312.20"
  wire width 2 input 8 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3304.19-3304.21"
  wire width 16 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3305.18-3305.21"
  wire width 2 output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3308.11-3308.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3309.11-3309.14"
  wire input 5 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3310.17-3310.19"
  wire width 2 input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3506.1-3606.10"
module \RAMB16BWE_S18_S18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3604.17-3604.22"
  wire width 10 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3605.17-3605.22"
  wire width 10 input 18 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3591.11-3591.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3593.11-3593.15"
  wire input 6 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3600.18-3600.21"
  wire width 16 input 13 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3601.18-3601.21"
  wire width 16 input 14 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3602.17-3602.21"
  wire width 2 input 15 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3603.17-3603.21"
  wire width 2 input 16 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3586.19-3586.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3587.19-3587.22"
  wire width 16 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3588.18-3588.22"
  wire width 2 output 3 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3589.18-3589.22"
  wire width 2 output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3594.11-3594.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3595.11-3595.14"
  wire input 8 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3596.11-3596.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3597.11-3597.15"
  wire input 10 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3599.17-3599.20"
  wire width 2 input 12 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3598.17-3598.20"
  wire width 2 input 11 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3404.1-3504.10"
module \RAMB16BWE_S18_S9
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 9'000000000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3502.17-3502.22"
  wire width 10 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3503.18-3503.23"
  wire width 11 input 18 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3489.11-3489.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3491.11-3491.15"
  wire input 6 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3498.18-3498.21"
  wire width 16 input 13 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3499.17-3499.20"
  wire width 8 input 14 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3500.17-3500.21"
  wire width 2 input 15 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3501.17-3501.21"
  wire input 16 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3484.19-3484.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3485.18-3485.21"
  wire width 8 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3486.18-3486.22"
  wire width 2 output 3 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3487.18-3487.22"
  wire output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3492.11-3492.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3493.11-3493.14"
  wire input 8 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3494.11-3494.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3495.11-3495.15"
  wire input 10 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3497.17-3497.20"
  wire width 2 input 12 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3496.11-3496.14"
  wire input 11 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3316.1-3402.10"
module \RAMB16BWE_S36
  parameter \INIT 36'000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \SRVAL 36'000000000000000000000000000000000000
  parameter \WRITE_MODE "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3401.17-3401.21"
  wire width 9 input 9 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3395.11-3395.14"
  wire input 3 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3399.18-3399.20"
  wire width 32 input 7 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3400.17-3400.20"
  wire width 4 input 8 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3392.19-3392.21"
  wire width 32 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3393.18-3393.21"
  wire width 4 output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3396.11-3396.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3397.11-3397.14"
  wire input 5 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3398.17-3398.19"
  wire width 4 input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3710.1-3810.10"
module \RAMB16BWE_S36_S18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3808.17-3808.22"
  wire width 9 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3809.17-3809.22"
  wire width 10 input 18 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3795.11-3795.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3797.11-3797.15"
  wire input 6 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3804.18-3804.21"
  wire width 32 input 13 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3806.18-3806.21"
  wire width 16 input 15 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3805.17-3805.21"
  wire width 4 input 14 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3807.17-3807.21"
  wire width 2 input 16 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3790.19-3790.22"
  wire width 32 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3792.19-3792.22"
  wire width 16 output 3 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3791.18-3791.22"
  wire width 4 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3793.18-3793.22"
  wire width 2 output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3798.11-3798.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3799.11-3799.14"
  wire input 8 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3800.11-3800.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3801.11-3801.15"
  wire input 10 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3802.17-3802.20"
  wire width 4 input 11 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3803.17-3803.20"
  wire width 2 input 12 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3812.1-3912.10"
module \RAMB16BWE_S36_S36
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3910.17-3910.22"
  wire width 9 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3911.17-3911.22"
  wire width 9 input 18 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3897.11-3897.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3899.11-3899.15"
  wire input 6 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3906.18-3906.21"
  wire width 32 input 13 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3908.18-3908.21"
  wire width 32 input 15 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3907.17-3907.21"
  wire width 4 input 14 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3909.17-3909.21"
  wire width 4 input 16 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3892.19-3892.22"
  wire width 32 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3894.19-3894.22"
  wire width 32 output 3 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3893.18-3893.22"
  wire width 4 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3895.18-3895.22"
  wire width 4 output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3900.11-3900.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3901.11-3901.14"
  wire input 8 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3902.11-3902.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3903.11-3903.15"
  wire input 10 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3904.17-3904.20"
  wire width 4 input 11 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3905.17-3905.20"
  wire width 4 input 12 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3608.1-3708.10"
module \RAMB16BWE_S36_S9
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 9'000000000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3706.17-3706.22"
  wire width 9 input 17 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3707.18-3707.23"
  wire width 11 input 18 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3693.11-3693.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3695.11-3695.15"
  wire input 6 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3702.18-3702.21"
  wire width 32 input 13 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3704.17-3704.20"
  wire width 8 input 15 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3703.17-3703.21"
  wire width 4 input 14 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3705.17-3705.21"
  wire input 16 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3688.19-3688.22"
  wire width 32 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3690.18-3690.21"
  wire width 8 output 3 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3689.18-3689.22"
  wire width 4 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3691.18-3691.22"
  wire output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3696.11-3696.14"
  wire input 7 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3697.11-3697.14"
  wire input 8 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3698.11-3698.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3699.11-3699.15"
  wire input 10 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3700.17-3700.20"
  wire width 4 input 11 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3701.11-3701.14"
  wire input 12 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:678.1-754.10"
module \RAMB16_S1
  parameter \INIT 1'0
  parameter \SRVAL 1'0
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:747.18-747.22"
  wire width 14 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:751.11-751.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:748.17-748.19"
  wire input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:746.18-746.20"
  wire output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:749.11-749.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:753.11-753.14"
  wire input 7 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:752.11-752.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1000.1-1086.10"
module \RAMB16_S18
  parameter \INIT 18'000000000000000000
  parameter \SRVAL 18'000000000000000000
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1078.17-1078.21"
  wire width 10 input 3 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1083.11-1083.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1079.18-1079.20"
  wire width 16 input 4 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1080.17-1080.20"
  wire width 2 input 5 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1076.19-1076.21"
  wire width 16 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1077.18-1077.21"
  wire width 2 output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1081.11-1081.13"
  wire input 6 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1085.11-1085.14"
  wire input 9 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1084.11-1084.13"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2922.1-3022.10"
module \RAMB16_S18_S18
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3004.17-3004.22"
  wire width 10 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3014.17-3014.22"
  wire width 10 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3009.11-3009.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3019.11-3019.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3005.18-3005.21"
  wire width 16 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3015.18-3015.21"
  wire width 16 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3006.17-3006.21"
  wire width 2 input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3016.17-3016.21"
  wire width 2 input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3002.19-3002.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3012.19-3012.22"
  wire width 16 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3003.18-3003.22"
  wire width 2 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3013.18-3013.22"
  wire width 2 output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3007.11-3007.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3017.11-3017.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3011.11-3011.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3021.11-3021.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3010.11-3010.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3020.11-3020.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3024.1-3124.10"
module \RAMB16_S18_S36
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3106.17-3106.22"
  wire width 10 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3116.17-3116.22"
  wire width 9 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3111.11-3111.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3121.11-3121.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3107.18-3107.21"
  wire width 16 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3117.18-3117.21"
  wire width 32 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3108.17-3108.21"
  wire width 2 input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3118.17-3118.21"
  wire width 4 input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3104.19-3104.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3114.19-3114.22"
  wire width 32 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3105.18-3105.22"
  wire width 2 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3115.18-3115.22"
  wire width 4 output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3109.11-3109.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3119.11-3119.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3113.11-3113.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3123.11-3123.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3112.11-3112.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3122.11-3122.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1176.1-1264.10"
module \RAMB16_S1_S1
  parameter \INIT_A 1'0
  parameter \INIT_B 1'0
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 1'0
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1249.18-1249.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1257.18-1257.23"
  wire width 14 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1253.11-1253.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1261.11-1261.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1250.17-1250.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1258.17-1258.20"
  wire input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1248.18-1248.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1256.18-1256.21"
  wire output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1251.11-1251.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1259.11-1259.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1255.11-1255.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1263.11-1263.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1254.11-1254.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1262.11-1262.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1546.1-1644.10"
module \RAMB16_S1_S18
  parameter \INIT_A 1'0
  parameter \INIT_B 18'000000000000000000
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1627.18-1627.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1636.17-1636.22"
  wire width 10 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1631.11-1631.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1641.11-1641.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1628.17-1628.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1637.18-1637.21"
  wire width 16 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1638.17-1638.21"
  wire width 2 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1626.18-1626.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1634.19-1634.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1635.18-1635.22"
  wire width 2 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1629.11-1629.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1639.11-1639.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1633.11-1633.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1643.11-1643.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1632.11-1632.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1642.11-1642.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1266.1-1354.10"
module \RAMB16_S1_S2
  parameter \INIT_A 1'0
  parameter \INIT_B 2'00
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 2'00
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1339.18-1339.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1347.18-1347.23"
  wire width 13 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1343.11-1343.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1351.11-1351.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1340.17-1340.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1348.17-1348.20"
  wire width 2 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1338.18-1338.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1346.18-1346.21"
  wire width 2 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1341.11-1341.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1349.11-1349.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1345.11-1345.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1353.11-1353.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1344.11-1344.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1352.11-1352.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1646.1-1744.10"
module \RAMB16_S1_S36
  parameter \INIT_A 1'0
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1727.18-1727.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1736.17-1736.22"
  wire width 9 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1731.11-1731.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1741.11-1741.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1728.17-1728.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1737.18-1737.21"
  wire width 32 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1738.17-1738.21"
  wire width 4 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1726.18-1726.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1734.19-1734.22"
  wire width 32 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1735.18-1735.22"
  wire width 4 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1729.11-1729.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1739.11-1739.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1733.11-1733.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1743.11-1743.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1732.11-1732.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1742.11-1742.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1356.1-1444.10"
module \RAMB16_S1_S4
  parameter \INIT_A 1'0
  parameter \INIT_B 4'0000
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 4'0000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1429.18-1429.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1437.18-1437.23"
  wire width 12 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1433.11-1433.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1441.11-1441.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1430.17-1430.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1438.17-1438.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1428.18-1428.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1436.18-1436.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1431.11-1431.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1439.11-1439.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1435.11-1435.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1443.11-1443.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1434.11-1434.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1442.11-1442.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1446.1-1544.10"
module \RAMB16_S1_S9
  parameter \INIT_A 1'0
  parameter \INIT_B 9'000000000
  parameter \SRVAL_A 1'0
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1527.18-1527.23"
  wire width 14 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1536.18-1536.23"
  wire width 11 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1531.11-1531.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1541.11-1541.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1528.17-1528.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1537.17-1537.20"
  wire width 8 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1538.17-1538.21"
  wire input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1526.18-1526.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1534.18-1534.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1535.18-1535.22"
  wire output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1529.11-1529.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1539.11-1539.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1533.11-1533.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1543.11-1543.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1532.11-1532.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1542.11-1542.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:756.1-832.10"
module \RAMB16_S2
  parameter \INIT 2'00
  parameter \SRVAL 2'00
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:825.18-825.22"
  wire width 13 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:829.11-829.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:826.17-826.19"
  wire width 2 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:824.18-824.20"
  wire width 2 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:827.11-827.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:831.11-831.14"
  wire input 7 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:830.11-830.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2026.1-2124.10"
module \RAMB16_S2_S18
  parameter \INIT_A 2'00
  parameter \INIT_B 18'000000000000000000
  parameter \SRVAL_A 2'00
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2107.18-2107.23"
  wire width 13 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2116.17-2116.22"
  wire width 10 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2111.11-2111.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2121.11-2121.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2108.17-2108.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2117.18-2117.21"
  wire width 16 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2118.17-2118.21"
  wire width 2 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2106.18-2106.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2114.19-2114.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2115.18-2115.22"
  wire width 2 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2109.11-2109.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2119.11-2119.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2113.11-2113.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2123.11-2123.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2112.11-2112.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2122.11-2122.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1746.1-1834.10"
module \RAMB16_S2_S2
  parameter \INIT_A 2'00
  parameter \INIT_B 2'00
  parameter \SRVAL_A 2'00
  parameter \SRVAL_B 2'00
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1819.18-1819.23"
  wire width 13 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1827.18-1827.23"
  wire width 13 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1823.11-1823.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1831.11-1831.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1820.17-1820.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1828.17-1828.20"
  wire width 2 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1818.18-1818.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1826.18-1826.21"
  wire width 2 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1821.11-1821.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1829.11-1829.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1825.11-1825.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1833.11-1833.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1824.11-1824.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1832.11-1832.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2126.1-2224.10"
module \RAMB16_S2_S36
  parameter \INIT_A 2'00
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 2'00
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2207.18-2207.23"
  wire width 13 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2216.17-2216.22"
  wire width 9 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2211.11-2211.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2221.11-2221.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2208.17-2208.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2217.18-2217.21"
  wire width 32 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2218.17-2218.21"
  wire width 4 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2206.18-2206.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2214.19-2214.22"
  wire width 32 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2215.18-2215.22"
  wire width 4 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2209.11-2209.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2219.11-2219.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2213.11-2213.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2223.11-2223.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2212.11-2212.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2222.11-2222.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1836.1-1924.10"
module \RAMB16_S2_S4
  parameter \INIT_A 2'00
  parameter \INIT_B 4'0000
  parameter \SRVAL_A 2'00
  parameter \SRVAL_B 4'0000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1909.18-1909.23"
  wire width 13 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1917.18-1917.23"
  wire width 12 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1913.11-1913.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1921.11-1921.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1910.17-1910.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1918.17-1918.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1908.18-1908.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1916.18-1916.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1911.11-1911.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1919.11-1919.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1915.11-1915.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1923.11-1923.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1914.11-1914.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1922.11-1922.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1926.1-2024.10"
module \RAMB16_S2_S9
  parameter \INIT_A 2'00
  parameter \INIT_B 9'000000000
  parameter \SRVAL_A 2'00
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2007.18-2007.23"
  wire width 13 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2016.18-2016.23"
  wire width 11 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2011.11-2011.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2021.11-2021.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2008.17-2008.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2017.17-2017.20"
  wire width 8 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2018.17-2018.21"
  wire input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2006.18-2006.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2014.18-2014.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2015.18-2015.22"
  wire output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2009.11-2009.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2019.11-2019.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2013.11-2013.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2023.11-2023.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2012.11-2012.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2022.11-2022.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1088.1-1174.10"
module \RAMB16_S36
  parameter \INIT 36'000000000000000000000000000000000000
  parameter \SRVAL 36'000000000000000000000000000000000000
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1166.17-1166.21"
  wire width 9 input 3 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1171.11-1171.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1167.18-1167.20"
  wire width 32 input 4 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1168.17-1168.20"
  wire width 4 input 5 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1164.19-1164.21"
  wire width 32 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1165.18-1165.21"
  wire width 4 output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1169.11-1169.13"
  wire input 6 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1173.11-1173.14"
  wire input 9 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:1172.11-1172.13"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3126.1-3226.10"
module \RAMB16_S36_S36
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3208.17-3208.22"
  wire width 9 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3218.17-3218.22"
  wire width 9 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3213.11-3213.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3223.11-3223.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3209.18-3209.21"
  wire width 32 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3219.18-3219.21"
  wire width 32 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3210.17-3210.21"
  wire width 4 input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3220.17-3220.21"
  wire width 4 input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3206.19-3206.22"
  wire width 32 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3216.19-3216.22"
  wire width 32 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3207.18-3207.22"
  wire width 4 output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3217.18-3217.22"
  wire width 4 output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3211.11-3211.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3221.11-3221.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3215.11-3215.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3225.11-3225.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3214.11-3214.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3224.11-3224.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:834.1-910.10"
module \RAMB16_S4
  parameter \INIT 4'0000
  parameter \SRVAL 4'0000
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:903.18-903.22"
  wire width 12 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:907.11-907.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:904.17-904.19"
  wire width 4 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:902.18-902.20"
  wire width 4 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:905.11-905.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:909.11-909.14"
  wire input 7 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:908.11-908.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2416.1-2514.10"
module \RAMB16_S4_S18
  parameter \INIT_A 4'0000
  parameter \INIT_B 18'000000000000000000
  parameter \SRVAL_A 4'0000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2497.18-2497.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2506.17-2506.22"
  wire width 10 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2501.11-2501.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2511.11-2511.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2498.17-2498.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2507.18-2507.21"
  wire width 16 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2508.17-2508.21"
  wire width 2 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2496.18-2496.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2504.19-2504.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2505.18-2505.22"
  wire width 2 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2499.11-2499.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2509.11-2509.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2503.11-2503.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2513.11-2513.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2502.11-2502.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2512.11-2512.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2516.1-2614.10"
module \RAMB16_S4_S36
  parameter \INIT_A 4'0000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 4'0000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2597.18-2597.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2606.17-2606.22"
  wire width 9 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2601.11-2601.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2611.11-2611.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2598.17-2598.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2607.18-2607.21"
  wire width 32 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2608.17-2608.21"
  wire width 4 input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2596.18-2596.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2604.19-2604.22"
  wire width 32 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2605.18-2605.22"
  wire width 4 output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2599.11-2599.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2609.11-2609.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2603.11-2603.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2613.11-2613.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2602.11-2602.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2612.11-2612.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2226.1-2314.10"
module \RAMB16_S4_S4
  parameter \INIT_A 4'0000
  parameter \INIT_B 4'0000
  parameter \SRVAL_A 4'0000
  parameter \SRVAL_B 4'0000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2299.18-2299.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2307.18-2307.23"
  wire width 12 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2303.11-2303.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2311.11-2311.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2300.17-2300.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2308.17-2308.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2298.18-2298.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2306.18-2306.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2301.11-2301.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2309.11-2309.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2305.11-2305.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2313.11-2313.15"
  wire input 14 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2304.11-2304.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2312.11-2312.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2316.1-2414.10"
module \RAMB16_S4_S9
  parameter \INIT_A 4'0000
  parameter \INIT_B 9'000000000
  parameter \SRVAL_A 4'0000
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2397.18-2397.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2406.18-2406.23"
  wire width 11 input 10 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2401.11-2401.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2411.11-2411.15"
  wire input 14 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2398.17-2398.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2407.17-2407.20"
  wire width 8 input 11 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2408.17-2408.21"
  wire input 12 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2396.18-2396.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2404.18-2404.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2405.18-2405.22"
  wire output 9 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2399.11-2399.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2409.11-2409.14"
  wire input 13 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2403.11-2403.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2413.11-2413.15"
  wire input 16 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2402.11-2402.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2412.11-2412.14"
  wire input 15 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:912.1-998.10"
module \RAMB16_S9
  parameter \INIT 9'000000000
  parameter \SRVAL 9'000000000
  parameter \WRITE_MODE "WRITE_FIRST"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:990.18-990.22"
  wire width 11 input 3 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:995.11-995.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:991.17-991.19"
  wire width 8 input 4 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:992.17-992.20"
  wire input 5 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:988.18-988.20"
  wire width 8 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:989.18-989.21"
  wire output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:993.11-993.13"
  wire input 6 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:997.11-997.14"
  wire input 9 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:996.11-996.13"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2718.1-2818.10"
module \RAMB16_S9_S18
  parameter \INIT_A 9'000000000
  parameter \INIT_B 18'000000000000000000
  parameter \SRVAL_A 9'000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2800.18-2800.23"
  wire width 11 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2810.17-2810.22"
  wire width 10 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2805.11-2805.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2815.11-2815.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2801.17-2801.20"
  wire width 8 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2811.18-2811.21"
  wire width 16 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2802.17-2802.21"
  wire input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2812.17-2812.21"
  wire width 2 input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2798.18-2798.21"
  wire width 8 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2808.19-2808.22"
  wire width 16 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2799.18-2799.22"
  wire output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2809.18-2809.22"
  wire width 2 output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2803.11-2803.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2813.11-2813.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2807.11-2807.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2817.11-2817.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2806.11-2806.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2816.11-2816.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2820.1-2920.10"
module \RAMB16_S9_S36
  parameter \INIT_A 9'000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \SRVAL_A 9'000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2902.18-2902.23"
  wire width 11 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2912.17-2912.22"
  wire width 9 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2907.11-2907.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2917.11-2917.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2903.17-2903.20"
  wire width 8 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2913.18-2913.21"
  wire width 32 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2904.17-2904.21"
  wire input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2914.17-2914.21"
  wire width 4 input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2900.18-2900.21"
  wire width 8 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2910.19-2910.22"
  wire width 32 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2901.18-2901.22"
  wire output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2911.18-2911.22"
  wire width 4 output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2905.11-2905.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2915.11-2915.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2909.11-2909.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2919.11-2919.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2908.11-2908.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2918.11-2918.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2616.1-2716.10"
module \RAMB16_S9_S9
  parameter \INIT_A 9'000000000
  parameter \INIT_B 9'000000000
  parameter \SRVAL_A 9'000000000
  parameter \SRVAL_B 9'000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2698.18-2698.23"
  wire width 11 input 3 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2708.18-2708.23"
  wire width 11 input 12 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2703.11-2703.15"
  wire input 7 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2713.11-2713.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2699.17-2699.20"
  wire width 8 input 4 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2709.17-2709.20"
  wire width 8 input 13 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2700.17-2700.21"
  wire input 5 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2710.17-2710.21"
  wire input 14 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2696.18-2696.21"
  wire width 8 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2706.18-2706.21"
  wire width 8 output 10 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2697.18-2697.22"
  wire output 2 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2707.18-2707.22"
  wire output 11 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2701.11-2701.14"
  wire input 6 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2711.11-2711.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2705.11-2705.15"
  wire input 9 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2715.11-2715.15"
  wire input 18 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2704.11-2704.14"
  wire input 8 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:2714.11-2714.14"
  wire input 17 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4393.1-4503.10"
module \RAMB18
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_MODE "SAFE"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4495.18-4495.23"
  wire width 14 input 13 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4496.18-4496.23"
  wire width 14 input 14 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4487.11-4487.15"
  wire input 6 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4492.11-4492.15"
  wire input 10 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4497.18-4497.21"
  wire width 16 input 15 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4498.18-4498.21"
  wire width 16 input 16 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4499.17-4499.21"
  wire width 2 input 17 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4500.17-4500.21"
  wire width 2 input 18 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4481.19-4481.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4482.19-4482.22"
  wire width 16 output 2 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4483.18-4483.22"
  wire width 2 output 3 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4484.18-4484.22"
  wire width 2 output 4 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4485.11-4485.14"
  wire input 5 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4490.11-4490.14"
  wire input 9 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4489.11-4489.17"
  wire input 8 \REGCEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4494.11-4494.17"
  wire input 12 \REGCEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4488.11-4488.15"
  wire input 7 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4493.11-4493.15"
  wire input 11 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4501.17-4501.20"
  wire width 2 input 19 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4502.17-4502.20"
  wire width 2 input 20 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3952.1-4128.10"
module \RAMB18E1
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_MODE "TDP"
  parameter \RDADDR_COLLISION_HWCONFIG "DELAYED_WRITE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3973.18-3973.29"
  wire width 14 input 11 \ADDRARDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3974.18-3974.29"
  wire width 14 input 12 \ADDRBWRADDR
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3955.11-3955.20"
  wire input 1 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3958.11-3958.20"
  wire input 2 \CLKBWRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3975.18-3975.23"
  wire width 16 input 13 \DIADI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3976.18-3976.23"
  wire width 16 input 14 \DIBDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3977.17-3977.24"
  wire width 2 input 15 \DIPADIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3978.17-3978.24"
  wire width 2 input 16 \DIPBDIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3981.19-3981.24"
  wire width 16 output 19 \DOADO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3982.19-3982.24"
  wire width 16 output 20 \DOBDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3983.18-3983.25"
  wire width 2 output 21 \DOPADOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3984.18-3984.25"
  wire width 2 output 22 \DOPBDOP
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3960.11-3960.18"
  wire input 3 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3962.11-3962.18"
  wire input 4 \ENBWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3963.11-3963.22"
  wire input 5 \REGCEAREGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3964.11-3964.17"
  wire input 6 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3966.11-3966.24"
  wire input 7 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3968.11-3968.18"
  wire input 8 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3970.11-3970.24"
  wire input 9 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3972.11-3972.18"
  wire input 10 \RSTREGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3979.17-3979.20"
  wire width 2 input 17 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:3980.17-3980.22"
  wire width 4 input 18 \WEBWE
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4088.9-4088.53"
  cell $specrule $specify$517
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 14
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 566
    parameter signed \T_LIMIT_MIN 566
    parameter signed \T_LIMIT_TYP 566
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \ADDRARDADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4090.9-4090.53"
  cell $specrule $specify$518
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 14
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 566
    parameter signed \T_LIMIT_MIN 566
    parameter signed \T_LIMIT_TYP 566
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \ADDRBWRADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4092.9-4092.45"
  cell $specrule $specify$519
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 2
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 532
    parameter signed \T_LIMIT_MIN 532
    parameter signed \T_LIMIT_TYP 532
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \WEA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4094.9-4094.47"
  cell $specrule $specify$520
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 4
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 532
    parameter signed \T_LIMIT_MIN 532
    parameter signed \T_LIMIT_TYP 532
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \WEBWE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4096.9-4096.53"
  cell $specrule $specify$521
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 360
    parameter signed \T_LIMIT_MIN 360
    parameter signed \T_LIMIT_TYP 360
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \REGCEAREGCE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4098.9-4098.55"
  cell $specrule $specify$522
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 342
    parameter signed \T_LIMIT_MIN 342
    parameter signed \T_LIMIT_TYP 342
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \RSTREGARSTREG
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4100.9-4100.48"
  cell $specrule $specify$523
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 360
    parameter signed \T_LIMIT_MIN 360
    parameter signed \T_LIMIT_TYP 360
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \REGCEB
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4102.9-4102.49"
  cell $specrule $specify$524
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 342
    parameter signed \T_LIMIT_MIN 342
    parameter signed \T_LIMIT_TYP 342
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \RSTREGB
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4104.9-4104.47"
  cell $specrule $specify$525
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \DIADI
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4106.9-4106.47"
  cell $specrule $specify$526
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \DIBDI
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4108.9-4108.49"
  cell $specrule $specify$527
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 2
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \DIPADIP
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4110.9-4110.49"
  cell $specrule $specify$528
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 2
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \DIPBDIP
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4112.9-4112.69"
  cell $specify3 $specify$529
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 16'x
    connect \DST \DOADO
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4114.9-4114.70"
  cell $specify3 $specify$530
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 2
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 2'x
    connect \DST \DOPADOP
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4116.9-4116.68"
  cell $specify3 $specify$531
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 16'x
    connect \DST \DOADO
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4118.9-4118.69"
  cell $specify3 $specify$532
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 2
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 2'x
    connect \DST \DOPADOP
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4120.9-4120.69"
  cell $specify3 $specify$533
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 16'x
    connect \DST \DOBDO
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4122.9-4122.70"
  cell $specify3 $specify$534
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 2
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 2'x
    connect \DST \DOPBDOP
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4124.9-4124.68"
  cell $specify3 $specify$535
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 16
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 16'x
    connect \DST \DOBDO
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4126.9-4126.69"
  cell $specify3 $specify$536
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 2
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 2'x
    connect \DST \DOPBDOP
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5206.1-5364.10"
module \RAMB18E2
  parameter \CASCADE_ORDER_A "NONE"
  parameter \CASCADE_ORDER_B "NONE"
  parameter \CLOCK_DOMAINS "INDEPENDENT"
  parameter \DOA_REG 1
  parameter \DOB_REG 1
  parameter \ENADDRENA "FALSE"
  parameter \ENADDRENB "FALSE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  parameter \RDADDRCHANGEA "FALSE"
  parameter \RDADDRCHANGEB "FALSE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SLEEP_ASYNC "FALSE"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "NO_CHANGE"
  parameter \WRITE_MODE_B "NO_CHANGE"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5319.18-5319.29"
  wire width 14 input 9 \ADDRARDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5320.18-5320.29"
  wire width 14 input 10 \ADDRBWRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5321.11-5321.18"
  wire input 11 \ADDRENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5322.11-5322.18"
  wire input 12 \ADDRENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5323.11-5323.20"
  wire input 13 \CASDIMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5324.11-5324.20"
  wire input 14 \CASDIMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5325.18-5325.25"
  wire width 16 input 15 \CASDINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5326.18-5326.25"
  wire width 16 input 16 \CASDINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5327.17-5327.25"
  wire width 2 input 17 \CASDINPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5328.17-5328.25"
  wire width 2 input 18 \CASDINPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5329.11-5329.20"
  wire input 19 \CASDOMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5330.11-5330.20"
  wire input 20 \CASDOMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5331.11-5331.23"
  wire input 21 \CASDOMUXEN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5332.11-5332.23"
  wire input 22 \CASDOMUXEN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5311.19-5311.27"
  wire width 16 output 1 \CASDOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5312.19-5312.27"
  wire width 16 output 2 \CASDOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5313.18-5313.27"
  wire width 2 output 3 \CASDOUTPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5314.18-5314.27"
  wire width 2 output 4 \CASDOUTPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5333.11-5333.23"
  wire input 23 \CASOREGIMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5334.11-5334.23"
  wire input 24 \CASOREGIMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5335.11-5335.26"
  wire input 25 \CASOREGIMUXEN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5336.11-5336.26"
  wire input 26 \CASOREGIMUXEN_B
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5339.11-5339.20"
  wire input 27 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5342.11-5342.20"
  wire input 28 \CLKBWRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5343.18-5343.25"
  wire width 16 input 29 \DINADIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5344.18-5344.25"
  wire width 16 input 30 \DINBDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5345.17-5345.26"
  wire width 2 input 31 \DINPADINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5346.17-5346.26"
  wire width 2 input 32 \DINPBDINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5315.19-5315.28"
  wire width 16 output 5 \DOUTADOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5316.19-5316.28"
  wire width 16 output 6 \DOUTBDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5317.18-5317.29"
  wire width 2 output 7 \DOUTPADOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5318.18-5318.29"
  wire width 2 output 8 \DOUTPBDOUTP
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5348.11-5348.18"
  wire input 33 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5350.11-5350.18"
  wire input 34 \ENBWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5351.11-5351.22"
  wire input 35 \REGCEAREGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5352.11-5352.17"
  wire input 36 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5354.11-5354.24"
  wire input 37 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5356.11-5356.18"
  wire input 38 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5358.11-5358.24"
  wire input 39 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5360.11-5360.18"
  wire input 40 \RSTREGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5361.11-5361.16"
  wire input 41 \SLEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5362.17-5362.20"
  wire width 2 input 42 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5363.17-5363.22"
  wire width 4 input 43 \WEBWE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4699.1-4793.10"
module \RAMB18SDP
  parameter \DO_REG 0
  parameter \INIT 36'000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_MODE "SAFE"
  parameter \SRVAL 36'000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4790.18-4790.20"
  wire width 32 input 11 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4791.17-4791.20"
  wire width 4 input 12 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4778.19-4778.21"
  wire width 32 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4779.18-4779.21"
  wire width 4 output 2 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4789.17-4789.23"
  wire width 9 input 10 \RDADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4781.11-4781.16"
  wire input 3 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4782.11-4782.15"
  wire input 4 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4783.11-4783.16"
  wire input 5 \REGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4784.11-4784.14"
  wire input 6 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4792.17-4792.19"
  wire width 4 input 13 \WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4788.17-4788.23"
  wire width 9 input 9 \WRADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4786.11-4786.16"
  wire input 7 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4787.11-4787.15"
  wire input 8 \WREN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4257.1-4272.10"
module \RAMB32_S64_ECC
  parameter \DO_REG 0
  parameter \SIM_COLLISION_CHECK "ALL"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4269.18-4269.20"
  wire width 64 input 8 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4261.19-4261.21"
  wire width 64 output 2 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4270.17-4270.23"
  wire width 9 input 9 \RDADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4263.11-4263.16"
  wire input 3 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4264.11-4264.15"
  wire input 4 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4265.11-4265.14"
  wire input 5 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4260.18-4260.24"
  wire width 2 output 1 \STATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4271.17-4271.23"
  wire width 9 input 10 \WRADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4267.11-4267.16"
  wire input 6 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4268.11-4268.15"
  wire input 7 \WREN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4505.1-4697.10"
module \RAMB36
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_40 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_41 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_42 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_43 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_44 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_45 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_46 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_47 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_48 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_49 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_50 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_51 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_52 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_53 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_54 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_55 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_56 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_57 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_58 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_59 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_60 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_61 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_62 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_63 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_64 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_65 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_66 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_67 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_68 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_69 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_70 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_71 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_72 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_73 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_74 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_75 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_76 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_77 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_78 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_79 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_EXTENSION_A "NONE"
  parameter \RAM_EXTENSION_B "NONE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_MODE "SAFE"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4689.18-4689.23"
  wire width 16 input 21 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4690.18-4690.23"
  wire width 16 input 22 \ADDRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4679.11-4679.24"
  wire input 12 \CASCADEINLATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4686.11-4686.24"
  wire input 18 \CASCADEINLATB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4680.11-4680.24"
  wire input 13 \CASCADEINREGA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4687.11-4687.24"
  wire input 19 \CASCADEINREGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4667.12-4667.26"
  wire output 1 \CASCADEOUTLATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4669.12-4669.26"
  wire output 3 \CASCADEOUTLATB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4668.12-4668.26"
  wire output 2 \CASCADEOUTREGA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4670.12-4670.26"
  wire output 4 \CASCADEOUTREGB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4677.11-4677.15"
  wire input 10 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4684.11-4684.15"
  wire input 16 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4691.18-4691.21"
  wire width 32 input 23 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4692.18-4692.21"
  wire width 32 input 24 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4693.17-4693.21"
  wire width 4 input 25 \DIPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4694.17-4694.21"
  wire width 4 input 26 \DIPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4671.19-4671.22"
  wire width 32 output 5 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4672.19-4672.22"
  wire width 32 output 6 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4673.18-4673.22"
  wire width 4 output 7 \DOPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4674.18-4674.22"
  wire width 4 output 8 \DOPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4675.11-4675.14"
  wire input 9 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4682.11-4682.14"
  wire input 15 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4681.11-4681.17"
  wire input 14 \REGCEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4688.11-4688.17"
  wire input 20 \REGCEB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4678.11-4678.15"
  wire input 11 \SSRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4685.11-4685.15"
  wire input 17 \SSRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4695.17-4695.20"
  wire width 4 input 27 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4696.17-4696.20"
  wire width 4 input 28 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4130.1-4392.10"
module \RAMB36E1
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_40 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_41 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_42 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_43 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_44 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_45 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_46 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_47 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_48 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_49 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_50 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_51 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_52 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_53 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_54 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_55 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_56 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_57 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_58 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_59 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_60 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_61 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_62 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_63 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_64 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_65 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_66 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_67 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_68 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_69 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_70 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_71 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_72 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_73 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_74 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_75 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_76 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_77 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_78 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_79 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_EXTENSION_A "NONE"
  parameter \RAM_EXTENSION_B "NONE"
  parameter \RAM_MODE "TDP"
  parameter \RDADDR_COLLISION_HWCONFIG "DELAYED_WRITE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4165.18-4165.29"
  wire width 16 input 25 \ADDRARDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4166.18-4166.29"
  wire width 16 input 26 \ADDRBWRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4150.11-4150.21"
  wire input 15 \CASCADEINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4161.11-4161.21"
  wire input 21 \CASCADEINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4131.12-4131.23"
  wire output 1 \CASCADEOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4132.12-4132.23"
  wire output 2 \CASCADEOUTB
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4145.11-4145.20"
  wire input 12 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4156.11-4156.20"
  wire input 18 \CLKBWRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4140.12-4140.19"
  wire output 10 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4167.18-4167.23"
  wire width 32 input 27 \DIADI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4168.18-4168.23"
  wire width 32 input 28 \DIBDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4169.17-4169.24"
  wire width 4 input 29 \DIPADIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4170.17-4170.24"
  wire width 4 input 30 \DIPBDIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4133.19-4133.24"
  wire width 32 output 3 \DOADO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4134.19-4134.24"
  wire width 32 output 4 \DOBDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4135.18-4135.25"
  wire width 4 output 5 \DOPADOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4136.18-4136.25"
  wire width 4 output 6 \DOPBDOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4137.18-4137.27"
  wire width 8 output 7 \ECCPARITY
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4142.11-4142.18"
  wire input 11 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4153.11-4153.18"
  wire input 17 \ENBWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4163.11-4163.24"
  wire input 23 \INJECTDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4164.11-4164.24"
  wire input 24 \INJECTSBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4138.18-4138.27"
  wire width 9 output 8 \RDADDRECC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4151.11-4151.22"
  wire input 16 \REGCEAREGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4162.11-4162.17"
  wire input 22 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4147.11-4147.24"
  wire input 13 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4158.11-4158.18"
  wire input 19 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4149.11-4149.24"
  wire input 14 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4160.11-4160.18"
  wire input 20 \RSTREGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4139.12-4139.19"
  wire output 9 \SBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4171.17-4171.20"
  wire width 4 input 31 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4172.17-4172.22"
  wire width 8 input 32 \WEBWE
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4352.9-4352.53"
  cell $specrule $specify$537
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 566
    parameter signed \T_LIMIT_MIN 566
    parameter signed \T_LIMIT_TYP 566
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \ADDRARDADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4354.9-4354.53"
  cell $specrule $specify$538
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 16
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 566
    parameter signed \T_LIMIT_MIN 566
    parameter signed \T_LIMIT_TYP 566
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \ADDRBWRADDR
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4356.9-4356.45"
  cell $specrule $specify$539
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 4
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 532
    parameter signed \T_LIMIT_MIN 532
    parameter signed \T_LIMIT_TYP 532
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \WEA
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4358.9-4358.47"
  cell $specrule $specify$540
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 8
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 532
    parameter signed \T_LIMIT_MIN 532
    parameter signed \T_LIMIT_TYP 532
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \WEBWE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4360.9-4360.53"
  cell $specrule $specify$541
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 360
    parameter signed \T_LIMIT_MIN 360
    parameter signed \T_LIMIT_TYP 360
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \REGCEAREGCE
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4362.9-4362.55"
  cell $specrule $specify$542
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 342
    parameter signed \T_LIMIT_MIN 342
    parameter signed \T_LIMIT_TYP 342
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \RSTREGARSTREG
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4364.9-4364.48"
  cell $specrule $specify$543
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 360
    parameter signed \T_LIMIT_MIN 360
    parameter signed \T_LIMIT_TYP 360
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \REGCEB
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4366.9-4366.49"
  cell $specrule $specify$544
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 1
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 342
    parameter signed \T_LIMIT_MIN 342
    parameter signed \T_LIMIT_TYP 342
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \RSTREGB
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4368.9-4368.47"
  cell $specrule $specify$545
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 32
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \DIADI
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4370.9-4370.47"
  cell $specrule $specify$546
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 32
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \DIBDI
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4372.9-4372.49"
  cell $specrule $specify$547
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 4
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKARDCLK
    connect \DST_EN 1'1
    connect \SRC \DIPADIP
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4374.9-4374.49"
  cell $specrule $specify$548
    parameter \DST_PEN 1'1
    parameter \DST_POL 1'1
    parameter \DST_WIDTH 1
    parameter \SRC_PEN 1'0
    parameter \SRC_POL 1'0
    parameter \SRC_WIDTH 4
    parameter \TYPE "$setup"
    parameter signed \T_LIMIT2_MAX 0
    parameter signed \T_LIMIT2_MIN 0
    parameter signed \T_LIMIT2_TYP 0
    parameter signed \T_LIMIT_MAX 737
    parameter signed \T_LIMIT_MIN 737
    parameter signed \T_LIMIT_TYP 737
    connect \DST \CLKBWRCLK
    connect \DST_EN 1'1
    connect \SRC \DIPBDIP
    connect \SRC_EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4376.9-4376.69"
  cell $specify3 $specify$549
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 32
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 32'x
    connect \DST \DOADO
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4378.9-4378.70"
  cell $specify3 $specify$550
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 4
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 4'x
    connect \DST \DOPADOP
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4380.9-4380.68"
  cell $specify3 $specify$551
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 32
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 32'x
    connect \DST \DOADO
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4382.9-4382.69"
  cell $specify3 $specify$552
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 4
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 4'x
    connect \DST \DOPADOP
    connect \EN 1'0
    connect \SRC \CLKARDCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4384.9-4384.69"
  cell $specify3 $specify$553
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 32
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 32'x
    connect \DST \DOBDO
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4386.9-4386.70"
  cell $specify3 $specify$554
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 4
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 2454
    parameter signed \T_FALL_MIN 2454
    parameter signed \T_FALL_TYP 2454
    parameter signed \T_RISE_MAX 2454
    parameter signed \T_RISE_MIN 2454
    parameter signed \T_RISE_TYP 2454
    connect \DAT 4'x
    connect \DST \DOPBDOP
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4388.9-4388.68"
  cell $specify3 $specify$555
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 32
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 32'x
    connect \DST \DOBDO
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:4390.9-4390.69"
  cell $specify3 $specify$556
    parameter \DAT_DST_PEN 1'0
    parameter \DAT_DST_POL 1'0
    parameter \DST_WIDTH 4
    parameter \EDGE_EN 1'1
    parameter \EDGE_POL 1'1
    parameter \FULL 1'0
    parameter \SRC_DST_PEN 1'0
    parameter \SRC_DST_POL 1'0
    parameter \SRC_WIDTH 1
    parameter signed \T_FALL_MAX 882
    parameter signed \T_FALL_MIN 882
    parameter signed \T_FALL_TYP 882
    parameter signed \T_RISE_MAX 882
    parameter signed \T_RISE_MIN 882
    parameter signed \T_RISE_TYP 882
    connect \DAT 4'x
    connect \DST \DOPBDOP
    connect \EN 1'0
    connect \SRC \CLKBWRCLK
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5366.1-5610.10"
module \RAMB36E2
  parameter \CASCADE_ORDER_A "NONE"
  parameter \CASCADE_ORDER_B "NONE"
  parameter \CLOCK_DOMAINS "INDEPENDENT"
  parameter \DOA_REG 1
  parameter \DOB_REG 1
  parameter \ENADDRENA "FALSE"
  parameter \ENADDRENB "FALSE"
  parameter \EN_ECC_PIPE "FALSE"
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_40 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_41 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_42 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_43 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_44 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_45 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_46 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_47 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_48 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_49 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_50 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_51 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_52 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_53 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_54 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_55 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_56 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_57 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_58 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_59 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_60 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_61 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_62 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_63 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_64 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_65 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_66 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_67 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_68 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_69 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_70 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_71 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_72 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_73 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_74 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_75 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_76 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_77 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_78 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_79 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  parameter \RDADDRCHANGEA "FALSE"
  parameter \RDADDRCHANGEB "FALSE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SLEEP_ASYNC "FALSE"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "NO_CHANGE"
  parameter \WRITE_MODE_B "NO_CHANGE"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5560.18-5560.29"
  wire width 15 input 15 \ADDRARDADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5561.18-5561.29"
  wire width 15 input 16 \ADDRBWRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5562.11-5562.18"
  wire input 17 \ADDRENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5563.11-5563.18"
  wire input 18 \ADDRENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5564.11-5564.20"
  wire input 19 \CASDIMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5565.11-5565.20"
  wire input 20 \CASDIMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5566.18-5566.25"
  wire width 32 input 21 \CASDINA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5567.18-5567.25"
  wire width 32 input 22 \CASDINB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5568.17-5568.25"
  wire width 4 input 23 \CASDINPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5569.17-5569.25"
  wire width 4 input 24 \CASDINPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5570.11-5570.20"
  wire input 25 \CASDOMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5571.11-5571.20"
  wire input 26 \CASDOMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5572.11-5572.23"
  wire input 27 \CASDOMUXEN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5573.11-5573.23"
  wire input 28 \CASDOMUXEN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5546.19-5546.27"
  wire width 32 output 1 \CASDOUTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5547.19-5547.27"
  wire width 32 output 2 \CASDOUTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5548.18-5548.27"
  wire width 4 output 3 \CASDOUTPA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5549.18-5549.27"
  wire width 4 output 4 \CASDOUTPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5574.11-5574.23"
  wire input 29 \CASINDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5575.11-5575.23"
  wire input 30 \CASINSBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5576.11-5576.23"
  wire input 31 \CASOREGIMUXA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5577.11-5577.23"
  wire input 32 \CASOREGIMUXB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5578.11-5578.26"
  wire input 33 \CASOREGIMUXEN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5579.11-5579.26"
  wire input 34 \CASOREGIMUXEN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5550.12-5550.25"
  wire output 5 \CASOUTDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5551.12-5551.25"
  wire output 6 \CASOUTSBITERR
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5582.11-5582.20"
  wire input 35 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5585.11-5585.20"
  wire input 36 \CLKBWRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5552.12-5552.19"
  wire output 7 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5586.18-5586.25"
  wire width 32 input 37 \DINADIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5587.18-5587.25"
  wire width 32 input 38 \DINBDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5588.17-5588.26"
  wire width 4 input 39 \DINPADINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5589.17-5589.26"
  wire width 4 input 40 \DINPBDINP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5553.19-5553.28"
  wire width 32 output 8 \DOUTADOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5554.19-5554.28"
  wire width 32 output 9 \DOUTBDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5555.18-5555.29"
  wire width 4 output 10 \DOUTPADOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5556.18-5556.29"
  wire width 4 output 11 \DOUTPBDOUTP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5557.18-5557.27"
  wire width 8 output 12 \ECCPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5590.11-5590.20"
  wire input 41 \ECCPIPECE
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5592.11-5592.18"
  wire input 42 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5594.11-5594.18"
  wire input 43 \ENBWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5595.11-5595.24"
  wire input 44 \INJECTDBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5596.11-5596.24"
  wire input 45 \INJECTSBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5558.18-5558.27"
  wire width 9 output 13 \RDADDRECC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5597.11-5597.22"
  wire input 46 \REGCEAREGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5598.11-5598.17"
  wire input 47 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5600.11-5600.24"
  wire input 48 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5602.11-5602.18"
  wire input 49 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5604.11-5604.24"
  wire input 50 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5606.11-5606.18"
  wire input 51 \RSTREGB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5559.12-5559.19"
  wire output 14 \SBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5607.11-5607.16"
  wire input 52 \SLEEP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5608.17-5608.20"
  wire width 4 input 53 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5609.17-5609.22"
  wire width 8 input 54 \WEBWE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4795.1-4967.10"
module \RAMB36SDP
  parameter \DO_REG 0
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_SCRUB "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \INIT 72'000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_40 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_41 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_42 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_43 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_44 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_45 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_46 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_47 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_48 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_49 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_50 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_51 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_52 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_53 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_54 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_55 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_56 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_57 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_58 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_59 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_60 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_61 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_62 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_63 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_64 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_65 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_66 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_67 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_68 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_69 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_70 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_71 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_72 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_73 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_74 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_75 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_76 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_77 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_78 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_79 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_MODE "SAFE"
  parameter \SRVAL 72'000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4949.12-4949.19"
  wire output 1 \DBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4964.18-4964.20"
  wire width 64 input 14 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4965.17-4965.20"
  wire width 8 input 15 \DIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4951.19-4951.21"
  wire width 64 output 3 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4952.18-4952.21"
  wire width 8 output 4 \DOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4953.18-4953.27"
  wire width 8 output 5 \ECCPARITY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4963.17-4963.23"
  wire width 9 input 13 \RDADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4955.11-4955.16"
  wire input 6 \RDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4956.11-4956.15"
  wire input 7 \RDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4957.11-4957.16"
  wire input 8 \REGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4950.12-4950.19"
  wire output 2 \SBITERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4958.11-4958.14"
  wire input 9 \SSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4966.17-4966.19"
  wire width 8 input 16 \WE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4962.17-4962.23"
  wire width 9 input 12 \WRADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4960.11-4960.16"
  wire input 10 \WRCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4961.11-4961.15"
  wire input 11 \WREN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:3.1-28.10"
module \RAMB4_S1
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:21.18-21.22"
  wire width 12 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:25.11-25.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:22.17-22.19"
  wire input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:20.18-20.20"
  wire output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:23.11-23.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27.11-27.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26.11-26.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:111.1-136.10"
module \RAMB4_S16
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:129.17-129.21"
  wire width 8 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:133.11-133.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:130.18-130.20"
  wire width 16 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:128.19-128.21"
  wire width 16 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:131.11-131.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:135.11-135.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:134.11-134.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:642.1-676.10"
module \RAMB4_S16_S16
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:661.17-661.22"
  wire width 8 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:669.17-669.22"
  wire width 8 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:665.11-665.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:673.11-673.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:662.18-662.21"
  wire width 16 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:670.18-670.21"
  wire width 16 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:660.19-660.22"
  wire width 16 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:668.19-668.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:663.11-663.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:671.11-671.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:667.11-667.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:675.11-675.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:666.11-666.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:674.11-674.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:138.1-172.10"
module \RAMB4_S1_S1
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:157.18-157.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:165.18-165.23"
  wire width 12 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:161.11-161.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:169.11-169.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:158.17-158.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:166.17-166.20"
  wire input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:156.18-156.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:164.18-164.21"
  wire output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:159.11-159.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:167.11-167.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:163.11-163.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:171.11-171.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:162.11-162.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:170.11-170.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:282.1-316.10"
module \RAMB4_S1_S16
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:301.18-301.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:309.17-309.22"
  wire width 8 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:305.11-305.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:313.11-313.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:302.17-302.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:310.18-310.21"
  wire width 16 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:300.18-300.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:308.19-308.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:303.11-303.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:311.11-311.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:307.11-307.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:315.11-315.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:306.11-306.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:314.11-314.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:174.1-208.10"
module \RAMB4_S1_S2
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:193.18-193.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:201.18-201.23"
  wire width 11 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:197.11-197.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:205.11-205.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:194.17-194.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:202.17-202.20"
  wire width 2 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:192.18-192.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:200.18-200.21"
  wire width 2 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:195.11-195.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:203.11-203.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:199.11-199.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:207.11-207.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:198.11-198.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:206.11-206.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:210.1-244.10"
module \RAMB4_S1_S4
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:229.18-229.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:237.17-237.22"
  wire width 10 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:233.11-233.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:241.11-241.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:230.17-230.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:238.17-238.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:228.18-228.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:236.18-236.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:231.11-231.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:239.11-239.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:235.11-235.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:243.11-243.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:234.11-234.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:242.11-242.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:246.1-280.10"
module \RAMB4_S1_S8
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:265.18-265.23"
  wire width 12 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:273.17-273.22"
  wire width 9 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:269.11-269.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:277.11-277.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:266.17-266.20"
  wire input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:274.17-274.20"
  wire width 8 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:264.18-264.21"
  wire output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:272.18-272.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:267.11-267.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:275.11-275.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:271.11-271.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:279.11-279.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:270.11-270.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:278.11-278.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:30.1-55.10"
module \RAMB4_S2
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:48.18-48.22"
  wire width 11 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:52.11-52.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:49.17-49.19"
  wire width 2 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:47.18-47.20"
  wire width 2 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:50.11-50.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:54.11-54.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:53.11-53.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:426.1-460.10"
module \RAMB4_S2_S16
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:445.18-445.23"
  wire width 11 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:453.17-453.22"
  wire width 8 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:449.11-449.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:457.11-457.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:446.17-446.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:454.18-454.21"
  wire width 16 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:444.18-444.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:452.19-452.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:447.11-447.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:455.11-455.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:451.11-451.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:459.11-459.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:450.11-450.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:458.11-458.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:318.1-352.10"
module \RAMB4_S2_S2
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:337.18-337.23"
  wire width 11 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:345.18-345.23"
  wire width 11 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:341.11-341.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:349.11-349.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:338.17-338.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:346.17-346.20"
  wire width 2 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:336.18-336.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:344.18-344.21"
  wire width 2 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:339.11-339.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:347.11-347.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:343.11-343.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:351.11-351.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:342.11-342.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:350.11-350.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:354.1-388.10"
module \RAMB4_S2_S4
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:373.18-373.23"
  wire width 11 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:381.17-381.22"
  wire width 10 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:377.11-377.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:385.11-385.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:374.17-374.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:382.17-382.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:372.18-372.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:380.18-380.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:375.11-375.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:383.11-383.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:379.11-379.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:387.11-387.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:378.11-378.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:386.11-386.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:390.1-424.10"
module \RAMB4_S2_S8
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:409.18-409.23"
  wire width 11 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:417.17-417.22"
  wire width 9 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:413.11-413.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:421.11-421.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:410.17-410.20"
  wire width 2 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:418.17-418.20"
  wire width 8 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:408.18-408.21"
  wire width 2 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:416.18-416.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:411.11-411.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:419.11-419.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:415.11-415.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:423.11-423.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:414.11-414.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:422.11-422.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:57.1-82.10"
module \RAMB4_S4
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:75.17-75.21"
  wire width 10 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:79.11-79.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:76.17-76.19"
  wire width 4 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:74.18-74.20"
  wire width 4 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:77.11-77.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:81.11-81.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:80.11-80.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:534.1-568.10"
module \RAMB4_S4_S16
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:553.17-553.22"
  wire width 10 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:561.17-561.22"
  wire width 8 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:557.11-557.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:565.11-565.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:554.17-554.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:562.18-562.21"
  wire width 16 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:552.18-552.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:560.19-560.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:555.11-555.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:563.11-563.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:559.11-559.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:567.11-567.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:558.11-558.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:566.11-566.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:462.1-496.10"
module \RAMB4_S4_S4
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:481.17-481.22"
  wire width 10 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:489.17-489.22"
  wire width 10 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:485.11-485.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:493.11-493.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:482.17-482.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:490.17-490.20"
  wire width 4 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:480.18-480.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:488.18-488.21"
  wire width 4 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:483.11-483.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:491.11-491.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:487.11-487.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:495.11-495.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:486.11-486.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:494.11-494.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:498.1-532.10"
module \RAMB4_S4_S8
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:517.17-517.22"
  wire width 10 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:525.17-525.22"
  wire width 9 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:521.11-521.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:529.11-529.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:518.17-518.20"
  wire width 4 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:526.17-526.20"
  wire width 8 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:516.18-516.21"
  wire width 4 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:524.18-524.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:519.11-519.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:527.11-527.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:523.11-523.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:531.11-531.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:522.11-522.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:530.11-530.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:84.1-109.10"
module \RAMB4_S8
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:102.17-102.21"
  wire width 9 input 2 \ADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:106.11-106.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:103.17-103.19"
  wire width 8 input 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:101.18-101.20"
  wire width 8 output 1 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:104.11-104.13"
  wire input 4 \EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:108.11-108.14"
  wire input 7 \RST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:107.11-107.13"
  wire input 6 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:606.1-640.10"
module \RAMB4_S8_S16
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:625.17-625.22"
  wire width 9 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:633.17-633.22"
  wire width 8 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:629.11-629.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:637.11-637.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:626.17-626.20"
  wire width 8 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:634.18-634.21"
  wire width 16 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:624.18-624.21"
  wire width 8 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:632.19-632.22"
  wire width 16 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:627.11-627.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:635.11-635.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:631.11-631.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:639.11-639.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:630.11-630.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:638.11-638.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:570.1-604.10"
module \RAMB4_S8_S8
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:589.17-589.22"
  wire width 9 input 2 \ADDRA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:597.17-597.22"
  wire width 9 input 9 \ADDRB
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:593.11-593.15"
  wire input 5 \CLKA
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:601.11-601.15"
  wire input 12 \CLKB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:590.17-590.20"
  wire width 8 input 3 \DIA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:598.17-598.20"
  wire width 8 input 10 \DIB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:588.18-588.21"
  wire width 8 output 1 \DOA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:596.18-596.21"
  wire width 8 output 8 \DOB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:591.11-591.14"
  wire input 4 \ENA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:599.11-599.14"
  wire input 11 \ENB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:595.11-595.15"
  wire input 7 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:603.11-603.15"
  wire input 14 \RSTB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:594.11-594.14"
  wire input 6 \WEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:602.11-602.14"
  wire input 13 \WEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4031.1-4110.10"
module \RAMB8BWER
  parameter \DATA_WIDTH_A 0
  parameter \DATA_WIDTH_B 0
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \EN_RSTRAM_A "TRUE"
  parameter \EN_RSTRAM_B "TRUE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_MODE "TDP"
  parameter \RSTTYPE "SYNC"
  parameter \RST_PRIORITY_A "CE"
  parameter \RST_PRIORITY_B "CE"
  parameter \SETUP_ALL 1000
  parameter \SETUP_READ_FIRST 3000
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4092.18-4092.29"
  wire width 13 input 5 \ADDRAWRADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4093.18-4093.29"
  wire width 13 input 6 \ADDRBRDADDR
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4095.11-4095.20"
  wire input 7 \CLKAWRCLK
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4097.11-4097.20"
  wire input 8 \CLKBRDCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4098.18-4098.23"
  wire width 16 input 9 \DIADI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4099.18-4099.23"
  wire width 16 input 10 \DIBDI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4100.17-4100.24"
  wire width 2 input 11 \DIPADIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4101.17-4101.24"
  wire width 2 input 12 \DIPBDIP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4088.19-4088.24"
  wire width 16 output 1 \DOADO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4089.19-4089.24"
  wire width 16 output 2 \DOBDO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4090.18-4090.25"
  wire width 2 output 3 \DOPADOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4091.18-4091.25"
  wire width 2 output 4 \DOPBDOP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4102.11-4102.18"
  wire input 13 \ENAWREN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4103.11-4103.18"
  wire input 14 \ENBRDEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4104.11-4104.17"
  wire input 15 \REGCEA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4105.11-4105.22"
  wire input 16 \REGCEBREGCE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4106.11-4106.15"
  wire input 17 \RSTA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4107.11-4107.18"
  wire input 18 \RSTBRST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4108.17-4108.23"
  wire width 2 input 19 \WEAWEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:4109.17-4109.23"
  wire width 2 input 20 \WEBWEU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19786.1-19852.10"
module \RFADC
  parameter \OPT_ANALOG 0
  parameter \OPT_CLK_DIST 0
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \XPA_ACTIVE_DUTYCYCLE 100
  parameter \XPA_CFG0 0
  parameter \XPA_CFG1 0
  parameter \XPA_CFG2 0
  parameter \XPA_NUM_ADCS "0"
  parameter \XPA_NUM_DDCS 0
  parameter \XPA_PLL_USED "EXTERNAL"
  parameter \XPA_SAMPLE_RATE_MSPS 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19817.11-19817.20"
  wire input 20 \ADC_CLK_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19818.11-19818.20"
  wire input 21 \ADC_CLK_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19798.12-19798.19"
  wire output 1 \CLK_ADC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19819.11-19819.28"
  wire input 22 \CLK_DIST_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19820.11-19820.28"
  wire input 23 \CLK_DIST_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19799.12-19799.30"
  wire output 2 \CLK_DIST_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19800.12-19800.30"
  wire output 3 \CLK_DIST_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19821.11-19821.22"
  wire input 24 \CLK_FIFO_LM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19822.18-19822.30"
  wire width 16 input 25 \CONTROL_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19823.18-19823.30"
  wire width 16 input 26 \CONTROL_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19824.18-19824.30"
  wire width 16 input 27 \CONTROL_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19825.18-19825.30"
  wire width 16 input 28 \CONTROL_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19826.18-19826.32"
  wire width 16 input 29 \CONTROL_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19827.18-19827.23"
  wire width 12 input 30 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19801.20-19801.29"
  wire width 192 output 4 \DATA_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19802.20-19802.29"
  wire width 192 output 5 \DATA_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19803.20-19803.29"
  wire width 192 output 6 \DATA_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19804.20-19804.29"
  wire width 192 output 7 \DATA_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19828.11-19828.15"
  wire input 31 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19829.11-19829.14"
  wire input 32 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19830.18-19830.20"
  wire width 16 input 33 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19805.19-19805.23"
  wire width 16 output 8 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19806.12-19806.16"
  wire output 9 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19831.11-19831.14"
  wire input 34 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19832.11-19832.21"
  wire input 35 \FABRIC_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19807.12-19807.24"
  wire output 10 \PLL_DMON_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19833.11-19833.21"
  wire input 36 \PLL_MONCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19834.11-19834.24"
  wire input 37 \PLL_REFCLK_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19808.12-19808.26"
  wire output 11 \PLL_REFCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19809.19-19809.30"
  wire width 24 output 12 \STATUS_ADC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19810.19-19810.30"
  wire width 24 output 13 \STATUS_ADC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19811.19-19811.30"
  wire width 24 output 14 \STATUS_ADC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19812.19-19812.30"
  wire width 24 output 15 \STATUS_ADC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19813.19-19813.32"
  wire width 24 output 16 \STATUS_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19835.11-19835.26"
  wire input 38 \SYSREF_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19836.11-19836.26"
  wire input 39 \SYSREF_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19837.11-19837.19"
  wire input 40 \SYSREF_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19814.12-19814.28"
  wire output 17 \SYSREF_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19815.12-19815.28"
  wire output 18 \SYSREF_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19838.11-19838.19"
  wire input 41 \SYSREF_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19839.11-19839.27"
  wire input 42 \T1_ALLOWED_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19816.12-19816.28"
  wire output 19 \T1_ALLOWED_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19840.11-19840.17"
  wire input 43 \VIN0_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19841.11-19841.17"
  wire input 44 \VIN0_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19842.11-19842.17"
  wire input 45 \VIN1_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19843.11-19843.17"
  wire input 46 \VIN1_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19844.11-19844.17"
  wire input 47 \VIN2_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19845.11-19845.17"
  wire input 48 \VIN2_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19846.11-19846.17"
  wire input 49 \VIN3_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19847.11-19847.17"
  wire input 50 \VIN3_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19848.11-19848.20"
  wire input 51 \VIN_I01_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19849.11-19849.20"
  wire input 52 \VIN_I01_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19850.11-19850.20"
  wire input 53 \VIN_I23_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19851.11-19851.20"
  wire input 54 \VIN_I23_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19723.1-19784.10"
module \RFDAC
  parameter \OPT_CLK_DIST 0
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \XPA_ACTIVE_DUTYCYCLE 100
  parameter \XPA_CFG0 0
  parameter \XPA_CFG1 0
  parameter \XPA_CFG2 0
  parameter \XPA_NUM_DACS 0
  parameter \XPA_NUM_DUCS 0
  parameter \XPA_PLL_USED "EXTERNAL"
  parameter \XPA_SAMPLE_RATE_MSPS 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19734.12-19734.19"
  wire output 1 \CLK_DAC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19757.11-19757.28"
  wire input 24 \CLK_DIST_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19758.11-19758.28"
  wire input 25 \CLK_DIST_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19735.12-19735.30"
  wire output 2 \CLK_DIST_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19736.12-19736.30"
  wire output 3 \CLK_DIST_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19759.11-19759.22"
  wire input 26 \CLK_FIFO_LM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19760.18-19760.32"
  wire width 16 input 27 \CONTROL_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19761.18-19761.30"
  wire width 16 input 28 \CONTROL_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19762.18-19762.30"
  wire width 16 input 29 \CONTROL_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19763.18-19763.30"
  wire width 16 input 30 \CONTROL_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19764.18-19764.30"
  wire width 16 input 31 \CONTROL_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19765.11-19765.20"
  wire input 32 \DAC_CLK_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19766.11-19766.20"
  wire input 33 \DAC_CLK_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19767.18-19767.23"
  wire width 12 input 34 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19768.19-19768.28"
  wire width 256 input 35 \DATA_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19769.19-19769.28"
  wire width 256 input 36 \DATA_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19770.19-19770.28"
  wire width 256 input 37 \DATA_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19771.19-19771.28"
  wire width 256 input 38 \DATA_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19772.11-19772.15"
  wire input 39 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19773.11-19773.14"
  wire input 40 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19774.18-19774.20"
  wire width 16 input 41 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19737.19-19737.23"
  wire width 16 output 4 \DOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19738.12-19738.16"
  wire output 5 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19775.11-19775.14"
  wire input 42 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19776.11-19776.21"
  wire input 43 \FABRIC_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19739.12-19739.24"
  wire output 6 \PLL_DMON_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19777.11-19777.21"
  wire input 44 \PLL_MONCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19778.11-19778.24"
  wire input 45 \PLL_REFCLK_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19740.12-19740.26"
  wire output 7 \PLL_REFCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19741.19-19741.32"
  wire width 24 output 8 \STATUS_COMMON
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19742.19-19742.30"
  wire width 24 output 9 \STATUS_DAC0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19743.19-19743.30"
  wire width 24 output 10 \STATUS_DAC1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19744.19-19744.30"
  wire width 24 output 11 \STATUS_DAC2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19745.19-19745.30"
  wire width 24 output 12 \STATUS_DAC3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19779.11-19779.26"
  wire input 46 \SYSREF_IN_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19780.11-19780.26"
  wire input 47 \SYSREF_IN_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19781.11-19781.19"
  wire input 48 \SYSREF_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19746.12-19746.28"
  wire output 13 \SYSREF_OUT_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19747.12-19747.28"
  wire output 14 \SYSREF_OUT_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19782.11-19782.19"
  wire input 49 \SYSREF_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19783.11-19783.27"
  wire input 50 \T1_ALLOWED_NORTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19748.12-19748.28"
  wire output 15 \T1_ALLOWED_SOUTH
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19749.12-19749.19"
  wire output 16 \VOUT0_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19750.12-19750.19"
  wire output 17 \VOUT0_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19751.12-19751.19"
  wire output 18 \VOUT1_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19752.12-19752.19"
  wire output 19 \VOUT1_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19753.12-19753.19"
  wire output 20 \VOUT2_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19754.12-19754.19"
  wire output 21 \VOUT2_P
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19755.12-19755.19"
  wire output 22 \VOUT3_N
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:19756.12-19756.19"
  wire output 23 \VOUT3_P
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7151.1-7160.10"
module \RIU_OR
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7154.19-7154.30"
  wire width 16 output 1 \RIU_RD_DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7156.18-7156.33"
  wire width 16 input 3 \RIU_RD_DATA_LOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7157.18-7157.33"
  wire width 16 input 4 \RIU_RD_DATA_UPP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7155.12-7155.24"
  wire output 2 \RIU_RD_VALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7158.11-7158.27"
  wire input 5 \RIU_RD_VALID_LOW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7159.11-7159.27"
  wire input 6 \RIU_RD_VALID_UPP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2231.1-2237.10"
module \ROM128X1
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.9-2233.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.13-2233.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.17-2233.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.21-2233.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.25-2233.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.29-2233.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2233.33-2233.35"
  wire input 8 \A6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2232.10-2232.11"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2207.1-2213.10"
module \ROM16X1
  parameter \INIT 16'0000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.9-2209.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.13-2209.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.17-2209.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2209.21-2209.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2208.10-2208.11"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2239.1-2245.10"
module \ROM256X1
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.9-2241.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.13-2241.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.17-2241.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.21-2241.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.25-2241.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.29-2241.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.33-2241.35"
  wire input 8 \A6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2241.37-2241.39"
  wire input 9 \A7
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2240.10-2240.11"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2215.1-2221.10"
module \ROM32X1
  parameter \INIT 0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.9-2217.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.13-2217.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.17-2217.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.21-2217.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2217.25-2217.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2216.10-2216.11"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2223.1-2229.10"
module \ROM64X1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.9-2225.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.13-2225.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.17-2225.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.21-2225.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.25-2225.27"
  wire input 6 \A4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2225.29-2225.31"
  wire input 7 \A5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2224.10-2224.11"
  wire output 1 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7215.1-7283.10"
module \RXTX_BITSLICE
  parameter \FIFO_SYNC_MODE "FALSE"
  parameter \INIT 1'1
  parameter \IS_RX_CLK_INVERTED 1'0
  parameter \IS_RX_RST_DLY_INVERTED 1'0
  parameter \IS_RX_RST_INVERTED 1'0
  parameter \IS_TX_CLK_INVERTED 1'0
  parameter \IS_TX_RST_DLY_INVERTED 1'0
  parameter \IS_TX_RST_INVERTED 1'0
  parameter \LOOPBACK "FALSE"
  parameter \NATIVE_ODELAY_BYPASS "FALSE"
  parameter \ENABLE_PRE_EMPHASIS "FALSE"
  parameter \RX_DATA_TYPE "NONE"
  parameter \RX_DATA_WIDTH 8
  parameter \RX_DELAY_FORMAT "TIME"
  parameter \RX_DELAY_TYPE "FIXED"
  parameter \RX_DELAY_VALUE 0
  parameter \RX_REFCLK_FREQUENCY
  parameter \RX_UPDATE_MODE "ASYNC"
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \TBYTE_CTL "TBYTE_IN"
  parameter \TX_DATA_WIDTH 8
  parameter \TX_DELAY_FORMAT "TIME"
  parameter \TX_DELAY_TYPE "FIXED"
  parameter \TX_DELAY_VALUE 0
  parameter \TX_OUTPUT_PHASE_90 "FALSE"
  parameter \TX_REFCLK_FREQUENCY
  parameter \TX_UPDATE_MODE "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7253.17-7253.18"
  wire width 8 input 10 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7254.11-7254.17"
  wire input 11 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7244.12-7244.22"
  wire output 1 \FIFO_EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7255.11-7255.22"
  wire input 12 \FIFO_RD_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7256.11-7256.21"
  wire input 13 \FIFO_RD_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7245.12-7245.26"
  wire output 2 \FIFO_WRCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7246.12-7246.13"
  wire output 3 \O
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7247.18-7247.19"
  wire width 8 output 4 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7257.18-7257.32"
  wire width 40 input 14 \RX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7248.19-7248.34"
  wire width 40 output 5 \RX_BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7258.11-7258.16"
  wire input 15 \RX_CE
  attribute \invertible_pin "IS_RX_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7260.11-7260.17"
  wire input 16 \RX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7261.17-7261.30"
  wire width 9 input 17 \RX_CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7249.18-7249.32"
  wire width 9 output 6 \RX_CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7262.11-7262.20"
  wire input 18 \RX_EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7263.11-7263.17"
  wire input 19 \RX_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7264.11-7264.18"
  wire input 20 \RX_LOAD
  attribute \invertible_pin "IS_RX_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7266.11-7266.17"
  wire input 21 \RX_RST
  attribute \invertible_pin "IS_RX_RST_DLY_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7268.11-7268.21"
  wire input 22 \RX_RST_DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7269.11-7269.12"
  wire input 23 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7270.11-7270.19"
  wire input 24 \TBYTE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7271.18-7271.32"
  wire width 40 input 25 \TX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7250.19-7250.34"
  wire width 40 output 7 \TX_BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7272.11-7272.16"
  wire input 26 \TX_CE
  attribute \invertible_pin "IS_TX_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7274.11-7274.17"
  wire input 27 \TX_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7275.17-7275.30"
  wire width 9 input 28 \TX_CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7251.18-7251.32"
  wire width 9 output 8 \TX_CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7276.11-7276.20"
  wire input 29 \TX_EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7277.11-7277.17"
  wire input 30 \TX_INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7278.11-7278.18"
  wire input 31 \TX_LOAD
  attribute \invertible_pin "IS_TX_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7280.11-7280.17"
  wire input 32 \TX_RST
  attribute \invertible_pin "IS_TX_RST_DLY_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7282.11-7282.21"
  wire input 33 \TX_RST_DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7252.12-7252.17"
  wire output 9 \T_OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7162.1-7213.10"
module \RX_BITSLICE
  parameter \CASCADE "TRUE"
  parameter \DATA_TYPE "NONE"
  parameter \DATA_WIDTH 8
  parameter \DELAY_FORMAT "TIME"
  parameter \DELAY_TYPE "FIXED"
  parameter \DELAY_VALUE 0
  parameter \DELAY_VALUE_EXT 0
  parameter \FIFO_SYNC_MODE "FALSE"
  parameter \IS_CLK_EXT_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_DLY_EXT_INVERTED 1'0
  parameter \IS_RST_DLY_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \REFCLK_FREQUENCY
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \UPDATE_MODE "ASYNC"
  parameter \UPDATE_MODE_EXT "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7188.11-7188.13"
  wire input 8 \CE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7189.11-7189.17"
  wire input 9 \CE_EXT
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7191.11-7191.14"
  wire input 10 \CLK
  attribute \invertible_pin "IS_CLK_EXT_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7193.11-7193.18"
  wire input 11 \CLK_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7194.17-7194.27"
  wire width 9 input 12 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7195.17-7195.31"
  wire width 9 input 13 \CNTVALUEIN_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7181.18-7181.29"
  wire width 9 output 1 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7182.18-7182.33"
  wire width 9 output 2 \CNTVALUEOUT_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7196.11-7196.17"
  wire input 14 \DATAIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7197.11-7197.17"
  wire input 15 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7198.11-7198.21"
  wire input 16 \EN_VTC_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7183.12-7183.22"
  wire output 3 \FIFO_EMPTY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7199.11-7199.22"
  wire input 17 \FIFO_RD_CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7200.11-7200.21"
  wire input 18 \FIFO_RD_EN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7184.12-7184.26"
  wire output 4 \FIFO_WRCLK_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7201.11-7201.14"
  wire input 19 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7202.11-7202.18"
  wire input 20 \INC_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7203.11-7203.15"
  wire input 21 \LOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7204.11-7204.19"
  wire input 22 \LOAD_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7185.18-7185.19"
  wire width 8 output 5 \Q
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7206.11-7206.14"
  wire input 23 \RST
  attribute \invertible_pin "IS_RST_DLY_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7208.11-7208.18"
  wire input 24 \RST_DLY
  attribute \invertible_pin "IS_RST_DLY_EXT_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7210.11-7210.22"
  wire input 25 \RST_DLY_EXT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7211.18-7211.32"
  wire width 40 input 26 \RX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7186.19-7186.34"
  wire width 40 output 6 \RX_BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7212.18-7212.32"
  wire width 40 input 27 \TX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7187.19-7187.34"
  wire width 40 output 7 \TX_BIT_CTRL_OUT
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9978.1-9988.10"
module \SPI_ACCESS
  parameter \SIM_DELAY_TYPE "SCALED"
  parameter \SIM_DEVICE "3S1400AN"
  parameter \SIM_FACTORY_ID 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \SIM_MEM_FILE "NONE"
  parameter \SIM_USER_ID 512'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9985.11-9985.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9986.11-9986.14"
  wire input 3 \CSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9984.12-9984.16"
  wire output 1 \MISO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9987.11-9987.15"
  wire input 4 \MOSI
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2250.1-2273.10"
module \SRL16
  parameter \INIT 16'0000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.9-2252.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.13-2252.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.17-2252.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2252.21-2252.23"
  wire input 5 \A3
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2254.9-2254.12"
  wire input 6 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2255.9-2255.10"
  wire input 7 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2251.10-2251.11"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2276.1-2311.10"
module \SRL16E
  parameter \INIT 16'0000000000000000
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.9-2278.11"
  wire input 2 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.13-2278.15"
  wire input 3 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.17-2278.19"
  wire input 4 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.21-2278.23"
  wire input 5 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2278.25-2278.27"
  wire input 6 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2281.9-2281.12"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2282.9-2282.10"
  wire input 8 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2277.10-2277.11"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2314.1-2341.10"
module \SRLC16
  parameter \INIT 16'0000000000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.9-2317.11"
  wire input 3 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.13-2317.15"
  wire input 4 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.17-2317.19"
  wire input 5 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2317.21-2317.23"
  wire input 6 \A3
  attribute \clkbuf_sink 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2319.9-2319.12"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2320.9-2320.10"
  wire input 8 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2315.10-2315.11"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2316.10-2316.13"
  wire output 2 \Q15
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2344.1-2384.10"
module \SRLC16E
  parameter \INIT 16'0000000000000000
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.9-2347.11"
  wire input 3 \A0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.13-2347.15"
  wire input 4 \A1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.17-2347.19"
  wire input 5 \A2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.21-2347.23"
  wire input 6 \A3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2347.25-2347.27"
  wire input 7 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2350.9-2350.12"
  wire input 8 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2351.9-2351.10"
  wire input 9 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2345.10-2345.11"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2346.10-2346.13"
  wire output 2 \Q15
end
attribute \blackbox 1
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2387.1-2429.10"
module \SRLC32E
  parameter \INIT 0
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2390.15-2390.16"
  wire width 5 input 3 \A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2391.9-2391.11"
  wire input 4 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2394.9-2394.12"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2395.9-2395.10"
  wire input 6 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2388.10-2388.11"
  wire output 1 \Q
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:2389.10-2389.13"
  wire output 2 \Q31
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9574.1-9590.10"
module \STARTUPE2
  parameter \PROG_USR "FALSE"
  parameter \SIM_CCLK_FREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9577.12-9577.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9578.12-9578.19"
  wire output 2 \CFGMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9581.11-9581.14"
  wire input 5 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9579.12-9579.15"
  wire output 3 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9582.11-9582.14"
  wire input 6 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9583.11-9583.14"
  wire input 7 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9584.11-9584.20"
  wire input 8 \KEYCLEARB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9585.11-9585.15"
  wire input 9 \PACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9580.12-9580.16"
  wire output 4 \PREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9586.11-9586.19"
  wire input 10 \USRCCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9587.11-9587.20"
  wire input 11 \USRCCLKTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9588.11-9588.19"
  wire input 12 \USRDONEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9589.11-9589.20"
  wire input 13 \USRDONETS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9593.1-9613.10"
module \STARTUPE3
  parameter \PROG_USR "FALSE"
  parameter \SIM_CCLK_FREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9596.12-9596.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9597.12-9597.19"
  wire output 2 \CFGMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9598.18-9598.20"
  wire width 4 output 3 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9601.17-9601.19"
  wire width 4 input 6 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9602.17-9602.20"
  wire width 4 input 7 \DTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9599.12-9599.15"
  wire output 4 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9603.11-9603.16"
  wire input 8 \FCSBO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9604.11-9604.17"
  wire input 9 \FCSBTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9605.11-9605.14"
  wire input 10 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9606.11-9606.14"
  wire input 11 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9607.11-9607.20"
  wire input 12 \KEYCLEARB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9608.11-9608.15"
  wire input 13 \PACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9600.12-9600.16"
  wire output 5 \PREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9609.11-9609.19"
  wire input 14 \USRCCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9610.11-9610.20"
  wire input 15 \USRCCLKTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9611.11-9611.19"
  wire input 16 \USRDONEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9612.11-9612.20"
  wire input 17 \USRDONETS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9493.1-9497.10"
module \STARTUP_SPARTAN3
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9494.11-9494.14"
  wire input 1 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9495.11-9495.14"
  wire input 2 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9496.11-9496.14"
  wire input 3 \GTS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9508.1-9512.10"
module \STARTUP_SPARTAN3A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9509.11-9509.14"
  wire input 1 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9510.11-9510.14"
  wire input 2 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9511.11-9511.14"
  wire input 3 \GTS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9500.1-9505.10"
module \STARTUP_SPARTAN3E
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9501.11-9501.14"
  wire input 1 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9502.11-9502.14"
  wire input 2 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9503.11-9503.14"
  wire input 3 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9504.11-9504.14"
  wire input 4 \MBT
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9515.1-9523.10"
module \STARTUP_SPARTAN6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9516.12-9516.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9517.12-9517.19"
  wire output 2 \CFGMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9519.11-9519.14"
  wire input 4 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9518.12-9518.15"
  wire output 3 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9520.11-9520.14"
  wire input 5 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9521.11-9521.14"
  wire input 6 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9522.11-9522.20"
  wire input 7 \KEYCLEARB
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9526.1-9535.10"
module \STARTUP_VIRTEX4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9528.11-9528.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9527.12-9527.15"
  wire output 1 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9529.11-9529.14"
  wire input 3 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9530.11-9530.14"
  wire input 4 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9531.11-9531.19"
  wire input 5 \USRCCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9532.11-9532.20"
  wire input 6 \USRCCLKTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9533.11-9533.19"
  wire input 7 \USRDONEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9534.11-9534.20"
  wire input 8 \USRDONETS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9538.1-9551.10"
module \STARTUP_VIRTEX5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9539.12-9539.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9540.12-9540.19"
  wire output 2 \CFGMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9544.11-9544.14"
  wire input 6 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9541.12-9541.18"
  wire output 3 \DINSPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9542.12-9542.15"
  wire output 4 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9545.11-9545.14"
  wire input 7 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9546.11-9546.14"
  wire input 8 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9543.12-9543.18"
  wire output 5 \TCKSPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9547.11-9547.19"
  wire input 9 \USRCCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9548.11-9548.20"
  wire input 10 \USRCCLKTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9549.11-9549.19"
  wire input 11 \USRDONEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9550.11-9550.20"
  wire input 12 \USRDONETS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9554.1-9571.10"
module \STARTUP_VIRTEX6
  parameter \PROG_USR "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9556.12-9556.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9557.12-9557.19"
  wire output 2 \CFGMCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9562.11-9562.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9558.12-9558.18"
  wire output 3 \DINSPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9559.12-9559.15"
  wire output 4 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9563.11-9563.14"
  wire input 8 \GSR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9564.11-9564.14"
  wire input 9 \GTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9565.11-9565.20"
  wire input 10 \KEYCLEARB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9566.11-9566.15"
  wire input 11 \PACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9560.12-9560.16"
  wire output 5 \PREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9561.12-9561.18"
  wire output 6 \TCKSPI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9567.11-9567.19"
  wire input 12 \USRCCLKO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9568.11-9568.20"
  wire input 13 \USRCCLKTS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9569.11-9569.19"
  wire input 14 \USRDONEO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9570.11-9570.20"
  wire input 15 \USRDONETS
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9958.1-9962.10"
module \SUSPEND_SYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9960.11-9960.14"
  wire input 2 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9961.11-9961.15"
  wire input 3 \SACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9959.12-9959.16"
  wire output 1 \SREQ
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9996.1-10046.10"
module \SYSMON
  parameter \INIT_40 16'0000000000000000
  parameter \INIT_41 16'0000000000000000
  parameter \INIT_42 16'0000100000000000
  parameter \INIT_43 16'0000000000000000
  parameter \INIT_44 16'0000000000000000
  parameter \INIT_45 16'0000000000000000
  parameter \INIT_46 16'0000000000000000
  parameter \INIT_47 16'0000000000000000
  parameter \INIT_48 16'0000000000000000
  parameter \INIT_49 16'0000000000000000
  parameter \INIT_4A 16'0000000000000000
  parameter \INIT_4B 16'0000000000000000
  parameter \INIT_4C 16'0000000000000000
  parameter \INIT_4D 16'0000000000000000
  parameter \INIT_4E 16'0000000000000000
  parameter \INIT_4F 16'0000000000000000
  parameter \INIT_50 16'0000000000000000
  parameter \INIT_51 16'0000000000000000
  parameter \INIT_52 16'0000000000000000
  parameter \INIT_53 16'0000000000000000
  parameter \INIT_54 16'0000000000000000
  parameter \INIT_55 16'0000000000000000
  parameter \INIT_56 16'0000000000000000
  parameter \INIT_57 16'0000000000000000
  parameter \SIM_DEVICE "VIRTEX5"
  parameter \SIM_MONITOR_FILE "design.txt"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10032.18-10032.21"
  wire width 3 output 10 \ALM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10023.12-10023.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10033.18-10033.25"
  wire width 5 output 11 \CHANNEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10034.11-10034.17"
  wire input 12 \CONVST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10035.11-10035.20"
  wire input 13 \CONVSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10045.17-10045.22"
  wire width 7 input 23 \DADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10036.11-10036.15"
  wire input 14 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10037.11-10037.14"
  wire input 15 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10042.18-10042.20"
  wire width 16 input 20 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10031.19-10031.21"
  wire width 16 output 9 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10024.12-10024.16"
  wire output 2 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10038.11-10038.14"
  wire input 16 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10025.12-10025.15"
  wire output 3 \EOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10026.12-10026.15"
  wire output 4 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10027.12-10027.20"
  wire output 5 \JTAGBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10028.12-10028.22"
  wire output 6 \JTAGLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10029.12-10029.24"
  wire output 7 \JTAGMODIFIED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10030.12-10030.14"
  wire output 8 \OT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10039.11-10039.16"
  wire input 17 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10043.18-10043.23"
  wire width 16 input 21 \VAUXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10044.18-10044.23"
  wire width 16 input 22 \VAUXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10040.11-10040.13"
  wire input 18 \VN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10041.11-10041.13"
  wire input 19 \VP
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10115.1-10221.10"
module \SYSMONE1
  parameter \INIT_40 16'0000000000000000
  parameter \INIT_41 16'0000000000000000
  parameter \INIT_42 16'0000000000000000
  parameter \INIT_43 16'0000000000000000
  parameter \INIT_44 16'0000000000000000
  parameter \INIT_45 16'0000000000000000
  parameter \INIT_46 16'0000000000000000
  parameter \INIT_47 16'0000000000000000
  parameter \INIT_48 16'0000000000000000
  parameter \INIT_49 16'0000000000000000
  parameter \INIT_4A 16'0000000000000000
  parameter \INIT_4B 16'0000000000000000
  parameter \INIT_4C 16'0000000000000000
  parameter \INIT_4D 16'0000000000000000
  parameter \INIT_4E 16'0000000000000000
  parameter \INIT_4F 16'0000000000000000
  parameter \INIT_50 16'0000000000000000
  parameter \INIT_51 16'0000000000000000
  parameter \INIT_52 16'0000000000000000
  parameter \INIT_53 16'0000000000000000
  parameter \INIT_54 16'0000000000000000
  parameter \INIT_55 16'0000000000000000
  parameter \INIT_56 16'0000000000000000
  parameter \INIT_57 16'0000000000000000
  parameter \INIT_58 16'0000000000000000
  parameter \INIT_59 16'0000000000000000
  parameter \INIT_5A 16'0000000000000000
  parameter \INIT_5B 16'0000000000000000
  parameter \INIT_5C 16'0000000000000000
  parameter \INIT_5D 16'0000000000000000
  parameter \INIT_5E 16'0000000000000000
  parameter \INIT_5F 16'0000000000000000
  parameter \INIT_60 16'0000000000000000
  parameter \INIT_61 16'0000000000000000
  parameter \INIT_62 16'0000000000000000
  parameter \INIT_63 16'0000000000000000
  parameter \INIT_64 16'0000000000000000
  parameter \INIT_65 16'0000000000000000
  parameter \INIT_66 16'0000000000000000
  parameter \INIT_67 16'0000000000000000
  parameter \INIT_68 16'0000000000000000
  parameter \INIT_69 16'0000000000000000
  parameter \INIT_6A 16'0000000000000000
  parameter \INIT_6B 16'0000000000000000
  parameter \INIT_6C 16'0000000000000000
  parameter \INIT_6D 16'0000000000000000
  parameter \INIT_6E 16'0000000000000000
  parameter \INIT_6F 16'0000000000000000
  parameter \INIT_70 16'0000000000000000
  parameter \INIT_71 16'0000000000000000
  parameter \INIT_72 16'0000000000000000
  parameter \INIT_73 16'0000000000000000
  parameter \INIT_74 16'0000000000000000
  parameter \INIT_75 16'0000000000000000
  parameter \INIT_76 16'0000000000000000
  parameter \INIT_77 16'0000000000000000
  parameter \INIT_78 16'0000000000000000
  parameter \INIT_79 16'0000000000000000
  parameter \INIT_7A 16'0000000000000000
  parameter \INIT_7B 16'0000000000000000
  parameter \INIT_7C 16'0000000000000000
  parameter \INIT_7D 16'0000000000000000
  parameter \INIT_7E 16'0000000000000000
  parameter \INIT_7F 16'0000000000000000
  parameter \IS_CONVSTCLK_INVERTED 1'0
  parameter \IS_DCLK_INVERTED 1'0
  parameter \SIM_MONITOR_FILE "design.txt"
  parameter \SYSMON_VUSER0_BANK 0
  parameter \SYSMON_VUSER0_MONITOR "NONE"
  parameter \SYSMON_VUSER1_BANK 0
  parameter \SYSMON_VUSER1_MONITOR "NONE"
  parameter \SYSMON_VUSER2_BANK 0
  parameter \SYSMON_VUSER2_MONITOR "NONE"
  parameter \SYSMON_VUSER3_BANK 0
  parameter \SYSMON_VUSER3_MONITOR "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10191.19-10191.22"
  wire width 16 output 1 \ALM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10192.12-10192.16"
  wire output 2 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10193.18-10193.25"
  wire width 6 output 3 \CHANNEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10205.11-10205.17"
  wire input 15 \CONVST
  attribute \invertible_pin "IS_CONVSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10207.11-10207.20"
  wire input 16 \CONVSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10208.17-10208.22"
  wire width 8 input 17 \DADDR
  attribute \invertible_pin "IS_DCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10210.11-10210.15"
  wire input 18 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10211.11-10211.14"
  wire input 19 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10212.18-10212.20"
  wire width 16 input 20 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10194.19-10194.21"
  wire width 16 output 4 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10195.12-10195.16"
  wire output 5 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10213.11-10213.14"
  wire input 21 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10196.12-10196.15"
  wire output 6 \EOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10197.12-10197.15"
  wire output 7 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10214.11-10214.19"
  wire input 22 \I2C_SCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10198.12-10198.23"
  wire output 8 \I2C_SCLK_TS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10215.11-10215.18"
  wire input 23 \I2C_SDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10199.12-10199.22"
  wire output 9 \I2C_SDA_TS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10200.12-10200.20"
  wire output 10 \JTAGBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10201.12-10201.22"
  wire output 11 \JTAGLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10202.12-10202.24"
  wire output 12 \JTAGMODIFIED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10203.18-10203.25"
  wire width 5 output 13 \MUXADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10204.12-10204.14"
  wire output 14 \OT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10216.11-10216.16"
  wire input 24 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10217.18-10217.23"
  wire width 16 input 25 \VAUXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10218.18-10218.23"
  wire width 16 input 26 \VAUXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10219.11-10219.13"
  wire input 27 \VN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10220.11-10220.13"
  wire input 28 \VP
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10224.1-10334.10"
module \SYSMONE4
  parameter \COMMON_N_SOURCE 16'1111111111111111
  parameter \INIT_40 16'0000000000000000
  parameter \INIT_41 16'0000000000000000
  parameter \INIT_42 16'0000000000000000
  parameter \INIT_43 16'0000000000000000
  parameter \INIT_44 16'0000000000000000
  parameter \INIT_45 16'0000000000000000
  parameter \INIT_46 16'0000000000000000
  parameter \INIT_47 16'0000000000000000
  parameter \INIT_48 16'0000000000000000
  parameter \INIT_49 16'0000000000000000
  parameter \INIT_4A 16'0000000000000000
  parameter \INIT_4B 16'0000000000000000
  parameter \INIT_4C 16'0000000000000000
  parameter \INIT_4D 16'0000000000000000
  parameter \INIT_4E 16'0000000000000000
  parameter \INIT_4F 16'0000000000000000
  parameter \INIT_50 16'0000000000000000
  parameter \INIT_51 16'0000000000000000
  parameter \INIT_52 16'0000000000000000
  parameter \INIT_53 16'0000000000000000
  parameter \INIT_54 16'0000000000000000
  parameter \INIT_55 16'0000000000000000
  parameter \INIT_56 16'0000000000000000
  parameter \INIT_57 16'0000000000000000
  parameter \INIT_58 16'0000000000000000
  parameter \INIT_59 16'0000000000000000
  parameter \INIT_5A 16'0000000000000000
  parameter \INIT_5B 16'0000000000000000
  parameter \INIT_5C 16'0000000000000000
  parameter \INIT_5D 16'0000000000000000
  parameter \INIT_5E 16'0000000000000000
  parameter \INIT_5F 16'0000000000000000
  parameter \INIT_60 16'0000000000000000
  parameter \INIT_61 16'0000000000000000
  parameter \INIT_62 16'0000000000000000
  parameter \INIT_63 16'0000000000000000
  parameter \INIT_64 16'0000000000000000
  parameter \INIT_65 16'0000000000000000
  parameter \INIT_66 16'0000000000000000
  parameter \INIT_67 16'0000000000000000
  parameter \INIT_68 16'0000000000000000
  parameter \INIT_69 16'0000000000000000
  parameter \INIT_6A 16'0000000000000000
  parameter \INIT_6B 16'0000000000000000
  parameter \INIT_6C 16'0000000000000000
  parameter \INIT_6D 16'0000000000000000
  parameter \INIT_6E 16'0000000000000000
  parameter \INIT_6F 16'0000000000000000
  parameter \INIT_70 16'0000000000000000
  parameter \INIT_71 16'0000000000000000
  parameter \INIT_72 16'0000000000000000
  parameter \INIT_73 16'0000000000000000
  parameter \INIT_74 16'0000000000000000
  parameter \INIT_75 16'0000000000000000
  parameter \INIT_76 16'0000000000000000
  parameter \INIT_77 16'0000000000000000
  parameter \INIT_78 16'0000000000000000
  parameter \INIT_79 16'0000000000000000
  parameter \INIT_7A 16'0000000000000000
  parameter \INIT_7B 16'0000000000000000
  parameter \INIT_7C 16'0000000000000000
  parameter \INIT_7D 16'0000000000000000
  parameter \INIT_7E 16'0000000000000000
  parameter \INIT_7F 16'0000000000000000
  parameter \IS_CONVSTCLK_INVERTED 1'0
  parameter \IS_DCLK_INVERTED 1'0
  parameter \SIM_DEVICE "ULTRASCALE_PLUS"
  parameter \SIM_MONITOR_FILE "design.txt"
  parameter \SYSMON_VUSER0_BANK 0
  parameter \SYSMON_VUSER0_MONITOR "NONE"
  parameter \SYSMON_VUSER1_BANK 0
  parameter \SYSMON_VUSER1_MONITOR "NONE"
  parameter \SYSMON_VUSER2_BANK 0
  parameter \SYSMON_VUSER2_MONITOR "NONE"
  parameter \SYSMON_VUSER3_BANK 0
  parameter \SYSMON_VUSER3_MONITOR "NONE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10302.19-10302.27"
  wire width 16 output 1 \ADC_DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10303.19-10303.22"
  wire width 16 output 2 \ALM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10304.12-10304.16"
  wire output 3 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10305.18-10305.25"
  wire width 6 output 4 \CHANNEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10318.11-10318.17"
  wire input 17 \CONVST
  attribute \invertible_pin "IS_CONVSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10320.11-10320.20"
  wire input 18 \CONVSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10321.17-10321.22"
  wire width 8 input 19 \DADDR
  attribute \invertible_pin "IS_DCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10323.11-10323.15"
  wire input 20 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10324.11-10324.14"
  wire input 21 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10325.18-10325.20"
  wire width 16 input 22 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10306.19-10306.21"
  wire width 16 output 5 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10307.12-10307.16"
  wire output 6 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10326.11-10326.14"
  wire input 23 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10308.12-10308.15"
  wire output 7 \EOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10309.12-10309.15"
  wire output 8 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10327.11-10327.19"
  wire input 24 \I2C_SCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10310.12-10310.23"
  wire output 9 \I2C_SCLK_TS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10328.11-10328.18"
  wire input 25 \I2C_SDA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10311.12-10311.22"
  wire output 10 \I2C_SDA_TS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10312.12-10312.20"
  wire output 11 \JTAGBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10313.12-10313.22"
  wire output 12 \JTAGLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10314.12-10314.24"
  wire output 13 \JTAGMODIFIED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10315.18-10315.25"
  wire width 5 output 14 \MUXADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10316.12-10316.14"
  wire output 15 \OT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10329.11-10329.16"
  wire input 26 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10317.12-10317.23"
  wire output 16 \SMBALERT_TS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10330.18-10330.23"
  wire width 16 input 27 \VAUXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10331.18-10331.23"
  wire width 16 input 28 \VAUXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10332.11-10332.13"
  wire input 29 \VN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10333.11-10333.13"
  wire input 30 \VP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26709.1-26953.10"
module \TEMAC
  parameter \EMAC0_1000BASEX_ENABLE "FALSE"
  parameter \EMAC0_ADDRFILTER_ENABLE "FALSE"
  parameter \EMAC0_BYTEPHY "FALSE"
  parameter \EMAC0_CONFIGVEC_79 "FALSE"
  parameter \EMAC0_GTLOOPBACK "FALSE"
  parameter \EMAC0_HOST_ENABLE "FALSE"
  parameter \EMAC0_LTCHECK_DISABLE "FALSE"
  parameter \EMAC0_MDIO_ENABLE "FALSE"
  parameter \EMAC0_PHYINITAUTONEG_ENABLE "FALSE"
  parameter \EMAC0_PHYISOLATE "FALSE"
  parameter \EMAC0_PHYLOOPBACKMSB "FALSE"
  parameter \EMAC0_PHYPOWERDOWN "FALSE"
  parameter \EMAC0_PHYRESET "FALSE"
  parameter \EMAC0_RGMII_ENABLE "FALSE"
  parameter \EMAC0_RX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC0_RXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC0_RXHALFDUPLEX "FALSE"
  parameter \EMAC0_RXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC0_RXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC0_RXRESET "FALSE"
  parameter \EMAC0_RXVLAN_ENABLE "FALSE"
  parameter \EMAC0_RX_ENABLE "FALSE"
  parameter \EMAC0_SGMII_ENABLE "FALSE"
  parameter \EMAC0_SPEED_LSB "FALSE"
  parameter \EMAC0_SPEED_MSB "FALSE"
  parameter \EMAC0_TX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC0_TXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC0_TXHALFDUPLEX "FALSE"
  parameter \EMAC0_TXIFGADJUST_ENABLE "FALSE"
  parameter \EMAC0_TXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC0_TXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC0_TXRESET "FALSE"
  parameter \EMAC0_TXVLAN_ENABLE "FALSE"
  parameter \EMAC0_TX_ENABLE "FALSE"
  parameter \EMAC0_UNIDIRECTION_ENABLE "FALSE"
  parameter \EMAC0_USECLKEN "FALSE"
  parameter \EMAC1_1000BASEX_ENABLE "FALSE"
  parameter \EMAC1_ADDRFILTER_ENABLE "FALSE"
  parameter \EMAC1_BYTEPHY "FALSE"
  parameter \EMAC1_CONFIGVEC_79 "FALSE"
  parameter \EMAC1_GTLOOPBACK "FALSE"
  parameter \EMAC1_HOST_ENABLE "FALSE"
  parameter \EMAC1_LTCHECK_DISABLE "FALSE"
  parameter \EMAC1_MDIO_ENABLE "FALSE"
  parameter \EMAC1_PHYINITAUTONEG_ENABLE "FALSE"
  parameter \EMAC1_PHYISOLATE "FALSE"
  parameter \EMAC1_PHYLOOPBACKMSB "FALSE"
  parameter \EMAC1_PHYPOWERDOWN "FALSE"
  parameter \EMAC1_PHYRESET "FALSE"
  parameter \EMAC1_RGMII_ENABLE "FALSE"
  parameter \EMAC1_RX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC1_RXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC1_RXHALFDUPLEX "FALSE"
  parameter \EMAC1_RXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC1_RXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC1_RXRESET "FALSE"
  parameter \EMAC1_RXVLAN_ENABLE "FALSE"
  parameter \EMAC1_RX_ENABLE "FALSE"
  parameter \EMAC1_SGMII_ENABLE "FALSE"
  parameter \EMAC1_SPEED_LSB "FALSE"
  parameter \EMAC1_SPEED_MSB "FALSE"
  parameter \EMAC1_TX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC1_TXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC1_TXHALFDUPLEX "FALSE"
  parameter \EMAC1_TXIFGADJUST_ENABLE "FALSE"
  parameter \EMAC1_TXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC1_TXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC1_TXRESET "FALSE"
  parameter \EMAC1_TXVLAN_ENABLE "FALSE"
  parameter \EMAC1_TX_ENABLE "FALSE"
  parameter \EMAC1_UNIDIRECTION_ENABLE "FALSE"
  parameter \EMAC1_USECLKEN "FALSE"
  parameter \EMAC0_DCRBASEADDR 8'00000000
  parameter \EMAC1_DCRBASEADDR 8'00000000
  parameter \EMAC0_PAUSEADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC0_UNICASTADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC1_PAUSEADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC1_UNICASTADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC0_LINKTIMERVAL 9'000000000
  parameter \EMAC1_LINKTIMERVAL 9'000000000
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26867.11-26867.31"
  wire input 78 \CLIENTEMAC0DCMLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26868.11-26868.30"
  wire input 79 \CLIENTEMAC0PAUSEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26934.18-26934.37"
  wire width 16 input 145 \CLIENTEMAC0PAUSEVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26869.11-26869.35"
  wire input 80 \CLIENTEMAC0RXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26870.11-26870.35"
  wire input 81 \CLIENTEMAC0TXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26935.18-26935.32"
  wire width 16 input 146 \CLIENTEMAC0TXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26871.11-26871.28"
  wire input 82 \CLIENTEMAC0TXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26872.11-26872.31"
  wire input 83 \CLIENTEMAC0TXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26873.11-26873.33"
  wire input 84 \CLIENTEMAC0TXFIRSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26948.17-26948.38"
  wire width 8 input 159 \CLIENTEMAC0TXIFGDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26874.11-26874.32"
  wire input 85 \CLIENTEMAC0TXUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26875.11-26875.31"
  wire input 86 \CLIENTEMAC1DCMLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26876.11-26876.30"
  wire input 87 \CLIENTEMAC1PAUSEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26936.18-26936.37"
  wire width 16 input 147 \CLIENTEMAC1PAUSEVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26877.11-26877.35"
  wire input 88 \CLIENTEMAC1RXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26878.11-26878.35"
  wire input 89 \CLIENTEMAC1TXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26937.18-26937.32"
  wire width 16 input 148 \CLIENTEMAC1TXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26879.11-26879.28"
  wire input 90 \CLIENTEMAC1TXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26880.11-26880.31"
  wire input 91 \CLIENTEMAC1TXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26881.11-26881.33"
  wire input 92 \CLIENTEMAC1TXFIRSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26949.17-26949.38"
  wire width 8 input 160 \CLIENTEMAC1TXIFGDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26882.11-26882.32"
  wire input 93 \CLIENTEMAC1TXUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26933.17-26933.28"
  wire width 10 upto input 144 \DCREMACABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26883.11-26883.21"
  wire input 94 \DCREMACCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26932.18-26932.29"
  wire width 32 upto input 143 \DCREMACDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26884.11-26884.24"
  wire input 95 \DCREMACENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26885.11-26885.22"
  wire input 96 \DCREMACREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26886.11-26886.23"
  wire input 97 \DCREMACWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26790.12-26790.25"
  wire output 1 \DCRHOSTDONEIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26791.12-26791.34"
  wire output 2 \EMAC0CLIENTANINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26792.12-26792.33"
  wire output 3 \EMAC0CLIENTRXBADFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26793.12-26793.37"
  wire output 4 \EMAC0CLIENTRXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26860.19-26860.33"
  wire width 16 output 71 \EMAC0CLIENTRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26794.12-26794.29"
  wire output 5 \EMAC0CLIENTRXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26795.12-26795.32"
  wire output 6 \EMAC0CLIENTRXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26796.12-26796.34"
  wire output 7 \EMAC0CLIENTRXFRAMEDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26797.12-26797.34"
  wire output 8 \EMAC0CLIENTRXGOODFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26863.18-26863.36"
  wire width 7 output 74 \EMAC0CLIENTRXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26798.12-26798.37"
  wire output 9 \EMAC0CLIENTRXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26799.12-26799.33"
  wire output 10 \EMAC0CLIENTRXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26800.12-26800.28"
  wire output 11 \EMAC0CLIENTTXACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26801.12-26801.37"
  wire output 12 \EMAC0CLIENTTXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26802.12-26802.34"
  wire output 13 \EMAC0CLIENTTXCOLLISION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26803.12-26803.35"
  wire output 14 \EMAC0CLIENTTXRETRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26804.12-26804.30"
  wire output 15 \EMAC0CLIENTTXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26805.12-26805.37"
  wire output 16 \EMAC0CLIENTTXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26806.12-26806.33"
  wire output 17 \EMAC0CLIENTTXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26807.12-26807.32"
  wire output 18 \EMAC0PHYENCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26808.12-26808.31"
  wire output 19 \EMAC0PHYLOOPBACKMSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26809.12-26809.27"
  wire output 20 \EMAC0PHYMCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26810.12-26810.25"
  wire output 21 \EMAC0PHYMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26811.12-26811.25"
  wire output 22 \EMAC0PHYMDTRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26812.12-26812.30"
  wire output 23 \EMAC0PHYMGTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26813.12-26813.30"
  wire output 24 \EMAC0PHYMGTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26814.12-26814.29"
  wire output 25 \EMAC0PHYPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26815.12-26815.33"
  wire output 26 \EMAC0PHYSYNCACQSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26816.12-26816.34"
  wire output 27 \EMAC0PHYTXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26817.12-26817.33"
  wire output 28 \EMAC0PHYTXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26818.12-26818.29"
  wire output 29 \EMAC0PHYTXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26819.12-26819.25"
  wire output 30 \EMAC0PHYTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26865.18-26865.29"
  wire width 8 output 76 \EMAC0PHYTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26820.12-26820.24"
  wire output 31 \EMAC0PHYTXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26821.12-26821.24"
  wire output 32 \EMAC0PHYTXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26822.12-26822.35"
  wire output 33 \EMAC0PHYTXGMIIMIICLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26823.12-26823.29"
  wire output 34 \EMAC0SPEEDIS10100
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26824.12-26824.34"
  wire output 35 \EMAC1CLIENTANINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26825.12-26825.33"
  wire output 36 \EMAC1CLIENTRXBADFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26826.12-26826.37"
  wire output 37 \EMAC1CLIENTRXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26861.19-26861.33"
  wire width 16 output 72 \EMAC1CLIENTRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26827.12-26827.29"
  wire output 38 \EMAC1CLIENTRXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26828.12-26828.32"
  wire output 39 \EMAC1CLIENTRXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26829.12-26829.34"
  wire output 40 \EMAC1CLIENTRXFRAMEDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26830.12-26830.34"
  wire output 41 \EMAC1CLIENTRXGOODFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26864.18-26864.36"
  wire width 7 output 75 \EMAC1CLIENTRXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26831.12-26831.37"
  wire output 42 \EMAC1CLIENTRXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26832.12-26832.33"
  wire output 43 \EMAC1CLIENTRXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26833.12-26833.28"
  wire output 44 \EMAC1CLIENTTXACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26834.12-26834.37"
  wire output 45 \EMAC1CLIENTTXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26835.12-26835.34"
  wire output 46 \EMAC1CLIENTTXCOLLISION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26836.12-26836.35"
  wire output 47 \EMAC1CLIENTTXRETRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26837.12-26837.30"
  wire output 48 \EMAC1CLIENTTXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26838.12-26838.37"
  wire output 49 \EMAC1CLIENTTXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26839.12-26839.33"
  wire output 50 \EMAC1CLIENTTXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26840.12-26840.32"
  wire output 51 \EMAC1PHYENCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26841.12-26841.31"
  wire output 52 \EMAC1PHYLOOPBACKMSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26842.12-26842.27"
  wire output 53 \EMAC1PHYMCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26843.12-26843.25"
  wire output 54 \EMAC1PHYMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26844.12-26844.25"
  wire output 55 \EMAC1PHYMDTRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26845.12-26845.30"
  wire output 56 \EMAC1PHYMGTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26846.12-26846.30"
  wire output 57 \EMAC1PHYMGTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26847.12-26847.29"
  wire output 58 \EMAC1PHYPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26848.12-26848.33"
  wire output 59 \EMAC1PHYSYNCACQSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26849.12-26849.34"
  wire output 60 \EMAC1PHYTXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26850.12-26850.33"
  wire output 61 \EMAC1PHYTXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26851.12-26851.29"
  wire output 62 \EMAC1PHYTXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26852.12-26852.25"
  wire output 63 \EMAC1PHYTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26866.18-26866.29"
  wire width 8 output 77 \EMAC1PHYTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26853.12-26853.24"
  wire output 64 \EMAC1PHYTXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26854.12-26854.24"
  wire output 65 \EMAC1PHYTXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26855.12-26855.35"
  wire output 66 \EMAC1PHYTXGMIIMIICLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26856.12-26856.29"
  wire output 67 \EMAC1SPEEDIS10100
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26857.12-26857.22"
  wire output 68 \EMACDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26859.19-26859.30"
  wire width 32 upto output 70 \EMACDCRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26952.17-26952.25"
  wire width 10 input 163 \HOSTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26887.11-26887.18"
  wire input 98 \HOSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26888.11-26888.23"
  wire input 99 \HOSTEMAC1SEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26858.12-26858.23"
  wire output 69 \HOSTMIIMRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26889.11-26889.22"
  wire input 100 \HOSTMIIMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26938.17-26938.27"
  wire width 2 input 149 \HOSTOPCODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26862.19-26862.29"
  wire width 32 output 73 \HOSTRDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26890.11-26890.18"
  wire input 101 \HOSTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26945.18-26945.28"
  wire width 32 input 156 \HOSTWRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26891.11-26891.22"
  wire input 102 \PHYEMAC0COL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26892.11-26892.22"
  wire input 103 \PHYEMAC0CRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26893.11-26893.25"
  wire input 104 \PHYEMAC0GTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26894.11-26894.25"
  wire input 105 \PHYEMAC0MCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26895.11-26895.23"
  wire input 106 \PHYEMAC0MDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26896.11-26896.27"
  wire input 107 \PHYEMAC0MIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26946.17-26946.30"
  wire width 5 input 157 \PHYEMAC0PHYAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26897.11-26897.27"
  wire input 108 \PHYEMAC0RXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26939.17-26939.36"
  wire width 2 input 150 \PHYEMAC0RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26898.11-26898.32"
  wire input 109 \PHYEMAC0RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26899.11-26899.28"
  wire input 110 \PHYEMAC0RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26900.11-26900.32"
  wire input 111 \PHYEMAC0RXCHECKINGCRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26901.11-26901.24"
  wire input 112 \PHYEMAC0RXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26943.17-26943.36"
  wire width 3 input 154 \PHYEMAC0RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26902.11-26902.29"
  wire input 113 \PHYEMAC0RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26950.17-26950.28"
  wire width 8 input 161 \PHYEMAC0RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26903.11-26903.28"
  wire input 114 \PHYEMAC0RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26904.11-26904.23"
  wire input 115 \PHYEMAC0RXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26905.11-26905.23"
  wire input 116 \PHYEMAC0RXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26940.17-26940.37"
  wire width 2 input 151 \PHYEMAC0RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26906.11-26906.31"
  wire input 117 \PHYEMAC0RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26907.11-26907.28"
  wire input 118 \PHYEMAC0RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26908.11-26908.28"
  wire input 119 \PHYEMAC0SIGNALDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26909.11-26909.27"
  wire input 120 \PHYEMAC0TXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26910.11-26910.33"
  wire input 121 \PHYEMAC0TXGMIIMIICLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26911.11-26911.22"
  wire input 122 \PHYEMAC1COL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26912.11-26912.22"
  wire input 123 \PHYEMAC1CRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26913.11-26913.25"
  wire input 124 \PHYEMAC1GTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26914.11-26914.25"
  wire input 125 \PHYEMAC1MCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26915.11-26915.23"
  wire input 126 \PHYEMAC1MDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26916.11-26916.27"
  wire input 127 \PHYEMAC1MIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26947.17-26947.30"
  wire width 5 input 158 \PHYEMAC1PHYAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26917.11-26917.27"
  wire input 128 \PHYEMAC1RXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26941.17-26941.36"
  wire width 2 input 152 \PHYEMAC1RXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26918.11-26918.32"
  wire input 129 \PHYEMAC1RXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26919.11-26919.28"
  wire input 130 \PHYEMAC1RXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26920.11-26920.32"
  wire input 131 \PHYEMAC1RXCHECKINGCRC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26921.11-26921.24"
  wire input 132 \PHYEMAC1RXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26944.17-26944.36"
  wire width 3 input 155 \PHYEMAC1RXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26922.11-26922.29"
  wire input 133 \PHYEMAC1RXCOMMADET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26951.17-26951.28"
  wire width 8 input 162 \PHYEMAC1RXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26923.11-26923.28"
  wire input 134 \PHYEMAC1RXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26924.11-26924.23"
  wire input 135 \PHYEMAC1RXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26925.11-26925.23"
  wire input 136 \PHYEMAC1RXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26942.17-26942.37"
  wire width 2 input 153 \PHYEMAC1RXLOSSOFSYNC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26926.11-26926.31"
  wire input 137 \PHYEMAC1RXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26927.11-26927.28"
  wire input 138 \PHYEMAC1RXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26928.11-26928.28"
  wire input 139 \PHYEMAC1SIGNALDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26929.11-26929.27"
  wire input 140 \PHYEMAC1TXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26930.11-26930.33"
  wire input 141 \PHYEMAC1TXGMIIMIICLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26931.11-26931.16"
  wire input 142 \RESET
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26955.1-27084.10"
module \TEMAC_SINGLE
  parameter \EMAC_1000BASEX_ENABLE "FALSE"
  parameter \EMAC_ADDRFILTER_ENABLE "FALSE"
  parameter \EMAC_BYTEPHY "FALSE"
  parameter \EMAC_CTRLLENCHECK_DISABLE "FALSE"
  parameter \EMAC_DCRBASEADDR 8'00000000
  parameter \EMAC_GTLOOPBACK "FALSE"
  parameter \EMAC_HOST_ENABLE "FALSE"
  parameter \EMAC_LINKTIMERVAL 9'000000000
  parameter \EMAC_LTCHECK_DISABLE "FALSE"
  parameter \EMAC_MDIO_ENABLE "FALSE"
  parameter \EMAC_MDIO_IGNORE_PHYADZERO "FALSE"
  parameter \EMAC_PAUSEADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC_PHYINITAUTONEG_ENABLE "FALSE"
  parameter \EMAC_PHYISOLATE "FALSE"
  parameter \EMAC_PHYLOOPBACKMSB "FALSE"
  parameter \EMAC_PHYPOWERDOWN "FALSE"
  parameter \EMAC_PHYRESET "FALSE"
  parameter \EMAC_RGMII_ENABLE "FALSE"
  parameter \EMAC_RX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC_RXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC_RXHALFDUPLEX "FALSE"
  parameter \EMAC_RXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC_RXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC_RXRESET "FALSE"
  parameter \EMAC_RXVLAN_ENABLE "FALSE"
  parameter \EMAC_RX_ENABLE "TRUE"
  parameter \EMAC_SGMII_ENABLE "FALSE"
  parameter \EMAC_SPEED_LSB "FALSE"
  parameter \EMAC_SPEED_MSB "FALSE"
  parameter \EMAC_TX16BITCLIENT_ENABLE "FALSE"
  parameter \EMAC_TXFLOWCTRL_ENABLE "FALSE"
  parameter \EMAC_TXHALFDUPLEX "FALSE"
  parameter \EMAC_TXIFGADJUST_ENABLE "FALSE"
  parameter \EMAC_TXINBANDFCS_ENABLE "FALSE"
  parameter \EMAC_TXJUMBOFRAME_ENABLE "FALSE"
  parameter \EMAC_TXRESET "FALSE"
  parameter \EMAC_TXVLAN_ENABLE "FALSE"
  parameter \EMAC_TX_ENABLE "TRUE"
  parameter \EMAC_UNICASTADDR 48'000000000000000000000000000000000000000000000000
  parameter \EMAC_UNIDIRECTION_ENABLE "FALSE"
  parameter \EMAC_USECLKEN "FALSE"
  parameter \SIM_VERSION "1.0"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27039.11-27039.30"
  wire input 42 \CLIENTEMACDCMLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27040.11-27040.29"
  wire input 43 \CLIENTEMACPAUSEREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27074.18-27074.36"
  wire width 16 input 77 \CLIENTEMACPAUSEVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27041.11-27041.34"
  wire input 44 \CLIENTEMACRXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27042.11-27042.34"
  wire input 45 \CLIENTEMACTXCLIENTCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27075.18-27075.31"
  wire width 16 input 78 \CLIENTEMACTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27043.11-27043.27"
  wire input 46 \CLIENTEMACTXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27044.11-27044.30"
  wire input 47 \CLIENTEMACTXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27045.11-27045.32"
  wire input 48 \CLIENTEMACTXFIRSTBYTE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27081.17-27081.37"
  wire width 8 input 84 \CLIENTEMACTXIFGDELAY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27046.11-27046.31"
  wire input 49 \CLIENTEMACTXUNDERRUN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27073.17-27073.28"
  wire width 10 upto input 76 \DCREMACABUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27047.11-27047.21"
  wire input 50 \DCREMACCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27072.18-27072.29"
  wire width 32 upto input 75 \DCREMACDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27048.11-27048.24"
  wire input 51 \DCREMACENABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27049.11-27049.22"
  wire input 52 \DCREMACREAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27050.11-27050.23"
  wire input 53 \DCREMACWRITE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26998.12-26998.25"
  wire output 1 \DCRHOSTDONEIR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:26999.12-26999.33"
  wire output 2 \EMACCLIENTANINTERRUPT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27000.12-27000.32"
  wire output 3 \EMACCLIENTRXBADFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27001.12-27001.36"
  wire output 4 \EMACCLIENTRXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27035.19-27035.32"
  wire width 16 output 38 \EMACCLIENTRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27002.12-27002.28"
  wire output 5 \EMACCLIENTRXDVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27003.12-27003.31"
  wire output 6 \EMACCLIENTRXDVLDMSW
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27004.12-27004.33"
  wire output 7 \EMACCLIENTRXFRAMEDROP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27005.12-27005.33"
  wire output 8 \EMACCLIENTRXGOODFRAME
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27037.18-27037.35"
  wire width 7 output 40 \EMACCLIENTRXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27006.12-27006.36"
  wire output 9 \EMACCLIENTRXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27007.12-27007.32"
  wire output 10 \EMACCLIENTRXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27008.12-27008.27"
  wire output 11 \EMACCLIENTTXACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27009.12-27009.36"
  wire output 12 \EMACCLIENTTXCLIENTCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27010.12-27010.33"
  wire output 13 \EMACCLIENTTXCOLLISION
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27011.12-27011.34"
  wire output 14 \EMACCLIENTTXRETRANSMIT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27012.12-27012.29"
  wire output 15 \EMACCLIENTTXSTATS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27013.12-27013.36"
  wire output 16 \EMACCLIENTTXSTATSBYTEVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27014.12-27014.32"
  wire output 17 \EMACCLIENTTXSTATSVLD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27015.12-27015.22"
  wire output 18 \EMACDCRACK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27034.19-27034.30"
  wire width 32 upto output 37 \EMACDCRDBUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27016.12-27016.31"
  wire output 19 \EMACPHYENCOMMAALIGN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27017.12-27017.30"
  wire output 20 \EMACPHYLOOPBACKMSB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27018.12-27018.26"
  wire output 21 \EMACPHYMCLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27019.12-27019.24"
  wire output 22 \EMACPHYMDOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27020.12-27020.24"
  wire output 23 \EMACPHYMDTRI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27021.12-27021.29"
  wire output 24 \EMACPHYMGTRXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27022.12-27022.29"
  wire output 25 \EMACPHYMGTTXRESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27023.12-27023.28"
  wire output 26 \EMACPHYPOWERDOWN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27024.12-27024.32"
  wire output 27 \EMACPHYSYNCACQSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27025.12-27025.33"
  wire output 28 \EMACPHYTXCHARDISPMODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27026.12-27026.32"
  wire output 29 \EMACPHYTXCHARDISPVAL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27027.12-27027.28"
  wire output 30 \EMACPHYTXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27028.12-27028.24"
  wire output 31 \EMACPHYTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27038.18-27038.28"
  wire width 8 output 41 \EMACPHYTXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27029.12-27029.23"
  wire output 32 \EMACPHYTXEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27030.12-27030.23"
  wire output 33 \EMACPHYTXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27031.12-27031.34"
  wire output 34 \EMACPHYTXGMIIMIICLKOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27032.12-27032.28"
  wire output 35 \EMACSPEEDIS10100
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27083.17-27083.25"
  wire width 10 input 86 \HOSTADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27051.11-27051.18"
  wire input 54 \HOSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27033.12-27033.23"
  wire output 36 \HOSTMIIMRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27052.11-27052.22"
  wire input 55 \HOSTMIIMSEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27076.17-27076.27"
  wire width 2 input 79 \HOSTOPCODE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27036.19-27036.29"
  wire width 32 output 39 \HOSTRDDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27053.11-27053.18"
  wire input 56 \HOSTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27079.18-27079.28"
  wire width 32 input 82 \HOSTWRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27054.11-27054.21"
  wire input 57 \PHYEMACCOL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27055.11-27055.21"
  wire input 58 \PHYEMACCRS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27056.11-27056.24"
  wire input 59 \PHYEMACGTXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27057.11-27057.24"
  wire input 60 \PHYEMACMCLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27058.11-27058.22"
  wire input 61 \PHYEMACMDIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27059.11-27059.26"
  wire input 62 \PHYEMACMIITXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27080.17-27080.29"
  wire width 5 input 83 \PHYEMACPHYAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27077.17-27077.35"
  wire width 2 input 80 \PHYEMACRXBUFSTATUS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27060.11-27060.31"
  wire input 63 \PHYEMACRXCHARISCOMMA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27061.11-27061.27"
  wire input 64 \PHYEMACRXCHARISK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27062.11-27062.23"
  wire input 65 \PHYEMACRXCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27078.17-27078.35"
  wire width 3 input 81 \PHYEMACRXCLKCORCNT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27082.17-27082.27"
  wire width 8 input 85 \PHYEMACRXD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27063.11-27063.27"
  wire input 66 \PHYEMACRXDISPERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27064.11-27064.22"
  wire input 67 \PHYEMACRXDV
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27065.11-27065.22"
  wire input 68 \PHYEMACRXER
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27066.11-27066.30"
  wire input 69 \PHYEMACRXNOTINTABLE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27067.11-27067.27"
  wire input 70 \PHYEMACRXRUNDISP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27068.11-27068.27"
  wire input 71 \PHYEMACSIGNALDET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27069.11-27069.26"
  wire input 72 \PHYEMACTXBUFERR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27070.11-27070.32"
  wire input 73 \PHYEMACTXGMIIMIICLKIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:27071.11-27071.16"
  wire input 74 \RESET
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7285.1-7323.10"
module \TX_BITSLICE
  parameter \DATA_WIDTH 8
  parameter \DELAY_FORMAT "TIME"
  parameter \DELAY_TYPE "FIXED"
  parameter \DELAY_VALUE 0
  parameter \ENABLE_PRE_EMPHASIS "FALSE"
  parameter \INIT 1'1
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_DLY_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \NATIVE_ODELAY_BYPASS "FALSE"
  parameter \OUTPUT_PHASE_90 "FALSE"
  parameter \REFCLK_FREQUENCY
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \TBYTE_CTL "TBYTE_IN"
  parameter \UPDATE_MODE "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7307.11-7307.13"
  wire input 6 \CE
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7309.11-7309.14"
  wire input 7 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7310.17-7310.27"
  wire width 9 input 8 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7302.18-7302.29"
  wire width 9 output 1 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7311.17-7311.18"
  wire width 8 input 9 \D
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7312.11-7312.17"
  wire input 10 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7313.11-7313.14"
  wire input 11 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7314.11-7314.15"
  wire input 12 \LOAD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7303.12-7303.13"
  wire output 2 \O
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7316.11-7316.14"
  wire input 13 \RST
  attribute \invertible_pin "IS_RST_DLY_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7318.11-7318.18"
  wire input 14 \RST_DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7319.18-7319.32"
  wire width 40 input 15 \RX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7304.19-7304.34"
  wire width 40 output 3 \RX_BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7320.11-7320.12"
  wire input 16 \T
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7321.11-7321.19"
  wire input 17 \TBYTE_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7322.18-7322.32"
  wire width 40 input 18 \TX_BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7305.19-7305.34"
  wire width 40 output 4 \TX_BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7306.12-7306.17"
  wire output 5 \T_OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7325.1-7355.10"
module \TX_BITSLICE_TRI
  parameter \DATA_WIDTH 8
  parameter \DELAY_FORMAT "TIME"
  parameter \DELAY_TYPE "FIXED"
  parameter \DELAY_VALUE 0
  parameter \INIT 1'1
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_RST_DLY_INVERTED 1'0
  parameter \IS_RST_INVERTED 1'0
  parameter \NATIVE_ODELAY_BYPASS "FALSE"
  parameter \OUTPUT_PHASE_90 "FALSE"
  parameter \REFCLK_FREQUENCY
  parameter \SIM_DEVICE "ULTRASCALE"
  parameter \SIM_VERSION
  parameter \UPDATE_MODE "ASYNC"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7343.18-7343.29"
  wire width 40 input 4 \BIT_CTRL_IN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7340.19-7340.31"
  wire width 40 output 1 \BIT_CTRL_OUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7344.11-7344.13"
  wire input 5 \CE
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7346.11-7346.14"
  wire input 6 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7347.17-7347.27"
  wire width 9 input 7 \CNTVALUEIN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7341.18-7341.29"
  wire width 9 output 2 \CNTVALUEOUT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7348.11-7348.17"
  wire input 8 \EN_VTC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7349.11-7349.14"
  wire input 9 \INC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7350.11-7350.15"
  wire input 10 \LOAD
  attribute \invertible_pin "IS_RST_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7352.11-7352.14"
  wire input 11 \RST
  attribute \invertible_pin "IS_RST_DLY_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7354.11-7354.18"
  wire input 12 \RST_DLY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:7342.12-7342.19"
  wire output 3 \TRI_OUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5612.1-5725.10"
module \URAM288
  parameter \AUTO_SLEEP_LATENCY 8
  parameter \AVG_CONS_INACTIVE_CYCLES 10
  parameter \BWE_MODE_A "PARITY_INTERLEAVED"
  parameter \BWE_MODE_B "PARITY_INTERLEAVED"
  parameter \CASCADE_ORDER_A "NONE"
  parameter \CASCADE_ORDER_B "NONE"
  parameter \EN_AUTO_SLEEP_MODE "FALSE"
  parameter \EN_ECC_RD_A "FALSE"
  parameter \EN_ECC_RD_B "FALSE"
  parameter \EN_ECC_WR_A "FALSE"
  parameter \EN_ECC_WR_B "FALSE"
  parameter \IREG_PRE_A "FALSE"
  parameter \IREG_PRE_B "FALSE"
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_EN_A_INVERTED 1'0
  parameter \IS_EN_B_INVERTED 1'0
  parameter \IS_RDB_WR_A_INVERTED 1'0
  parameter \IS_RDB_WR_B_INVERTED 1'0
  parameter \IS_RST_A_INVERTED 1'0
  parameter \IS_RST_B_INVERTED 1'0
  parameter \MATRIX_ID "NONE"
  parameter \NUM_UNIQUE_SELF_ADDR_A 1
  parameter \NUM_UNIQUE_SELF_ADDR_B 1
  parameter \NUM_URAM_IN_MATRIX 1
  parameter \OREG_A "FALSE"
  parameter \OREG_B "FALSE"
  parameter \OREG_ECC_A "FALSE"
  parameter \OREG_ECC_B "FALSE"
  parameter \REG_CAS_A "FALSE"
  parameter \REG_CAS_B "FALSE"
  parameter \RST_MODE_A "SYNC"
  parameter \RST_MODE_B "SYNC"
  parameter \SELF_ADDR_A 11'00000000000
  parameter \SELF_ADDR_B 11'00000000000
  parameter \SELF_MASK_A 11'11111111111
  parameter \SELF_MASK_B 11'11111111111
  parameter \USE_EXT_CE_A "FALSE"
  parameter \USE_EXT_CE_B "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5677.18-5677.24"
  wire width 23 input 27 \ADDR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5678.18-5678.24"
  wire width 23 input 28 \ADDR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5679.17-5679.22"
  wire width 9 input 29 \BWE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5680.17-5680.22"
  wire width 9 input 30 \BWE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5681.18-5681.31"
  wire width 23 input 31 \CAS_IN_ADDR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5682.18-5682.31"
  wire width 23 input 32 \CAS_IN_ADDR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5683.17-5683.29"
  wire width 9 input 33 \CAS_IN_BWE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5684.17-5684.29"
  wire width 9 input 34 \CAS_IN_BWE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5685.11-5685.27"
  wire input 35 \CAS_IN_DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5686.11-5686.27"
  wire input 36 \CAS_IN_DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5687.18-5687.30"
  wire width 72 input 37 \CAS_IN_DIN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5688.18-5688.30"
  wire width 72 input 38 \CAS_IN_DIN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5689.18-5689.31"
  wire width 72 input 39 \CAS_IN_DOUT_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5690.18-5690.31"
  wire width 72 input 40 \CAS_IN_DOUT_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5691.11-5691.22"
  wire input 41 \CAS_IN_EN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5692.11-5692.22"
  wire input 42 \CAS_IN_EN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5693.11-5693.28"
  wire input 43 \CAS_IN_RDACCESS_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5694.11-5694.28"
  wire input 44 \CAS_IN_RDACCESS_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5695.11-5695.26"
  wire input 45 \CAS_IN_RDB_WR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5696.11-5696.26"
  wire input 46 \CAS_IN_RDB_WR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5697.11-5697.27"
  wire input 47 \CAS_IN_SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5698.11-5698.27"
  wire input 48 \CAS_IN_SBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5651.19-5651.33"
  wire width 23 output 1 \CAS_OUT_ADDR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5652.19-5652.33"
  wire width 23 output 2 \CAS_OUT_ADDR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5653.18-5653.31"
  wire width 9 output 3 \CAS_OUT_BWE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5654.18-5654.31"
  wire width 9 output 4 \CAS_OUT_BWE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5655.12-5655.29"
  wire output 5 \CAS_OUT_DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5656.12-5656.29"
  wire output 6 \CAS_OUT_DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5657.19-5657.32"
  wire width 72 output 7 \CAS_OUT_DIN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5658.19-5658.32"
  wire width 72 output 8 \CAS_OUT_DIN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5659.19-5659.33"
  wire width 72 output 9 \CAS_OUT_DOUT_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5660.19-5660.33"
  wire width 72 output 10 \CAS_OUT_DOUT_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5661.12-5661.24"
  wire output 11 \CAS_OUT_EN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5662.12-5662.24"
  wire output 12 \CAS_OUT_EN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5663.12-5663.30"
  wire output 13 \CAS_OUT_RDACCESS_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5664.12-5664.30"
  wire output 14 \CAS_OUT_RDACCESS_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5665.12-5665.28"
  wire output 15 \CAS_OUT_RDB_WR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5666.12-5666.28"
  wire output 16 \CAS_OUT_RDB_WR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5667.12-5667.29"
  wire output 17 \CAS_OUT_SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5668.12-5668.29"
  wire output 18 \CAS_OUT_SBITERR_B
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5701.11-5701.14"
  wire input 49 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5669.12-5669.21"
  wire output 19 \DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5670.12-5670.21"
  wire output 20 \DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5702.18-5702.23"
  wire width 72 input 50 \DIN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5703.18-5703.23"
  wire width 72 input 51 \DIN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5671.19-5671.25"
  wire width 72 output 21 \DOUT_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5672.19-5672.25"
  wire width 72 output 22 \DOUT_B
  attribute \invertible_pin "IS_EN_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5705.11-5705.15"
  wire input 52 \EN_A
  attribute \invertible_pin "IS_EN_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5707.11-5707.15"
  wire input 53 \EN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5708.11-5708.27"
  wire input 54 \INJECT_DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5709.11-5709.27"
  wire input 55 \INJECT_DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5710.11-5710.27"
  wire input 56 \INJECT_SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5711.11-5711.27"
  wire input 57 \INJECT_SBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5712.11-5712.20"
  wire input 58 \OREG_CE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5713.11-5713.20"
  wire input 59 \OREG_CE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5714.11-5714.24"
  wire input 60 \OREG_ECC_CE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5715.11-5715.24"
  wire input 61 \OREG_ECC_CE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5673.12-5673.22"
  wire output 23 \RDACCESS_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5674.12-5674.22"
  wire output 24 \RDACCESS_B
  attribute \invertible_pin "IS_RDB_WR_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5717.11-5717.19"
  wire input 62 \RDB_WR_A
  attribute \invertible_pin "IS_RDB_WR_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5719.11-5719.19"
  wire input 63 \RDB_WR_B
  attribute \invertible_pin "IS_RST_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5721.11-5721.16"
  wire input 64 \RST_A
  attribute \invertible_pin "IS_RST_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5723.11-5723.16"
  wire input 65 \RST_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5675.12-5675.21"
  wire output 25 \SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5676.12-5676.21"
  wire output 26 \SBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5724.11-5724.16"
  wire input 66 \SLEEP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5727.1-5790.10"
module \URAM288_BASE
  parameter \AUTO_SLEEP_LATENCY 8
  parameter \AVG_CONS_INACTIVE_CYCLES 10
  parameter \BWE_MODE_A "PARITY_INTERLEAVED"
  parameter \BWE_MODE_B "PARITY_INTERLEAVED"
  parameter \EN_AUTO_SLEEP_MODE "FALSE"
  parameter \EN_ECC_RD_A "FALSE"
  parameter \EN_ECC_RD_B "FALSE"
  parameter \EN_ECC_WR_A "FALSE"
  parameter \EN_ECC_WR_B "FALSE"
  parameter \IREG_PRE_A "FALSE"
  parameter \IREG_PRE_B "FALSE"
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_EN_A_INVERTED 1'0
  parameter \IS_EN_B_INVERTED 1'0
  parameter \IS_RDB_WR_A_INVERTED 1'0
  parameter \IS_RDB_WR_B_INVERTED 1'0
  parameter \IS_RST_A_INVERTED 1'0
  parameter \IS_RST_B_INVERTED 1'0
  parameter \OREG_A "FALSE"
  parameter \OREG_B "FALSE"
  parameter \OREG_ECC_A "FALSE"
  parameter \OREG_ECC_B "FALSE"
  parameter \RST_MODE_A "SYNC"
  parameter \RST_MODE_B "SYNC"
  parameter \USE_EXT_CE_A "FALSE"
  parameter \USE_EXT_CE_B "FALSE"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5760.18-5760.24"
  wire width 23 input 7 \ADDR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5761.18-5761.24"
  wire width 23 input 8 \ADDR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5762.17-5762.22"
  wire width 9 input 9 \BWE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5763.17-5763.22"
  wire width 9 input 10 \BWE_B
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5766.11-5766.14"
  wire input 11 \CLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5754.12-5754.21"
  wire output 1 \DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5755.12-5755.21"
  wire output 2 \DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5767.18-5767.23"
  wire width 72 input 12 \DIN_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5768.18-5768.23"
  wire width 72 input 13 \DIN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5756.19-5756.25"
  wire width 72 output 3 \DOUT_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5757.19-5757.25"
  wire width 72 output 4 \DOUT_B
  attribute \invertible_pin "IS_EN_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5770.11-5770.15"
  wire input 14 \EN_A
  attribute \invertible_pin "IS_EN_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5772.11-5772.15"
  wire input 15 \EN_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5773.11-5773.27"
  wire input 16 \INJECT_DBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5774.11-5774.27"
  wire input 17 \INJECT_DBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5775.11-5775.27"
  wire input 18 \INJECT_SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5776.11-5776.27"
  wire input 19 \INJECT_SBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5777.11-5777.20"
  wire input 20 \OREG_CE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5778.11-5778.20"
  wire input 21 \OREG_CE_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5779.11-5779.24"
  wire input 22 \OREG_ECC_CE_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5780.11-5780.24"
  wire input 23 \OREG_ECC_CE_B
  attribute \invertible_pin "IS_RDB_WR_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5782.11-5782.19"
  wire input 24 \RDB_WR_A
  attribute \invertible_pin "IS_RDB_WR_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5784.11-5784.19"
  wire input 25 \RDB_WR_B
  attribute \invertible_pin "IS_RST_A_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5786.11-5786.16"
  wire input 26 \RST_A
  attribute \invertible_pin "IS_RST_B_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5788.11-5788.16"
  wire input 27 \RST_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5758.12-5758.21"
  wire output 5 \SBITERR_A
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5759.12-5759.21"
  wire output 6 \SBITERR_B
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:5789.11-5789.16"
  wire input 28 \SLEEP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9947.1-9951.10"
module \USR_ACCESSE2
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9948.12-9948.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9950.19-9950.23"
  wire width 32 output 3 \DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9949.12-9949.21"
  wire output 2 \DATAVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9930.1-9933.10"
module \USR_ACCESS_VIRTEX4
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9931.19-9931.23"
  wire width 32 output 1 \DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9932.12-9932.21"
  wire output 2 \DATAVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9935.1-9939.10"
module \USR_ACCESS_VIRTEX5
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9936.12-9936.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9937.19-9937.23"
  wire width 32 output 2 \DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9938.12-9938.21"
  wire output 3 \DATAVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9941.1-9945.10"
module \USR_ACCESS_VIRTEX6
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9942.12-9942.18"
  wire output 1 \CFGCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9943.19-9943.23"
  wire width 32 output 2 \DATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:9944.12-9944.21"
  wire output 3 \DATAVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:24.1-26.10"
module \VCC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:24.19-24.20"
  wire output 1 \P
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33823.1-34053.10"
module \VCU
  parameter \CORECLKREQ 667
  parameter \DECHORRESOLUTION 3840
  parameter \DECODERCHROMAFORMAT "4_2_2"
  parameter \DECODERCODING "H.265"
  parameter \DECODERCOLORDEPTH 10
  parameter \DECODERNUMCORES 2
  parameter \DECVERTRESOLUTION 2160
  parameter \ENABLEDECODER "TRUE"
  parameter \ENABLEENCODER "TRUE"
  parameter \ENCHORRESOLUTION 3840
  parameter \ENCODERCHROMAFORMAT "4_2_2"
  parameter \ENCODERCODING "H.265"
  parameter \ENCODERCOLORDEPTH 10
  parameter \ENCODERNUMCORES 4
  parameter \ENCVERTRESOLUTION 2160
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33975.11-33975.50"
  wire input 137 \INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33976.18-33976.39"
  wire width 20 input 138 \PLVCUARADDRAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33977.17-33977.38"
  wire width 3 input 139 \PLVCUARPROTAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33978.11-33978.33"
  wire input 140 \PLVCUARVALIDAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33979.18-33979.39"
  wire width 20 input 141 \PLVCUAWADDRAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33980.17-33980.38"
  wire width 3 input 142 \PLVCUAWPROTAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33981.11-33981.33"
  wire input 143 \PLVCUAWVALIDAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33982.11-33982.25"
  wire input 144 \PLVCUAXIDECCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33983.11-33983.25"
  wire input 145 \PLVCUAXIENCCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33984.11-33984.26"
  wire input 146 \PLVCUAXILITECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33985.11-33985.25"
  wire input 147 \PLVCUAXIMCUCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33986.11-33986.32"
  wire input 148 \PLVCUBREADYAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33987.11-33987.23"
  wire input 149 \PLVCUCORECLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33988.11-33988.27"
  wire input 150 \PLVCUDECARREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33989.11-33989.27"
  wire input 151 \PLVCUDECARREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33990.11-33990.27"
  wire input 152 \PLVCUDECAWREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33991.11-33991.27"
  wire input 153 \PLVCUDECAWREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33992.17-33992.29"
  wire width 4 input 154 \PLVCUDECBID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33993.17-33993.29"
  wire width 4 input 155 \PLVCUDECBID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33994.17-33994.31"
  wire width 2 input 156 \PLVCUDECBRESP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33995.17-33995.31"
  wire width 2 input 157 \PLVCUDECBRESP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33996.11-33996.26"
  wire input 158 \PLVCUDECBVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33997.11-33997.26"
  wire input 159 \PLVCUDECBVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33998.19-33998.33"
  wire width 128 input 160 \PLVCUDECRDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33999.19-33999.33"
  wire width 128 input 161 \PLVCUDECRDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34000.17-34000.29"
  wire width 4 input 162 \PLVCUDECRID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34001.17-34001.29"
  wire width 4 input 163 \PLVCUDECRID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34002.11-34002.25"
  wire input 164 \PLVCUDECRLAST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34003.11-34003.25"
  wire input 165 \PLVCUDECRLAST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34004.17-34004.31"
  wire width 2 input 166 \PLVCUDECRRESP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34005.17-34005.31"
  wire width 2 input 167 \PLVCUDECRRESP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34006.11-34006.26"
  wire input 168 \PLVCUDECRVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34007.11-34007.26"
  wire input 169 \PLVCUDECRVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34008.11-34008.26"
  wire input 170 \PLVCUDECWREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34009.11-34009.26"
  wire input 171 \PLVCUDECWREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34010.19-34010.37"
  wire width 320 input 172 \PLVCUENCALL2CRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34011.11-34011.30"
  wire input 173 \PLVCUENCALL2CRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34012.11-34012.27"
  wire input 174 \PLVCUENCARREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34013.11-34013.27"
  wire input 175 \PLVCUENCARREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34014.11-34014.27"
  wire input 176 \PLVCUENCAWREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34015.11-34015.27"
  wire input 177 \PLVCUENCAWREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34016.17-34016.29"
  wire width 4 input 178 \PLVCUENCBID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34017.17-34017.29"
  wire width 4 input 179 \PLVCUENCBID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34018.17-34018.31"
  wire width 2 input 180 \PLVCUENCBRESP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34019.17-34019.31"
  wire width 2 input 181 \PLVCUENCBRESP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34020.11-34020.26"
  wire input 182 \PLVCUENCBVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34021.11-34021.26"
  wire input 183 \PLVCUENCBVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34022.11-34022.25"
  wire input 184 \PLVCUENCL2CCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34023.19-34023.33"
  wire width 128 input 185 \PLVCUENCRDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34024.19-34024.33"
  wire width 128 input 186 \PLVCUENCRDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34025.17-34025.29"
  wire width 4 input 187 \PLVCUENCRID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34026.17-34026.29"
  wire width 4 input 188 \PLVCUENCRID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34027.11-34027.25"
  wire input 189 \PLVCUENCRLAST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34028.11-34028.25"
  wire input 190 \PLVCUENCRLAST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34029.17-34029.31"
  wire width 2 input 191 \PLVCUENCRRESP0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34030.17-34030.31"
  wire width 2 input 192 \PLVCUENCRRESP1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34031.11-34031.26"
  wire input 193 \PLVCUENCRVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34032.11-34032.26"
  wire input 194 \PLVCUENCRVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34033.11-34033.26"
  wire input 195 \PLVCUENCWREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34034.11-34034.26"
  wire input 196 \PLVCUENCWREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34035.11-34035.22"
  wire input 197 \PLVCUMCUCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34036.11-34036.34"
  wire input 198 \PLVCUMCUMAXIICDCARREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34037.11-34037.34"
  wire input 199 \PLVCUMCUMAXIICDCAWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34038.17-34038.36"
  wire width 3 input 200 \PLVCUMCUMAXIICDCBID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34039.17-34039.38"
  wire width 2 input 201 \PLVCUMCUMAXIICDCBRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34040.11-34040.33"
  wire input 202 \PLVCUMCUMAXIICDCBVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34041.18-34041.39"
  wire width 32 input 203 \PLVCUMCUMAXIICDCRDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34042.17-34042.36"
  wire width 3 input 204 \PLVCUMCUMAXIICDCRID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34043.11-34043.32"
  wire input 205 \PLVCUMCUMAXIICDCRLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34044.17-34044.38"
  wire width 2 input 206 \PLVCUMCUMAXIICDCRRESP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34045.11-34045.33"
  wire input 207 \PLVCUMCUMAXIICDCRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34046.11-34046.33"
  wire input 208 \PLVCUMCUMAXIICDCWREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34047.11-34047.27"
  wire input 209 \PLVCUPLLREFCLKPL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34048.11-34048.23"
  wire input 210 \PLVCURAWRSTN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34049.11-34049.32"
  wire input 211 \PLVCURREADYAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34050.18-34050.38"
  wire width 32 input 212 \PLVCUWDATAAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34051.17-34051.37"
  wire width 4 input 213 \PLVCUWSTRBAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:34052.11-34052.32"
  wire input 214 \PLVCUWVALIDAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33839.12-33839.34"
  wire output 1 \VCUPLARREADYAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33840.12-33840.34"
  wire output 2 \VCUPLAWREADYAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33841.18-33841.38"
  wire width 2 output 3 \VCUPLBRESPAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33842.12-33842.33"
  wire output 4 \VCUPLBVALIDAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33843.12-33843.33"
  wire output 5 \VCUPLCORESTATUSCLKPLL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33844.19-33844.34"
  wire width 44 output 6 \VCUPLDECARADDR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33845.19-33845.34"
  wire width 44 output 7 \VCUPLDECARADDR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33846.18-33846.34"
  wire width 2 output 8 \VCUPLDECARBURST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33847.18-33847.34"
  wire width 2 output 9 \VCUPLDECARBURST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33848.18-33848.34"
  wire width 4 output 10 \VCUPLDECARCACHE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33849.18-33849.34"
  wire width 4 output 11 \VCUPLDECARCACHE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33850.18-33850.31"
  wire width 4 output 12 \VCUPLDECARID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33851.18-33851.31"
  wire width 4 output 13 \VCUPLDECARID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33852.18-33852.32"
  wire width 8 output 14 \VCUPLDECARLEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33853.18-33853.32"
  wire width 8 output 15 \VCUPLDECARLEN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33854.12-33854.27"
  wire output 16 \VCUPLDECARPROT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33855.12-33855.27"
  wire output 17 \VCUPLDECARPROT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33856.18-33856.32"
  wire width 4 output 18 \VCUPLDECARQOS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33857.18-33857.32"
  wire width 4 output 19 \VCUPLDECARQOS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33858.18-33858.33"
  wire width 3 output 20 \VCUPLDECARSIZE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33859.18-33859.33"
  wire width 3 output 21 \VCUPLDECARSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33860.12-33860.28"
  wire output 22 \VCUPLDECARVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33861.12-33861.28"
  wire output 23 \VCUPLDECARVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33862.19-33862.34"
  wire width 44 output 24 \VCUPLDECAWADDR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33863.19-33863.34"
  wire width 44 output 25 \VCUPLDECAWADDR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33864.18-33864.34"
  wire width 2 output 26 \VCUPLDECAWBURST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33865.18-33865.34"
  wire width 2 output 27 \VCUPLDECAWBURST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33866.18-33866.34"
  wire width 4 output 28 \VCUPLDECAWCACHE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33867.18-33867.34"
  wire width 4 output 29 \VCUPLDECAWCACHE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33868.18-33868.31"
  wire width 4 output 30 \VCUPLDECAWID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33869.18-33869.31"
  wire width 4 output 31 \VCUPLDECAWID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33870.18-33870.32"
  wire width 8 output 32 \VCUPLDECAWLEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33871.18-33871.32"
  wire width 8 output 33 \VCUPLDECAWLEN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33872.12-33872.27"
  wire output 34 \VCUPLDECAWPROT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33873.12-33873.27"
  wire output 35 \VCUPLDECAWPROT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33874.18-33874.32"
  wire width 4 output 36 \VCUPLDECAWQOS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33875.18-33875.32"
  wire width 4 output 37 \VCUPLDECAWQOS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33876.18-33876.33"
  wire width 3 output 38 \VCUPLDECAWSIZE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33877.18-33877.33"
  wire width 3 output 39 \VCUPLDECAWSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33878.12-33878.28"
  wire output 40 \VCUPLDECAWVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33879.12-33879.28"
  wire output 41 \VCUPLDECAWVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33880.12-33880.27"
  wire output 42 \VCUPLDECBREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33881.12-33881.27"
  wire output 43 \VCUPLDECBREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33882.12-33882.27"
  wire output 44 \VCUPLDECRREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33883.12-33883.27"
  wire output 45 \VCUPLDECRREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33884.20-33884.34"
  wire width 128 output 46 \VCUPLDECWDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33885.20-33885.34"
  wire width 128 output 47 \VCUPLDECWDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33886.12-33886.26"
  wire output 48 \VCUPLDECWLAST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33887.12-33887.26"
  wire output 49 \VCUPLDECWLAST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33888.12-33888.27"
  wire output 50 \VCUPLDECWVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33889.12-33889.27"
  wire output 51 \VCUPLDECWVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33890.19-33890.36"
  wire width 17 output 52 \VCUPLENCALL2CADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33891.12-33891.31"
  wire output 53 \VCUPLENCALL2CRVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33892.20-33892.38"
  wire width 320 output 54 \VCUPLENCALL2CWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33893.12-33893.31"
  wire output 55 \VCUPLENCALL2CWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33894.19-33894.34"
  wire width 44 output 56 \VCUPLENCARADDR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33895.19-33895.34"
  wire width 44 output 57 \VCUPLENCARADDR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33896.18-33896.34"
  wire width 2 output 58 \VCUPLENCARBURST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33897.18-33897.34"
  wire width 2 output 59 \VCUPLENCARBURST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33898.18-33898.34"
  wire width 4 output 60 \VCUPLENCARCACHE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33899.18-33899.34"
  wire width 4 output 61 \VCUPLENCARCACHE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33900.18-33900.31"
  wire width 4 output 62 \VCUPLENCARID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33901.18-33901.31"
  wire width 4 output 63 \VCUPLENCARID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33902.18-33902.32"
  wire width 8 output 64 \VCUPLENCARLEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33903.18-33903.32"
  wire width 8 output 65 \VCUPLENCARLEN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33904.12-33904.27"
  wire output 66 \VCUPLENCARPROT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33905.12-33905.27"
  wire output 67 \VCUPLENCARPROT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33906.18-33906.32"
  wire width 4 output 68 \VCUPLENCARQOS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33907.18-33907.32"
  wire width 4 output 69 \VCUPLENCARQOS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33908.18-33908.33"
  wire width 3 output 70 \VCUPLENCARSIZE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33909.18-33909.33"
  wire width 3 output 71 \VCUPLENCARSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33910.12-33910.28"
  wire output 72 \VCUPLENCARVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33911.12-33911.28"
  wire output 73 \VCUPLENCARVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33912.19-33912.34"
  wire width 44 output 74 \VCUPLENCAWADDR0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33913.19-33913.34"
  wire width 44 output 75 \VCUPLENCAWADDR1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33914.18-33914.34"
  wire width 2 output 76 \VCUPLENCAWBURST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33915.18-33915.34"
  wire width 2 output 77 \VCUPLENCAWBURST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33916.18-33916.34"
  wire width 4 output 78 \VCUPLENCAWCACHE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33917.18-33917.34"
  wire width 4 output 79 \VCUPLENCAWCACHE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33918.18-33918.31"
  wire width 4 output 80 \VCUPLENCAWID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33919.18-33919.31"
  wire width 4 output 81 \VCUPLENCAWID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33920.18-33920.32"
  wire width 8 output 82 \VCUPLENCAWLEN0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33921.18-33921.32"
  wire width 8 output 83 \VCUPLENCAWLEN1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33922.12-33922.27"
  wire output 84 \VCUPLENCAWPROT0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33923.12-33923.27"
  wire output 85 \VCUPLENCAWPROT1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33924.18-33924.32"
  wire width 4 output 86 \VCUPLENCAWQOS0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33925.18-33925.32"
  wire width 4 output 87 \VCUPLENCAWQOS1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33926.18-33926.33"
  wire width 3 output 88 \VCUPLENCAWSIZE0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33927.18-33927.33"
  wire width 3 output 89 \VCUPLENCAWSIZE1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33928.12-33928.28"
  wire output 90 \VCUPLENCAWVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33929.12-33929.28"
  wire output 91 \VCUPLENCAWVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33930.12-33930.27"
  wire output 92 \VCUPLENCBREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33931.12-33931.27"
  wire output 93 \VCUPLENCBREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33932.12-33932.27"
  wire output 94 \VCUPLENCRREADY0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33933.12-33933.27"
  wire output 95 \VCUPLENCRREADY1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33934.20-33934.34"
  wire width 128 output 96 \VCUPLENCWDATA0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33935.20-33935.34"
  wire width 128 output 97 \VCUPLENCWDATA1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33936.12-33936.26"
  wire output 98 \VCUPLENCWLAST0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33937.12-33937.26"
  wire output 99 \VCUPLENCWLAST1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33938.12-33938.27"
  wire output 100 \VCUPLENCWVALID0
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33939.12-33939.27"
  wire output 101 \VCUPLENCWVALID1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33940.19-33940.41"
  wire width 44 output 102 \VCUPLMCUMAXIICDCARADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33941.18-33941.41"
  wire width 2 output 103 \VCUPLMCUMAXIICDCARBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33942.18-33942.41"
  wire width 4 output 104 \VCUPLMCUMAXIICDCARCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33943.18-33943.38"
  wire width 3 output 105 \VCUPLMCUMAXIICDCARID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33944.18-33944.39"
  wire width 8 output 106 \VCUPLMCUMAXIICDCARLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33945.12-33945.34"
  wire output 107 \VCUPLMCUMAXIICDCARLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33946.18-33946.40"
  wire width 3 output 108 \VCUPLMCUMAXIICDCARPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33947.18-33947.39"
  wire width 4 output 109 \VCUPLMCUMAXIICDCARQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33948.18-33948.40"
  wire width 3 output 110 \VCUPLMCUMAXIICDCARSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33949.12-33949.35"
  wire output 111 \VCUPLMCUMAXIICDCARVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33950.19-33950.41"
  wire width 44 output 112 \VCUPLMCUMAXIICDCAWADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33951.18-33951.41"
  wire width 2 output 113 \VCUPLMCUMAXIICDCAWBURST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33952.18-33952.41"
  wire width 4 output 114 \VCUPLMCUMAXIICDCAWCACHE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33953.18-33953.38"
  wire width 3 output 115 \VCUPLMCUMAXIICDCAWID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33954.18-33954.39"
  wire width 8 output 116 \VCUPLMCUMAXIICDCAWLEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33955.12-33955.34"
  wire output 117 \VCUPLMCUMAXIICDCAWLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33956.18-33956.40"
  wire width 3 output 118 \VCUPLMCUMAXIICDCAWPROT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33957.18-33957.39"
  wire width 4 output 119 \VCUPLMCUMAXIICDCAWQOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33958.18-33958.40"
  wire width 3 output 120 \VCUPLMCUMAXIICDCAWSIZE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33959.12-33959.35"
  wire output 121 \VCUPLMCUMAXIICDCAWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33960.12-33960.34"
  wire output 122 \VCUPLMCUMAXIICDCBREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33961.12-33961.34"
  wire output 123 \VCUPLMCUMAXIICDCRREADY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33962.19-33962.40"
  wire width 32 output 124 \VCUPLMCUMAXIICDCWDATA
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33963.12-33963.33"
  wire output 125 \VCUPLMCUMAXIICDCWLAST
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33964.18-33964.39"
  wire width 4 output 126 \VCUPLMCUMAXIICDCWSTRB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33965.12-33965.34"
  wire output 127 \VCUPLMCUMAXIICDCWVALID
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33966.12-33966.32"
  wire output 128 \VCUPLMCUSTATUSCLKPLL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33967.12-33967.24"
  wire output 129 \VCUPLPINTREQ
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33968.12-33968.33"
  wire output 130 \VCUPLPLLSTATUSPLLLOCK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33969.12-33969.38"
  wire output 131 \VCUPLPWRSUPPLYSTATUSVCCAUX
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33970.12-33970.38"
  wire output 132 \VCUPLPWRSUPPLYSTATUSVCUINT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33971.19-33971.39"
  wire width 32 output 133 \VCUPLRDATAAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33972.18-33972.38"
  wire width 2 output 134 \VCUPLRRESPAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33973.12-33973.33"
  wire output 135 \VCUPLRVALIDAXILITEAPB
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:33974.12-33974.33"
  wire output 136 \VCUPLWREADYAXILITEAPB
end
attribute \keep 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10049.1-10112.10"
module \XADC
  parameter \INIT_40 16'0000000000000000
  parameter \INIT_41 16'0000000000000000
  parameter \INIT_42 16'0000100000000000
  parameter \INIT_43 16'0000000000000000
  parameter \INIT_44 16'0000000000000000
  parameter \INIT_45 16'0000000000000000
  parameter \INIT_46 16'0000000000000000
  parameter \INIT_47 16'0000000000000000
  parameter \INIT_48 16'0000000000000000
  parameter \INIT_49 16'0000000000000000
  parameter \INIT_4A 16'0000000000000000
  parameter \INIT_4B 16'0000000000000000
  parameter \INIT_4C 16'0000000000000000
  parameter \INIT_4D 16'0000000000000000
  parameter \INIT_4E 16'0000000000000000
  parameter \INIT_4F 16'0000000000000000
  parameter \INIT_50 16'0000000000000000
  parameter \INIT_51 16'0000000000000000
  parameter \INIT_52 16'0000000000000000
  parameter \INIT_53 16'0000000000000000
  parameter \INIT_54 16'0000000000000000
  parameter \INIT_55 16'0000000000000000
  parameter \INIT_56 16'0000000000000000
  parameter \INIT_57 16'0000000000000000
  parameter \INIT_58 16'0000000000000000
  parameter \INIT_59 16'0000000000000000
  parameter \INIT_5A 16'0000000000000000
  parameter \INIT_5B 16'0000000000000000
  parameter \INIT_5C 16'0000000000000000
  parameter \INIT_5D 16'0000000000000000
  parameter \INIT_5E 16'0000000000000000
  parameter \INIT_5F 16'0000000000000000
  parameter \IS_CONVSTCLK_INVERTED 1'0
  parameter \IS_DCLK_INVERTED 1'0
  parameter \SIM_DEVICE "7SERIES"
  parameter \SIM_MONITOR_FILE "design.txt"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10095.18-10095.21"
  wire width 8 output 10 \ALM
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10086.12-10086.16"
  wire output 1 \BUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10096.18-10096.25"
  wire width 5 output 11 \CHANNEL
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10098.11-10098.17"
  wire input 13 \CONVST
  attribute \invertible_pin "IS_CONVSTCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10100.11-10100.20"
  wire input 14 \CONVSTCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10111.17-10111.22"
  wire width 7 input 24 \DADDR
  attribute \invertible_pin "IS_DCLK_INVERTED"
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10102.11-10102.15"
  wire input 15 \DCLK
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10103.11-10103.14"
  wire input 16 \DEN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10108.18-10108.20"
  wire width 16 input 21 \DI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10094.19-10094.21"
  wire width 16 output 9 \DO
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10087.12-10087.16"
  wire output 2 \DRDY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10104.11-10104.14"
  wire input 17 \DWE
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10088.12-10088.15"
  wire output 3 \EOC
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10089.12-10089.15"
  wire output 4 \EOS
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10090.12-10090.20"
  wire output 5 \JTAGBUSY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10091.12-10091.22"
  wire output 6 \JTAGLOCKED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10092.12-10092.24"
  wire output 7 \JTAGMODIFIED
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10097.18-10097.25"
  wire width 5 output 12 \MUXADDR
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10093.12-10093.14"
  wire output 8 \OT
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10105.11-10105.16"
  wire input 18 \RESET
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10109.18-10109.23"
  wire width 16 input 22 \VAUXN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10110.18-10110.23"
  wire width 16 input 23 \VAUXP
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10106.11-10106.13"
  wire input 19 \VN
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_xtra.v:10107.11-10107.13"
  wire input 20 \VP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.1-364.10"
module \XORCY
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.30-362.32"
  wire input 2 \CI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.34-362.36"
  wire input 3 \LI
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/cells_sim.v:362.21-362.22"
  wire output 1 \O
end
attribute \hdlname "\\debounce"
attribute \src "counter/debounce.sv:16.1-93.10"
module \debounce
  wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]
  wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]
  wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]
  wire $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]
  attribute \src "counter/debounce.sv:17.19-17.22"
  wire input 1 \clk
  attribute \src "counter/debounce.sv:22.11-22.19"
  wire \clrTimer
  attribute \src "counter/debounce.sv:25.17-25.22"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 \count
  attribute \onehot 1
  wire width 4 \cs
  attribute \src "counter/debounce.sv:18.18-18.27"
  wire output 4 \debounced
  attribute \src "counter/debounce.sv:17.31-17.36"
  wire input 3 \noisy
  attribute \src "counter/debounce.sv:17.24-17.29"
  wire input 2 \reset
  attribute \src "counter/debounce.sv:22.21-22.30"
  wire \timerDone
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
  cell \LUT6 $abc$2747$auto$blifparse.cc:515:parse_blif$2748
    parameter \INIT 64'0000000000000000111111111111100000000000000000000000000000000000
    connect \I0 \cs [2]
    connect \I1 \timerDone
    connect \I2 \cs [3]
    connect \I3 \cs [1]
    connect \I4 \reset
    connect \I5 \noisy
    connect \O $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30"
  cell \LUT5 $abc$2747$auto$blifparse.cc:515:parse_blif$2749
    parameter \INIT 15990784
    connect \I0 \timerDone
    connect \I1 \cs [2]
    connect \I2 \cs [0]
    connect \I3 \reset
    connect \I4 \noisy
    connect \O $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:56.26-58.30"
  cell \LUT5 $abc$2747$auto$blifparse.cc:515:parse_blif$2750
    parameter \INIT 244
    connect \I0 \timerDone
    connect \I1 \cs [3]
    connect \I2 \cs [1]
    connect \I3 \reset
    connect \I4 \noisy
    connect \O $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:61.26-63.41"
  cell \LUT6 $abc$2747$auto$blifparse.cc:515:parse_blif$2751
    parameter \INIT 64'1111111111111111111111111111111100001111000011110000111100001000
    connect \I0 \timerDone
    connect \I1 \cs [3]
    connect \I2 \noisy
    connect \I3 \cs [0]
    connect \I4 \cs [2]
    connect \I5 \reset
    connect \O $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41"
  cell \LUT3 $abc$2747$auto$blifparse.cc:515:parse_blif$2752
    parameter \INIT 8'00000001
    connect \I0 \cs [2]
    connect \I1 \cs [3]
    connect \I2 \reset
    connect \O \clrTimer
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:47.26-48.41"
  cell \LUT3 $abc$2747$auto$blifparse.cc:515:parse_blif$2753
    parameter \INIT 8'00001110
    connect \I0 \cs [3]
    connect \I1 \cs [1]
    connect \I2 \reset
    connect \O \debounced
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2388
    parameter \INIT 1'x
    connect \C \clk
    connect \CE 1'1
    connect \D $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[0]
    connect \Q \cs [0]
    connect \R 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2389
    parameter \INIT 1'x
    connect \C \clk
    connect \CE 1'1
    connect \D $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[1]
    connect \Q \cs [1]
    connect \R 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2390
    parameter \INIT 1'x
    connect \C \clk
    connect \CE 1'1
    connect \D $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[2]
    connect \Q \cs [2]
    connect \R 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2391
    parameter \INIT 1'x
    connect \C \clk
    connect \CE 1'1
    connect \D $abc$2747$auto$fsm_map.cc:170:map_fsm$1806[3]
    connect \Q \cs [3]
    connect \R 1'0
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce.sv:86.31-86.121"
  cell $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter \timer
    connect \clk \clk
    connect \count \count
    connect \increment 1'1
    connect \reset \clrTimer
    connect \rolling_over \timerDone
  end
end
attribute \hdlname "\\debounce_top"
attribute \top 1
attribute \src "counter/debounce_top.sv:16.1-75.10"
module \debounce_top
  attribute \src "counter/debounce_top.sv:29.5-30.37"
  wire $0\buttonPush[0:0]
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2711
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2713
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2715
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2717
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2719
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2721
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2723
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2725
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2727
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2729
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2731
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2733
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2735
  wire $abc$2754$auto$rtlil.cc:2547:NotGate$2737
  wire $abc$2754$iopadmap$debouncedOutput[0]
  wire $abc$2754$iopadmap$debouncedOutput[1]
  wire $abc$2754$iopadmap$debouncedOutput[2]
  wire $abc$2754$iopadmap$debouncedOutput[3]
  wire $abc$2754$iopadmap$debouncedOutput[4]
  wire $abc$2754$iopadmap$debouncedOutput[5]
  wire $abc$2754$iopadmap$debouncedOutput[6]
  wire $abc$2754$iopadmap$noisyOutput[0]
  wire $abc$2754$iopadmap$noisyOutput[1]
  wire $abc$2754$iopadmap$noisyOutput[2]
  wire $abc$2754$iopadmap$noisyOutput[3]
  wire $abc$2754$iopadmap$noisyOutput[4]
  wire $abc$2754$iopadmap$noisyOutput[5]
  wire $abc$2754$iopadmap$noisyOutput[6]
  attribute \src "counter/debounce_top.sv:34.39-34.45"
  wire $abc$2754$not$counter/debounce_top.sv:34$4_Y
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25"
  attribute \unused_bits "0 1 2 4 5 6"
  wire width 7 $auto$alumacc.cc:485:replace_alu$1866.CO
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27"
  wire width 7 $auto$alumacc.cc:485:replace_alu$1866.Y
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24"
  attribute \unused_bits "0 1 2 4 5 6 7"
  wire width 8 $auto$alumacc.cc:485:replace_alu$1866.genblk1.C
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24"
  attribute \unused_bits "7"
  wire width 8 $auto$alumacc.cc:485:replace_alu$1866.genblk1.O
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:116.23-116.25"
  attribute \unused_bits "0 1 2 4 5 6"
  wire width 7 $auto$alumacc.cc:485:replace_alu$1869.CO
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:112.26-112.27"
  wire width 7 $auto$alumacc.cc:485:replace_alu$1869.Y
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:170.23-170.24"
  attribute \unused_bits "0 1 2 4 5 6 7"
  wire width 8 $auto$alumacc.cc:485:replace_alu$1869.genblk1.C
  attribute \force_downto 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:168.23-168.24"
  attribute \unused_bits "7"
  wire width 8 $auto$alumacc.cc:485:replace_alu$1869.genblk1.O
  wire $auto$clkbufmap.cc:262:execute$2883
  wire $iopadmap$clk
  attribute \force_downto 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22"
  wire $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
  attribute \force_downto 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:30.21-30.22"
  wire $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
  attribute \src "counter/debounce_top.sv:25.11-25.13"
  wire \F1
  attribute \src "counter/debounce_top.sv:25.15-25.17"
  wire \F2
  attribute \src "counter/debounce_top.sv:25.19-25.21"
  wire \F3
  attribute \src "counter/debounce_top.sv:25.23-25.25"
  wire \F4
  attribute \src "counter/debounce_top.sv:23.16-23.26"
  wire width 2 \buttonPush
  attribute \src "counter/debounce_top.sv:17.22-17.25"
  wire input 1 \clk
  attribute \src "counter/debounce_top.sv:26.16-26.30"
  wire width 7 \debouncedCount
  attribute \src "counter/debounce_top.sv:18.20-18.35"
  wire width 7 output 4 \debouncedOutput
  attribute \src "counter/debounce_top.sv:24.11-24.24"
  wire \debouncedPush
  attribute \src "counter/debounce_top.sv:17.34-17.43"
  wire input 3 \increment
  attribute \src "counter/debounce_top.sv:26.32-26.42"
  wire width 7 \noisyCount
  attribute \src "counter/debounce_top.sv:18.37-18.48"
  wire width 7 output 5 \noisyOutput
  attribute \src "counter/debounce_top.sv:25.27-25.33"
  wire \pulse1
  attribute \src "counter/debounce_top.sv:25.35-25.41"
  wire \pulse2
  attribute \src "counter/debounce_top.sv:17.27-17.32"
  wire input 2 \reset
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30"
  cell \LUT2 $abc$2754$auto$blifparse.cc:515:parse_blif$2755
    parameter \INIT 4'0100
    connect \I0 \F2
    connect \I1 \F1
    connect \O \pulse1
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:43.26-44.30"
  cell \LUT2 $abc$2754$auto$blifparse.cc:515:parse_blif$2756
    parameter \INIT 4'0100
    connect \I0 \F4
    connect \I1 \F3
    connect \O \pulse2
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2757
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2711
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2758
    connect \I \debouncedCount [0]
    connect \O $abc$2754$iopadmap$debouncedOutput[0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2759
    connect \I $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
    connect \O $0\buttonPush[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2760
    connect \I \debouncedCount [4]
    connect \O $abc$2754$iopadmap$debouncedOutput[4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2761
    connect \I \noisyCount [2]
    connect \O $abc$2754$iopadmap$noisyOutput[2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2762
    connect \I \noisyCount [3]
    connect \O $abc$2754$iopadmap$noisyOutput[3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2763
    connect \I \noisyCount [4]
    connect \O $abc$2754$iopadmap$noisyOutput[4]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2764
    connect \I \noisyCount [5]
    connect \O $abc$2754$iopadmap$noisyOutput[5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2765
    connect \I \noisyCount [0]
    connect \O $abc$2754$iopadmap$noisyOutput[0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2766
    connect \I \noisyCount [1]
    connect \O $abc$2754$iopadmap$noisyOutput[1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2767
    connect \I \noisyCount [6]
    connect \O $abc$2754$iopadmap$noisyOutput[6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2768
    connect \I \debouncedCount [1]
    connect \O $abc$2754$iopadmap$debouncedOutput[1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2769
    connect \I \debouncedCount [2]
    connect \O $abc$2754$iopadmap$debouncedOutput[2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2770
    connect \I \debouncedCount [3]
    connect \O $abc$2754$iopadmap$debouncedOutput[3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2771
    connect \I \debouncedCount [5]
    connect \O $abc$2754$iopadmap$debouncedOutput[5]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2772
    connect \I \debouncedCount [6]
    connect \O $abc$2754$iopadmap$debouncedOutput[6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2773
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2713
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2774
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2715
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2775
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2717
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2776
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2719
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2777
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2721
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2778
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2723
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2779
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2725
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2780
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2727
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2781
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2729
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2782
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2731
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2783
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2733
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2784
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2735
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2785
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$auto$rtlil.cc:2547:NotGate$2737
  end
  attribute \module_not_derived 1
  attribute \src "/home/jacobb00/yosys/yosys/share/xilinx/lut_map.v:36.13-36.48"
  cell \INV $abc$2754$auto$blifparse.cc:515:parse_blif$2786
    connect \I $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
    connect \O $abc$2754$not$counter/debounce_top.sv:34$4_Y
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[0].genblk1.carry4
    connect \CI 1'0
    connect \CO $auto$alumacc.cc:485:replace_alu$1866.CO [3:0]
    connect \CYINIT 1'0
    connect \DI 4'0001
    connect \O $auto$alumacc.cc:485:replace_alu$1866.Y [3:0]
    connect \S { \debouncedCount [3:1] $abc$2754$iopadmap$debouncedOutput[0] }
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:50.23-50.39|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1866.genblk1.slice[1].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1866.CO [3]
    connect \CO { $auto$alumacc.cc:485:replace_alu$1866.genblk1.C [7] $auto$alumacc.cc:485:replace_alu$1866.CO [6:4] }
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O { $auto$alumacc.cc:485:replace_alu$1866.genblk1.O [7] $auto$alumacc.cc:485:replace_alu$1866.Y [6:4] }
    connect \S { 1'0 \debouncedCount [6:4] }
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:176.11-184.5"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[0].genblk1.carry4
    connect \CI 1'0
    connect \CO $auto$alumacc.cc:485:replace_alu$1869.CO [3:0]
    connect \CYINIT 1'0
    connect \DI 4'0001
    connect \O $auto$alumacc.cc:485:replace_alu$1869.Y [3:0]
    connect \S { \noisyCount [3:1] $abc$2754$iopadmap$noisyOutput[0] }
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:68.19-68.31|/home/jacobb00/yosys/yosys/share/xilinx/arith_map.v:186.14-194.8"
  cell \CARRY4 $auto$alumacc.cc:485:replace_alu$1869.genblk1.slice[1].genblk1.carry4
    connect \CI $auto$alumacc.cc:485:replace_alu$1869.CO [3]
    connect \CO { $auto$alumacc.cc:485:replace_alu$1869.genblk1.C [7] $auto$alumacc.cc:485:replace_alu$1869.CO [6:4] }
    connect \CYINIT 1'0
    connect \DI 4'0000
    connect \O { $auto$alumacc.cc:485:replace_alu$1869.genblk1.O [7] $auto$alumacc.cc:485:replace_alu$1869.Y [6:4] }
    connect \S { 1'0 \noisyCount [6:4] }
  end
  cell \BUFG $auto$clkbufmap.cc:261:execute$2882
    connect \I $auto$clkbufmap.cc:262:execute$2883
    connect \O $iopadmap$clk
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2312
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [0]
    connect \Q \noisyCount [0]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2711
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2313
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [1]
    connect \Q \noisyCount [1]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2713
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2314
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [2]
    connect \Q \noisyCount [2]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2715
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2315
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [3]
    connect \Q \noisyCount [3]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2717
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2316
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [4]
    connect \Q \noisyCount [4]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2719
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2317
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [5]
    connect \Q \noisyCount [5]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2721
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:62.5-70.16|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2318
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse2
    connect \D $auto$alumacc.cc:485:replace_alu$1869.Y [6]
    connect \Q \noisyCount [6]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2723
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:57.5-58.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2319
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D \F3
    connect \Q \F4
    connect \R 1'0
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:55.5-56.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2320
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D \buttonPush [1]
    connect \Q \F3
    connect \R 1'0
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2321
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [0]
    connect \Q \debouncedCount [0]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2725
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2322
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [1]
    connect \Q \debouncedCount [1]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2727
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2323
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [2]
    connect \Q \debouncedCount [2]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2729
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2324
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [3]
    connect \Q \debouncedCount [3]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2731
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2325
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [4]
    connect \Q \debouncedCount [4]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2733
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2326
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [5]
    connect \Q \debouncedCount [5]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2735
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:44.5-52.7|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2327
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE \pulse1
    connect \D $auto$alumacc.cc:485:replace_alu$1866.Y [6]
    connect \Q \debouncedCount [6]
    connect \R $abc$2754$auto$rtlil.cc:2547:NotGate$2737
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:39.5-40.18|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2328
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D \F1
    connect \Q \F2
    connect \R 1'0
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:37.5-38.29|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2329
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D \debouncedPush
    connect \Q \F1
    connect \R 1'0
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:31.5-32.40|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2330
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D \buttonPush [0]
    connect \Q \buttonPush [1]
    connect \R 1'0
  end
  attribute \always_ff 1
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:29.5-30.37|/home/jacobb00/yosys/yosys/share/xilinx/ff_map.v:68.41-68.95"
  cell \FDRE $auto$ff.cc:262:slice$2331
    parameter \INIT 1'x
    connect \C $iopadmap$clk
    connect \CE 1'1
    connect \D $0\buttonPush[0:0]
    connect \Q \buttonPush [0]
    connect \R 1'0
  end
  attribute \keep 1
  cell \IBUF $iopadmap$debounce_top.clk
    connect \I \clk
    connect \O $auto$clkbufmap.cc:262:execute$2883
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput
    connect \I $abc$2754$iopadmap$debouncedOutput[0]
    connect \O \debouncedOutput [0]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_1
    connect \I $abc$2754$iopadmap$debouncedOutput[1]
    connect \O \debouncedOutput [1]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_2
    connect \I $abc$2754$iopadmap$debouncedOutput[2]
    connect \O \debouncedOutput [2]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_3
    connect \I $abc$2754$iopadmap$debouncedOutput[3]
    connect \O \debouncedOutput [3]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_4
    connect \I $abc$2754$iopadmap$debouncedOutput[4]
    connect \O \debouncedOutput [4]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_5
    connect \I $abc$2754$iopadmap$debouncedOutput[5]
    connect \O \debouncedOutput [5]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.debouncedOutput_6
    connect \I $abc$2754$iopadmap$debouncedOutput[6]
    connect \O \debouncedOutput [6]
  end
  attribute \keep 1
  cell \IBUF $iopadmap$debounce_top.increment
    connect \I \increment
    connect \O $techmap2838$abc$2754$auto$blifparse.cc:515:parse_blif$2759.A
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput
    connect \I $abc$2754$iopadmap$noisyOutput[0]
    connect \O \noisyOutput [0]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_1
    connect \I $abc$2754$iopadmap$noisyOutput[1]
    connect \O \noisyOutput [1]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_2
    connect \I $abc$2754$iopadmap$noisyOutput[2]
    connect \O \noisyOutput [2]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_3
    connect \I $abc$2754$iopadmap$noisyOutput[3]
    connect \O \noisyOutput [3]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_4
    connect \I $abc$2754$iopadmap$noisyOutput[4]
    connect \O \noisyOutput [4]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_5
    connect \I $abc$2754$iopadmap$noisyOutput[5]
    connect \O \noisyOutput [5]
  end
  attribute \keep 1
  cell \OBUF $iopadmap$debounce_top.noisyOutput_6
    connect \I $abc$2754$iopadmap$noisyOutput[6]
    connect \O \noisyOutput [6]
  end
  attribute \keep 1
  cell \IBUF $iopadmap$debounce_top.reset
    connect \I \reset
    connect \O $techmap2834$abc$2754$auto$blifparse.cc:515:parse_blif$2783.A
  end
  attribute \module_not_derived 1
  attribute \src "counter/debounce_top.sv:34.11-34.95"
  cell \debounce \debouncer
    connect \clk $iopadmap$clk
    connect \debounced \debouncedPush
    connect \noisy \buttonPush [1]
    connect \reset $abc$2754$not$counter/debounce_top.sv:34$4_Y
  end
  connect $auto$alumacc.cc:485:replace_alu$1866.genblk1.C [6:0] $auto$alumacc.cc:485:replace_alu$1866.CO
  connect $auto$alumacc.cc:485:replace_alu$1866.genblk1.O [6:0] $auto$alumacc.cc:485:replace_alu$1866.Y
  connect $auto$alumacc.cc:485:replace_alu$1869.genblk1.C [6:0] $auto$alumacc.cc:485:replace_alu$1869.CO
  connect $auto$alumacc.cc:485:replace_alu$1869.genblk1.O [6:0] $auto$alumacc.cc:485:replace_alu$1869.Y
end
