{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701722194370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701722194371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 21:36:34 2023 " "Processing started: Mon Dec  4 21:36:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701722194371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722194371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesor_1 -c procesor_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesor_1 -c procesor_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722194371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701722194898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701722194898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utils/multiplekser4na1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/utils/multiplekser4na1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplekser4na1 " "Found entity 1: multiplekser4na1" {  } { { "src/utils/multiplekser4na1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/utils/multiplekser4na1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utils/multiplekser3na1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/utils/multiplekser3na1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplekser3na1 " "Found entity 1: multiplekser3na1" {  } { { "src/utils/multiplekser3na1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/utils/multiplekser3na1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utils/multiplekser.v 1 1 " "Found 1 design units, including 1 entities, in source file src/utils/multiplekser.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplekser " "Found entity 1: multiplekser" {  } { { "src/utils/multiplekser.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/utils/multiplekser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/registers/rf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory/registers/rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "src/memory/registers/rf.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/rf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/registers/mux_rejestr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory/registers/mux_rejestr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rejestr " "Found entity 1: mux_rejestr" {  } { { "src/memory/registers/mux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/mux_rejestr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203839 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(33) " "Verilog HDL Expression warning at demux_rejestr.v(33): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(44) " "Verilog HDL Expression warning at demux_rejestr.v(44): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(55) " "Verilog HDL Expression warning at demux_rejestr.v(55): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(66) " "Verilog HDL Expression warning at demux_rejestr.v(66): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(77) " "Verilog HDL Expression warning at demux_rejestr.v(77): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demux_rejestr.v(88) " "Verilog HDL Expression warning at demux_rejestr.v(88): truncated literal to match 1 bits" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/registers/demux_rejestr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory/registers/demux_rejestr.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_rejestr " "Found entity 1: demux_rejestr" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "src/memory/rom.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/pamiec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory/pamiec.v" { { "Info" "ISGN_ENTITY_NAME" "1 pamiec " "Found entity 1: pamiec" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io/wyjscie.v 1 1 " "Found 1 design units, including 1 entities, in source file src/io/wyjscie.v" { { "Info" "ISGN_ENTITY_NAME" "1 wyjscie " "Found entity 1: wyjscie" {  } { { "src/IO/wyjscie.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/wyjscie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io/rejestr_wejsc_wyjsc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/io/rejestr_wejsc_wyjsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rejestr_wejsc_wyjsc " "Found entity 1: rejestr_wejsc_wyjsc" {  } { { "src/IO/rejestr_wejsc_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/rejestr_wejsc_wyjsc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io/rejestr_wejsc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/io/rejestr_wejsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rejestr_wejsc " "Found entity 1: rejestr_wejsc" {  } { { "src/IO/rejestr_wejsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/rejestr_wejsc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io/multiplekser_wejsc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/io/multiplekser_wejsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplekser_wejsc " "Found entity 1: multiplekser_wejsc" {  } { { "src/IO/multiplekser_wejsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/multiplekser_wejsc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(26) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(26): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(30) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(30): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(34) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(34): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(38) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(38): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(42) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(42): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 demultiplekser_wyjsc.v(46) " "Verilog HDL Expression warning at demultiplekser_wyjsc.v(46): truncated literal to match 1 bits" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/io/demultiplekser_wyjsc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/io/demultiplekser_wyjsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplekser_wyjsc " "Found entity 1: demultiplekser_wyjsc" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control/licznik.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control/licznik.v" { { "Info" "ISGN_ENTITY_NAME" "1 licznik " "Found entity 1: licznik" {  } { { "src/control/licznik.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/control/licznik.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control/dekoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control/dekoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dekoder " "Found entity 1: dekoder" {  } { { "src/control/dekoder.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/control/dekoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/basic/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic/akumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/basic/akumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 akumulator " "Found entity 1: akumulator" {  } { { "src/basic/akumulator.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/akumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor_1.v 1 1 " "Found 1 design units, including 1 entities, in source file procesor_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesor_1 " "Found entity 1: procesor_1" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722203865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722203865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesor_1 " "Elaborating entity \"procesor_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701722203903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licznik licznik:licznik_wire " "Elaborating entity \"licznik\" for hierarchy \"licznik:licznik_wire\"" {  } { { "procesor_1.v" "licznik_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_wire " "Elaborating entity \"rom\" for hierarchy \"rom:rom_wire\"" {  } { { "procesor_1.v" "rom_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dekoder dekoder:dekoder_wire " "Elaborating entity \"dekoder\" for hierarchy \"dekoder:dekoder_wire\"" {  } { { "procesor_1.v" "dekoder_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "akumulator akumulator:akumulator_wire " "Elaborating entity \"akumulator\" for hierarchy \"akumulator:akumulator_wire\"" {  } { { "procesor_1.v" "akumulator_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_wire " "Elaborating entity \"alu\" for hierarchy \"alu:alu_wire\"" {  } { { "procesor_1.v" "alu_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204218 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.v(10) " "Verilog HDL Always Construct warning at alu.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701722204218 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.v(10) " "Inferred latch for \"out\[0\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.v(10) " "Inferred latch for \"out\[1\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.v(10) " "Inferred latch for \"out\[2\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.v(10) " "Inferred latch for \"out\[3\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.v(10) " "Inferred latch for \"out\[4\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.v(10) " "Inferred latch for \"out\[5\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.v(10) " "Inferred latch for \"out\[6\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.v(10) " "Inferred latch for \"out\[7\]\" at alu.v(10)" {  } { { "src/basic/alu.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/basic/alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204219 "|procesor_1|alu:alu_wire"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_rejestr demux_rejestr:demux_rejestr_wire " "Elaborating entity \"demux_rejestr\" for hierarchy \"demux_rejestr:demux_rejestr_wire\"" {  } { { "procesor_1.v" "demux_rejestr_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204226 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(33) " "Verilog HDL Case Statement warning at demux_rejestr.v(33): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204226 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(44) " "Verilog HDL Case Statement warning at demux_rejestr.v(44): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204226 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(55) " "Verilog HDL Case Statement warning at demux_rejestr.v(55): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204226 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(66) " "Verilog HDL Case Statement warning at demux_rejestr.v(66): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 66 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204226 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(77) " "Verilog HDL Case Statement warning at demux_rejestr.v(77): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204227 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demux_rejestr.v(88) " "Verilog HDL Case Statement warning at demux_rejestr.v(88): case item expression covers a value already covered by a previous case item" {  } { { "src/memory/registers/demux_rejestr.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/registers/demux_rejestr.v" 88 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204227 "|procesor_1|demux_rejestr:demux_rejestr_wire"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rejestr mux_rejestr:mux_rejestr_wire " "Elaborating entity \"mux_rejestr\" for hierarchy \"mux_rejestr:mux_rejestr_wire\"" {  } { { "procesor_1.v" "mux_rejestr_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf_wire_0 " "Elaborating entity \"rf\" for hierarchy \"rf:rf_wire_0\"" {  } { { "procesor_1.v" "rf_wire_0" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pamiec pamiec:pamiec_wire " "Elaborating entity \"pamiec\" for hierarchy \"pamiec:pamiec_wire\"" {  } { { "procesor_1.v" "pamiec_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wyjscie pamiec.v(12) " "Verilog HDL Always Construct warning at pamiec.v(12): inferring latch(es) for variable \"wyjscie\", which holds its previous value in one or more paths through the always construct" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[0\] pamiec.v(12) " "Inferred latch for \"wyjscie\[0\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[1\] pamiec.v(12) " "Inferred latch for \"wyjscie\[1\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[2\] pamiec.v(12) " "Inferred latch for \"wyjscie\[2\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[3\] pamiec.v(12) " "Inferred latch for \"wyjscie\[3\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[4\] pamiec.v(12) " "Inferred latch for \"wyjscie\[4\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204252 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[5\] pamiec.v(12) " "Inferred latch for \"wyjscie\[5\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204253 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[6\] pamiec.v(12) " "Inferred latch for \"wyjscie\[6\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204253 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyjscie\[7\] pamiec.v(12) " "Inferred latch for \"wyjscie\[7\]\" at pamiec.v(12)" {  } { { "src/memory/pamiec.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/memory/pamiec.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204253 "|procesor_1|pamiec:pamiec_wire"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplekser4na1 multiplekser4na1:multiplekser4na1_wire " "Elaborating entity \"multiplekser4na1\" for hierarchy \"multiplekser4na1:multiplekser4na1_wire\"" {  } { { "procesor_1.v" "multiplekser4na1_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rejestr_wejsc_wyjsc rejestr_wejsc_wyjsc:rejestr_wejsc_wire " "Elaborating entity \"rejestr_wejsc_wyjsc\" for hierarchy \"rejestr_wejsc_wyjsc:rejestr_wejsc_wire\"" {  } { { "procesor_1.v" "rejestr_wejsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplekser_wejsc multiplekser_wejsc:multiplekser_wejsc_wire " "Elaborating entity \"multiplekser_wejsc\" for hierarchy \"multiplekser_wejsc:multiplekser_wejsc_wire\"" {  } { { "procesor_1.v" "multiplekser_wejsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplekser_wyjsc demultiplekser_wyjsc:demultiplekser_wyjsc_wire " "Elaborating entity \"demultiplekser_wyjsc\" for hierarchy \"demultiplekser_wyjsc:demultiplekser_wyjsc_wire\"" {  } { { "procesor_1.v" "demultiplekser_wyjsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722204288 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel demultiplekser_wyjsc.v(17) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(17): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204289 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(20) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(20): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204289 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(24) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(24): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204289 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(28) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(28): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204289 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(32) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(32): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(36) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(36): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(40) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(40): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(44) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(44): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(48) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(48): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demultiplekser_wyjsc.v(52) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(52): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(26) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(26): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(30) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(30): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(34) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(34): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(38) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(38): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(42) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(42): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "demultiplekser_wyjsc.v(46) " "Verilog HDL Case Statement warning at demultiplekser_wyjsc.v(46): case item expression covers a value already covered by a previous case item" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701722204290 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 demultiplekser_wyjsc.v(15) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(15): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 demultiplekser_wyjsc.v(15) " "Verilog HDL Always Construct warning at demultiplekser_wyjsc.v(15): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out2 demultiplekser_wyjsc.v(7) " "Output port \"out2\" at demultiplekser_wyjsc.v(7) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out3 demultiplekser_wyjsc.v(8) " "Output port \"out3\" at demultiplekser_wyjsc.v(8) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out4 demultiplekser_wyjsc.v(9) " "Output port \"out4\" at demultiplekser_wyjsc.v(9) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out5 demultiplekser_wyjsc.v(10) " "Output port \"out5\" at demultiplekser_wyjsc.v(10) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out6 demultiplekser_wyjsc.v(11) " "Output port \"out6\" at demultiplekser_wyjsc.v(11) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out7 demultiplekser_wyjsc.v(13) " "Output port \"out7\" at demultiplekser_wyjsc.v(13) has no driver" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701722204291 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[0\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[1\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[2\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[3\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[4\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[5\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[6\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out1\[7\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[0\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[1\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[2\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[3\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[4\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[4\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[5\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[5\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[6\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[6\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204292 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[7\] demultiplekser_wyjsc.v(15) " "Inferred latch for \"out0\[7\]\" at demultiplekser_wyjsc.v(15)" {  } { { "src/IO/demultiplekser_wyjsc.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/src/IO/demultiplekser_wyjsc.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722204293 "|procesor_1|demultiplekser_wyjsc:demultiplekser_wyjsc_wire"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701722205389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[0\] GND " "Pin \"Q0\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[1\] GND " "Pin \"Q0\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[2\] GND " "Pin \"Q0\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[3\] GND " "Pin \"Q0\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[4\] GND " "Pin \"Q0\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[5\] GND " "Pin \"Q0\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[6\] GND " "Pin \"Q0\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0\[7\] GND " "Pin \"Q0\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[0\] GND " "Pin \"Q1\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[1\] GND " "Pin \"Q1\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[2\] GND " "Pin \"Q1\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[3\] GND " "Pin \"Q1\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[4\] GND " "Pin \"Q1\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[5\] GND " "Pin \"Q1\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[6\] GND " "Pin \"Q1\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[7\] GND " "Pin \"Q1\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[0\] GND " "Pin \"Q2\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[1\] GND " "Pin \"Q2\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[2\] GND " "Pin \"Q2\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[3\] GND " "Pin \"Q2\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[4\] GND " "Pin \"Q2\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[5\] GND " "Pin \"Q2\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[6\] GND " "Pin \"Q2\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q2\[7\] GND " "Pin \"Q2\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[0\] GND " "Pin \"Q3\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[1\] GND " "Pin \"Q3\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[2\] GND " "Pin \"Q3\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[3\] GND " "Pin \"Q3\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[4\] GND " "Pin \"Q3\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[5\] GND " "Pin \"Q3\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[6\] GND " "Pin \"Q3\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q3\[7\] GND " "Pin \"Q3\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[0\] GND " "Pin \"Q4\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[1\] GND " "Pin \"Q4\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[2\] GND " "Pin \"Q4\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[3\] GND " "Pin \"Q4\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[4\] GND " "Pin \"Q4\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[5\] GND " "Pin \"Q4\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[6\] GND " "Pin \"Q4\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q4\[7\] GND " "Pin \"Q4\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[0\] GND " "Pin \"Q5\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[1\] GND " "Pin \"Q5\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[2\] GND " "Pin \"Q5\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[3\] GND " "Pin \"Q5\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[4\] GND " "Pin \"Q5\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[5\] GND " "Pin \"Q5\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[6\] GND " "Pin \"Q5\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q5\[7\] GND " "Pin \"Q5\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[0\] GND " "Pin \"Q6\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[1\] GND " "Pin \"Q6\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[2\] GND " "Pin \"Q6\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[3\] GND " "Pin \"Q6\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[4\] GND " "Pin \"Q6\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[5\] GND " "Pin \"Q6\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[6\] GND " "Pin \"Q6\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q6\[7\] GND " "Pin \"Q6\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[0\] GND " "Pin \"Q7\[0\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[1\] GND " "Pin \"Q7\[1\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[2\] GND " "Pin \"Q7\[2\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[3\] GND " "Pin \"Q7\[3\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[4\] GND " "Pin \"Q7\[4\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[5\] GND " "Pin \"Q7\[5\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[6\] GND " "Pin \"Q7\[6\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q7\[7\] GND " "Pin \"Q7\[7\]\" is stuck at GND" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701722205648 "|procesor_1|Q7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701722205648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701722206001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701722206965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701722206965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[0\] " "No output dependent on input pin \"I0\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[1\] " "No output dependent on input pin \"I0\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[2\] " "No output dependent on input pin \"I0\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[3\] " "No output dependent on input pin \"I0\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[4\] " "No output dependent on input pin \"I0\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[5\] " "No output dependent on input pin \"I0\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[6\] " "No output dependent on input pin \"I0\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0\[7\] " "No output dependent on input pin \"I0\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[0\] " "No output dependent on input pin \"I1\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[1\] " "No output dependent on input pin \"I1\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[2\] " "No output dependent on input pin \"I1\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[3\] " "No output dependent on input pin \"I1\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[4\] " "No output dependent on input pin \"I1\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[5\] " "No output dependent on input pin \"I1\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[6\] " "No output dependent on input pin \"I1\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1\[7\] " "No output dependent on input pin \"I1\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[0\] " "No output dependent on input pin \"I2\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[1\] " "No output dependent on input pin \"I2\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[2\] " "No output dependent on input pin \"I2\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[3\] " "No output dependent on input pin \"I2\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[4\] " "No output dependent on input pin \"I2\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[5\] " "No output dependent on input pin \"I2\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[6\] " "No output dependent on input pin \"I2\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2\[7\] " "No output dependent on input pin \"I2\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[0\] " "No output dependent on input pin \"I3\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[1\] " "No output dependent on input pin \"I3\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[2\] " "No output dependent on input pin \"I3\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[3\] " "No output dependent on input pin \"I3\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[4\] " "No output dependent on input pin \"I3\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[5\] " "No output dependent on input pin \"I3\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[6\] " "No output dependent on input pin \"I3\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I3\[7\] " "No output dependent on input pin \"I3\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[0\] " "No output dependent on input pin \"I4\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[1\] " "No output dependent on input pin \"I4\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[2\] " "No output dependent on input pin \"I4\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[3\] " "No output dependent on input pin \"I4\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[4\] " "No output dependent on input pin \"I4\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[5\] " "No output dependent on input pin \"I4\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[6\] " "No output dependent on input pin \"I4\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I4\[7\] " "No output dependent on input pin \"I4\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[0\] " "No output dependent on input pin \"I5\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[1\] " "No output dependent on input pin \"I5\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[2\] " "No output dependent on input pin \"I5\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[3\] " "No output dependent on input pin \"I5\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[4\] " "No output dependent on input pin \"I5\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[5\] " "No output dependent on input pin \"I5\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[6\] " "No output dependent on input pin \"I5\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I5\[7\] " "No output dependent on input pin \"I5\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[0\] " "No output dependent on input pin \"I6\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[1\] " "No output dependent on input pin \"I6\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[2\] " "No output dependent on input pin \"I6\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[3\] " "No output dependent on input pin \"I6\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[4\] " "No output dependent on input pin \"I6\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[5\] " "No output dependent on input pin \"I6\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[6\] " "No output dependent on input pin \"I6\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I6\[7\] " "No output dependent on input pin \"I6\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I6[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[0\] " "No output dependent on input pin \"I7\[0\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[1\] " "No output dependent on input pin \"I7\[1\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[2\] " "No output dependent on input pin \"I7\[2\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[3\] " "No output dependent on input pin \"I7\[3\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[4\] " "No output dependent on input pin \"I7\[4\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[5\] " "No output dependent on input pin \"I7\[5\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[6\] " "No output dependent on input pin \"I7\[6\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I7\[7\] " "No output dependent on input pin \"I7\[7\]\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|I7[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zegar " "No output dependent on input pin \"zegar\"" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701722208380 "|procesor_1|zegar"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701722208380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701722208384 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701722208384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701722208384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701722208424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 21:36:48 2023 " "Processing ended: Mon Dec  4 21:36:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701722208424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701722208424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701722208424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722208424 ""}
