Active-HDL 10.3.3558.6081  2017-01-04 15:17:13

Elaboration top modules:
Verilog Module                tb_dual_diagonal_backsub


--------------------------------------------------------------------------------------------
Verilog Module           | Library | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------
tb_dual_diagonal_backsub | work    |      | 10.3.3558.6081  (Windows) | -sv2k12 -dbg
dual_diagonal_backsub    | work    |      | 10.3.3558.6081  (Windows) | -sv2k12 -dbg
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                  | Comment
--------------------------------------------------------------------------------------------
work                     | None
--------------------------------------------------------------------------------------------


Simulation Options: vsim -c -log sim.log +access +r -lib work tb_dual_diagonal_backsub


The performance of simulation is reduced. Version Lattice Edition
