
---------- Begin Simulation Statistics ----------
final_tick                               199918987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 645304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655888                       # Number of bytes of host memory used
host_op_rate                                   937744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   154.97                       # Real time elapsed on the host
host_tick_rate                             1290083922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     145318341                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199919                       # Number of seconds simulated
sim_ticks                                199918987500                       # Number of ticks simulated
system.cpu.Branches                           8195186                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     145318341                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        399837975                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  399837975                       # Number of busy cycles
system.cpu.num_cc_register_reads             39537544                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            53965566                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6832024                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  34277                       # Number of float alu accesses
system.cpu.num_fp_insts                         34277                       # number of float instructions
system.cpu.num_fp_register_reads                18199                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               17287                       # number of times the floating registers were written
system.cpu.num_func_calls                      343631                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             145039772                       # Number of integer alu accesses
system.cpu.num_int_insts                    145039772                       # number of integer instructions
system.cpu.num_int_register_reads           331806094                       # number of times the integer registers were read
system.cpu.num_int_register_writes          123290475                       # number of times the integer registers were written
system.cpu.num_load_insts                    42443726                       # Number of load instructions
system.cpu.num_mem_refs                      55981663                       # number of memory refs
system.cpu.num_store_insts                   13537937                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                180089      0.12%      0.12% # Class of executed instruction
system.cpu.op_class::IntAlu                  89164061     61.35%     61.48% # Class of executed instruction
system.cpu.op_class::IntMult                      144      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       111      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     147      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                      138      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                      102      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                     303      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     61.48% # Class of executed instruction
system.cpu.op_class::MemRead                 42427211     29.19%     90.67% # Class of executed instruction
system.cpu.op_class::MemWrite                13521029      9.30%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16515      0.01%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              16908      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  145326758                       # Class of executed instruction
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       237566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       480294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12204                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     55729493                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55729493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55729815                       # number of overall hits
system.cpu.dcache.overall_hits::total        55729815                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       239749                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         239749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       243462                       # number of overall misses
system.cpu.dcache.overall_misses::total        243462                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5617968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5617968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5617968000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5617968000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55969242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55969242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55973277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55973277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004350                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23432.706706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23432.706706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23075.338246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23075.338246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       196197                       # number of writebacks
system.cpu.dcache.writebacks::total            196197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       239740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       239740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       241654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       241654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5376090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5376090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5521017500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5521017500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22424.668391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22424.668391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22846.787142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22846.787142                       # average overall mshr miss latency
system.cpu.dcache.replacements                 237558                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42287400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42287400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2982557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2982557000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42439693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42439693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19584.334145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19584.334145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       152284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       152284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2828135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2828135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18571.452024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18571.452024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13442093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13442093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2635411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2635411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13529549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13529549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30134.136023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30134.136023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        87456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        87456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2547955000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2547955000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29134.136023                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29134.136023                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3713                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3713                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4035                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4035                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.920198                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.920198                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1914                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1914                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    144927500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    144927500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.474349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.474349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75719.696970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75719.696970                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3853.897769                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55971469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            241654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.618219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3853.897769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.940893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.940893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3623                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         112188208                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        112188208                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42443730                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13537941                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         77228                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         75333                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    138482187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138482187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    138482187                       # number of overall hits
system.cpu.icache.overall_hits::total       138482187                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1074                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1074                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1074                       # number of overall misses
system.cpu.icache.overall_misses::total          1074                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     85096500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85096500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     85096500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85096500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    138483261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    138483261                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    138483261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    138483261                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79233.240223                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79233.240223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79233.240223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79233.240223                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.icache.writebacks::total                 8                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1074                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1074                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1074                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84022500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84022500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84022500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78233.240223                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78233.240223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78233.240223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78233.240223                       # average overall mshr miss latency
system.cpu.icache.replacements                      8                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    138482187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138482187                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1074                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1074                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85096500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85096500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    138483261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    138483261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79233.240223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79233.240223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84022500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84022500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78233.240223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78233.240223                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           762.334523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           138483261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1074                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          128941.583799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   762.334523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.186117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.186117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1066                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1062                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.260254                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         276967596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        276967596                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   138483261                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 199918987500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data               205075                       # number of demand (read+write) hits
system.l2.demand_hits::total                   205075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data              205075                       # number of overall hits
system.l2.overall_hits::total                  205075                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              36579                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37653                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1074                       # number of overall misses
system.l2.overall_misses::.cpu.data             36579                       # number of overall misses
system.l2.overall_misses::total                 37653                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3005248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3087659000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82410500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3005248500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3087659000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           241654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               242728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          241654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              242728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.151369                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.151369                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76732.309125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82157.754449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82003.001089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76732.309125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82157.754449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82003.001089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7621                       # number of writebacks
system.l2.writebacks::total                      7621                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         36579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        36579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37653                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2639458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2711129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2639458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2711129000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.151369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.151369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66732.309125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72157.754449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72003.001089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66732.309125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72157.754449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72003.001089                       # average overall mshr miss latency
system.l2.replacements                          24754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       196197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           196197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       196197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       196197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7013                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7013                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             66583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           20873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1717649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1717649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         87456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             87456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.238669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.238669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82290.494898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82290.494898                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        20873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1508919500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1508919500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.238669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72290.494898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72290.494898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76732.309125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76732.309125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66732.309125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66732.309125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        138492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            138492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1287599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1287599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       154198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        154198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81981.344709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81981.344709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1130539000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1130539000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71981.344709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71981.344709                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14232.634142                       # Cycle average of tags in use
system.l2.tags.total_refs                      473281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.540624                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.499974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       100.918044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13932.216124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.850355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.868691                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    521304                       # Number of tag accesses
system.l2.tags.data_accesses                   521304                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     36417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029773648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              133910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7621                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37653                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7621                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    162                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7621                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.032941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    656.860471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           418     98.35%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      1.41%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.858824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.850837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30      7.06%      7.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.24%      7.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              393     92.47%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2409792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               487744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     12.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  199141010500                       # Total gap between requests
system.mem_ctrls.avgGap                    4398573.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2330688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       485760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 343819.268292362685                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 11658162.284360308200                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2429784.214468372986                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1074                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        36579                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         7621                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27840750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1145079750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3636677863250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25922.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31304.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 477191689.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2341056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2409792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       487744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       487744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        36579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          37653                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         7621                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          7621                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       343819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     11710023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         12053843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       343819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       343819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2439708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2439708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2439708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       343819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     11710023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        14493551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                37491                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7590                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          293                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               469964250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             187455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1172920500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12535.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31285.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               17264                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5390                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.647791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.012867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.261490                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15714     70.07%     70.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3809     16.98%     87.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1728      7.70%     94.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          392      1.75%     96.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          173      0.77%     97.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           80      0.36%     97.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           66      0.29%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      0.27%     98.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          405      1.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2399424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             485760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               12.001982                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.429784                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        88157580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        46856865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      148597680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      21292380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15780882000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16763833950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  62651978400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   95501598855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   477.701493                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 162713809000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6675500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30529678500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        71971200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38253600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119088060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      18327420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15780882000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14795778990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  64309287840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   95133589110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   475.860699                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 167040485750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6675500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26203001750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16780                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7621                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11942                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20873                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20873                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16780                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        94869                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        94869                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  94869                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2897536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2897536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2897536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37653                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37653    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37653                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87732500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          203092500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            155272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       203818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            87456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           87456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1074                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       154198                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       720866                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                723022                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28022464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               28091712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24754                       # Total snoops (count)
system.tol2bus.snoopTraffic                    487744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           267482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.208672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 255278     95.44%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12204      4.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             267482                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 199918987500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          436352000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1611000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         362481000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
