{:input (genetic.crossover/dumb-crossover 910266552 (genetic.crossover/dumb-crossover 607333966 (genetic.mutation/change-constant-value 2053196846 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif")) (genetic.mutation/change-constant-value 13849657 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_1);\n  wire \\:missing_edge ;\n  output wire0_1;\n  wire wire0_1;\n  wire wire2;\n  wire wire2_1;\n  wire wire6;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire2 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_1 = wire2_1;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:3.1-18.10\" *)\nmodule postsynth(wire0_1);\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:5.10-5.17\" *)\n  output wire0_1;\n  wire wire0_1;\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:7.8-7.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:8.8-8.15\" *)\n  wire wire2_1;\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:9.8-9.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount731121EF/11EF0C7E.v:10.8-10.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_1 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire2_1 = 1'hx;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:41:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich/src/top.v'.\nSBY 15:41:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] Copy '/tmp/fuzzmount731121EF/11EF0C7E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich/src/11EF0C7E.v'.\nSBY 15:41:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] Copy '/tmp/fuzzmount731121EF/11EF0C7E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich/src/11EF0C7E.post.v'.\nSBY 15:41:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: abc pdr\nSBY 15:41:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:41:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] base: Warning: Wire presynth.\\wire0_1 is used but has no driver.\nSBY 15:41:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] base: finished (returncode=0)\nSBY 15:41:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:41:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] aig: Warning: Wire presynth.\\wire0_1 is used but has no driver.\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] aig: finished (returncode=0)\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: Warning: The network has no constraints.\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: finished (returncode=0)\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] engine_0: Status returned by engine: FAIL\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich'.\nSBY 15:41:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmporx04ich] DONE (FAIL, rc=2)\n", :err ""}}}