#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Sat Dec  9 12:05:03 2023
# Process ID: 42123
# Current directory: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.log
# Journal file: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vivado.jou
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 999.963 MHz, CPU Physical cores: 24, Host memory: 236108 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 45340
WARNING: failed to connect to dispatch server - client already initialized
[12:05:13] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.773 ; gain = 2.023 ; free physical = 93439 ; free virtual = 202858
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/hw_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module ulp
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property AUTO_IMPORT 0 [get_pr_configuration config_1]
INFO: [OCL_UTIL] set_property USE_BLACKBOX 0 [get_pr_configuration config_1]
[12:05:21] Run vpl: Step create_project: Completed
[12:05:21] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au280:part0:1.3 [current_project]
INFO: [OCL_UTIL] set_property ip_repo_paths /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0 /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0 /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0 .local/hw_platform/iprepo .local/hw_platform/ipcache /opt/xilinx/2022.1/Vitis/2022.1/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd with BDC
import_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3072.762 ; gain = 37.988 ; free physical = 93372 ; free virtual = 202656
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all ulp.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
Reading block design file </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>...
Adding component instance block -- xilinx.com:ip:ii_level0_wire:1.0 - ii_level0_wire
Adding component instance block -- xilinx.com:ip:shell_cmp_subsystem:3.0 - ulp_cmp
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] bd_097b_user_debug_hub_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3734.777 ; gain = 637.355 ; free physical = 92286 ; free virtual = 201570
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3734.777 ; gain = 637.355 ; free physical = 92285 ; free virtual = 201569
Slave segment '/user_debug_bridge/S_AXI/REG' is being assigned into address space '/s_axi_ctrl_user_debug' at <0x0140_0000 [ 64K ]>.
Address Space </s_axi_ctrl_user_debug> has no unaddressed segments
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0102_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3734.777 ; gain = 637.355 ; free physical = 92285 ; free virtual = 201569
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ctrl_mgmt_slr1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:hbm_memory_subsystem:2.0 - hmss_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_data_sc
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - satellite_gpio_slice_1
Adding component instance block -- xilinx.com:ip:shell_ucs_subsystem:3.0 - ulp_ucs
WARNING: [BD 41-1753] The name 'gpio_gapping_demand_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_gapping_demand_enable' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/s_axi_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <S_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio2_io_i> is being overridden by the user with net <gpio_gapping_demand_conc_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </gapping_demand/gpio_gapping_demand/gpio_io_o> is being overridden by the user with net <gpio_gapping_demand_gpio_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_done' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'slice_ucs_control_status_force_shutdown' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio2_io_o> is being overridden by the user with net <gpio_ucs_control_status_net>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </ucs_control_status/gpio_ucs_control_status/gpio_io_i> is being overridden by the user with net <gpio_ucs_status_concat_net>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_pcie_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_ctrl_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3788.262 ; gain = 53.484 ; free physical = 91978 ; free virtual = 201262
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_hbm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'frequency_counter_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_00_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'clock_throttling_aclk_kernel_01' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr0_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr1_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'fanout_aresetn_kernel_01_slr2_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bready> is being overridden by the user with net <gapping_demand_bready_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
WARNING: [BD 41-1306] The connection to interface pin </axi_ic_ctrl_mgmt_top/M03_AXI_bvalid> is being overridden by the user with net <gapping_demand_bvalid_net>. This pin will not be connected as a part of interface connection <M03_AXI>.
Slave segment '/build_info/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_0000 [ 4K ]>.
Slave segment '/gapping_demand/gpio_gapping_demand/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_1000 [ 4K ]>.
Slave segment '/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_2000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_1000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_9000 [ 4K ]>.
Slave segment '/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_3000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_A000 [ 4K ]>.
Slave segment '/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_4000 [ 4K ]>.
Slave segment '/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0100_F000 [ 4K ]>.
Slave segment '/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0' is being assigned into address space '/s_axi_ctrl_mgmt' at <0x0101_0000 [ 4K ]>.
Address Space </s_axi_ctrl_mgmt> has no unaddressed segments
xit::source_ipfile: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3827.855 ; gain = 93.078 ; free physical = 91928 ; free virtual = 201212
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr0
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_regslice_slr2
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - hbm_ddr_init_complete
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - hbm_ddr_concat
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_ctrl_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_kernel2_slr2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_freerun_slr2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_userpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Successfully read diagram <ulp> from block design file </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated ulp_axi_ic_ctrl_mgmt_slr1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_1 to use current project options
INFO: [IP_Flow 19-3420] Updated ulp_interconnect_axilite_user_2 to use current project options
Wrote  : </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3834.797 ; gain = 762.035 ; free physical = 91905 ; free virtual = 201213
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'Bert_layer_dataflow_region_1_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'Bert_layer_dataflow_region_2_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'Bert_layer_dataflow_region_3_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'buffer_Bert_layer_dataflow_region_1_1_outp_k' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'buffer_Bert_layer_dataflow_region_1_1_outp_v' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'buffer_Bert_layer_dataflow_region_1_1_outp_q' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'buffer_Bert_layer_dataflow_region_1_1_outp_inp' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'buffer_Bert_layer_dataflow_region_2_1_outp_ln0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem0 on HMSS port 1.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem1 on HMSS port 2.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem2 on HMSS port 3.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem3 on HMSS port 4.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem4 on HMSS port 5.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_1_1/m_axi_gmem5 on HMSS port 6.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_2_1/m_axi_gmem0 on HMSS port 7.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_3_1/m_axi_gmem0 on HMSS port 8.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_3_1/m_axi_gmem1 on HMSS port 9.
INFO: [hbm_memory_subsystem 1-1] Mapping resources for kernel master /Bert_layer_dataflow_region_3_1/m_axi_gmem2 on HMSS port 10.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
[12:06:16] Run vpl: Step create_bd: Completed
[12:06:16] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DPA: Parsing Platform-specific information for debug and profiling...
--- DPA: -----------------------------------------------------------
--- DPA:    Host dict: SLR0 axi_data_sc/S00_AXI
--- DPA:    Host masters: /axi_vip_data/M_AXI
--- DPA:    Axilite dict: SLR2 {ip SLR2/interconnect_axilite_user mi M00_AXI fallback true} SLR0 {ip SLR0/interconnect_axilite_user mi M00_AXI fallback false} SLR1 {ip SLR1/interconnect_axilite_user mi M00_AXI fallback true}
--- DPA:    AXI-Lite master: SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    AXI-Lite masters per SLR: SLR2 SLR2/interconnect_axilite_user/M00_AXI SLR0 SLR0/interconnect_axilite_user/M00_AXI SLR1 SLR1/interconnect_axilite_user/M00_AXI
--- DPA:    Trace dict: SLR0 {clk blp_s_aclk_pcie_00 rst ulp_ucs/aresetn_pcie_slr0}
--- DPA:    SLR assigment: SLR0
--- DPA:    AXI-MM master: interconnect_aximm_host/M01_AXI (dedicated: false)
--- DPA:    Trace clock: blp_s_aclk_pcie_00
--- DPA:    Trace reset: ulp_ucs/aresetn_pcie_slr0
CRITICAL WARNING: [DPA-102] AXI-Full master interconnect_aximm_host/M01_AXI not found. Profile insertion will continue but may not work.
--- DPA:    Monitor dict: SLR2 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr2/peripheral_aresetn fallback true} SLR0 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr0/peripheral_aresetn fallback false} SLR1 {clk ulp_ucs/aclk_kernel_00 rst proc_sys_reset_kernel_slr1/peripheral_aresetn fallback true}
--- DPA:    Monitor clock: ulp_ucs/aclk_kernel_00
--- DPA:    Monitor reset: proc_sys_reset_kernel_slr1/peripheral_aresetn
--- DPA: -----------------------------------------------------------
WARNING: [DPA-200] The compute unit /Bert_layer_dataflow_region_2_1 is located in SLR1 while its port Bert_layer_dataflow_region_2_1/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [DPA-200] The compute unit /Bert_layer_dataflow_region_3_1 is located in SLR2 while its port Bert_layer_dataflow_region_3_1/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [DPA-200] The compute unit /Bert_layer_dataflow_region_3_1 is located in SLR2 while its port Bert_layer_dataflow_region_3_1/m_axi_gmem1 is connected to a memory in SLR0.
WARNING: [DPA-200] The compute unit /Bert_layer_dataflow_region_3_1 is located in SLR2 while its port Bert_layer_dataflow_region_3_1/m_axi_gmem2 is connected to a memory in SLR0.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/Bert_layer_dataflow_region_1_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_00' at <0x0080_0000 [ 64K ]>.
Slave segment '/Bert_layer_dataflow_region_2_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_01' at <0x00C0_0000 [ 64K ]>.
Slave segment '/Bert_layer_dataflow_region_3_1/s_axi_control/Reg' is being assigned into address space '/ii_level0_wire/ulp_m_axi_ctrl_user_02' at <0x0100_0000 [ 64K ]>.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
System Linker post-processing: Check SDx MSS Slave Connections
System Linker post-processing: Nothing other than host connected to /memory_subsystem - some cleanup will happen to free logic resources
System Linker post-processing: Deleting IP memory_subsystem as unused
System Linker post-processing: Deleting IP SLR0/regslice_data as unused
System Linker post-processing: Deleting IP SLR1/regslice_data as unused
System Linker post-processing: Deleting IP SLR2/regslice_data as unused
System Linker post-processing: Deleting IP SLR0/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR1/axi_vip_data as unused
System Linker post-processing: Deleting IP SLR2/axi_vip_data as unused
System Linker post-processing: Deleting IP axi_regslice_slr0 as unused
System Linker post-processing: Deleting IP axi_regslice_slr1 as unused
System Linker post-processing: Deleting IP axi_regslice_slr2 as unused
System Linker post-processing: Deleting IP hbm_ddr_concat as unused
System Linker post-processing: Deleting IP hbm_ddr_init_complete as unused
System Linker post-processing: Connecting mem calib complete
System Linker post-processing: Profiling port is not enabled on /axi_data_sc - /axi_data_sc will be removed
Slave segment '/hmss_0/S00_AXI/HBM_MEM00' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM01' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM02' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM03' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM04' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM05' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM06' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM07' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM08' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM09' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM10' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xA000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM11' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xB000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM12' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xC000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM13' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xD000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM14' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xE000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM15' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0xF000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM16' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_0000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM17' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_1000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM18' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_2000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM19' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_3000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM20' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_4000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM21' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_5000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM22' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_6000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM23' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_7000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM24' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_8000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM25' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_9000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM26' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_A000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM27' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_B000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM28' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_C000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM29' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_D000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM30' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_E000_0000 [ 256M ]>.
Slave segment '/hmss_0/S00_AXI/HBM_MEM31' is being assigned into address space '/ii_level0_wire/ulp_m_axi_data_h2c_00' at <0x1_F000_0000 [ 256M ]>.
WARNING: the output of _post_sys_link_gen_constrs.xdc doesn't exist - _post_sys_link_gen_constrs.xdc
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
[12:06:17] Run vpl: Step update_bd: Completed
[12:06:17] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files ulp.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/ii_level0_wire/ulp_m_axi_ctrl_mgmt_01' to master interface '/axi_ic_ctrl_mgmt_slr1/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2121] Port s_axi_aclk associated reset port s_axi_lite_resetn does not exist
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_ic_ctrl_mgmt_slr1/xbar/M02_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_hbm_hierarchy/clkwiz_hbm clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00 clk_wiz propagate
INFO: [hbm_memory_subsystem 1-1] Discovered SLR automation properties for hbm_memory_subsystem...applying

|----------------------------------------------------------------------------------------------------------------------------------------|
|                                              Kernel Connection Report (hbm_memory_subsystem)                                           |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                    Host/Kernel Port |  hbm_memory_subsystem port  |  Hard HBM Port | PC Range[Min:Max] |
|----------------------------------------------------------------------------------------------------------------------------------------|
|                                                                HOST |                     S00_AXI |        SAXI_09 |        HBM[00:06] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem0 |                     S01_AXI |        SAXI_00 |        HBM[00:00] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem1 |                     S02_AXI |        SAXI_01 |        HBM[00:00] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem2 |                     S03_AXI |        SAXI_02 |        HBM[00:00] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem3 |                     S04_AXI |        SAXI_03 |        HBM[01:01] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem4 |                     S05_AXI |        SAXI_04 |        HBM[02:02] |
|                         /Bert_layer_dataflow_region_1_1/m_axi_gmem5 |                     S06_AXI |        SAXI_06 |        HBM[03:03] |
|                         /Bert_layer_dataflow_region_2_1/m_axi_gmem0 |                     S07_AXI |        SAXI_05 |        HBM[04:04] |
|                         /Bert_layer_dataflow_region_3_1/m_axi_gmem0 |                     S08_AXI |        SAXI_07 |        HBM[05:05] |
|                         /Bert_layer_dataflow_region_3_1/m_axi_gmem1 |                     S09_AXI |        SAXI_08 |        HBM[06:06] |
|                         /Bert_layer_dataflow_region_3_1/m_axi_gmem2 |                     S10_AXI |        SAXI_10 |        HBM[00:00] |
|----------------------------------------------------------------------------------------------------------------------------------------|
INFO: [hmss_qor 4-1] AXI master Bert_layer_dataflow_region_1_1 connected to HBM Memory Subsystem interface S05_AXI maps HBM memory segments that require HBM lateral AXI paths which can lower system throughput.   See HBM PG276 for more information on AXI lateral switch throughput. Adjusting the AXI master's HBM memory allocation may improve system performance.
INFO: [hmss_qor 4-1] AXI master Bert_layer_dataflow_region_1_1 connected to HBM Memory Subsystem interface S06_AXI maps HBM memory segments that require HBM lateral AXI paths which can lower system throughput.   See HBM PG276 for more information on AXI lateral switch throughput. Adjusting the AXI master's HBM memory allocation may improve system performance.
INFO: [hmss_qor 4-1] AXI master Bert_layer_dataflow_region_3_1 connected to HBM Memory Subsystem interface S09_AXI maps HBM memory segments that require HBM lateral AXI paths which can lower system throughput.   See HBM PG276 for more information on AXI lateral switch throughput. Adjusting the AXI master's HBM memory allocation may improve system performance.
INFO: [hmss_qor 4-1] AXI master Bert_layer_dataflow_region_3_1 connected to HBM Memory Subsystem interface S10_AXI maps HBM memory segments that require HBM lateral AXI paths which can lower system throughput.   See HBM PG276 for more information on AXI lateral switch throughput. Adjusting the AXI master's HBM memory allocation may improve system performance.
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3942.180 ; gain = 13.875 ; free physical = 91771 ; free virtual = 201088
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3942.180 ; gain = 13.875 ; free physical = 91771 ; free virtual = 201087
xit::source_ipfile: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3992.680 ; gain = 64.375 ; free physical = 91739 ; free virtual = 201056
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_0/interconnect1_0 is connected to an infrastructure IP (/path_0/slice1_0).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_0/slice1_0.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_1/interconnect2_1 is connected to an infrastructure IP (/path_1/slice2_1).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_1/slice2_1.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_2/interconnect3_2 is connected to an infrastructure IP (/path_2/slice3_2).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_2/slice3_2.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_3/interconnect4_3 is connected to an infrastructure IP (/path_3/slice4_3).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_3/slice4_3.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_4/interconnect5_4 is connected to an infrastructure IP (/path_4/slice5_4).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_4/slice5_4.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_5/interconnect7_5 is connected to an infrastructure IP (/path_5/slice7_5).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_5/slice7_5.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_6/interconnect6_6 is connected to an infrastructure IP (/path_6/slice6_6).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_6/slice6_6.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_7/interconnect8_7 is connected to an infrastructure IP (/path_7/slice8_7).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_7/slice8_7.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_8/interconnect9_8 is connected to an infrastructure IP (/path_8/slice9_8).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_8/slice9_8.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_9/interconnect0_9 is connected to an infrastructure IP (/path_9/slice0_9).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_9/slice0_9.
WARNING: [SMARTCONNECT-2] Port M00_AXI of /path_10/interconnect10_10 is connected to an infrastructure IP (/path_10/slice10_10).  It is recommended to attach AXI SmartConnect directly to endpoint IPs to avoid mismatches or other issues during validation.  If mismatches occur, manually assign values for AXI Interface properties of /path_10/slice10_10.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect0_9_0: SmartConnect bd_85ad_interconnect0_9_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect1_0_0: SmartConnect bd_85ad_interconnect1_0_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect2_1_0: SmartConnect bd_85ad_interconnect2_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect3_2_0: SmartConnect bd_85ad_interconnect3_2_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect4_3_0: SmartConnect bd_85ad_interconnect4_3_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect5_4_0: SmartConnect bd_85ad_interconnect5_4_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect6_6_0: SmartConnect bd_85ad_interconnect6_6_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect7_5_0: SmartConnect bd_85ad_interconnect7_5_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect8_7_0: SmartConnect bd_85ad_interconnect8_7_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect9_8_0: SmartConnect bd_85ad_interconnect9_8_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] bd_85ad_interconnect10_10_0: SmartConnect bd_85ad_interconnect10_10_0 is in High-performance Mode.
WARNING: [BD 41-927] Following properties on pin /hbm_inst/HBM_REF_CLK_0 have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_00_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_01_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_02_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_03_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_04_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_05_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_06_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_07_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_08_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_09_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/AXI_10_ACLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 450000000 
WARNING: [BD 41-927] Following properties on pin /hbm_inst/APB_0_PCLK have been updated from connected ip, but BD cell '/hbm_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
CRITICAL WARNING: [BD 41-238] Port/Pin property SENSITIVITY does not match between /ii_level0_wire/ulp_s_irq_cu_00(LEVEL_HIGH) and /ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout(NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH)
WARNING: [BD 41-927] Following properties on pin /Bert_layer_dataflow_region_1_1/ap_clk have been updated from connected ip, but BD cell '/Bert_layer_dataflow_region_1_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </Bert_layer_dataflow_region_1_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Bert_layer_dataflow_region_2_1/ap_clk have been updated from connected ip, but BD cell '/Bert_layer_dataflow_region_2_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </Bert_layer_dataflow_region_2_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Bert_layer_dataflow_region_3_1/ap_clk have been updated from connected ip, but BD cell '/Bert_layer_dataflow_region_3_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </Bert_layer_dataflow_region_3_1> to completely resolve these warnings.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_vip_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <regslice_data_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR0_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR1_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <SLR2_m_axi_sdx_memory> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M01_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_data_sc_M03_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ic_ctrl_mgmt_slr1_M02_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_regslice_slr0_M_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_00_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <io_clk_ddr4_01_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM00> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_DDR4_MEM01> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <memory_subsystem_M00_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_1> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <s_axi_data_2> will not be written out to the BD file.
WARNING: [BD 41-597] NET <hbm_ddr_concat_dout> has no source
WARNING: [BD 41-597] NET <memory_subsystem_ddr4_mem_calib_complete> has no source
Wrote  : </work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_2_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S01_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S02_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S03_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S04_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem3_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S05_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem4_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S06_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_1_1/m_axi_gmem5_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S07_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_2_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S08_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem0_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S09_AXI_arlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/hmss_0/S10_AXI_awlock'(1) to pin: '/Bert_layer_dataflow_region_3_1/m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:hbm_ddr_concat_dout is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:memory_subsystem_ddr4_mem_calib_complete is NULL! Connection will be grounded!
Verilog Output written to : /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/sim/ulp.v
Verilog Output written to : /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hdl/ulp_wrapper.v
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1753] The name 'ip_data_satellite_ctrl_data_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'ip_data_memory_calib_complete_00' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_m_data_satellite_ctrl_data_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_memory_calib_complete_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_data_hbm_temp_01 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_hbm_cattrip_00 not found for clock port /ulp_m_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name ulp_s_irq_cu_00 not found for clock port /ulp_m_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_hbm_temp_01 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_data_memory_calib_complete_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_hbm_cattrip_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_s_data_satellite_ctrl_data_00 not found for clock port /blp_s_aclk_ctrl_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
WARNING: [BD 41-1287] Associated interface by name blp_m_irq_cu_00 not found for clock port /blp_s_aclk_pcie_00
INFO: [IP_Flow 19-3420] Updated ii_level0_wire_pxi_ii_core_0 to use current project options
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/hw_handoff/ii_level0_wire_pxi_ii_core_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/synth/ii_level0_wire_pxi_ii_core_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_mgmt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_cmp_0_s_axi_ctrl_user_debug'...
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/hw_handoff/bd_097b_user_debug_bridge_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/synth/bd_097b_user_debug_bridge_0.hwdef
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/hw_handoff/bd_097b_user_debug_hub_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/synth/bd_097b_user_debug_hub_0.hwdef
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/hw_handoff/ulp_ulp_cmp_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/synth/ulp_ulp_cmp_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_cmp .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_00'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_01'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_02'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_03'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_04'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_05'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_06'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_07'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_08'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_09'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_10'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/hw_handoff/bd_85ad_interconnect1_0_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/synth/bd_85ad_interconnect1_0_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/hw_handoff/bd_85ad_interconnect2_1_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/synth/bd_85ad_interconnect2_1_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/hw_handoff/bd_85ad_interconnect3_2_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/synth/bd_85ad_interconnect3_2_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '29' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/hw_handoff/bd_85ad_interconnect4_3_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/synth/bd_85ad_interconnect4_3_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/hw_handoff/bd_85ad_interconnect5_4_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/synth/bd_85ad_interconnect5_4_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/hw_handoff/bd_85ad_interconnect7_5_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/synth/bd_85ad_interconnect7_5_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '30' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/hw_handoff/bd_85ad_interconnect6_6_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/synth/bd_85ad_interconnect6_6_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/hw_handoff/bd_85ad_interconnect8_7_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/synth/bd_85ad_interconnect8_7_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '31' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/hw_handoff/bd_85ad_interconnect9_8_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/synth/bd_85ad_interconnect9_8_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '33' and physical port width '39' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/hw_handoff/bd_85ad_interconnect0_9_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/synth/bd_85ad_interconnect0_9_0.hwdef
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXI.ADDR_WIDTH'. Logical port width '28' and physical port width '64' do not match.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/hw_handoff/bd_85ad_interconnect10_10_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/synth/bd_85ad_interconnect10_10_0.hwdef
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/hw_handoff/ulp_hmss_0_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/synth/ulp_hmss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block hmss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block satellite_gpio_slice_1 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ulp_ulp_ucs_0_s_axi_ctrl_mgmt'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/hw_handoff/ulp_ulp_ucs_0.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/synth/ulp_ulp_ucs_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ulp_ucs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_ctrl_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_kernel2_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_freerun_slr2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/regslice_control_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_mgmt_slr1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bert_layer_dataflow_region_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bert_layer_dataflow_region_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bert_layer_dataflow_region_3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_Bert_layer_dataflow_region_1_1_outp_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_Bert_layer_dataflow_region_1_1_outp_v .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_Bert_layer_dataflow_region_1_1_outp_q .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_Bert_layer_dataflow_region_1_1_outp_inp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buffer_Bert_layer_dataflow_region_2_1_outp_ln0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR1/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SLR2/interconnect_axilite_user/m01_couplers/auto_cc .
Exporting to file /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/hw_handoff/ulp.hwh
Generated Hardware Definition File /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR0
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR1
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_axi_data could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
WARNING: [BD 41-2265] Clock pin for protocol instance pin m_axi_sdx_memory could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /SLR2
generate_target: Time (s): cpu = 00:01:23 ; elapsed = 00:02:04 . Memory (MB): peak = 4487.844 ; gain = 611.391 ; free physical = 91036 ; free virtual = 200539
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_axi_ic_ctrl_mgmt_slr1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_interconnect_axilite_user_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ulp_satellite_gpio_slice_1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'ii_level0_wire_pxi_ii_core_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_097b_axi_ic_ctrl_mgmt_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_freq_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_axi_ic_ctrl_mgmt_top_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd15_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd2_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gnd31_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_gapping_demand_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_gpio_ucs_status_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_ack_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_enable_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_gapping_demand_rate_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_done_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_slice_ucs_control_status_force_shutdown_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_1'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_2'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_3'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_22c0_vcc_4'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_85ad_init_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_freerun_ref_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aclk_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_ctrl_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_aresetn_pcie_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_hbm_temp_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_memory_calib_complete_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_data_satellite_ctrl_data_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_cu_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_ip_irq_hbm_cattrip_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_m_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_mgmt_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_01_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_02_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_ctrl_user_03_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_c2h_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_5941_s_ip_axi_data_h2c_00_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_2903_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7849_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ab1_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ac9_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_7ac9_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_0, cache-ID = c082780ccdf37821.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_hmss_0_0, cache-ID = cc9b2f627a8a85ba.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr2_0, cache-ID = a427e1fca7f68df6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_ulp_ucs_0, cache-ID = 4ae35d2a0a19aa0a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_01_adapt_0, cache-ID = 65975241901b1aa7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_throttling_aclk_kernel_01_0, cache-ID = c5c2bc47872ac447.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_1_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_1_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_4_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_1_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_gapping_demand_0, cache-ID = 603c78f9b8960afd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_xbar_0, cache-ID = 6282613617a12091.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect7_5_0, cache-ID = 049ce3bc9c760fb1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice9_8_0, cache-ID = 173d334110a95f38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S07_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_0, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0, cache-ID = 54cab1ca7c287f6e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_3, cache-ID = 90d07cf18f783874.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_ctrl_slr1_0, cache-ID = a58fc4562b117a74.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_2, cache-ID = c11c0cae68bbbb8b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_2, cache-ID = 043ac14b707515a0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_auto_cc_0, cache-ID = ea7360baeacaada1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_3_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr0_2_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_2_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_1_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_4_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_kernel_00_0, cache-ID = 965fe99c6d35b338.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect10_10_0, cache-ID = c4262906c5e06e41.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect9_8_0, cache-ID = d303e0f319452e04.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice8_7_0, cache-ID = 173d334110a95f38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S02_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S06_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_bs_switch_1_0, cache-ID = 7e5f842e458fa6ec.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_2, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0, cache-ID = 54cab1ca7c287f6e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m01_regslice_5, cache-ID = 30bb0912b3fdd0d2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_regslice_control_userpf_0, cache-ID = 9c246192f294d1ab.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_0, cache-ID = b3599ba7715888f0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_2_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_4_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_2_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_1_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_gpio_ucs_control_status_0, cache-ID = 9bc952bbc680d1aa.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR2_0, cache-ID = b044adb908d42ac2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect5_4_0, cache-ID = dd495edfc44fb221.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice10_10_0, cache-ID = 173d334110a95f38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_58f6_lut_buffer_0, cache-ID = 0f917cd3f1b042a2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_58f6_xsdbm_0, cache-ID = f0be558c9642b975.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_7cf0_axi_jtag_0, cache-ID = 783f5294162328ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_gpio_null_1, cache-ID = fea93f6fc1ba7aca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0, cache-ID = 3f3d2c8265e2a971.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_4, cache-ID = 90d07cf18f783874.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_freerun_slr1_0, cache-ID = 416af954ca1edf71.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr1_0, cache-ID = 9735c0c95bcc035d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_16, cache-ID = d985edd1fcaef210.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_adapt_0, cache-ID = 9a1c92763fbcbd9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_00_0, cache-ID = 83d857655dbfffa6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr0_4_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr1_1_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr0_4_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr0_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_2_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_frequency_counter_aclk_hbm_0, cache-ID = f5ded9030e45a3ce.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR0_0, cache-ID = b044adb908d42ac2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect3_2_0, cache-ID = 35cc301f4b05c354.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice0_9_0, cache-ID = 173d334110a95f38.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice7_5_0, cache-ID = e8db777d8c7d4e75.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S08_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_2, cache-ID = 89f03c5e2879dce5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_2, cache-ID = c082780ccdf37821.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m01_regslice_4, cache-ID = 1eec91bf3dd5928c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_proc_sys_reset_kernel_slr2_0, cache-ID = 7278d861362451da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_s00_regslice_17, cache-ID = d985edd1fcaef210.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_aclk_kernel_00_cont_adapt_0, cache-ID = 9a1c92763fbcbd9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clock_shutdown_latch_0, cache-ID = ac6da95975d107dc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_4_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_3_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr2_1_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_4_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_xbar_1, cache-ID = 21e12bc75d38f0c7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect4_3_0, cache-ID = 7ab37902424f353d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_slice6_6_0, cache-ID = 3825b1b99869fc83.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S00_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_vip_S10_0, cache-ID = 62c3fd0cf6dc446b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_auto_cc_0, cache-ID = 89f03c5e2879dce5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0, cache-ID = 3f3d2c8265e2a971.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_m00_regslice_5, cache-ID = 90d07cf18f783874.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_xbar_1, cache-ID = 7fea8ee2ce4d4618.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_clkwiz_aclk_kernel_01_0, cache-ID = d269b60615b0800f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr1_1_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_ctrl_slr2_3_0, cache-ID = b03484cf3912b3ee.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_00_slr2_4_0, cache-ID = 525b131379e3f5e9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_kernel_01_slr1_3_0, cache-ID = 7ae247994970c285.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr1_1_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_fanout_aresetn_pcie_slr2_3_0, cache-ID = 2d256cd8ce358f31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_22c0_psreset_aclk_freerun_0, cache-ID = 975c277dd25a7310.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_hbm_reset_sync_SLR1_0, cache-ID = b044adb908d42ac2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_85ad_interconnect2_1_0, cache-ID = f2c0a3f6e62b7c2b.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
config_ip_cache: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4610.258 ; gain = 122.414 ; free physical = 90841 ; free virtual = 200535
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: move_files [get_files /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
INFO: [OCL_UTIL] set_property processing_order late /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
WARNING: [filemgmt 56-12] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc' cannot be added to the project because it already exists in the project, skipping this file
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/impl.xdc]
INFO: [OCL_UTIL] internal step: read_xdc /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc
[12:08:56] Run vpl: Step generate_target: Completed
[12:08:56] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[12:09:05] Run vpl: Step config_hw_runs: Completed
[12:09:05] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_Bert_layer_dataflow_region_1_1_0, cache-ID = 3293c505b9236a32.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_Bert_layer_dataflow_region_2_1_0, cache-ID = 62eac937423c3f53.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_Bert_layer_dataflow_region_3_1_0, cache-ID = 3f372bacbb71ee5d.
config_ip_cache: Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 5217.211 ; gain = 110.727 ; free physical = 89826 ; free virtual = 200530
[Sat Dec  9 12:10:39 2023] Launched my_rm_synth_1...
Run output will be captured here: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 5793.488 ; gain = 687.004 ; free physical = 89811 ; free virtual = 200516
[Sat Dec  9 12:10:39 2023] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log ulp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp.tcl -notrace
INFO: Dispatch client connection id - 45340
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [BD 41-2576] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_sim_netlist.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.vhdl' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_stub.v' referenced by design 'ulp' could not be found.
WARNING: [BD 41-2576] File '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp.dcp' referenced by design 'ulp' could not be found.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3036.008 ; gain = 0.000 ; free physical = 89199 ; free virtual = 199701
Command: synth_design -top ulp -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ulp.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45176
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3998.254 ; gain = 337.668 ; free physical = 86399 ; free virtual = 196903
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4123]
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_dataflow_region_1_1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_1_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_dataflow_region_1_1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_1_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem1_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem2_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem3_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem4_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWADDR' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWLEN' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWBURST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWLOCK' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWCACHE' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWPROT' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWQOS' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_AWVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WDATA' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WSTRB' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WLAST' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_WVALID' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_BREADY' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7071] port 'm_axi_gmem5_ARREGION' of module 'ulp_Bert_layer_dataflow_region_1_1_0' is unconnected for instance 'Bert_layer_dataflow_region_1_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
WARNING: [Synth 8-7023] instance 'Bert_layer_dataflow_region_1_1' of module 'ulp_Bert_layer_dataflow_region_1_1_0' has 254 connections declared, but only 158 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5442]
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_dataflow_region_2_1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_2_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_dataflow_region_2_1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_2_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWADDR' of module 'ulp_Bert_layer_dataflow_region_2_1_0' is unconnected for instance 'Bert_layer_dataflow_region_2_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5601]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWLEN' of module 'ulp_Bert_layer_dataflow_region_2_1_0' is unconnected for instance 'Bert_layer_dataflow_region_2_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5601]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWSIZE' of module 'ulp_Bert_layer_dataflow_region_2_1_0' is unconnected for instance 'Bert_layer_dataflow_region_2_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5601]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_AWBURST' of module 'ulp_Bert_layer_dataflow_region_2_1_0' is unconnected for instance 'Bert_layer_dataflow_region_2_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5601]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'Bert_layer_dataflow_region_2_1' of module 'ulp_Bert_layer_dataflow_region_2_1_0' has 85 connections declared, but only 69 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5601]
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_dataflow_region_3_1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_3_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_dataflow_region_3_1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_Bert_layer_dataflow_region_3_1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'Bert_layer_dataflow_region_3_1' of module 'ulp_Bert_layer_dataflow_region_3_1_0' has 131 connections declared, but only 87 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5671]
INFO: [Synth 8-6157] synthesizing module 'SLR0_imp_NYMDU0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_0' has 22 connections declared, but only 20 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:246]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7685]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G77R79' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1627]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_3' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_3' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_3_stub.v:5]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_3' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1852]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G77R79' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1627]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SCZP4G' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2425]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_3' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_3' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_3_stub.v:5]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_3' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2650]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SCZP4G' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2425]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14WTDU7' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3493]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_15' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_15' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_15_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14WTDU7' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3493]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7685]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR0_imp_NYMDU0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:12]
INFO: [Synth 8-6157] synthesizing module 'SLR1_imp_1UA2LF1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_1_stub.v:5]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_1' has 22 connections declared, but only 20 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:647]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8157]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_YSZRM6' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1893]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_4' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_4' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_4_stub.v:5]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_4' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2118]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_YSZRM6' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1893]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18N64GB' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2159]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_3' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_3' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_4' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_4' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_4_stub.v:5]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_4' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2384]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18N64GB' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2159]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1MXEOQC' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3703]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_16' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_16' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_16_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1MXEOQC' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3703]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8157]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_1' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR1_imp_1UA2LF1' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:413]
INFO: [Synth 8-6157] synthesizing module 'SLR2_imp_1Y0I5MR' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:814]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_gpio_null_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_gpio_null_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_gpio_null_2_stub.v:5]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'ulp_axi_gpio_null_2' has 22 connections declared, but only 20 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1048]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_ctrl_userpf_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_ctrl_userpf_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_ctrl_userpf_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_interconnect_axilite_user_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8629]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1E0NHQB' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1215]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_4' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_4' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m00_regslice_5' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m00_regslice_5' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m00_regslice_5_stub.v:5]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'ulp_m00_regslice_5' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1440]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1E0NHQB' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1215]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_TD0H6U' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2823]
INFO: [Synth 8-6157] synthesizing module 'ulp_auto_cc_5' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_auto_cc_5' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_auto_cc_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_m01_regslice_5' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_m01_regslice_5' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_m01_regslice_5_stub.v:5]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'ulp_m01_regslice_5' has 40 connections declared, but only 38 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3048]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_TD0H6U' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2823]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8500C9' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3913]
INFO: [Synth 8-6157] synthesizing module 'ulp_s00_regslice_17' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_s00_regslice_17' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_s00_regslice_17_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8500C9' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3913]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_3' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_3' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_interconnect_axilite_user_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:8629]
INFO: [Synth 8-6157] synthesizing module 'ulp_regslice_control_userpf_2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_regslice_control_userpf_2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_regslice_control_userpf_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SLR2_imp_1Y0I5MR' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:814]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6980]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_CAGKWP' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1481]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_CAGKWP' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:1481]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V3WQQK' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2691]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V3WQQK' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:2691]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_L422S2' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_L422S2' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3089]
WARNING: [Synth 8-7023] instance 'm02_couplers' of module 'm02_couplers_imp_L422S2' has 74 connections declared, but only 73 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:7525]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1100RTV' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3347]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1100RTV' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:3347]
INFO: [Synth 8-6157] synthesizing module 'ulp_xbar_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_xbar_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_ic_ctrl_mgmt_slr1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6980]
WARNING: [Synth 8-7023] instance 'axi_ic_ctrl_mgmt_slr1' of module 'ulp_axi_ic_ctrl_mgmt_slr1_0' has 100 connections declared, but only 74 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:5897]
INFO: [Synth 8-6157] synthesizing module 'ulp_axi_vip_data_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_axi_vip_data_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_axi_vip_data_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_hmss_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ii_level0_wire_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'ii_level0_wire' of module 'ulp_ii_level0_wire_0' has 354 connections declared, but only 340 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6322]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/synth/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_irq_const_tieoff_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ulp_irq_const_tieoff_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_irq_const_tieoff_0/synth/ulp_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr0' of module 'ulp_proc_sys_reset_ctrl_slr0_0' has 10 connections declared, but only 6 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6807]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr1' of module 'ulp_proc_sys_reset_ctrl_slr1_0' has 10 connections declared, but only 7 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6814]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_ctrl_slr2_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_ctrl_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_ctrl_slr2' of module 'ulp_proc_sys_reset_ctrl_slr2_0' has 10 connections declared, but only 7 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6830]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr0' of module 'ulp_proc_sys_reset_freerun_slr0_0' has 10 connections declared, but only 5 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6830]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6836]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr1' of module 'ulp_proc_sys_reset_freerun_slr1_0' has 10 connections declared, but only 5 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6836]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6842]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_freerun_slr2_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_freerun_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_freerun_slr2' of module 'ulp_proc_sys_reset_freerun_slr2_0' has 10 connections declared, but only 5 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6842]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr0' of module 'ulp_proc_sys_reset_kernel2_slr0_0' has 10 connections declared, but only 6 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6848]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr1' of module 'ulp_proc_sys_reset_kernel2_slr1_0' has 10 connections declared, but only 6 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6855]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel2_slr2_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel2_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel2_slr2' of module 'ulp_proc_sys_reset_kernel2_slr2_0' has 10 connections declared, but only 6 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6862]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr0_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr0' of module 'ulp_proc_sys_reset_kernel_slr0_0' has 10 connections declared, but only 7 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6869]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr1' of module 'ulp_proc_sys_reset_kernel_slr1_0' has 10 connections declared, but only 7 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6877]
INFO: [Synth 8-6157] synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_proc_sys_reset_kernel_slr2_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_proc_sys_reset_kernel_slr2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_kernel_slr2' of module 'ulp_proc_sys_reset_kernel_slr2_0' has 10 connections declared, but only 7 given [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:6885]
INFO: [Synth 8-6157] synthesizing module 'ulp_satellite_gpio_slice_1_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ulp_satellite_gpio_slice_1_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_satellite_gpio_slice_1_0/synth/ulp_satellite_gpio_slice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_cmp_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_cmp_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_cmp_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ulp_ulp_ucs_0' [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp_ulp_ucs_0' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-44804-brg-zhang-xcel.ece.cornell.edu/realtime/ulp_ulp_ucs_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ulp' (0#1) [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4123]
WARNING: [Synth 8-3848] Net io_ddr4_00_act_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4539]
WARNING: [Synth 8-3848] Net io_ddr4_00_adr in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4540]
WARNING: [Synth 8-3848] Net io_ddr4_00_ba in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4541]
WARNING: [Synth 8-3848] Net io_ddr4_00_bg in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4542]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_c in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4543]
WARNING: [Synth 8-3848] Net io_ddr4_00_ck_t in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4544]
WARNING: [Synth 8-3848] Net io_ddr4_00_cke in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4545]
WARNING: [Synth 8-3848] Net io_ddr4_00_cs_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4546]
WARNING: [Synth 8-3848] Net io_ddr4_00_odt in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4550]
WARNING: [Synth 8-3848] Net io_ddr4_00_par in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4551]
WARNING: [Synth 8-3848] Net io_ddr4_00_reset_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4552]
WARNING: [Synth 8-3848] Net io_ddr4_01_act_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4553]
WARNING: [Synth 8-3848] Net io_ddr4_01_adr in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4554]
WARNING: [Synth 8-3848] Net io_ddr4_01_ba in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4555]
WARNING: [Synth 8-3848] Net io_ddr4_01_bg in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4556]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_c in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4557]
WARNING: [Synth 8-3848] Net io_ddr4_01_ck_t in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4558]
WARNING: [Synth 8-3848] Net io_ddr4_01_cke in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4559]
WARNING: [Synth 8-3848] Net io_ddr4_01_cs_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4560]
WARNING: [Synth 8-3848] Net io_ddr4_01_odt in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4564]
WARNING: [Synth 8-3848] Net io_ddr4_01_par in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4565]
WARNING: [Synth 8-3848] Net io_ddr4_01_reset_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4566]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4569]
WARNING: [Synth 8-3848] Net io_gt_qsfp0_00_gtx_p in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4570]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_n in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4573]
WARNING: [Synth 8-3848] Net io_gt_qsfp1_00_gtx_p in module/entity ulp does not have driver. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/synth/ulp.v:4574]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4094.145 ; gain = 433.559 ; free physical = 87428 ; free virtual = 197933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4111.945 ; gain = 451.359 ; free physical = 87483 ; free virtual = 197988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4111.945 ; gain = 451.359 ; free physical = 87483 ; free virtual = 197988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4111.949 ; gain = 0.000 ; free physical = 87486 ; free virtual = 197991
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4155.516 ; gain = 2.969 ; free physical = 87349 ; free virtual = 197855
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0_in_context.xdc] for cell 'ii_level0_wire'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0/ulp_ulp_cmp_0_in_context.xdc] for cell 'ulp_cmp'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0/ulp_hmss_0_0_in_context.xdc] for cell 'hmss_0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0/ulp_axi_vip_data_0_in_context.xdc] for cell 'axi_vip_data'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0/ulp_ulp_ucs_0_in_context.xdc] for cell 'ulp_ucs'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_in_context.xdc] for cell 'proc_sys_reset_ctrl_slr2'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel_slr2'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_in_context.xdc] for cell 'proc_sys_reset_kernel2_slr2'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_in_context.xdc] for cell 'proc_sys_reset_freerun_slr2'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR0/axi_gpio_null'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR0/axi_vip_ctrl_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_in_context.xdc] for cell 'SLR0/regslice_control_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1/ulp_xbar_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/xbar'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0/ulp_auto_cc_0_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3/ulp_m01_regslice_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3/ulp_m01_regslice_3_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1/ulp_auto_cc_1_in_context.xdc] for cell 'SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR1/axi_gpio_null'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR1/axi_vip_ctrl_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_in_context.xdc] for cell 'SLR1/regslice_control_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2/ulp_xbar_2_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/xbar'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2/ulp_auto_cc_0_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4/ulp_m01_regslice_4_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4/ulp_m01_regslice_4_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3/ulp_auto_cc_3_in_context.xdc] for cell 'SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2/ulp_axi_gpio_null_0_in_context.xdc] for cell 'SLR2/axi_gpio_null'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_0_in_context.xdc] for cell 'SLR2/axi_vip_ctrl_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_in_context.xdc] for cell 'SLR2/regslice_control_userpf'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3/ulp_xbar_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/xbar'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17/ulp_s00_regslice_15_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5/ulp_m00_regslice_3_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4/ulp_auto_cc_0_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5/ulp_m01_regslice_5_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5/ulp_m01_regslice_5_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5/ulp_auto_cc_5_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5/ulp_auto_cc_5_in_context.xdc] for cell 'SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0/ulp_xbar_0_in_context.xdc] for cell 'axi_ic_ctrl_mgmt_slr1/xbar'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_1_1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_1_1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_2_1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_2_1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_3_1'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_in_context.xdc] for cell 'Bert_layer_dataflow_region_3_1'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_k'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_k'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_v'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_v'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_q'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_q'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_inp'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_1_1_outp_inp'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0_in_context.xdc] for cell 'buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ulp_ooc.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_ctrl_00' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_freerun_ref_00' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'blp_s_aclk_pcie_00' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'ulp_ucs/aclk_kernel_00'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
WARNING: [Vivado 12-2489] -period contains time 4.081633 which will be rounded to 4.082 to ensure it is an integer multiple of 1 picosecond [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc:15]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ulp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4155.516 ; gain = 0.000 ; free physical = 87343 ; free virtual = 197849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4155.516 ; gain = 0.000 ; free physical = 87345 ; free virtual = 197850
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4155.516 ; gain = 494.930 ; free physical = 87458 ; free virtual = 197964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4155.516 ; gain = 494.930 ; free physical = 87457 ; free virtual = 197963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hmss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_vip_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for satellite_gpio_slice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ulp_ucs. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_ctrl_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_kernel2_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for proc_sys_reset_freerun_slr2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR0/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR1/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_gpio_null. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/axi_vip_ctrl_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/regslice_control_userpf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SLR2/interconnect_axilite_user. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_ic_ctrl_mgmt_slr1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bert_layer_dataflow_region_1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bert_layer_dataflow_region_2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Bert_layer_dataflow_region_3_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_Bert_layer_dataflow_region_1_1_outp_k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_Bert_layer_dataflow_region_1_1_outp_v. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_Bert_layer_dataflow_region_1_1_outp_q. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_Bert_layer_dataflow_region_1_1_outp_inp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for buffer_Bert_layer_dataflow_region_2_1_outp_ln0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4155.516 ; gain = 494.930 ; free physical = 87454 ; free virtual = 197960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 4155.520 ; gain = 494.934 ; free physical = 87468 ; free virtual = 197974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 4155.520 ; gain = 494.934 ; free physical = 87438 ; free virtual = 197953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_ctrl_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_freerun_ref_00'
WARNING: [Synth 8-565] redefining clock 'blp_s_aclk_pcie_00'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 4482.145 ; gain = 821.559 ; free physical = 86922 ; free virtual = 197437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 4484.137 ; gain = 823.551 ; free physical = 86932 ; free virtual = 197447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 4503.168 ; gain = 842.582 ; free physical = 86928 ; free virtual = 197444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86924 ; free virtual = 197440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86923 ; free virtual = 197438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86919 ; free virtual = 197434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86917 ; free virtual = 197432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86914 ; free virtual = 197429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86925 ; free virtual = 197441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------------+----------+
|      |BlackBox name                                        |Instances |
+------+-----------------------------------------------------+----------+
|1     |ulp_xbar_0                                           |         1|
|2     |ulp_Bert_layer_dataflow_region_1_1_0                 |         1|
|3     |ulp_Bert_layer_dataflow_region_2_1_0                 |         1|
|4     |ulp_Bert_layer_dataflow_region_3_1_0                 |         1|
|5     |ulp_axi_vip_data_0                                   |         1|
|6     |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0 |         1|
|7     |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0   |         1|
|8     |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0   |         1|
|9     |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0   |         1|
|10    |ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0 |         1|
|11    |ulp_hmss_0_0                                         |         1|
|12    |ulp_ii_level0_wire_0                                 |         1|
|13    |ulp_proc_sys_reset_ctrl_slr0_0                       |         1|
|14    |ulp_proc_sys_reset_ctrl_slr1_0                       |         1|
|15    |ulp_proc_sys_reset_ctrl_slr2_0                       |         1|
|16    |ulp_proc_sys_reset_freerun_slr0_0                    |         1|
|17    |ulp_proc_sys_reset_freerun_slr1_0                    |         1|
|18    |ulp_proc_sys_reset_freerun_slr2_0                    |         1|
|19    |ulp_proc_sys_reset_kernel2_slr0_0                    |         1|
|20    |ulp_proc_sys_reset_kernel2_slr1_0                    |         1|
|21    |ulp_proc_sys_reset_kernel2_slr2_0                    |         1|
|22    |ulp_proc_sys_reset_kernel_slr0_0                     |         1|
|23    |ulp_proc_sys_reset_kernel_slr1_0                     |         1|
|24    |ulp_proc_sys_reset_kernel_slr2_0                     |         1|
|25    |ulp_ulp_cmp_0                                        |         1|
|26    |ulp_ulp_ucs_0                                        |         1|
|27    |ulp_xbar_1                                           |         1|
|28    |ulp_auto_cc_0                                        |         1|
|29    |ulp_m00_regslice_3                                   |         1|
|30    |ulp_auto_cc_1                                        |         1|
|31    |ulp_m01_regslice_3                                   |         1|
|32    |ulp_s00_regslice_15                                  |         1|
|33    |ulp_axi_gpio_null_0                                  |         1|
|34    |ulp_axi_vip_ctrl_userpf_0                            |         1|
|35    |ulp_regslice_control_userpf_0                        |         1|
|36    |ulp_xbar_2                                           |         1|
|37    |ulp_auto_cc_2                                        |         1|
|38    |ulp_m00_regslice_4                                   |         1|
|39    |ulp_auto_cc_3                                        |         1|
|40    |ulp_m01_regslice_4                                   |         1|
|41    |ulp_s00_regslice_16                                  |         1|
|42    |ulp_axi_gpio_null_1                                  |         1|
|43    |ulp_axi_vip_ctrl_userpf_1                            |         1|
|44    |ulp_regslice_control_userpf_1                        |         1|
|45    |ulp_xbar_3                                           |         1|
|46    |ulp_auto_cc_4                                        |         1|
|47    |ulp_m00_regslice_5                                   |         1|
|48    |ulp_auto_cc_5                                        |         1|
|49    |ulp_m01_regslice_5                                   |         1|
|50    |ulp_s00_regslice_17                                  |         1|
|51    |ulp_axi_gpio_null_2                                  |         1|
|52    |ulp_axi_vip_ctrl_userpf_2                            |         1|
|53    |ulp_regslice_control_userpf_2                        |         1|
+------+-----------------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |ulp_Bert_layer_dataflow_region_1_1                 |     1|
|2     |ulp_Bert_layer_dataflow_region_2_1                 |     1|
|3     |ulp_Bert_layer_dataflow_region_3_1                 |     1|
|4     |ulp_auto_cc                                        |     6|
|10    |ulp_axi_gpio_null                                  |     3|
|13    |ulp_axi_vip_ctrl_userpf                            |     3|
|16    |ulp_axi_vip_data                                   |     1|
|17    |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp |     1|
|18    |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k   |     1|
|19    |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q   |     1|
|20    |ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v   |     1|
|21    |ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0 |     1|
|22    |ulp_hmss_0                                         |     1|
|23    |ulp_ii_level0_wire                                 |     1|
|24    |ulp_m00_regslice                                   |     3|
|27    |ulp_m01_regslice                                   |     3|
|30    |ulp_proc_sys_reset_ctrl_slr0                       |     1|
|31    |ulp_proc_sys_reset_ctrl_slr1                       |     1|
|32    |ulp_proc_sys_reset_ctrl_slr2                       |     1|
|33    |ulp_proc_sys_reset_freerun_slr0                    |     1|
|34    |ulp_proc_sys_reset_freerun_slr1                    |     1|
|35    |ulp_proc_sys_reset_freerun_slr2                    |     1|
|36    |ulp_proc_sys_reset_kernel2_slr0                    |     1|
|37    |ulp_proc_sys_reset_kernel2_slr1                    |     1|
|38    |ulp_proc_sys_reset_kernel2_slr2                    |     1|
|39    |ulp_proc_sys_reset_kernel_slr0                     |     1|
|40    |ulp_proc_sys_reset_kernel_slr1                     |     1|
|41    |ulp_proc_sys_reset_kernel_slr2                     |     1|
|42    |ulp_regslice_control_userpf                        |     3|
|45    |ulp_s00_regslice                                   |     3|
|48    |ulp_ulp_cmp                                        |     1|
|49    |ulp_ulp_ucs                                        |     1|
|50    |ulp_xbar                                           |     4|
+------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4513.078 ; gain = 852.492 ; free physical = 86925 ; free virtual = 197441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 4513.078 ; gain = 808.922 ; free physical = 86957 ; free virtual = 197472
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4513.082 ; gain = 852.492 ; free physical = 86956 ; free virtual = 197471
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4513.082 ; gain = 0.000 ; free physical = 87051 ; free virtual = 197567
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.199 ; gain = 0.000 ; free physical = 86933 ; free virtual = 197448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 67b0b43b
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 279 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 4614.133 ; gain = 1578.125 ; free physical = 87143 ; free virtual = 197658
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 12:12:35 2023...
[Sat Dec  9 12:12:47 2023] my_rm_synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:39 ; elapsed = 00:02:07 . Memory (MB): peak = 5793.488 ; gain = 0.000 ; free physical = 90013 ; free virtual = 200519
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
[12:12:47] Run vpl: Step synth: Completed
[12:12:47] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Sat Dec  9 12:12:49 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Sat Dec  9 12:12:49 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 45340
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_inp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_k'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_q'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0/ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_1_1_outp_v'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0/ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0.dcp' for cell 'level0_i/ulp/buffer_Bert_layer_dataflow_region_2_1_outp_ln0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_2/ulp_xbar_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_3/ulp_xbar_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_37/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_33/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_vip_S02_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_vip_S03_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_15/bd_85ad_vip_S04_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_18/bd_85ad_vip_S05_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_24/bd_85ad_vip_S06_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_21/bd_85ad_vip_S07_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_27/bd_85ad_vip_S08_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_30/bd_85ad_vip_S09_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_36/bd_85ad_vip_S10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_39/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_interconnect2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_34/bd_85ad_interconnect10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_interconnect3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_interconnect4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_interconnect5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_19/bd_85ad_interconnect7_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_22/bd_85ad_interconnect6_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_25/bd_85ad_interconnect8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_28/bd_85ad_interconnect9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_31/bd_85ad_interconnect0_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 6866.871 ; gain = 111.980 ; free physical = 84618 ; free virtual = 195187
INFO: [Netlist 29-17] Analyzing 41568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 16 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_3/bd_2903_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_2/bd_2903_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_11/ip/ip_1/bd_2903_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/interconnect10_10/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_3/bd_7849_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_2/bd_7849_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_10/ip/ip_1/bd_7849_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/interconnect0_9/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_3/bd_b9c4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_1/bd_ba98_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_3/bd_ba7c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_2/bd_ba7c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_3/ip/ip_1/bd_ba7c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_7ab1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_7ab1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_7ab1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_2/bd_ba98_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9281.383 ; gain = 0.000 ; free physical = 82313 ; free virtual = 192883
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_2/bd_b9c4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_9/ip/ip_1/bd_b9c4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_3/bd_7ac9_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_2/bd_7ac9_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_8/ip/ip_1/bd_7ac9_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_3/bd_7bf1_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_2/bd_7bf1_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_7/ip/ip_1/bd_7bf1_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/interconnect6_6/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_3/bd_bb3c_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_2/bd_bb3c_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_6/ip/ip_1/bd_bb3c_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/interconnect7_5/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_3/bd_bb14_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_2/bd_bb14_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_5/ip/ip_1/bd_bb14_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_4/ip/ip_3/bd_ba98_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9426.156 ; gain = 95.383 ; free physical = 82177 ; free virtual = 192747
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:13:50 ; elapsed = 00:03:41 . Memory (MB): peak = 15655.539 ; gain = 6223.383 ; free physical = 76739 ; free virtual = 187310
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77382 ; free virtual = 187952
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77382 ; free virtual = 187952
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77369 ; free virtual = 187939
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77380 ; free virtual = 187951
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77382 ; free virtual = 187952
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77383 ; free virtual = 187954
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77385 ; free virtual = 187955
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77371 ; free virtual = 187942
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77382 ; free virtual = 187952
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77386 ; free virtual = 187956
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77385 ; free virtual = 187956
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15655.539 ; gain = 0.000 ; free physical = 77386 ; free virtual = 187956
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 22096.309 ; gain = 6440.770 ; free physical = 69907 ; free virtual = 180478
get_pins: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 22096.309 ; gain = 0.000 ; free physical = 69906 ; free virtual = 180476
get_pins: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 22352.309 ; gain = 256.000 ; free physical = 69893 ; free virtual = 180464
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 22352.309 ; gain = 0.000 ; free physical = 76968 ; free virtual = 187539
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:03:14 ; elapsed = 00:00:39 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76944 ; free virtual = 187515
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:39 ; elapsed = 00:00:08 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 77175 ; free virtual = 187746
get_clocks: Time (s): cpu = 00:00:52 ; elapsed = 00:00:11 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 77076 ; free virtual = 187647
get_clocks: Time (s): cpu = 00:02:34 ; elapsed = 00:00:42 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 77087 ; free virtual = 187657
get_clocks: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 77052 ; free virtual = 187623
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76866 ; free virtual = 187487
Restored from archive | CPU: 14.730000 secs | Memory: 240.638985 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76862 ; free virtual = 187484
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76748 ; free virtual = 187370
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_slice2_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_slice3_2_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_slice4_3_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_17/bd_85ad_slice5_4_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_20/bd_85ad_slice7_5_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_5/slice7_5/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_23/bd_85ad_slice6_6_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_6/slice6_6/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_26/bd_85ad_slice8_7_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_29/bd_85ad_slice9_8_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_32/bd_85ad_slice0_9_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_9/slice0_9/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_35/bd_85ad_slice10_10_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_10/slice10_10/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76736 ; free virtual = 187359
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, VCC, SEQ, PR_OUT_DFF[0].FDRE_PER, FDRE_inst, GND, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_3/ulp_m00_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_3/ulp_m01_regslice_3_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_4/ulp_m00_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_4/ulp_m01_regslice_4_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_5/ulp_m00_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_4/ulp_auto_cc_4_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc:10]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_5/ulp_m01_regslice_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc:17]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_5/ulp_auto_cc_5_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
INFO: [Vivado 12-3520] Assignment of 'fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__1, input_loader_1_U0, ap_rst_reg_2_i_1, gmem3_m_axi_U, input_loader_q_1_U0, Linear_layer_qkv_1_U0, p_ZL5buf17_229_U/q0_reg, gmem2_m_axi_U, p_ZL5buf17_532_U/q0_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, inp_q_U, p_ZL5buf17_431_U/q0_reg, p_ZL5buf17_330_U/q0_reg, ap_sync_reg_input_loader_q_1_U0_ap_ready_reg, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, control_s_axi_U, gmem0_m_axi_U, block_wk_loader_U, ap_rst_reg_2_reg, inp_v_U, ap_sync_reg_input_loader_1_U0_ap_ready_reg, block_wv_loader_U, ap_rst_reg_1_reg, input_loader_kv_1_U0, ap_rst_n_inv_reg, GND, ap_sync_reg_weight_loader_r1_1_U0_ap_ready_reg, gmem5_m_axi_U, p_ZL5buf17_128_U/q0_reg, VCC, Linear_layer_qkv_40_1_U0, p_ZL5buf17_027_U/q0_reg, ap_sync_reg_input_loader_kv_1_U0_ap_ready_reg, p_ZL5buf17_633_U/q0_reg, p_ZL5buf17_734_U/q0_reg, Linear_layer_qkv_41_1_U0, gmem1_m_axi_U, inp_k_U, start_for_Linear_layer_qkv_1_U0_U, start_for_Linear_layer_qkv_40_1_U0_U, gmem4_m_axi_U, weight_loader_r1_1_U0, block_wq_loader_U, and start_for_Linear_layer_qkv_41_1_U0_U' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_1_1_0/ulp_Bert_layer_dataflow_region_1_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_1_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
INFO: [Vivado 12-3520] Assignment of 'Layer_norm0_1_U0, Res_layer0_1_U0, VCC, Q_buffer_1_U0, K_writer_U0, Linear_layer_ds0_1_U0, K_V_U, Context_layer_1_U0, Attention_layer_1_U0, VCC_1, Softmax_layer_1_U0, GND, V_V_U, V_writer_U0, ap_rst_n_inv_reg, ap_rst_reg_1_reg, ap_rst_reg_2_i_1, ap_rst_reg_2_reg, ap_sync_reg_K_writer_U0_ap_ready_reg, ap_sync_reg_Q_buffer_1_U0_ap_ready_reg, ap_sync_reg_V_writer_U0_ap_ready_reg, ap_sync_reg_weight_ds0_loader_1_U0_ap_ready_reg, attn_outp_U, block_w_ds0_loader_U, control_s_axi_U, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, inp_sfa_U, gmem0_m_axi_U, outp_ds0_U, outp_res0_U, outp_sfa_U, p_ZL4buf8_0_U/q0_reg, p_ZL4buf8_1_U/q0_reg, sfm_outp_U, start_for_Layer_norm0_1_U0_U, start_for_Linear_layer_ds0_1_U0_U, start_for_Res_layer0_1_U0_U, start_for_Softmax_layer_1_U0_U, and weight_ds0_loader_1_U0' to a pblock 'pblock_dynamic_SLR1' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/ulp_Bert_layer_dataflow_region_2_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_2_1/inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
INFO: [Vivado 12-3520] Assignment of 'ap_rst_reg_2_reg, control_s_axi_U, ap_rst_n_inv_reg, ap_sync_reg_input_loader_ds1_res1_1_U0_ap_ready_reg, entry_proc28_U0, block_w_ds2_loader_1_U, Linear_layer_ds1_1_U0, block_w_ds1_loader_1_U, gmem1_m_axi_U, block_w_ds1_loader_0_U, VCC_1, ap_rst_reg_1_reg, VCC, Gelu_layer_1_U0, ap_sync_reg_entry_proc28_U0_ap_ready_reg, Linear_layer_ds2_1_U0, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15, Layer_norm1_1_U0, GND, fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0, Res_layer1_1_U0, gmem0_m_axi_U, ap_rst_reg_2_i_1, block_w_ds2_loader_0_U, gmem2_m_axi_U, ap_sync_reg_weight_loader_r3_1_U0_ap_ready_reg, inp_ds1_U, inp_res1_U, input_loader_ds1_res1_1_U0, outp_addr_c_U, outp_ds1_U, outp_ds2_U, outp_gelu_U, outp_ln1_U, outp_res1_U, output_writer_1_U0, p_ZL5buf10_0_U/q0_reg, p_ZL5buf10_1_U/q0_reg, p_ZL5buf12_0_U/q0_reg, p_ZL5buf12_1_U/q0_reg, start_for_Gelu_layer_1_U0_U, start_for_Layer_norm1_1_U0_U, start_for_Linear_layer_ds1_1_U0_U, start_for_Linear_layer_ds2_1_U0_U, start_for_Res_layer1_1_U0_U, start_for_output_writer_1_U0_U, and weight_loader_r3_1_U0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc:55]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_3_1_0/ulp_Bert_layer_dataflow_region_3_1_0_slr.xdc] for cell 'level0_i/ulp/Bert_layer_dataflow_region_3_1/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 611 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 91 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 78970 ; free virtual = 189593
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3656 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 762 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1032 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 329 instances
  RAM16X1S => RAM32X1S (RAMS32): 46 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1046 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 145 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 63 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

141 Infos, 195 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:40:36 ; elapsed = 00:22:55 . Memory (MB): peak = 22352.324 ; gain = 19317.543 ; free physical = 78967 ; free virtual = 189589
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:05:19 ; elapsed = 00:01:15 . Memory (MB): peak = 22352.324 ; gain = 0.000 ; free physical = 76744 ; free virtual = 187366
Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0' matched to 'pin' objects. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clk_kernel_00_unbuffered_net' already exists, overwriting the previous clock with the same name. [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 22376.969 ; gain = 0.000 ; free physical = 76759 ; free virtual = 187382
required resources:
   luts      : 562259
   registers : 603189
   brams     : 209
   dsps      : 1790
report_accelerator_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 22376.969 ; gain = 0.000 ; free physical = 76773 ; free virtual = 187396
report_utilization: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 22376.969 ; gain = 0.000 ; free physical = 76753 ; free virtual = 187376
INFO: System Diagram: Run step: synthed

WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
create_generated_clock: Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 22376.969 ; gain = 0.000 ; free physical = 76717 ; free virtual = 187340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 22408.988 ; gain = 32.020 ; free physical = 76532 ; free virtual = 187155

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2a453e596

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 76516 ; free virtual = 187139

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_172_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__105 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_172_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__105, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_180_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__114 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_180_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__114, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_181_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__71 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_181_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__71, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_189_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__68 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_189_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__68, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_190_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__67 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_190_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__67, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_198_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__64 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_198_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__64, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_199_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__63 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_199_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__63, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__89 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__89, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_207_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__62 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_207_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__62, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_208_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__83 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_208_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__83, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_216_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__80 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_216_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__80, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_217_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__79 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_217_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__79, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_225_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__75 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_225_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__75, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_226_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__98 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_226_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__98, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_234_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__90 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/PE_int8_int16_234_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__90, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Block_for_end131_proc_U0/ap_return_0_preg[63]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Block_for_end131_proc_U0/SRL_SIG[0][63]_i_3__2, which resulted in an inversion of 125 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[3]_i_7, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_106_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__149 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_106_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__149, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_107_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__148 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_107_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__148, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_44_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__163 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_44_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__163, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_52_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__167 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_52_1_U0/flow_control_loop_pipe_U/ap_loop_init_i_2__89, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_53_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__177 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_53_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__177, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_61_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__175 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_61_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__174, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_62_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__189 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_62_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__189, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_68_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__164 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_68_1_U0/flow_control_loop_pipe_U/ap_loop_init_i_3__52, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_70_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__140 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_70_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__140, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_71_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__141 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_71_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__140, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_76_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__168 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_76_1_U0/flow_control_loop_pipe_U/ap_loop_init_i_3__55, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_79_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__143 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_79_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__142, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_80_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__6 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_80_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__6, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_84_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__170 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_84_1_U0/flow_control_loop_pipe_U/ap_loop_init_i_3__57, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_88_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__3 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_88_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_89_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_89_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_97_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_97_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_98_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__185 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/PE_int8_int16_98_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__185, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/systolic_array_qkv_42_1_Block_for_end131_proc_U0/ap_return_0_preg[63]_i_1__1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/systolic_array_qkv_42_1_Block_for_end131_proc_U0/mOutPtr[3]_i_3__30, which resulted in an inversion of 1111 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_108_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__23 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_108_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__23, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_116_1_U0/SRL_SIG_reg[14][0]_srl15_i_1__2 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_116_1_U0/mOutPtr[4]_i_3__312, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_117_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__127 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_117_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__127, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/SRL_SIG_reg[13][0]_srl14_i_1__4 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/mOutPtr[4]_i_3__314, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__129 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/flow_control_loop_pipe_U/mOutPtr[2]_i_3__10, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__135 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_124_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__100, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_125_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__124 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_125_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__124, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_126_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__123 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_126_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__123, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/SRL_SIG_reg[12][0]_srl13_i_1__6 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/mOutPtr[4]_i_3__315, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__130 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/flow_control_loop_pipe_U/mOutPtr[3]_i_3__13, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__134 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_132_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__99, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/SRL_SIG_reg[11][0]_srl12_i_1__7 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/mOutPtr[4]_i_3__318, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__131 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/flow_control_loop_pipe_U/mOutPtr[1]_i_3__137, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__133 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_133_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__98, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_134_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__119 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_134_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__119, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_135_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__120 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_135_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__120, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/SRL_SIG_reg[11][0]_srl12_i_1__8 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/mOutPtr[4]_i_3__322, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__132 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/flow_control_loop_pipe_U/mOutPtr[3]_i_3__14, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__132 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_140_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__97, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/SRL_SIG_reg[10][0]_srl11_i_1__9 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/mOutPtr[4]_i_3__324, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__133 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/flow_control_loop_pipe_U/mOutPtr[1]_i_3__138, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__131 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_141_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__96, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_143_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__122 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_143_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_4__122, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_144_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__31 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_144_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__31, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_148_1_U0/SRL_SIG_reg[10][0]_srl11_i_1__10 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_148_1_U0/mOutPtr[4]_i_3__327, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_148_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__130 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_148_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__95, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/SRL_SIG_reg[9][0]_srl10_i_1__13 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/mOutPtr[4]_i_3__328, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__135 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/flow_control_loop_pipe_U/mOutPtr[1]_i_3__139, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__128 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_149_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__93, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_152_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__28 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_152_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__28, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_153_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__27 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_153_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__27, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/SRL_SIG_reg[8][0]_srl9_i_1__285 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/mOutPtr[4]_i_3__331, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__136 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/flow_control_loop_pipe_U/mOutPtr[1]_i_3__141, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/flow_control_loop_pipe_U/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__129 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_157_1_U0/flow_control_loop_pipe_U/ap_enable_reg_pp0_iter1_i_2__94, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_161_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__24 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_161_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__24, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_162_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__47 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_162_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__47, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_170_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__39 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_170_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__39, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_171_1_U0/icmp_ln20_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__38 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/PE_int8_int16_171_1_U0/flow_control_loop_pipe_U/k_fu_80[9]_i_3__38, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/systolic_array_qkv_43_1_Block_for_end131_proc_U0/ap_return_0_preg[63]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/systolic_array_qkv_43_1_Block_for_end131_proc_U0/SRL_SIG[0][63]_i_3__18, which resulted in an inversion of 1089 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/systolic_array_qkv_43_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/systolic_array_qkv_43_1_Loop_data_drain_C_proc_U0/flow_control_loop_pipe_U/n_fu_174[3]_i_7__0, which resulted in an inversion of 122 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/init_inp_buf_proc24_U0/flow_control_loop_pipe_U/j_4_reg_103[9]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/init_inp_buf_proc24_U0/flow_control_loop_pipe_U/ram_reg_uram_0_i_15, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wk_proc_U0/icmp_ln227_reg_400[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wk_proc_U0/flow_control_loop_pipe_U/mem_reg[67][0]_srl32_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wq_proc_U0/icmp_ln245_reg_400[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wq_proc_U0/flow_control_loop_pipe_U/indvar_flatten15_fu_104[21]_i_5__1, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/flow_control_loop_pipe_U/indvar_flatten_fu_100[15]_i_4__0, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/icmp_ln236_reg_400[0]_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/weight_loader_r1_1_U0/weight_loader_r1_1_Loop_l_pack_seq_wv_proc_U0/flow_control_loop_pipe_U/ap_sync_done_i_1, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_66/reg_valid0_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/init_block_AB_proc_U0/grp_init_block_AB_proc_Pipeline_init_block_AB_fu_66/genblk1[1].ram_reg_uram_3_i_101__2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter23_reg_reg_srl23_i_1 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_1_U0/flow_control_loop_pipe_U/icmp_ln21_reg_278_pp0_iter1_reg_reg[0]_srl2_i_1__22 into driver instance level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/PE_int8_int16_r2_1_U0/flow_control_loop_pipe_U/k_fu_80[6]_i_3__22, which resulted in an inversion of 10 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 427 inverter(s) to 3941 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27048b039

Time (s): cpu = 00:05:07 ; elapsed = 00:03:06 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78093 ; free virtual = 188717
INFO: [Opt 31-389] Phase Retarget created 3865 cells and removed 5964 cells
INFO: [Opt 31-1021] In phase Retarget, 9837 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 49 inverter(s) to 50 load pin(s).
Phase 2 Constant propagation | Checksum: 1c023825c

Time (s): cpu = 00:05:42 ; elapsed = 00:03:42 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78089 ; free virtual = 188713
INFO: [Opt 31-389] Phase Constant propagation created 7446 cells and removed 42588 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1800 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2186ca45d

Time (s): cpu = 00:07:34 ; elapsed = 00:05:37 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 77787 ; free virtual = 188411
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18828 cells
INFO: [Opt 31-1021] In phase Sweep, 1411546 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/ap_rst_n_inv
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 1c56eb937

Time (s): cpu = 00:08:39 ; elapsed = 00:06:16 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78076 ; free virtual = 188700
INFO: [Opt 31-662] Phase BUFG optimization created 6 cells of which 3 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 221540737

Time (s): cpu = 00:08:51 ; elapsed = 00:06:27 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78073 ; free virtual = 188697
INFO: [Opt 31-389] Phase Shift Register Optimization created 7 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2591f181d

Time (s): cpu = 00:09:09 ; elapsed = 00:06:45 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78078 ; free virtual = 188702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1842 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3865  |            5964  |                                           9837  |
|  Constant propagation         |            7446  |           42588  |                                           1800  |
|  Sweep                        |               0  |           18828  |                                        1411546  |
|  BUFG optimization            |               6  |               0  |                                             11  |
|  Shift Register Optimization  |               7  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1842  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78079 ; free virtual = 188703
Ending Logic Optimization Task | Checksum: 2de6f9b00

Time (s): cpu = 00:10:14 ; elapsed = 00:07:49 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78078 ; free virtual = 188702

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 469 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2de6f9b00

Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78061 ; free virtual = 188685

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2de6f9b00

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78078 ; free virtual = 188702

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78079 ; free virtual = 188703
Ending Netlist Obfuscation Task | Checksum: 2de6f9b00

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 78080 ; free virtual = 188704
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 197 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:12:38 ; elapsed = 00:09:42 . Memory (MB): peak = 22408.988 ; gain = 32.020 ; free physical = 78085 ; free virtual = 188709
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.35 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 74479 ; free virtual = 185104
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154f18305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 74475 ; free virtual = 185100
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 74470 ; free virtual = 185094

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7573773c

Time (s): cpu = 00:09:58 ; elapsed = 00:08:24 . Memory (MB): peak = 22408.988 ; gain = 0.000 ; free physical = 74922 ; free virtual = 185555

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_00_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_kernel_01_unbuffered_net
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: GTYE4_CHANNEL_TXOUTCLK[3]_7
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out2_bd_39ab_clkwiz_level0_periph_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: hbm_aclk
Phase 1.3 Build Placer Netlist Model | Checksum: 114edd603

Time (s): cpu = 00:25:12 ; elapsed = 00:16:03 . Memory (MB): peak = 23886.012 ; gain = 1477.023 ; free physical = 72540 ; free virtual = 183174

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 114edd603

Time (s): cpu = 00:25:19 ; elapsed = 00:16:11 . Memory (MB): peak = 23886.012 ; gain = 1477.023 ; free physical = 72544 ; free virtual = 183177
Phase 1 Placer Initialization | Checksum: 114edd603

Time (s): cpu = 00:27:10 ; elapsed = 00:17:46 . Memory (MB): peak = 23910.020 ; gain = 1501.031 ; free physical = 72398 ; free virtual = 183032

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y2
INFO: [Place 30-2086] Applied CLOCK_LOW_FANOUT constraint to clock net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont and placed all loads in clock region(s) X4Y1

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e9f7abad

Time (s): cpu = 00:42:39 ; elapsed = 00:24:58 . Memory (MB): peak = 23966.047 ; gain = 1557.059 ; free physical = 71691 ; free virtual = 182328

Phase 2.1.1.2 PBP: Clock Region Placement
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 5fae7570

Time (s): cpu = 00:45:21 ; elapsed = 00:27:45 . Memory (MB): peak = 23966.047 ; gain = 1557.059 ; free physical = 71593 ; free virtual = 182231

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 5a9d096a

Time (s): cpu = 00:45:45 ; elapsed = 00:28:09 . Memory (MB): peak = 23966.047 ; gain = 1557.059 ; free physical = 71573 ; free virtual = 182211

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 5a9d096a

Time (s): cpu = 00:46:15 ; elapsed = 00:28:20 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71313 ; free virtual = 181951

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: f489daa3

Time (s): cpu = 00:46:34 ; elapsed = 00:28:39 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71314 ; free virtual = 181951

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 106b649fc

Time (s): cpu = 00:49:50 ; elapsed = 00:29:37 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71190 ; free virtual = 181828

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 106b649fc

Time (s): cpu = 00:50:30 ; elapsed = 00:30:18 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71225 ; free virtual = 181863
Phase 2.1.1 Partition Driven Placement | Checksum: 106b649fc

Time (s): cpu = 00:50:32 ; elapsed = 00:30:21 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71567 ; free virtual = 182204
Phase 2.1 Floorplanning | Checksum: 106b649fc

Time (s): cpu = 00:50:34 ; elapsed = 00:30:23 . Memory (MB): peak = 24010.414 ; gain = 1601.426 ; free physical = 71565 ; free virtual = 182203

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0/interconnect_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[4]. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 24042.426 ; gain = 0.000 ; free physical = 71571 ; free virtual = 182209
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.52 . Memory (MB): peak = 24042.426 ; gain = 0.000 ; free physical = 71559 ; free virtual = 182196

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            6  |              0  |                     6  |           0  |           1  |  00:00:49  |
|  Total                                |            6  |              0  |                     6  |           0  |           1  |  00:00:49  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1a0c1881a

Time (s): cpu = 00:54:59 ; elapsed = 00:32:08 . Memory (MB): peak = 24042.426 ; gain = 1633.438 ; free physical = 71611 ; free virtual = 182249

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1ac661363

Time (s): cpu = 00:55:13 ; elapsed = 00:32:18 . Memory (MB): peak = 24042.426 ; gain = 1633.438 ; free physical = 71606 ; free virtual = 182244

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 142a71e3a

Time (s): cpu = 00:55:20 ; elapsed = 00:32:25 . Memory (MB): peak = 24042.426 ; gain = 1633.438 ; free physical = 71607 ; free virtual = 182245

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 573 LUTNM shape to break, 18434 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 333, two critical 240, total 573, new lutff created 21
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8637 nets or LUTs. Breaked 573 LUTs, combined 8064 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst.
INFO: [Physopt 32-1016] Retiming optimization will be performed inside SDX Kernel: level0_i/ulp/Bert_layer_dataflow_region_3_1/inst.
INFO: [Physopt 32-942] Found 32 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 34 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 5 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 16 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 41 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 41 nets or cells. Created 57 new cells, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 4 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 19 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 42 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 82 new cells, deleted 35 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 6 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 32 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 16 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 15 new cells, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 8 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 40 new cells, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 33 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 34 new cells, deleted 25 existing cells and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 10 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 9 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-942] Found 2 candidate flops for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for forward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-943] No candidate net found for backward retiming.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 194 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 143 nets.  Re-placed 1072 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 143 nets or cells. Created 0 new cell, deleted 138 existing cells and moved 1072 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 24314.613 ; gain = 0.000 ; free physical = 71103 ; free virtual = 181743
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/dataflow_in_loop_l_pack_seq10_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_ds1_1_U0/systolic_array_ds1_1_Block_for_end142_proc_U0/ap_done_reg. Replicated 52 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/ce_r. Replicated 23 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/sitodp_32ns_64_5_no_dsp_1_U992/ce_r. Replicated 24 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/sitodp_32ns_64_5_no_dsp_1_U990/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3793/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3144/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3145/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3140/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3141/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3143/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3146/ce_r. Replicated 17 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3789/ce_r. Replicated 20 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3790/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3791/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3792/ce_r. Replicated 21 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3794/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3795/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/ddiv_64ns_64ns_64_31_no_dsp_1_U3796/ce_r. Replicated 19 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U970/ce_r. Replicated 17 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/sitodp_32ns_64_5_no_dsp_1_U984/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3016/ce_r. Replicated 14 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3675/ce_r. Replicated 16 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fptrunc_64ns_32_2_no_dsp_1_U1817/ce_r. Replicated 18 times.
INFO: [Physopt 32-81] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fptrunc_64ns_32_2_no_dsp_1_U1816/ce_r. Replicated 15 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 49 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 49 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 24314.613 ; gain = 0.000 ; free physical = 71112 ; free virtual = 181752
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 24314.613 ; gain = 0.000 ; free physical = 71111 ; free virtual = 181751
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.5 . Memory (MB): peak = 24314.613 ; gain = 0.000 ; free physical = 71163 ; free virtual = 181804
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 24314.613 ; gain = 0.000 ; free physical = 71165 ; free virtual = 181806

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          573  |           8064  |                  8637  |           0  |           1  |  00:00:46  |
|  Retime                                           |          346  |            119  |                   194  |           0  |           1  |  00:03:49  |
|  Equivalent Driver Rewiring                       |            0  |            138  |                   143  |           2  |           1  |  00:00:51  |
|  Very High Fanout                                 |           49  |              0  |                    24  |           0  |           1  |  00:01:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |            0  |              0  |                     0  |         198  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                                            |          969  |           8321  |                  8999  |         204  |          12  |  00:06:36  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1171554d7

Time (s): cpu = 02:08:08 ; elapsed = 01:12:19 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 71148 ; free virtual = 181788
Phase 2.5 Global Placement Core | Checksum: 1b4926207

Time (s): cpu = 02:15:20 ; elapsed = 01:17:13 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70987 ; free virtual = 181628
Phase 2 Global Placement | Checksum: 1b4926207

Time (s): cpu = 02:15:23 ; elapsed = 01:17:16 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 71453 ; free virtual = 182094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 213178f1a

Time (s): cpu = 02:18:27 ; elapsed = 01:18:40 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 71370 ; free virtual = 182011

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19b9461a3

Time (s): cpu = 02:23:41 ; elapsed = 01:21:18 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 71105 ; free virtual = 181747

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 19e634c99

Time (s): cpu = 02:40:29 ; elapsed = 01:31:40 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70576 ; free virtual = 181226

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 121408db0

Time (s): cpu = 02:40:50 ; elapsed = 01:31:53 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70569 ; free virtual = 181219

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1d80988ea

Time (s): cpu = 02:45:50 ; elapsed = 01:33:49 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70249 ; free virtual = 180900
Phase 3.3.3 Slice Area Swap | Checksum: 1507cf007

Time (s): cpu = 02:48:15 ; elapsed = 01:36:08 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70195 ; free virtual = 180845
Phase 3.3 Small Shape DP | Checksum: 22b0e4cc6

Time (s): cpu = 02:52:44 ; elapsed = 01:37:48 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70323 ; free virtual = 180974

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 22b0e4cc6

Time (s): cpu = 02:53:00 ; elapsed = 01:38:05 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70266 ; free virtual = 180916

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 22c2e2810

Time (s): cpu = 02:54:32 ; elapsed = 01:39:30 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70377 ; free virtual = 181028

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 22c2e2810

Time (s): cpu = 03:00:31 ; elapsed = 01:45:32 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70406 ; free virtual = 181057

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 11998268e

Time (s): cpu = 03:13:03 ; elapsed = 01:48:20 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70252 ; free virtual = 180903
Phase 3 Detail Placement | Checksum: 11998268e

Time (s): cpu = 03:13:13 ; elapsed = 01:48:31 . Memory (MB): peak = 24314.613 ; gain = 1905.625 ; free physical = 70262 ; free virtual = 180913

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 [See /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: eed15061

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.399 | TNS=-0.563 |
Phase 1 Physical Synthesis Initialization | Checksum: 112b50270

Time (s): cpu = 00:02:08 ; elapsed = 00:00:28 . Memory (MB): peak = 24338.566 ; gain = 0.000 ; free physical = 69927 ; free virtual = 180579
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/dataflow_in_loop_l_pack_seq10_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_ds1_1_U0/C_V_145_U/systolic_array_ds1_1_Block_for_end142_proc_U0_ap_ready, inserted BUFG to drive 8192 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/systolic_array_ds2_1_U0/C_V_19_U/systolic_array_ds2_1_Block_for_end142_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U970/grp_fu_193_ce, inserted BUFG to drive 7313 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/outp_gelu_U/full_n_reg_0, inserted BUFG to drive 5730 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/systolic_array_qkv_42_1_U0/systolic_array_qkv_42_1_Block_for_end131_proc_U0/systolic_array_qkv_42_1_Block_for_end131_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/systolic_array_qkv_43_1_U0/systolic_array_qkv_43_1_Block_for_end131_proc_U0/systolic_array_qkv_43_1_Block_for_end131_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/outp_ln1_U/grp_Layer_norm1_1_Pipeline_l_j16_fu_380_grp_fu_438_p_ce, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/dataflow_in_loop_l_pack_seq30_U0/block_gemm_proc29_wrapper_U0/block_gemm_proc29_U0/dataflow_in_loop_block_gemm27_U0/systolic_array_ds0_1_U0/systolic_array_ds0_1_Block_for_end131_proc_U0_ap_ready, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/systolic_array_cont_1_U0/C_V_116_U/systolic_array_cont_1_Block_for_end131_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_attn_1_U0/C_V_177_U/systolic_array_attn_1_Block_for_end131_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/systolic_array_qkv_1_U0/systolic_array_qkv_1_Block_for_end131_proc_U0/systolic_array_qkv_1_Block_for_end131_proc_U0_ap_ready, inserted BUFG to drive 4096 loads.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/regslice_both_outp_ln0_V_data_V_U/grp_Layer_norm0_1_Pipeline_l_j16_fu_390_grp_fu_454_p_ce, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Context_layer_1_U0/dataflow_in_loop_l_pack_seq24_U0/l_multi_head_proc23_U0/dataflow_in_loop_l_multi_head22_U0/block_gemm_proc21_U0/dataflow_in_loop_block_gemm19_U0/l_bias_scale_j_proc18_U0/grp_l_bias_scale_j_proc18_Pipeline_l_bias_scale_j_fu_168/fmul_32ns_32ns_32_4_max_dsp_1_U2011/E[0], inserted BUFG to drive 3358 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1883/grp_fu_293_ce, inserted BUFG to drive 3245 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/grp_fu_293_ce, inserted BUFG to drive 3247 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/grp_fu_293_ce, inserted BUFG to drive 3245 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3147/ce_r, inserted BUFG to drive 3006 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3147/ce_r_reg_replica
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3142/ce_r, inserted BUFG to drive 2988 loads.
INFO: [Place 46-45] Replicated bufg driver level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/ddiv_64ns_64ns_64_31_no_dsp_1_U3142/ce_r_reg_replica
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds1_1_U0/dataflow_in_loop_l_pack_seq10_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_186/fmul_32ns_32ns_32_4_max_dsp_1_U1690/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Linear_layer_ds0_1_U0/dataflow_in_loop_l_pack_seq30_U0/block_gemm_proc29_wrapper_U0/block_gemm_proc29_U0/dataflow_in_loop_block_gemm27_U0/l_bias_scale_j_proc26_U0/grp_l_bias_scale_j_proc26_Pipeline_l_bias_scale_j_fu_184/fmul_32ns_32ns_32_4_max_dsp_1_U2934/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Linear_layer_ds2_1_U0/dataflow_in_loop_l_pack_seq16_U0/block_gemm_proc15_wrapper_U0/block_gemm_proc15_U0/dataflow_in_loop_block_gemm13_U0/l_bias_scale_j_proc12_U0/grp_l_bias_scale_j_proc12_Pipeline_l_bias_scale_j_fu_186/fmul_32ns_32ns_32_4_max_dsp_1_U3582/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/input_loader_ds1_res1_1_U0/flow_control_loop_pipe_U/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/sfm_outp_U/grp_fu_347_ce, inserted BUFG to drive 1717 loads.
INFO: [Place 46-32] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/E[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/ap_block_pp0_stage0_subdone, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3675/ap_block_pp0_stage0_subdone, inserted BUFG to drive 1289 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-35] Processed net level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 30 candidate nets. Inserted BUFG: 18, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 10, Skipped due to Illegal Netlist: 2.
Ending Physical Synthesis Task | Checksum: 29b6501d9

Time (s): cpu = 00:05:39 ; elapsed = 00:03:12 . Memory (MB): peak = 24338.566 ; gain = 0.000 ; free physical = 69826 ; free virtual = 180486
Phase 4.1.1.1 BUFG Insertion | Checksum: 1512b5573

Time (s): cpu = 03:39:03 ; elapsed = 01:59:00 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69915 ; free virtual = 180574

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1512b5573

Time (s): cpu = 03:39:17 ; elapsed = 01:59:14 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69907 ; free virtual = 180567

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1a845c4e5

Time (s): cpu = 03:46:09 ; elapsed = 02:06:09 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69897 ; free virtual = 180557

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 120c32ff4

Time (s): cpu = 03:46:29 ; elapsed = 02:06:31 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69879 ; free virtual = 180540

Time (s): cpu = 03:46:29 ; elapsed = 02:06:31 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69893 ; free virtual = 180553
Phase 4.1 Post Commit Optimization | Checksum: 120c32ff4

Time (s): cpu = 03:46:39 ; elapsed = 02:06:41 . Memory (MB): peak = 24338.566 ; gain = 1929.578 ; free physical = 69894 ; free virtual = 180554
WARNING: [Place 30-1995] Horizontal BUFCE_ROW programmable delay is capped at 3 for clock net level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK due to PCIE_GT_DIFF_REGION MAX_SKEW requirements
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 69752 ; free virtual = 180412

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a95d196

Time (s): cpu = 03:51:26 ; elapsed = 02:09:22 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 69891 ; free virtual = 180551

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              32x32|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|
|       West|              16x16|              16x16|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12a95d196

Time (s): cpu = 03:51:43 ; elapsed = 02:09:39 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 69907 ; free virtual = 180567
Phase 4.3 Placer Reporting | Checksum: 12a95d196

Time (s): cpu = 03:51:58 ; elapsed = 02:09:54 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 69908 ; free virtual = 180569

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.35 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 69926 ; free virtual = 180587

Time (s): cpu = 03:51:59 ; elapsed = 02:09:55 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 69926 ; free virtual = 180587
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12a8320f3

Time (s): cpu = 03:52:13 ; elapsed = 02:10:10 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 69932 ; free virtual = 180593
Ending Placer Task | Checksum: 119e5dc16

Time (s): cpu = 03:52:28 ; elapsed = 02:10:26 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 70020 ; free virtual = 180681
INFO: [Common 17-83] Releasing license: Implementation
428 Infos, 203 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 04:08:58 ; elapsed = 02:15:30 . Memory (MB): peak = 24771.289 ; gain = 2362.301 ; free physical = 72736 ; free virtual = 183397
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 72760 ; free virtual = 183429
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 72773 ; free virtual = 183442
report_utilization: Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 72780 ; free virtual = 183449
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
432 Infos, 204 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:13:57 ; elapsed = 00:03:58 . Memory (MB): peak = 24771.289 ; gain = 0.000 ; free physical = 72006 ; free virtual = 182676
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 80e5317d ConstDB: 0 ShapeSum: 8f2e08f7 RouteDB: 9d2a1a2
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 71604 ; free virtual = 182273
Post Restoration Checksum: NetGraph: 63b42ca2 NumContArr: f157cd0c Constraints: 2f522e3c Timing: 0
Phase 1 Build RT Design | Checksum: 1845e27ea

Time (s): cpu = 00:17:12 ; elapsed = 00:07:46 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 71798 ; free virtual = 182469

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1845e27ea

Time (s): cpu = 00:18:09 ; elapsed = 00:08:43 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 71241 ; free virtual = 181911

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1845e27ea

Time (s): cpu = 00:19:03 ; elapsed = 00:09:38 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 71163 ; free virtual = 181833

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 602e2ee6

Time (s): cpu = 00:21:48 ; elapsed = 00:11:49 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 71057 ; free virtual = 181727

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b96e7ad2

Time (s): cpu = 00:31:50 ; elapsed = 00:15:43 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 69748 ; free virtual = 180419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.184 | THS=-220.430|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2016a83fa

Time (s): cpu = 00:56:09 ; elapsed = 00:23:03 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 69638 ; free virtual = 180309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 13addf7b3

Time (s): cpu = 00:57:37 ; elapsed = 00:24:02 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 69628 ; free virtual = 180299

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000323318 %
  Global Horizontal Routing Utilization  = 0.000289842 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1067355
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 913588
  Number of Partially Routed Nets     = 153767
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 17135f200

Time (s): cpu = 00:59:22 ; elapsed = 00:25:10 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 69622 ; free virtual = 180294

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17135f200

Time (s): cpu = 01:00:12 ; elapsed = 00:26:00 . Memory (MB): peak = 24771.293 ; gain = 0.000 ; free physical = 69625 ; free virtual = 180296
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: a25e2440

Time (s): cpu = 01:08:53 ; elapsed = 00:29:20 . Memory (MB): peak = 24899.277 ; gain = 127.984 ; free physical = 69164 ; free virtual = 179836

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.13|     8x8|      1.17|     4x4|      0.29|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.78|   32x32|      3.34|     8x8|      0.63|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.26|   64x64|      3.84|   16x16|      1.26|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      0.77|   32x32|      2.23|     8x8|      0.58|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X20Y650->INT_X35Y665 (CLEM_X20Y650->CLEL_R_X35Y665)
	INT_X17Y650->INT_X32Y665 (CLEM_X17Y650->CLEL_R_X32Y665)
	INT_X17Y649->INT_X32Y664 (CLEM_X17Y649->CLEL_R_X32Y664)
	INT_X18Y651->INT_X33Y666 (CLEM_X18Y651->DSP_X33Y665)
	INT_X18Y650->INT_X33Y665 (CLEM_X18Y650->DSP_X33Y665)
EAST
	INT_X68Y56->INT_X83Y79 (CLEM_X68Y56->CLEL_R_X83Y79)
	INT_X64Y13->INT_X79Y28 (CLEM_X64Y13->CLEL_R_X79Y28)
	INT_X65Y13->INT_X80Y28 (URAM_URAM_FT_X64Y0->URAM_URAM_FT_X80Y15)
	INT_X66Y13->INT_X81Y28 (CLEM_X66Y13->CLEL_R_X81Y28)
	INT_X66Y12->INT_X81Y27 (CLEM_X66Y12->CLEL_R_X81Y27)
WEST
	INT_X28Y631->INT_X43Y670 (CLEM_X28Y631->CLEL_R_X43Y670)
	INT_X32Y640->INT_X47Y655 (CLEM_X32Y640->CLEL_R_X47Y655)
	INT_X16Y256->INT_X31Y271 (CLEL_L_X16Y256->CLEL_R_X31Y271)
	INT_X16Y255->INT_X31Y270 (CLEL_L_X16Y255->CLEL_R_X31Y270)
	INT_X32Y639->INT_X47Y654 (CLEM_X32Y639->CLEL_R_X47Y654)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X3Y608->INT_X34Y639 (CLEM_X3Y608->CLEL_R_X34Y639)
	INT_X3Y607->INT_X34Y638 (CLEM_X3Y607->CLEL_R_X34Y638)
	INT_X3Y606->INT_X34Y637 (CLEM_X3Y606->CLEL_R_X34Y637)
	INT_X3Y605->INT_X34Y636 (CLEM_X3Y605->CLEL_R_X34Y636)
EAST
	INT_X51Y37->INT_X82Y100 (CLEM_X51Y37->DSP_X82Y100)
	INT_X64Y48->INT_X95Y79 (CLEM_X64Y48->DSP_X95Y75)
	INT_X64Y47->INT_X95Y78 (CLEM_X64Y47->DSP_X95Y75)
	INT_X64Y46->INT_X95Y77 (CLEM_X64Y46->DSP_X95Y75)
	INT_X64Y45->INT_X95Y76 (CLEM_X64Y45->DSP_X95Y75)
WEST
	INT_X32Y624->INT_X47Y671 (CLEM_X32Y624->CLEL_R_X47Y671)
	INT_X32Y656->INT_X47Y671 (CLEM_X32Y656->CLEL_R_X47Y671)
	INT_X32Y640->INT_X47Y655 (CLEM_X32Y640->CLEL_R_X47Y655)
	INT_X32Y624->INT_X47Y639 (CLEM_X32Y624->CLEL_R_X47Y639)
	INT_X16Y256->INT_X31Y271 (CLEL_L_X16Y256->CLEL_R_X31Y271)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X66Y11->INT_X73Y26 (CLEM_X66Y11->CLEL_R_X73Y26)
	INT_X24Y647->INT_X31Y654 (CLEM_X24Y647->CLEL_R_X31Y654)
	INT_X64Y15->INT_X71Y22 (CLEM_X64Y15->CLEL_R_X71Y22)
	INT_X24Y646->INT_X31Y653 (CLEM_X24Y646->CLEL_R_X31Y653)
	INT_X64Y14->INT_X71Y21 (CLEM_X64Y14->CLEL_R_X71Y21)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 203226
 Number of Nodes with overlaps = 20210
 Number of Nodes with overlaps = 2097
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.284 | TNS=-1.254 | WHS=-0.157 | THS=-53.490|

Phase 4.1 Global Iteration 0 | Checksum: 1794eb834

Time (s): cpu = 02:19:49 ; elapsed = 01:00:24 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68920 ; free virtual = 179594

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.003 | TNS=-0.024 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1615ba692

Time (s): cpu = 02:33:38 ; elapsed = 01:09:01 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68913 ; free virtual = 179329

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13fafb580

Time (s): cpu = 02:40:09 ; elapsed = 01:13:37 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68947 ; free virtual = 179622

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1cc10d475

Time (s): cpu = 02:43:38 ; elapsed = 01:16:20 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68955 ; free virtual = 179630
Phase 4 Rip-up And Reroute | Checksum: 1cc10d475

Time (s): cpu = 02:44:29 ; elapsed = 01:17:12 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68942 ; free virtual = 179617

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bec7798f

Time (s): cpu = 02:53:31 ; elapsed = 01:20:24 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68706 ; free virtual = 179381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=-0.014 | THS=-0.026 |

Phase 5.1 Delay CleanUp | Checksum: 218e404b6

Time (s): cpu = 02:54:59 ; elapsed = 01:21:26 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68863 ; free virtual = 179539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 218e404b6

Time (s): cpu = 02:55:51 ; elapsed = 01:22:19 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68863 ; free virtual = 179538
Phase 5 Delay and Skew Optimization | Checksum: 218e404b6

Time (s): cpu = 02:56:42 ; elapsed = 01:23:11 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68853 ; free virtual = 179529

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1772682b2

Time (s): cpu = 03:04:01 ; elapsed = 01:26:05 . Memory (MB): peak = 24915.281 ; gain = 143.988 ; free physical = 68740 ; free virtual = 179416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=-0.014 | THS=-0.026 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2d93b15c4

Time (s): cpu = 03:08:26 ; elapsed = 01:28:40 . Memory (MB): peak = 25843.277 ; gain = 1071.984 ; free physical = 68402 ; free virtual = 179078
Phase 6.1 Hold Fix Iter | Checksum: 2d93b15c4

Time (s): cpu = 03:09:16 ; elapsed = 01:29:30 . Memory (MB): peak = 25843.277 ; gain = 1071.984 ; free physical = 68404 ; free virtual = 179079

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 23743d663

Time (s): cpu = 03:17:31 ; elapsed = 01:32:50 . Memory (MB): peak = 25843.277 ; gain = 1071.984 ; free physical = 68291 ; free virtual = 178967
Phase 6 Post Hold Fix | Checksum: 2d74133c6

Time (s): cpu = 03:25:02 ; elapsed = 01:35:38 . Memory (MB): peak = 25843.277 ; gain = 1071.984 ; free physical = 68286 ; free virtual = 178962

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 24cdf01e1

Time (s): cpu = 03:34:35 ; elapsed = 01:39:04 . Memory (MB): peak = 26460.660 ; gain = 1689.367 ; free physical = 68120 ; free virtual = 178797

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.3508 %
  Global Horizontal Routing Utilization  = 18.8433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23106e246

Time (s): cpu = 03:36:06 ; elapsed = 01:40:04 . Memory (MB): peak = 26460.660 ; gain = 1689.367 ; free physical = 68206 ; free virtual = 178890

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23106e246

Time (s): cpu = 03:37:01 ; elapsed = 01:40:59 . Memory (MB): peak = 26460.660 ; gain = 1689.367 ; free physical = 68189 ; free virtual = 178873

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23106e246

Time (s): cpu = 03:40:27 ; elapsed = 01:43:49 . Memory (MB): peak = 26492.672 ; gain = 1721.379 ; free physical = 68187 ; free virtual = 178872
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.02|     4x4|      0.99|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.31|   16x16|      2.36|     4x4|      0.30|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      2.64|   64x64|      8.20|     8x8|      1.48|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.26|   16x16|      1.41|     4x4|      0.17|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.12|     4x4|      1.17|     4x4|      0.32|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.37|     8x8|      1.35|     4x4|      0.57|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.37|     8x8|      1.21|     8x8|      1.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.78|   32x32|      2.27|     4x4|      0.62|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.42|     8x8|      2.17|     4x4|      0.67|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.73|   32x32|      6.32|     8x8|      1.07|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.76|   16x16|      2.09|     8x8|      1.30|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      1.27|   32x32|      3.01|     8x8|      0.95|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 23106e246

Time (s): cpu = 03:41:25 ; elapsed = 01:44:48 . Memory (MB): peak = 26492.672 ; gain = 1721.379 ; free physical = 68211 ; free virtual = 178895

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.003  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23106e246

Time (s): cpu = 03:45:47 ; elapsed = 01:46:14 . Memory (MB): peak = 26492.672 ; gain = 1721.379 ; free physical = 68405 ; free virtual = 179090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 03:51:54 ; elapsed = 01:50:28 . Memory (MB): peak = 26492.672 ; gain = 1721.379 ; free physical = 69885 ; free virtual = 180570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
453 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 04:04:04 ; elapsed = 01:54:33 . Memory (MB): peak = 26492.672 ; gain = 1721.383 ; free physical = 69885 ; free virtual = 180570
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69886 ; free virtual = 180572
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:02:30 ; elapsed = 00:02:37 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69907 ; free virtual = 180593
report_utilization: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69911 ; free virtual = 180597
get_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69895 ; free virtual = 180581
get_cells: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69885 ; free virtual = 180571
get_cells: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69866 ; free virtual = 180551
get_cells: Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 26492.672 ; gain = 0.000 ; free physical = 69848 ; free virtual = 180534
WARNING: Unable to find metadata file: /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/debug_ip_layout.rtd
Command: report_power
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-404] DATARATE_xx properties have zero value for HBM Instance level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf. Please ensure correct values are entered for DATARATE to do an accurate power analysis.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date             : Sat Dec  9 17:21:31 2023
| Host             : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power
| Design           : level0_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 39.749        |
|   FPGA Power (W)         | 36.879        |
|   HBM Power (W)          | 2.871         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 120.251 (MET) |
| Dynamic (W)              | 29.098        |
| Device Static (W)        | 10.651        |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 70.2          |
| Junction Temperature (C) | 84.8          |
| Confidence Level         | Low           |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     5.269 |       70 |       --- |             --- |
| CLB Logic                |     5.474 |  1558538 |       --- |             --- |
|   LUT as Logic           |     3.620 |   561639 |   1303680 |           43.08 |
|   LUT as Distributed RAM |     0.658 |     9268 |    600960 |            1.54 |
|   Register               |     0.466 |   702834 |   2607360 |           26.96 |
|   LUT as Shift Register  |     0.415 |    52644 |    600960 |            8.76 |
|   CARRY8                 |     0.315 |    26907 |    162960 |           16.51 |
|   BUFG                   |    <0.001 |       21 |        96 |           21.88 |
|   Others                 |    <0.001 |    62614 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     9621 |   1303680 |            0.74 |
| Signals                  |     6.195 |  1281975 |       --- |             --- |
| Block RAM                |     1.471 |    404.5 |      2016 |           20.06 |
| URAM                     |     0.278 |       86 |       960 |            8.96 |
| HBM                      |     4.486 |        1 |         2 |           50.00 |
| MMCM                     |     0.002 |        0 |       --- |             --- |
| PLL                      |     0.054 |        1 |       --- |             --- |
| DSPs                     |     0.947 |     1794 |      9024 |           19.88 |
| I/O                      |     0.007 |       16 |       624 |            2.56 |
| GTY                      |     4.360 |       16 |        24 |           66.67 |
| Hard IPs                 |     0.538 |        1 |       --- |             --- |
|   PCIE                   |     0.538 |        1 |       --- |             --- |
| Static Power             |    10.651 |          |           |                 |
|   HBM Static             |     0.516 |          |           |                 |
|   Device Static          |    10.136 |          |           |                 |
| Total                    |    39.732 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |    33.438 |      24.411 |      9.027 |       NA    |     150.000 | 116.562 (MET) |
| Vccint_io  |       0.850 |     2.582 |       1.700 |      0.882 |       NA    |       5.000 | 2.418 (MET)   |
| Vccbram    |       0.850 |     0.444 |       0.198 |      0.246 |       NA    |       3.000 | 2.556 (MET)   |
| Vccaux     |       1.800 |     0.793 |       0.082 |      0.710 |       NA    |       4.000 | 3.207 (MET)   |
| Vccaux_io  |       1.800 |     0.039 |       0.004 |      0.035 |       NA    |       3.000 | 2.961 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     1.285 |       1.109 |      0.176 |       NA    |       6.000 | 4.715 (MET)   |
| VCC_HBM    |       1.200 |     1.387 |       1.187 |      0.200 |       NA    |      12.000 | 10.613 (MET)  |
| VCCAUX_HBM |       2.500 |     0.049 |       0.023 |      0.026 |       NA    |       4.000 | 3.951 (MET)   |
| MGTYAVcc   |       0.900 |     0.707 |       0.616 |      0.091 |       NA    |       4.000 | 3.293 (MET)   |
| MGTYAVtt   |       1.200 |     2.563 |       2.536 |      0.027 |       NA    |       8.000 | 5.437 (MET)   |
| MGTYVccaux |       1.800 |     0.096 |       0.093 |      0.002 |       NA    |       0.500 | 0.404 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL0REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1CLK[0]                                                 |             0.2 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[24].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[25].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/GTYE4_CHANNEL_QPLL1REFCLK[0]                                              |            10.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                        |             2.0 |
| clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             4.1 |
| clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                             | level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                                                                                                                                                                                                            |             2.0 |
| clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            10.0 |
| clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                | level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0                                                                                                                                                                                                                                                                                                          |            20.0 |
| dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                        | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                    |             4.0 |
| hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                 | level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0                                                                                                                                                                                                                                                                                        |             2.2 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                   |            10.0 |
| io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                  | level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_O[0]                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                     | io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                 |            50.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                      | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                                                                                                                                                 |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                           | level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Dbg_Update_0                                                                                                                                                                                                                                                                                   |           100.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                       |           160.0 |
| level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                      |           160.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/txoutclkmon  |             8.0 |
| level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                              | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                     |          1000.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                   | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                                                                                                                                            |           160.0 |
| level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                    | level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O                                                                                                                                                                                                                                                                                           |           160.0 |
| mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/mcap_clk                                                                                                                                                                                                                                                                                       |             8.0 |
| pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                               | level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                   |             4.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| level0_wrapper                                       |    29.081 |
|   level0_i                                           |    29.079 |
|     blp                                              |     8.527 |
|       blp_i                                          |     8.527 |
|     ii_level0_pipe                                   |     0.070 |
|       inst                                           |     0.070 |
|     ulp                                              |    20.481 |
|       Bert_layer_dataflow_region_1_1                 |     2.052 |
|       Bert_layer_dataflow_region_2_1                 |     4.798 |
|       Bert_layer_dataflow_region_3_1                 |     6.106 |
|       SLR0                                           |     0.018 |
|       SLR1                                           |     0.013 |
|       SLR2                                           |     0.016 |
|       axi_ic_ctrl_mgmt_slr1                          |     0.001 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_inp |     0.008 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_k   |     0.006 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_q   |     0.006 |
|       buffer_Bert_layer_dataflow_region_1_1_outp_v   |     0.004 |
|       buffer_Bert_layer_dataflow_region_2_1_outp_ln0 |     0.018 |
|       hmss_0                                         |     7.345 |
|       ulp_cmp                                        |     0.002 |
|       ulp_ucs                                        |     0.086 |
+------------------------------------------------------+-----------+


453 Infos, 208 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:17:50 ; elapsed = 00:04:30 . Memory (MB): peak = 26516.766 ; gain = 24.094 ; free physical = 68917 ; free virtual = 179605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:05:21 ; elapsed = 00:01:41 . Memory (MB): peak = 26532.777 ; gain = 16.012 ; free physical = 64960 ; free virtual = 179050
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:08:22 ; elapsed = 00:04:53 . Memory (MB): peak = 26532.777 ; gain = 16.012 ; free physical = 68372 ; free virtual = 179586
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_routed.rpt -pb hw_bb_locked_timing_summary_routed.pb -rpx hw_bb_locked_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:50 ; elapsed = 00:01:07 . Memory (MB): peak = 26532.777 ; gain = 0.000 ; free physical = 67897 ; free virtual = 179142
Starting optional post-route physical design optimization.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
463 Infos, 209 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 26532.777 ; gain = 0.000 ; free physical = 67918 ; free virtual = 179149
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_post_route_phys_opt_post.tcl
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:05:20 ; elapsed = 00:01:40 . Memory (MB): peak = 26540.777 ; gain = 8.000 ; free physical = 63948 ; free virtual = 178583
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:08:19 ; elapsed = 00:04:47 . Memory (MB): peak = 26540.777 ; gain = 8.000 ; free physical = 67558 ; free virtual = 179120
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hw_bb_locked_timing_summary_postroute_physopted.rpt -pb hw_bb_locked_timing_summary_postroute_physopted.pb -rpx hw_bb_locked_timing_summary_postroute_physopted.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:48 ; elapsed = 00:01:01 . Memory (MB): peak = 26540.777 ; gain = 0.000 ; free physical = 67541 ; free virtual = 179134
Finished optional post-route physical design optimization.
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'ulp_ucs/aclk_kernel_00':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_00
   original frequency : 245.0 MHz
kernel clock 'ulp_ucs/aclk_kernel_01':
   clock pin path     : level0_i/ulp/ulp_ucs/aclk_kernel_01
   original frequency : 500.0 MHz

system clock 'hbm_aclk':
   clock pin path     : level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
INFO: Pin level0_i/ulp/ulp_ucs/aclk_kernel_01 has no clock
INFO: [OCL_UTIL] clock is 'hbm_aclk' for pin 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:48 ; elapsed = 00:00:06 . Memory (MB): peak = 26540.777 ; gain = 0.000 ; free physical = 67552 ; free virtual = 179131
INFO: [OCL_UTIL] clock is 'clk_kernel_00_unbuffered_net' for pin 'level0_i/ulp/ulp_ucs/aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:52 ; elapsed = 00:00:07 . Memory (MB): peak = 26540.777 ; gain = 0.000 ; free physical = 67549 ; free virtual = 179128
get_timing_paths: Time (s): cpu = 00:00:54 ; elapsed = 00:00:07 . Memory (MB): peak = 26540.777 ; gain = 0.000 ; free physical = 67543 ; free virtual = 179122
Auto-frequency scaling completed
kernel clock 'ulp_ucs/aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 500.0 MHz
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins level0_i/ulp/ulp_ucs/aclk_kernel_01]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
kernel clock 'ulp_ucs/aclk_kernel_00':
   original frequency : 245.0 MHz
   scaled frequency   : 247.0 MHz
WARNING: The auto scaled frequency '247.0 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '245.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:38 ; elapsed = 00:00:58 . Memory (MB): peak = 26540.777 ; gain = 0.000 ; free physical = 67553 ; free virtual = 179132
system clock 'hbm_aclk':
   original frequency : 450.0 MHz
   scaled frequency   : 450.8 MHz
WARNING: The auto scaled frequency '450.8 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '450.0' MHz.
Command: write_bitstream -force -cell level0_i/ulp level0_i_ulp_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1882/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1882/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1883/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1883/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1884/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1884/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1885/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1885/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1886/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1886/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1887/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1887/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1888/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1888/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1889/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1889/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1890/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1890/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1891/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1891/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3205/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3108/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3109/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3110/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3111/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3112/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3113/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3114/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fadd_32ns_32ns_32_7_full_dsp_1_U3115/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3101/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3102/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3103/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3104/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3105/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3106/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Layer_norm0_1_U0/grp_Layer_norm0_1_Pipeline_l_j16_fu_390/fsub_32ns_32ns_32_7_full_dsp_1_U3107/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3016/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3017/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3018/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3019/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3020/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3021/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3022/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Res_layer0_1_U0/grp_Res_layer0_1_Pipeline_l_j13_fu_78/fadd_32ns_32ns_32_7_full_dsp_1_U3023/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1786/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1787/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1788/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1789/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1790/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1791/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1792/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Gelu_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_j20_proc_U0/grp_l_j20_proc_Pipeline_l_j20_fu_170/fadd_32ns_32ns_32_7_full_dsp_1_U1793/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U3851/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3757/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3758/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3759/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3760/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3761/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3762/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3763/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fadd_32ns_32ns_32_7_full_dsp_1_U3764/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3750/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3751/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3752/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3753/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3754/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3755/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Layer_norm1_1_U0/grp_Layer_norm1_1_Pipeline_l_j16_fu_380/fsub_32ns_32ns_32_7_full_dsp_1_U3756/Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3675/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3676/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3677/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3678/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3679/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3680/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3681/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell level0_i/ulp/Bert_layer_dataflow_region_3_1/inst/Res_layer1_1_U0/grp_Res_layer1_1_Pipeline_l_j13_fu_70/fadd_32ns_32ns_32_7_full_dsp_1_U3682/Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp overlaps with pblock_dynamic_region: 3.60%, pblock_dynamic_SLR0: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr0 overlaps with pblock_dynamic_region: 1.29%, pblock_dynamic_SLR0: 1.29%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_blp_slr2 overlaps with pblock_dynamic_region:10.97%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_blp: 0.27%, pblock_blp_slr0: 0.27%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with pblock_blp: 0.73%, pblock_blp_slr2: 0.64%, pblock_blp_slr0: 0.09%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 1014 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr0's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/FSM_sequential_snoop_state_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[7], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[8], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_register_number_snoop_reg[9], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[1], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[2], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_byte_enable_snoop_reg[3], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[0], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[11], level0_i/blp/blp_i/ss_hif/inst/pcie/inst/cfg_ext_write_data_snoop_reg[13]... and (the first 15 of 870 listed)
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock pblock_blp_slr2's ranges fail to contain LOC constraints on assigned instance level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_1, level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state[s_ready_i]_i_2, and level0_i/blp/blp_i/PLP/ss_fic/inst/data_firewalls_and_regslices/axi_firewall_data_h2c/inst/gen_mi.s_w_reg/state_reg[s_ready_i]
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A4))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*(~A4))+((~A3)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4)+((~A4)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))+((~A4)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A3)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*(~A3))+((~A2)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin level0_i/blp/blp_i/PLP/plp_axi/axi_ic_data_p2p/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell level0_i/blp/blp_i/ss_cmc/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 329 net(s) have no routable loads. The problem bus(es) and/or net(s) are level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Div_d1, level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Gate_Div_d1, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.shift_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tdi_i, level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.tms_i... and (the first 15 of 236 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2826/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2827/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2828/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2829/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2830/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2831/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2832/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2833/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2834/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2835/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2836/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2837/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2838/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2839/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2840/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_1_U0/dataflow_in_loop_l_pack_seq_U0/block_gemm_proc_wrapper_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U2841/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U925/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U926/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U927/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U928/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U929/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U930/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U931/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U932/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U933/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U934/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U935/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U936/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U937/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U938/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U939/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_40_1_U0/dataflow_in_loop_l_pack_seq20_U0/block_gemm_proc19_wrapper_U0/block_gemm_proc19_U0/dataflow_in_loop_block_gemm17_U0/l_bias_scale_j_proc16_U0/grp_l_bias_scale_j_proc16_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U940/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1876/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1877/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1878/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1879/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1880/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1881/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1882/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1883/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1884/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1885/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1886/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1887/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1888/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1889/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1890/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/Linear_layer_qkv_41_1_U0/dataflow_in_loop_l_pack_seq26_U0/block_gemm_proc25_wrapper_U0/block_gemm_proc25_U0/dataflow_in_loop_block_gemm23_U0/l_bias_scale_j_proc22_U0/grp_l_bias_scale_j_proc22_Pipeline_l_bias_scale_j_fu_194/fmul_32ns_32ns_32_4_max_dsp_1_U1891/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U17/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U18/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U19/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U20/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U21/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U22/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U23/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_kv_1_U0/grp_input_loader_kv_1_Pipeline_l_pack_seq_l_load_j_fu_81/fmul_32ns_32ns_32_4_max_dsp_1_U24/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U42/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U43/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U44/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U45/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U46/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U47/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U48/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_1_1/inst/input_loader_q_1_U0/grp_input_loader_q_1_Pipeline_l_pack_seq_l_load_j_fu_79/fmul_32ns_32ns_32_4_max_dsp_1_U49/Bert_layer_dataflow_region_1_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U945/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U946/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U947/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U948/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U949/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U950/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U951/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U952/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U953/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U954/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U955/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U956/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U957/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U958/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U959/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U960/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U961/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U961/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U962/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: level0_i/ulp/Bert_layer_dataflow_region_2_1/inst/Attention_layer_1_U0/dataflow_in_loop_l_pack_seq_U0/l_multi_head_proc_U0/dataflow_in_loop_l_multi_head_U0/block_gemm_proc_U0/dataflow_in_loop_block_gemm_U0/l_bias_scale_j_proc_U0/grp_l_bias_scale_j_proc_Pipeline_l_bias_scale_j_fu_168/dmul_64ns_64ns_64_8_max_dsp_1_U962/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-156' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3096 Warnings, 1456 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "level0_i/ulp"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 616285472 bits.
Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
684 Infos, 631 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:50:01 ; elapsed = 00:20:17 . Memory (MB): peak = 29067.840 ; gain = 2527.062 ; free physical = 67239 ; free virtual = 178897
source /work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 17:55:25 2023...
[Sat Dec  9 17:55:34 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:18 ; elapsed = 05:42:45 . Memory (MB): peak = 5793.488 ; gain = 0.000 ; free physical = 88797 ; free virtual = 200450
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/work/shared/users/ugrad/user_zjh/bert_dataflow_weight_offchip_12L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[17:55:35] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 17:55:35 2023...
