============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:18 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                    Type         Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
lock_timer_reg[0]/clk                                       0    +0       0 R 
lock_timer_reg[0]/q    (u)  unmapped_d_flop       3  6.9    0  +119     119 R 
sub_34_46/A[0] 
  g275/in_0                                                      +0     119   
  g275/z               (u)  unmapped_not          1  2.3    0    +8     126 F 
  g26/in_0                                                       +0     126   
  g26/z                (u)  unmapped_nand2        2  4.6    0   +18     145 R 
  g279/in_0                                                      +0     145   
  g279/z               (u)  unmapped_not          1  2.3    0    +8     152 F 
  g67/in_1                                                       +0     152   
  g67/z                (u)  unmapped_nand2        2  4.6    0   +18     171 R 
  g282/in_0                                                      +0     171   
  g282/z               (u)  unmapped_not          2  4.6    0   +11     182 F 
  g108/in_1                                                      +0     182   
  g108/z               (u)  unmapped_nand2        2  4.6    0   +18     200 R 
  g283/in_0                                                      +0     200   
  g283/z               (u)  unmapped_not          4  9.2    0   +15     215 F 
  g159/in_1                                                      +0     215   
  g159/z               (u)  unmapped_nand2        2  4.6    0   +18     234 R 
  g284/in_0                                                      +0     234   
  g284/z               (u)  unmapped_not          8 18.4    0   +22     256 F 
  g195/in_1                                                      +0     256   
  g195/z               (u)  unmapped_nand2        2  4.6    0   +18     274 R 
  g285/in_0                                                      +0     274   
  g285/z               (u)  unmapped_not          3  6.9    0   +13     288 F 
  g203/in_1                                                      +0     288   
  g203/z               (u)  unmapped_nand2        1  2.3    0   +15     303 R 
  g254/in_0                                                      +0     303   
  g254/z               (u)  unmapped_xnor2        1  2.3    0   +33     336 R 
sub_34_46/Z[19] 
mux_lock_timer_32_17/in_1[19] 
  g1/data1                                                       +0     336   
  g1/z                 (u)  unmapped_bmux3        1  2.3    0   +33     368 R 
mux_lock_timer_32_17/z[19] 
lock_timer_reg[19]/d        unmapped_d_flop                      +0     368   
lock_timer_reg[19]/clk      setup                           0   +56     424 R 
------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : lock_timer_reg[0]/clk
End-point    : lock_timer_reg[19]/d

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:18 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:18 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:18 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 25 2025  12:42:18 pm
  Module:                 digital_safe
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found.


