

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Mon Mar 11 19:28:41 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.85|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      63|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      78|
|Register         |        -|      -|      45|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      45|     141|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_124_p2            |     +    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_311           |    and   |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  63|           4|          36|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |i_data_data_V_0_state      |  15|          3|    2|          6|
    |i_data_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i_data_last_V_0_state      |  15|          3|    2|          6|
    |loadCount_V                |   9|          2|   32|         64|
    |o_data_data_V_0_state      |  15|          3|    2|          6|
    |o_data_last_V_0_state      |  15|          3|    2|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  78|         16|   41|         90|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |currentState               |   1|   0|    1|          0|
    |currentState_load_reg_216  |   1|   0|    1|          0|
    |i_data_data_V_0_state      |   2|   0|    2|          0|
    |i_data_last_V_0_state      |   2|   0|    2|          0|
    |loadCount_V                |  32|   0|   32|          0|
    |o_data_data_V_0_state      |   2|   0|    2|          0|
    |o_data_last_V_0_state      |   2|   0|    2|          0|
    |start_V_read_reg_212       |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  45|   0|   45|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object |    C Type    |
+----------------------+-----+-----+--------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_data_V_TDATA   |  in |   32|     axis     | i_data_data_V |    scalar    |
|i_data_data_V_TVALID  |  in |    1|     axis     | i_data_data_V |    scalar    |
|i_data_data_V_TREADY  | out |    1|     axis     | i_data_data_V |    scalar    |
|i_data_last_V_TLAST   |  in |    1|     axis     | i_data_last_V |    scalar    |
|i_data_last_V_TVALID  |  in |    1|     axis     | i_data_last_V |    scalar    |
|i_data_last_V_TREADY  | out |    1|     axis     | i_data_last_V |    scalar    |
|o_data_data_V_TDATA   |  in |   32|     axis     | o_data_data_V |    scalar    |
|o_data_data_V_TVALID  |  in |    1|     axis     | o_data_data_V |    scalar    |
|o_data_data_V_TREADY  | out |    1|     axis     | o_data_data_V |    scalar    |
|o_data_last_V_TLAST   |  in |    1|     axis     | o_data_last_V |    scalar    |
|o_data_last_V_TVALID  |  in |    1|     axis     | o_data_last_V |    scalar    |
|o_data_last_V_TREADY  | out |    1|     axis     | o_data_last_V |    scalar    |
|start_V               |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V          |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+----------------------+-----+-----+--------------+---------------+--------------+

