{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 11:56:07 2023 " "Info: Processing started: Sun Jun 11 11:56:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timer -c timer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timer -c timer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[0\]\$latch " "Warning: Node \"tcn_value\[0\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[1\]\$latch " "Warning: Node \"tcn_value\[1\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[2\]\$latch " "Warning: Node \"tcn_value\[2\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[3\]\$latch " "Warning: Node \"tcn_value\[3\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[4\]\$latch " "Warning: Node \"tcn_value\[4\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[5\]\$latch " "Warning: Node \"tcn_value\[5\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[6\]\$latch " "Warning: Node \"tcn_value\[6\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tcn_value\[7\]\$latch " "Warning: Node \"tcn_value\[7\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[0\]\$latch " "Warning: Node \"tpr_value\[0\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[1\]\$latch " "Warning: Node \"tpr_value\[1\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[2\]\$latch " "Warning: Node \"tpr_value\[2\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[3\]\$latch " "Warning: Node \"tpr_value\[3\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[4\]\$latch " "Warning: Node \"tpr_value\[4\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[5\]\$latch " "Warning: Node \"tpr_value\[5\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[6\]\$latch " "Warning: Node \"tpr_value\[6\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tpr_value\[7\]\$latch " "Warning: Node \"tpr_value\[7\]\$latch\" is a latch" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rd_en " "Info: Assuming node \"rd_en\" is a latch enable. Will not compute fmax for this pin." {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 15 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register TCNreg\[0\] dbus\[0\]~reg0 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"TCNreg\[0\]\" and destination register \"dbus\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.265 ns + Longest register register " "Info: + Longest register to register delay is 1.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TCNreg\[0\] 1 REG LCFF_X2_Y27_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y27_N9; Fanout = 3; REG Node = 'TCNreg\[0\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCNreg[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.420 ns) 0.763 ns dbus\[0\]~16 2 COMB LCCOMB_X2_Y27_N30 1 " "Info: 2: + IC(0.343 ns) + CELL(0.420 ns) = 0.763 ns; Loc. = LCCOMB_X2_Y27_N30; Fanout = 1; COMB Node = 'dbus\[0\]~16'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { TCNreg[0] dbus[0]~16 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.181 ns dbus\[0\]~17 3 COMB LCCOMB_X2_Y27_N12 1 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.181 ns; Loc. = LCCOMB_X2_Y27_N12; Fanout = 1; COMB Node = 'dbus\[0\]~17'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { dbus[0]~16 dbus[0]~17 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.265 ns dbus\[0\]~reg0 4 REG LCFF_X2_Y27_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.265 ns; Loc. = LCFF_X2_Y27_N13; Fanout = 1; REG Node = 'dbus\[0\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.654 ns ( 51.70 % ) " "Info: Total cell delay = 0.654 ns ( 51.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.611 ns ( 48.30 % ) " "Info: Total interconnect delay = 0.611 ns ( 48.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { TCNreg[0] dbus[0]~16 dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.265 ns" { TCNreg[0] {} dbus[0]~16 {} dbus[0]~17 {} dbus[0]~reg0 {} } { 0.000ns 0.343ns 0.268ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.640 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.640 ns dbus\[0\]~reg0 3 REG LCFF_X2_Y27_N13 1 " "Info: 3: + IC(0.986 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X2_Y27_N13; Fanout = 1; REG Node = 'dbus\[0\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.18 % ) " "Info: Total cell delay = 1.536 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 41.82 % ) " "Info: Total interconnect delay = 1.104 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.640 ns TCNreg\[0\] 3 REG LCFF_X2_Y27_N9 3 " "Info: 3: + IC(0.986 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X2_Y27_N9; Fanout = 3; REG Node = 'TCNreg\[0\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk_in~clkctrl TCNreg[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.18 % ) " "Info: Total cell delay = 1.536 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 41.82 % ) " "Info: Total interconnect delay = 1.104 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl TCNreg[0] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[0] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl TCNreg[0] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[0] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { TCNreg[0] dbus[0]~16 dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.265 ns" { TCNreg[0] {} dbus[0]~16 {} dbus[0]~17 {} dbus[0]~reg0 {} } { 0.000ns 0.343ns 0.268ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk_in clk_in~clkctrl TCNreg[0] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[0] {} } { 0.000ns 0.000ns 0.118ns 0.986ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { dbus[0]~reg0 {} } {  } {  } "" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TCNreg\[3\] abus\[4\] clk_in 6.139 ns register " "Info: tsu for register \"TCNreg\[3\]\" (data pin = \"abus\[4\]\", clock pin = \"clk_in\") is 6.139 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.818 ns + Longest pin register " "Info: + Longest pin to register delay is 8.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus\[4\] 1 PIN PIN_AC6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AC6; Fanout = 1; PIN Node = 'abus\[4\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.696 ns) + CELL(0.275 ns) 6.821 ns Equal0~0 2 COMB LCCOMB_X2_Y27_N14 6 " "Info: 2: + IC(5.696 ns) + CELL(0.275 ns) = 6.821 ns; Loc. = LCCOMB_X2_Y27_N14; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.971 ns" { abus[4] Equal0~0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.393 ns) 7.513 ns TCNreg\[0\]~0 3 COMB LCCOMB_X2_Y27_N0 8 " "Info: 3: + IC(0.299 ns) + CELL(0.393 ns) = 7.513 ns; Loc. = LCCOMB_X2_Y27_N0; Fanout = 8; COMB Node = 'TCNreg\[0\]~0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Equal0~0 TCNreg[0]~0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.660 ns) 8.818 ns TCNreg\[3\] 4 REG LCFF_X4_Y27_N1 2 " "Info: 4: + IC(0.645 ns) + CELL(0.660 ns) = 8.818 ns; Loc. = LCFF_X4_Y27_N1; Fanout = 2; REG Node = 'TCNreg\[3\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { TCNreg[0]~0 TCNreg[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.178 ns ( 24.70 % ) " "Info: Total cell delay = 2.178 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.640 ns ( 75.30 % ) " "Info: Total interconnect delay = 6.640 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.818 ns" { abus[4] Equal0~0 TCNreg[0]~0 TCNreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.818 ns" { abus[4] {} abus[4]~combout {} Equal0~0 {} TCNreg[0]~0 {} TCNreg[3] {} } { 0.000ns 0.000ns 5.696ns 0.299ns 0.645ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns TCNreg\[3\] 3 REG LCFF_X4_Y27_N1 2 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X4_Y27_N1; Fanout = 2; REG Node = 'TCNreg\[3\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk_in~clkctrl TCNreg[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl TCNreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[3] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.818 ns" { abus[4] Equal0~0 TCNreg[0]~0 TCNreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.818 ns" { abus[4] {} abus[4]~combout {} Equal0~0 {} TCNreg[0]~0 {} TCNreg[3] {} } { 0.000ns 0.000ns 5.696ns 0.299ns 0.645ns } { 0.000ns 0.850ns 0.275ns 0.393ns 0.660ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl TCNreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[3] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "rd_en tpr_value\[0\] tpr_value\[0\]\$latch 8.514 ns register " "Info: tco from clock \"rd_en\" to destination pin \"tpr_value\[0\]\" through register \"tpr_value\[0\]\$latch\" is 8.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd_en source 2.630 ns + Longest register " "Info: + Longest clock path from clock \"rd_en\" to source register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rd_en 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'rd_en'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns rd_en~clkctrl 2 COMB CLKCTRL_G1 16 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'rd_en~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { rd_en rd_en~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.150 ns) 2.630 ns tpr_value\[0\]\$latch 3 REG LCCOMB_X3_Y27_N0 1 " "Info: 3: + IC(1.368 ns) + CELL(0.150 ns) = 2.630 ns; Loc. = LCCOMB_X3_Y27_N0; Fanout = 1; REG Node = 'tpr_value\[0\]\$latch'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { rd_en~clkctrl tpr_value[0]$latch } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.69 % ) " "Info: Total cell delay = 1.149 ns ( 43.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 56.31 % ) " "Info: Total interconnect delay = 1.481 ns ( 56.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { rd_en rd_en~clkctrl tpr_value[0]$latch } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { rd_en {} rd_en~combout {} rd_en~clkctrl {} tpr_value[0]$latch {} } { 0.000ns 0.000ns 0.113ns 1.368ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.884 ns + Longest register pin " "Info: + Longest register to pin delay is 5.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tpr_value\[0\]\$latch 1 REG LCCOMB_X3_Y27_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y27_N0; Fanout = 1; REG Node = 'tpr_value\[0\]\$latch'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tpr_value[0]$latch } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.252 ns) + CELL(2.632 ns) 5.884 ns tpr_value\[0\] 2 PIN PIN_K24 0 " "Info: 2: + IC(3.252 ns) + CELL(2.632 ns) = 5.884 ns; Loc. = PIN_K24; Fanout = 0; PIN Node = 'tpr_value\[0\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.884 ns" { tpr_value[0]$latch tpr_value[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 44.73 % ) " "Info: Total cell delay = 2.632 ns ( 44.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.252 ns ( 55.27 % ) " "Info: Total interconnect delay = 3.252 ns ( 55.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.884 ns" { tpr_value[0]$latch tpr_value[0] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.884 ns" { tpr_value[0]$latch {} tpr_value[0] {} } { 0.000ns 3.252ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { rd_en rd_en~clkctrl tpr_value[0]$latch } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { rd_en {} rd_en~combout {} rd_en~clkctrl {} tpr_value[0]$latch {} } { 0.000ns 0.000ns 0.113ns 1.368ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.884 ns" { tpr_value[0]$latch tpr_value[0] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.884 ns" { tpr_value[0]$latch {} tpr_value[0] {} } { 0.000ns 3.252ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus\[3\]~en nrst clk_in -0.165 ns register " "Info: th for register \"dbus\[3\]~en\" (data pin = \"nrst\", clock pin = \"clk_in\") is -0.165 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns dbus\[3\]~en 3 REG LCFF_X4_Y27_N5 1 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X4_Y27_N5; Fanout = 1; REG Node = 'dbus\[3\]~en'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk_in~clkctrl dbus[3]~en } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl dbus[3]~en } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[3]~en {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.074 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_N2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 17; PIN Node = 'nrst'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.660 ns) 3.074 ns dbus\[3\]~en 2 REG LCFF_X4_Y27_N5 1 " "Info: 2: + IC(1.415 ns) + CELL(0.660 ns) = 3.074 ns; Loc. = LCFF_X4_Y27_N5; Fanout = 1; REG Node = 'dbus\[3\]~en'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { nrst dbus[3]~en } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.97 % ) " "Info: Total cell delay = 1.659 ns ( 53.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.415 ns ( 46.03 % ) " "Info: Total interconnect delay = 1.415 ns ( 46.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { nrst dbus[3]~en } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { nrst {} nrst~combout {} dbus[3]~en {} } { 0.000ns 0.000ns 1.415ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl dbus[3]~en } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[3]~en {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { nrst dbus[3]~en } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { nrst {} nrst~combout {} dbus[3]~en {} } { 0.000ns 0.000ns 1.415ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 11:56:07 2023 " "Info: Processing ended: Sun Jun 11 11:56:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
