<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: RCC Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___r_c_c___exported___macros.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCC Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_h5xx___h_a_l___driver.html">STM32H5xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for RCC Exported Macros:</div>
<div class="dyncontent">
<div class="center"><img src="group___r_c_c___exported___macros.png" border="0" usemap="#agroup______r__c__c______exported______macros" alt=""/></div>
<map name="agroup______r__c__c______exported______macros" id="agroup______r__c__c______exported______macros">
<area shape="rect" href="group___r_c_c.html" title="RCC HAL module driver." alt="" coords="5,1028,57,1055"/>
<area shape="rect" title=" " alt="" coords="105,1028,259,1055"/>
<area shape="rect" href="group___r_c_c_ex___m_c_ox___clock___config.html" title=" " alt="" coords="312,5,503,48"/>
<area shape="rect" href="group___r_c_c___a_h_b1___force___release___reset.html" title="Force or release AHB1 peripheral reset." alt="" coords="330,72,485,115"/>
<area shape="rect" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html" title="Enable or disable the AHB1 peripheral clock." alt="" coords="330,139,486,181"/>
<area shape="rect" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html" title="Check whether the AHB1 peripheral clock is enabled or not." alt="" coords="330,205,486,264"/>
<area shape="rect" href="group___r_c_c___a_h_b1___peripheral___clock___sleep___enable___disable.html" title="Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,288,486,331"/>
<area shape="rect" href="group___r_c_c___a_h_b2___force___release___reset.html" title="Force or release AHB2 peripheral reset." alt="" coords="330,355,485,397"/>
<area shape="rect" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html" title="Enable or disable the AHB2 peripheral clock." alt="" coords="330,421,486,464"/>
<area shape="rect" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable___status.html" title="Check whether the AHB2 peripheral clock is enabled or not." alt="" coords="330,488,486,547"/>
<area shape="rect" href="group___r_c_c___a_h_b2___peripheral___clock___sleep___enable___disable.html" title="Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,571,486,613"/>
<area shape="rect" href="group___r_c_c___a_h_b4___clock___enable___disable.html" title="Enable or disable the AHB4 peripheral clock." alt="" coords="330,637,486,680"/>
<area shape="rect" href="group___r_c_c___a_h_b4___clock___sleep___enable___disable.html" title="Enable or disable the AHB4 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,704,486,747"/>
<area shape="rect" href="group___r_c_c___a_h_b4___force___release___reset.html" title="Force or release AHB4 peripheral reset." alt="" coords="330,771,485,813"/>
<area shape="rect" href="group___r_c_c___a_h_b4___peripheral___clock___enable___disable___status.html" title="Check whether the AHB4 peripheral clock is enabled or not." alt="" coords="330,837,486,896"/>
<area shape="rect" href="group___r_c_c___a_h_b___a_p_b___branch___clock___disable.html" title="Disable or clear Disable the AHBx/APBx branch clock for all AHBx/APBx peripherals." alt="" coords="326,920,489,963"/>
<area shape="rect" href="group___r_c_c___a_h_b___a_p_b___branch___clock___disable___status.html" title="Check whether the AHBx/APBx branch clock for all AHBx/APBx peripherals is disabled or not." alt="" coords="326,987,489,1029"/>
<area shape="rect" href="group___r_c_c___a_p_b1___clock___enable___disable.html" title="Enable or disable the APB1 peripheral clock." alt="" coords="330,1053,485,1096"/>
<area shape="rect" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html" title="Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,1120,485,1163"/>
<area shape="rect" href="group___r_c_c___a_p_b1___force___release___reset.html" title="Force or release APB1 peripheral reset." alt="" coords="330,1187,485,1229"/>
<area shape="rect" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html" title="Check whether the APB1 peripheral clock is enabled or not." alt="" coords="330,1253,485,1312"/>
<area shape="rect" href="group___r_c_c___a_p_b2___clock___enable___disable.html" title="Enable or disable the APB2 peripheral clock." alt="" coords="330,1336,485,1379"/>
<area shape="rect" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html" title="Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,1403,485,1445"/>
<area shape="rect" href="group___r_c_c___a_p_b2___force___release___reset.html" title="Force or release APB2 peripheral reset." alt="" coords="330,1469,485,1512"/>
<area shape="rect" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html" title="Check whether the APB2 peripheral clock is enabled or not." alt="" coords="330,1536,485,1595"/>
<area shape="rect" href="group___r_c_c___a_p_b3___clock___enable___disable.html" title="Enable or disable the APB3 peripheral clock." alt="" coords="330,1619,485,1661"/>
<area shape="rect" href="group___r_c_c___a_p_b3___clock___sleep___enable___disable.html" title="Enable or disable the APB3 peripheral clock during Low Power (Sleep) mode." alt="" coords="330,1685,485,1728"/>
<area shape="rect" href="group___r_c_c___a_p_b3___force___release___reset.html" title="Force or release APB3 peripheral reset." alt="" coords="330,1752,485,1795"/>
<area shape="rect" href="group___r_c_c___a_p_b3___peripheral___clock___enable___disable___status.html" title="Check whether the APB3 peripheral clock is enabled or not." alt="" coords="330,1819,485,1877"/>
<area shape="rect" href="group___r_c_c___backup___domain___reset.html" title=" " alt="" coords="314,1901,501,1928"/>
<area shape="rect" href="group___r_c_c___flags___interrupts___management.html" title="macros to manage the specified RCC Flags and interrupts." alt="" coords="312,1952,503,1979"/>
<area shape="rect" href="group___r_c_c___r_t_c___clock___configuration.html" title=" " alt="" coords="307,2003,508,2029"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html">AHB1 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___peripheral___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html">AHB2 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___peripheral___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b4___clock___enable___disable.html">AHB4 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b4___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB4 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html">APB1 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html">APB2 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___enable___disable.html">APB3 Peripheral Clock Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b3___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB3 peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___a_p_b___branch___clock___disable.html">AHB APB Branch Clock Disable Clear Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b___a_p_b___branch___clock___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable or clear Disable the AHBx/APBx branch clock for all AHBx/APBx peripherals. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html">AHB1 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB1 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable___status.html">AHB2 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB2 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b4___peripheral___clock___enable___disable___status.html">AHB4 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b4___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHB4 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html">APB1 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB1 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html">APB2 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB2 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___peripheral___clock___enable___disable___status.html">APB3 Peripheral Clock Enabled or Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b3___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the APB3 peripheral clock is enabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___a_p_b___branch___clock___disable___status.html">AHB APB Branch Clock Disabled Status</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b___a_p_b___branch___clock___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the AHBx/APBx branch clock for all AHBx/APBx peripherals is disabled or not. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html">AHB1 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB1 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html">AHB2 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB2 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b4___force___release___reset.html">AHB4 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b4___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB4 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html">APB1 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html">APB2 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___force___release___reset.html">APB3 Peripheral Force Release Reset</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b3___force___release___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB3 peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___sleep___enable___disable.html">AHB1 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b1___peripheral___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___sleep___enable___disable.html">AHB2 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b2___peripheral___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b4___clock___sleep___enable___disable.html">AHB4 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_h_b4___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB4 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html">APB1 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b1___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html">APB2 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b2___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b3___clock___sleep___enable___disable.html">APB3 Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c___a_p_b3___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB3 peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___backup___domain___reset.html">RCC Backup Domain Reset</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html">RCC RTC Clock Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html">RCC Extended MCOx Clock Config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html">Flags Interrupts Management</a></td></tr>
<tr class="memdesc:group___r_c_c___flags___interrupts___management"><td class="mdescLeft">&#160;</td><td class="mdescRight">macros to manage the specified RCC Flags and interrupts. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga21f9d8b314c3d0f28f9ab8495ed4b999" id="r_ga21f9d8b314c3d0f28f9ab8495ed4b999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21f9d8b314c3d0f28f9ab8495ed4b999">__HAL_RCC_HSI_DIVIDER_CONFIG</a>(__HSIDIV__)</td></tr>
<tr class="memdesc:ga21f9d8b314c3d0f28f9ab8495ed4b999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:ga21f9d8b314c3d0f28f9ab8495ed4b999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8850afc9537ef7183af070aa77e26481" id="r_ga8850afc9537ef7183af070aa77e26481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()</td></tr>
<tr class="memdesc:ga8850afc9537ef7183af070aa77e26481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the HSI divider.  <br /></td></tr>
<tr class="separator:ga8850afc9537ef7183af070aa77e26481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42" id="r_gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed 64MHz oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031" id="r_ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3b20fdb9a7672c50aa97bb46537b1" id="r_ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICALIBRATIONVALUE__)</td></tr>
<tr class="memdesc:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed 64MHz oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1" id="r_gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs, LPUART and I2Cs.  <br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61" id="r_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">__HAL_RCC_HSISTOP_DISABLE</a>()</td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84c473d288b2cd3f4e651ffedb24bf2" id="r_gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa84c473d288b2cd3f4e651ffedb24bf2">__HAL_RCC_CSI_ENABLE</a>()</td></tr>
<tr class="memdesc:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low-power oscillator (CSI).  <br /></td></tr>
<tr class="separator:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba86c735ee6c2c84eb4a3db654dd91" id="r_ga38ba86c735ee6c2c84eb4a3db654dd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga38ba86c735ee6c2c84eb4a3db654dd91">__HAL_RCC_CSI_DISABLE</a>()</td></tr>
<tr class="separator:ga38ba86c735ee6c2c84eb4a3db654dd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1aa79a9bcfa75e52f2125d45ebb45" id="r_ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a>(__CSICalibrationValue__)</td></tr>
<tr class="memdesc:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro Adjusts the Internal oscillator (CSI) calibration value.  <br /></td></tr>
<tr class="separator:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd28d1ef7255a06b8a2aa9d478a175df" id="r_gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabd28d1ef7255a06b8a2aa9d478a175df">__HAL_RCC_CSISTOP_ENABLE</a>()</td></tr>
<tr class="memdesc:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Low-power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.  <br /></td></tr>
<tr class="separator:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e8867dca9dc1487419487025317839" id="r_gaf2e8867dca9dc1487419487025317839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf2e8867dca9dc1487419487025317839">__HAL_RCC_CSISTOP_DISABLE</a>()</td></tr>
<tr class="separator:gaf2e8867dca9dc1487419487025317839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b" id="r_ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181" id="r_ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b" id="r_gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b" id="r_ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d851ecdcd6c910044b0533261945f3" id="r_ga93d851ecdcd6c910044b0533261945f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a>()</td></tr>
<tr class="memdesc:ga93d851ecdcd6c910044b0533261945f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48).  <br /></td></tr>
<tr class="separator:ga93d851ecdcd6c910044b0533261945f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963c000b8bce770c16acb68476919120" id="r_ga963c000b8bce770c16acb68476919120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga963c000b8bce770c16acb68476919120">__HAL_RCC_HSI48_DISABLE</a>()</td></tr>
<tr class="separator:ga963c000b8bce770c16acb68476919120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d" id="r_ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718" id="r_ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44" id="r_gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc62f0fcb14981c47d7f7da25e26d6" id="r_ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER</a>()</td></tr>
<tr class="memdesc:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the HSE division factor for RTC clock.  <br /></td></tr>
<tr class="separator:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2934b9f4c0bd2f6a38c5e50d99578a54" id="r_ga2934b9f4c0bd2f6a38c5e50d99578a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2934b9f4c0bd2f6a38c5e50d99578a54">__HAL_RCC_PLL1_ENABLE</a>()</td></tr>
<tr class="memdesc:ga2934b9f4c0bd2f6a38c5e50d99578a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <br /></td></tr>
<tr class="separator:ga2934b9f4c0bd2f6a38c5e50d99578a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fb612ead2e803ebeede2ca1ef30af0" id="r_ga68fb612ead2e803ebeede2ca1ef30af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga68fb612ead2e803ebeede2ca1ef30af0">__HAL_RCC_PLL1_DISABLE</a>()</td></tr>
<tr class="separator:ga68fb612ead2e803ebeede2ca1ef30af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba02b92cf01e78dbbffc90cf334ab7bf" id="r_gaba02b92cf01e78dbbffc90cf334ab7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba02b92cf01e78dbbffc90cf334ab7bf">__HAL_RCC_PLL1_CLKOUT_ENABLE</a>(__PLL1_CLOCKOUT__)</td></tr>
<tr class="memdesc:gaba02b92cf01e78dbbffc90cf334ab7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables each clock output (PLL1P_CLK, PLL1Q_CLK, PLL1R_CLK)  <br /></td></tr>
<tr class="separator:gaba02b92cf01e78dbbffc90cf334ab7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90644d3a9e0d554d149df404f55a22e3" id="r_ga90644d3a9e0d554d149df404f55a22e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga90644d3a9e0d554d149df404f55a22e3">__HAL_RCC_PLL1_CLKOUT_DISABLE</a>(__PLL1_CLOCKOUT__)</td></tr>
<tr class="separator:ga90644d3a9e0d554d149df404f55a22e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1b4463d7e8ab9f424ff4ea487414d5" id="r_ga0a1b4463d7e8ab9f424ff4ea487414d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0a1b4463d7e8ab9f424ff4ea487414d5">__HAL_RCC_GET_PLL1_CLKOUT_CONFIG</a>(__PLL1_CLOCKOUT__)</td></tr>
<tr class="memdesc:ga0a1b4463d7e8ab9f424ff4ea487414d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the PLL clock output enable status.  <br /></td></tr>
<tr class="separator:ga0a1b4463d7e8ab9f424ff4ea487414d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a5a149f6c3f796c9f0078c5525a12c" id="r_ga74a5a149f6c3f796c9f0078c5525a12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74a5a149f6c3f796c9f0078c5525a12c">__HAL_RCC_PLL1_FRACN_ENABLE</a>()</td></tr>
<tr class="memdesc:ga74a5a149f6c3f796c9f0078c5525a12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO.  <br /></td></tr>
<tr class="separator:ga74a5a149f6c3f796c9f0078c5525a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d5bad1493a69b3e40e5dad495643a6" id="r_gac6d5bad1493a69b3e40e5dad495643a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac6d5bad1493a69b3e40e5dad495643a6">__HAL_RCC_PLL1_FRACN_DISABLE</a>()</td></tr>
<tr class="separator:gac6d5bad1493a69b3e40e5dad495643a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9641c457d61621d139e5b15db2940396" id="r_ga9641c457d61621d139e5b15db2940396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9641c457d61621d139e5b15db2940396">__HAL_RCC_PLL1_CONFIG</a>(__PLL1SOURCE__,  __PLL1M__,  __PLL1N__,  __PLL1P__,  __PLL1Q__,  __PLL1R__)</td></tr>
<tr class="memdesc:ga9641c457d61621d139e5b15db2940396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the main PLL (PLL1) clock source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga9641c457d61621d139e5b15db2940396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f9160f055ccf6ed9d76b2cb02276cd" id="r_ga56f9160f055ccf6ed9d76b2cb02276cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56f9160f055ccf6ed9d76b2cb02276cd">__HAL_RCC_PLL1_PLLSOURCE_CONFIG</a>(__PLL1SOURCE__)</td></tr>
<tr class="memdesc:ga56f9160f055ccf6ed9d76b2cb02276cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL1 clock source.  <br /></td></tr>
<tr class="separator:ga56f9160f055ccf6ed9d76b2cb02276cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415f8454136b154454bd61ff293c7a58" id="r_ga415f8454136b154454bd61ff293c7a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga415f8454136b154454bd61ff293c7a58">__HAL_RCC_PLL1_DIVM_CONFIG</a>(__PLL1M__)</td></tr>
<tr class="memdesc:ga415f8454136b154454bd61ff293c7a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL1 input clock division factor M.  <br /></td></tr>
<tr class="separator:ga415f8454136b154454bd61ff293c7a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab262c1b675f9d431fefecb6bb9358614" id="r_gab262c1b675f9d431fefecb6bb9358614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab262c1b675f9d431fefecb6bb9358614">__HAL_RCC_PLL1_FRACN_CONFIG</a>(__PLL1FRACN__)</td></tr>
<tr class="memdesc:gab262c1b675f9d431fefecb6bb9358614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor.  <br /></td></tr>
<tr class="separator:gab262c1b675f9d431fefecb6bb9358614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083c244e089f6f2967ec8b21a972c7b3" id="r_ga083c244e089f6f2967ec8b21a972c7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga083c244e089f6f2967ec8b21a972c7b3">__HAL_RCC_PLL1_VCIRANGE</a>(__PLL1VCIRange__)</td></tr>
<tr class="memdesc:ga083c244e089f6f2967ec8b21a972c7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL1 reference frequency range.  <br /></td></tr>
<tr class="separator:ga083c244e089f6f2967ec8b21a972c7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ec0c503cca98c26f1028c5506c31f2" id="r_gad7ec0c503cca98c26f1028c5506c31f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad7ec0c503cca98c26f1028c5506c31f2">__HAL_RCC_PLL1_VCORANGE</a>(__RCC_PLL1VCORange__)</td></tr>
<tr class="memdesc:gad7ec0c503cca98c26f1028c5506c31f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL1 reference frequency range.  <br /></td></tr>
<tr class="separator:gad7ec0c503cca98c26f1028c5506c31f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0703220276eef2633bd94efaca92bdbd" id="r_ga0703220276eef2633bd94efaca92bdbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0703220276eef2633bd94efaca92bdbd">__HAL_RCC_GET_PLL1_OSCSOURCE</a>()</td></tr>
<tr class="memdesc:ga0703220276eef2633bd94efaca92bdbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL1 clock source.  <br /></td></tr>
<tr class="separator:ga0703220276eef2633bd94efaca92bdbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8" id="r_gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2" id="r_gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724" id="r_gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)</td></tr>
<tr class="memdesc:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE) drive capability.  <br /></td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e665d8b6f33fd9371bb4fff4ce54811" id="r_ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3e665d8b6f33fd9371bb4fff4ce54811">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(__STOPWUCLK__)</td></tr>
<tr class="memdesc:ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the wake up from stop clock.  <br /></td></tr>
<tr class="separator:ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9e5af352d51f96b38f0aafcd5ed11b" id="r_ga9f9e5af352d51f96b38f0aafcd5ed11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f9e5af352d51f96b38f0aafcd5ed11b">__HAL_RCC_HSECSS_RECOVCLK_CONFIG</a>&#160;&#160;&#160;<a class="el" href="#ga3e665d8b6f33fd9371bb4fff4ce54811">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a></td></tr>
<tr class="separator:ga9f9e5af352d51f96b38f0aafcd5ed11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae392379f2184e3e299cfe4f31d603ca3" id="r_gae392379f2184e3e299cfe4f31d603ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae392379f2184e3e299cfe4f31d603ca3">__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPKERWUCLK__)</td></tr>
<tr class="memdesc:gae392379f2184e3e299cfe4f31d603ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Kernel wake up from stop clock.  <br /></td></tr>
<tr class="separator:gae392379f2184e3e299cfe4f31d603ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga54e1aa79a9bcfa75e52f2125d45ebb45" name="ga54e1aa79a9bcfa75e52f2125d45ebb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e1aa79a9bcfa75e52f2125d45ebb45">&#9670;&#160;</a></span>__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__CSICalibrationValue__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span> {                                                                                                              \</div>
<div class="line">    MODIFY_REG(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>, (uint32_t)(__CSICalibrationValue__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a>);  \</div>
<div class="line">  } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03071">stm32h563xx.h:3071</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga841b37f161d57def8ced6cd757ab0461"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15257">stm32h563xx.h:15257</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9b9e08fe998be57d919692e3f548908c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b9e08fe998be57d919692e3f548908c">RCC_CSICFGR_CSITRIM_Pos</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15255">stm32h563xx.h:15255</a></div></div>
</div><!-- fragment -->
<p>Macro Adjusts the Internal oscillator (CSI) calibration value. </p>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal CSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__CSICalibrationValue__</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x3F. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04494">4494</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4494</span><span class="preprocessor">#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(__CSICalibrationValue__)                                              \</span></div>
<div class="line"><span class="lineno"> 4495</span><span class="preprocessor">  do {                                                                                                              \</span></div>
<div class="line"><span class="lineno"> 4496</span><span class="preprocessor">    MODIFY_REG(RCC-&gt;CSICFGR, RCC_CSICFGR_CSITRIM, (uint32_t)(__CSICalibrationValue__) &lt;&lt; RCC_CSICFGR_CSITRIM_Pos);  \</span></div>
<div class="line"><span class="lineno"> 4497</span><span class="preprocessor">  } while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga38ba86c735ee6c2c84eb4a3db654dd91" name="ga38ba86c735ee6c2c84eb4a3db654dd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ba86c735ee6c2c84eb4a3db654dd91">&#9670;&#160;</a></span>__HAL_RCC_CSI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSI_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae3b501eadb2c4fd9aa2a9c32502e5653"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a></div><div class="ttdeci">#define RCC_CR_CSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15147">stm32h563xx.h:15147</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04486">4486</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaa84c473d288b2cd3f4e651ffedb24bf2" name="gaa84c473d288b2cd3f4e651ffedb24bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84c473d288b2cd3f4e651ffedb24bf2">&#9670;&#160;</a></span>__HAL_RCC_CSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
</div><!-- fragment -->
<p>Macros to enable or disable the Internal Low-power oscillator (CSI). </p>
<dl class="section note"><dt>Note</dt><dd>The CSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the HSE Clock Security System HSECSS is enabled and CSI is selected as system clock after wake up from system stop). </dd>
<dd>
CSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the CSI. </dd>
<dd>
After enabling the CSI, the application software should wait on CSIRDY flag to be set indicating that CSI clock is stable and can be used as system clock source. </dd>
<dd>
When the CSI is stopped, CSIRDY flag goes low after 6 CSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04484">4484</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaf2e8867dca9dc1487419487025317839" name="gaf2e8867dca9dc1487419487025317839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e8867dca9dc1487419487025317839">&#9670;&#160;</a></span>__HAL_RCC_CSISTOP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSISTOP_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf1ce8304061c77e829afaa5f2abc4711"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a></div><div class="ttdeci">#define RCC_CR_CSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15153">stm32h563xx.h:15153</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04509">4509</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gabd28d1ef7255a06b8a2aa9d478a175df" name="gabd28d1ef7255a06b8a2aa9d478a175df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd28d1ef7255a06b8a2aa9d478a175df">&#9670;&#160;</a></span>__HAL_RCC_CSISTOP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSISTOP_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the force of the Low-power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. </p>
<dl class="section note"><dt>Note</dt><dd>Keeping the CSI ON in STOP mode allows to avoid slowing down the communication speed because of the CSI start-up time. </dd>
<dd>
The enable of this function has not effect on the CSION bit. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04508">4508</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga8850afc9537ef7183af070aa77e26481" name="ga8850afc9537ef7183af070aa77e26481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8850afc9537ef7183af070aa77e26481">&#9670;&#160;</a></span>__HAL_RCC_GET_HSI_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_HSI_DIVIDER</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)))</div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a></div><div class="ttdeci">#define RCC_CR_HSIDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15139">stm32h563xx.h:15139</a></div></div>
</div><!-- fragment -->
<p>Macro to get the HSI divider. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>HSI divider. The returned value can be one of the following:<ul>
<li>RCC_HSI_DIV1 HSI oscillator divided by 1</li>
<li>RCC_HSI_DIV2 HSI oscillator divided by 2</li>
<li>RCC_HSI_DIV4 HSI oscillator divided by 4</li>
<li>RCC_HSI_DIV8 HSI oscillator divided by 8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04420">4420</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga0a1b4463d7e8ab9f424ff4ea487414d5" name="ga0a1b4463d7e8ab9f424ff4ea487414d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1b4463d7e8ab9f424ff4ea487414d5">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL1_CLKOUT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL1_CLKOUT_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, (__PLL1_CLOCKOUT__))</div>
</div><!-- fragment -->
<p>Macro to get the PLL clock output enable status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1_CLOCKOUT__</td><td>specifies the PLL1 clock to be output. This parameter can be one of the following values: <ul>
<li>RCC_PLL1_DIVP: This Clock is used to generate the high speed system clock (up to 250MHz) </li>
<li>RCC_PLL1_DIVQ: This Clock is used to generate the clock for USB (48 MHz), RNG (&lt;=48 MHz), OCTOSPI, SPI, SAI and Ethernet </li>
<li>RCC_PLL1_DIVR: This Clock is used to generate an accurate clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">SET</td><td>/ RESET </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04791">4791</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga0703220276eef2633bd94efaca92bdbd" name="ga0703220276eef2633bd94efaca92bdbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0703220276eef2633bd94efaca92bdbd">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL1_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL1_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a>))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafd2b3b410f2d258b08357e781a95cc58"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15391">stm32h563xx.h:15391</a></div></div>
</div><!-- fragment -->
<p>Macro to get the oscillator used as PLL1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>oscillator used as PLL1 clock source. The returned value can be one of the following:<ul>
<li>RCC_PLL1_SOURCE_NONE: No oscillator is used as PLL clock source.</li>
<li>RCC_PLL1_SOURCE_CSI: CSI oscillator is used as PLL clock source.</li>
<li>RCC_PLL1_SOURCE_HSI: HSI oscillator is used as PLL clock source.</li>
<li>RCC_PLL1_SOURCE_HSE: HSE oscillator is used as PLL clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04922">4922</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga85dc62f0fcb14981c47d7f7da25e26d6" name="ga85dc62f0fcb14981c47d7f7da25e26d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85dc62f0fcb14981c47d7f7da25e26d6">&#9670;&#160;</a></span>__HAL_RCC_GET_RTC_HSE_PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RTC_HSE_PRESCALER</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga02e57641137ca9a8567fb0951509ccc1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR1_RTCPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15290">stm32h563xx.h:15290</a></div></div>
</div><!-- fragment -->
<p>Macro to get the HSE division factor for RTC clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>HSE division factor for RTC clock. The returned value can be one of the following: <ul>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga18d0980ffbf3b2b6dcb32560bb71b34d">RCC_RTC_HSE_NOCLOCK</a> : No HSE Clock selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac3825b4ced29931a82264e31e1b30b9c">RCC_RTC_HSE_DIV2</a> : HSE Divided by 2 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga8e8ea3b7229adea80a8269bb4ee8b8e2">RCC_RTC_HSE_DIV3</a> : HSE Divided by 3 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga028fcd246a0e681ad6c01b6426591105">RCC_RTC_HSE_DIV4</a> : HSE Divided by 4 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga7cb7d703efedcc0749bfbf72c20527e2">RCC_RTC_HSE_DIV5</a> : HSE Divided by 5 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1de6150271d12c42d8d5cc22077d3aa4">RCC_RTC_HSE_DIV6</a> : HSE Divided by 6 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga98dde73350ee8049e5ae8b89e0748b83">RCC_RTC_HSE_DIV7</a> : HSE Divided by 7 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga8d6dd8e236f0ea57ca5da955d1308c41">RCC_RTC_HSE_DIV8</a> : HSE Divided by 8 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga7fb104a88a2c0b5fdc1f524658d9c6e4">RCC_RTC_HSE_DIV9</a> : HSE Divided by 9 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga7e5235fe2831003ab51d79d752a13485">RCC_RTC_HSE_DIV10</a> : HSE Divided by 10 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gab04bcffe82081e1c4782c0b972153f44">RCC_RTC_HSE_DIV11</a> : HSE Divided by 11 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga01c6d133732a7e042aad8a25cd6995e2">RCC_RTC_HSE_DIV12</a> : HSE Divided by 12 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga6971866cc0f3ce6085b66e8a703e8eb2">RCC_RTC_HSE_DIV13</a> : HSE Divided by 13 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac8a44693321e0d1edfc76a35bade956d">RCC_RTC_HSE_DIV14</a> : HSE Divided by 14 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac831ca9191bd57c20eaffe5d41052fd2">RCC_RTC_HSE_DIV15</a> : HSE Divided by 15 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga2931e3cd779b6669e8f0412720a0f4fd">RCC_RTC_HSE_DIV16</a> : HSE Divided by 16 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gaa17a2f6e9d5dc35056b8897eb7adbcaf">RCC_RTC_HSE_DIV17</a> : HSE Divided by 17 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac9e08b9f65687b06e1351bfecbe5bf84">RCC_RTC_HSE_DIV18</a> : HSE Divided by 18 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga2faaaad4524a322d1748a7053a3afbeb">RCC_RTC_HSE_DIV19</a> : HSE Divided by 19 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga4a34c725d8a1307802b450269acc77b5">RCC_RTC_HSE_DIV20</a> : HSE Divided by 20 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga2e385dfbf55f8c47232e9439a28b7957">RCC_RTC_HSE_DIV21</a> : HSE Divided by 21 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga14e8e8a6db8edbbf0d03aa008b48d22f">RCC_RTC_HSE_DIV22</a> : HSE Divided by 22 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga6d6da9d808292aadb7b38770018b9490">RCC_RTC_HSE_DIV23</a> : HSE Divided by 23 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga3d41e9a97d8757ec7de5aa8546aa5db0">RCC_RTC_HSE_DIV24</a> : HSE Divided by 24 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga81055de6f82ec6008c37947b874add6d">RCC_RTC_HSE_DIV25</a> : HSE Divided by 25 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1493c8c544b19545a0dcbc4ffba87a43">RCC_RTC_HSE_DIV26</a> : HSE Divided by 26 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga10b36ae501b584635eaea6ada107b7be">RCC_RTC_HSE_DIV27</a> : HSE Divided by 27 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gaa6c4dccbd458d7fcbe0fc3e02df7f2e0">RCC_RTC_HSE_DIV28</a> : HSE Divided by 28 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gacc699218adf5002517d3cabeada69772">RCC_RTC_HSE_DIV29</a> : HSE Divided by 29 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga32a58319bdfa6a654e360357810e13e6">RCC_RTC_HSE_DIV30</a> : HSE Divided by 30 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga6825688cc295cca22d2761c52c0b9d59">RCC_RTC_HSE_DIV31</a> : HSE Divided by 31 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga015456e4726afca64aa860dadab87b1a">RCC_RTC_HSE_DIV32</a> : HSE Divided by 32 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga5b7e7abfcdcf58d7f476e50b5b252c34">RCC_RTC_HSE_DIV33</a> : HSE Divided by 33 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga00bb9f140ce8c970810e2707d0e2efb1">RCC_RTC_HSE_DIV34</a> : HSE Divided by 34 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga19f7344b5865d39440ce2895a2e50a0e">RCC_RTC_HSE_DIV35</a> : HSE Divided by 35 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga93a2f974f3bf7b851c33430142c81e7a">RCC_RTC_HSE_DIV36</a> : HSE Divided by 36 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga96ecad1b001cd5c8f9dd616c235bbd2a">RCC_RTC_HSE_DIV37</a> : HSE Divided by 37 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gabc2dbe89de42394cdc3607508a4490fa">RCC_RTC_HSE_DIV38</a> : HSE Divided by 38 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gaf49e6dbb91ce7295fdcb2dc910f45ded">RCC_RTC_HSE_DIV39</a> : HSE Divided by 39 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga00e839fa21ca78ac971366503428bea7">RCC_RTC_HSE_DIV40</a> : HSE Divided by 40 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga7937f376fb885402fc41f0270b7c2a92">RCC_RTC_HSE_DIV41</a> : HSE Divided by 41 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga2d560ef9c166b6d60b45c258dd01c000">RCC_RTC_HSE_DIV42</a> : HSE Divided by 42 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga348d0dafc65a58d14c7ec41e67709c24">RCC_RTC_HSE_DIV43</a> : HSE Divided by 43 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga51eac3eef403f0e1205b89ea2f9f051c">RCC_RTC_HSE_DIV44</a> : HSE Divided by 44 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga0bba958ba94eaf5d9ec0b4161c6793b1">RCC_RTC_HSE_DIV45</a> : HSE Divided by 45 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga5e09a9aee363bdefbd8de9467de0ca5f">RCC_RTC_HSE_DIV46</a> : HSE Divided by 46 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga23b4b9844e3b148e75e68b7f02f2bc1e">RCC_RTC_HSE_DIV47</a> : HSE Divided by 47 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gad6cb1417cb63bd28cd9c830c82cd6c56">RCC_RTC_HSE_DIV48</a> : HSE Divided by 48 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga90e3b3d396331a5e15cf5d5e81138a7f">RCC_RTC_HSE_DIV49</a> : HSE Divided by 49 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga002a560db6203b16b1f0247b998aeac3">RCC_RTC_HSE_DIV50</a> : HSE Divided by 50 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac3c8958028e441da7a55ddaef33ea509">RCC_RTC_HSE_DIV51</a> : HSE Divided by 51 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga8a72c3a9184587eecd5d831058b9ffb6">RCC_RTC_HSE_DIV52</a> : HSE Divided by 52 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga078b84dc8b40bbb077a491878eddc86f">RCC_RTC_HSE_DIV53</a> : HSE Divided by 53 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga05389fe9332c43efcd108d79bc4bc63f">RCC_RTC_HSE_DIV54</a> : HSE Divided by 54 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga59062c10a7f66821a1136159c1e0818a">RCC_RTC_HSE_DIV55</a> : HSE Divided by 55 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga9f7c8e4d1b3f466941e0e4c9b6f7889b">RCC_RTC_HSE_DIV56</a> : HSE Divided by 56 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga6cfeb4c2eca7542f0b66fced68b253c2">RCC_RTC_HSE_DIV57</a> : HSE Divided by 57 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga86e72ce2ecad070c943347ed7f93c102">RCC_RTC_HSE_DIV58</a> : HSE Divided by 58 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga36ed1b8ab8190dc0e896a71077ef33b9">RCC_RTC_HSE_DIV59</a> : HSE Divided by 59 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gac99df699949b53e594324fdba8967da4">RCC_RTC_HSE_DIV60</a> : HSE Divided by 60 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga4b359e80c8883d234ada89a4e547fa9e">RCC_RTC_HSE_DIV61</a> : HSE Divided by 61 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga453d653ab65fbd4b82d9e4583412d504">RCC_RTC_HSE_DIV62</a> : HSE Divided by 62 selected as RTC clock </li>
<li><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gaf70a0f09daf7d3d7d1d265cb012ce032">RCC_RTC_HSE_DIV63</a> : HSE Divided by 63 selected as RTC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04751">4751</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gad40d00ff1c984ebd011ea9f6e7f93c44" name="gad40d00ff1c984ebd011ea9f6e7f93c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40d00ff1c984ebd011ea9f6e7f93c44">&#9670;&#160;</a></span>__HAL_RCC_GET_RTC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RTC_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16919">stm32h563xx.h:16919</a></div></div>
</div><!-- fragment -->
<p>Macro to get the RTC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>returned value can be one of the following: <ul>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a> No clock selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a> LSE selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a> LSI selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga8b28f138cd08896f3e289bc77d34e7df">RCC_RTCCLKSOURCE_HSE_DIVx</a> HSE clock divided by x selected as RTC clock, where x can be between 2 and 63 (x can be retrieved with <a class="el" href="#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER()</a>) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04681">4681</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gac99c2453d9e77c8b457acc0210e754c2" name="gac99c2453d9e77c8b457acc0210e754c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99c2453d9e77c8b457acc0210e754c2">&#9670;&#160;</a></span>__HAL_RCC_GET_SYSCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SYSCLK_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1 &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a>))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga77b737a19000f1d5bb08d813e71e34a8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77b737a19000f1d5bb08d813e71e34a8">RCC_CFGR1_SWS</a></div><div class="ttdeci">#define RCC_CFGR1_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15276">stm32h563xx.h:15276</a></div></div>
</div><!-- fragment -->
<p>Macro to get the clock source used as system clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>RCC_SYSCLKSOURCE_STATUS_CSI: CSI used as system clock.</li>
<li>RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock.</li>
<li>RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock.</li>
<li>RCC_SYSCLKSOURCE_STATUS_PLL1CLK: PLL1P used as system clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04945">4945</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaa3d98648399f15d02645ef84f6ca8e4b" name="gaa3d98648399f15d02645ef84f6ca8e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d98648399f15d02645ef84f6ca8e4b">&#9670;&#160;</a></span>__HAL_RCC_HSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__STATE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span> {                                               \</div>
<div class="line">    if ((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>)                   \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>)             \</div>
<div class="line">    {                                                \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);              \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>);             \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);             \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>)          \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);               \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>);             \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___h_s_e___config.html#ga19567e32d8230a5273f8c0633f371f52">RCC_HSE_BYPASS_DIGITAL</a>)   \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);               \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>);               \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);                \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span>                                             \</div>
<div class="line">    {                                                \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);              \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);             \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a>);             \</div>
<div class="line">    }                                                \</div>
<div class="line">  } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00179">stm32h5xx_hal_rcc.h:179</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga19567e32d8230a5273f8c0633f371f52"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga19567e32d8230a5273f8c0633f371f52">RCC_HSE_BYPASS_DIGITAL</a></div><div class="ttdeci">#define RCC_HSE_BYPASS_DIGITAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00182">stm32h5xx_hal_rcc.h:182</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga5ca515db2d5c4d5bdb9ee3d154df2704"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a></div><div class="ttdeci">#define RCC_HSE_BYPASS</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00181">stm32h5xx_hal_rcc.h:181</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_gabc4f70a44776c557af20496b04d9a9db"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a></div><div class="ttdeci">#define RCC_HSE_ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00180">stm32h5xx_hal_rcc.h:180</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15168">stm32h563xx.h:15168</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15162">stm32h563xx.h:15162</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaef10a79a3f8d1ad7ef6affa51771fdff"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef10a79a3f8d1ad7ef6affa51771fdff">RCC_CR_HSEEXT</a></div><div class="ttdeci">#define RCC_CR_HSEEXT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15174">stm32h563xx.h:15174</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the External High Speed oscillator (HSE). </p>
<dl class="section note"><dt>Note</dt><dd>Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro. User should request a transition to HSE Off first and then HSE On or HSE Bypass. </dd>
<dd>
After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLLs and/or system clock. </dd>
<dd>
HSE state can not be changed if it is used directly or through the PLL1 as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </dd>
<dd>
The HSE is stopped by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the HSE. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a> Turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </li>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a> Turn ON the HSE oscillator. </li>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a> HSE oscillator bypassed with external clock. </li>
<li><a class="el" href="group___r_c_c___h_s_e___config.html#ga19567e32d8230a5273f8c0633f371f52">RCC_HSE_BYPASS_DIGITAL</a> HSE oscillator bypassed with digital external clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04545">4545</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4545</span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)              \</span></div>
<div class="line"><span class="lineno"> 4546</span><span class="preprocessor">  do {                                               \</span></div>
<div class="line"><span class="lineno"> 4547</span><span class="preprocessor">    if ((__STATE__) == RCC_HSE_ON)                   \</span></div>
<div class="line"><span class="lineno"> 4548</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4549</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                \</span></div>
<div class="line"><span class="lineno"> 4550</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4551</span><span class="preprocessor">    else if ((__STATE__) == RCC_HSE_OFF)             \</span></div>
<div class="line"><span class="lineno"> 4552</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4553</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);              \</span></div>
<div class="line"><span class="lineno"> 4554</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEEXT);             \</span></div>
<div class="line"><span class="lineno"> 4555</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);             \</span></div>
<div class="line"><span class="lineno"> 4556</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4557</span><span class="preprocessor">    else if ((__STATE__) == RCC_HSE_BYPASS)          \</span></div>
<div class="line"><span class="lineno"> 4558</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4559</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);               \</span></div>
<div class="line"><span class="lineno"> 4560</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEEXT);             \</span></div>
<div class="line"><span class="lineno"> 4561</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                \</span></div>
<div class="line"><span class="lineno"> 4562</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4563</span><span class="preprocessor">    else if((__STATE__) == RCC_HSE_BYPASS_DIGITAL)   \</span></div>
<div class="line"><span class="lineno"> 4564</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4565</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);               \</span></div>
<div class="line"><span class="lineno"> 4566</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEEXT);               \</span></div>
<div class="line"><span class="lineno"> 4567</span><span class="preprocessor">      SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);                \</span></div>
<div class="line"><span class="lineno"> 4568</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4569</span><span class="preprocessor">    else                                             \</span></div>
<div class="line"><span class="lineno"> 4570</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4571</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);              \</span></div>
<div class="line"><span class="lineno"> 4572</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);             \</span></div>
<div class="line"><span class="lineno"> 4573</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEEXT);             \</span></div>
<div class="line"><span class="lineno"> 4574</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4575</span><span class="preprocessor">  } while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9f9e5af352d51f96b38f0aafcd5ed11b" name="ga9f9e5af352d51f96b38f0aafcd5ed11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9e5af352d51f96b38f0aafcd5ed11b">&#9670;&#160;</a></span>__HAL_RCC_HSECSS_RECOVCLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSECSS_RECOVCLK_CONFIG&#160;&#160;&#160;<a class="el" href="#ga3e665d8b6f33fd9371bb4fff4ce54811">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04976">4976</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga963c000b8bce770c16acb68476919120" name="ga963c000b8bce770c16acb68476919120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963c000b8bce770c16acb68476919120">&#9670;&#160;</a></span>__HAL_RCC_HSI48_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI48_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaca95d519a1d398b417e5ce4b3fd14c51"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a></div><div class="ttdeci">#define RCC_CR_HSI48ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15156">stm32h563xx.h:15156</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04640">4640</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga93d851ecdcd6c910044b0533261945f3" name="ga93d851ecdcd6c910044b0533261945f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d851ecdcd6c910044b0533261945f3">&#9670;&#160;</a></span>__HAL_RCC_HSI48_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI48_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI48 is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
After enabling the HSI48, the application software should wait on HSI48RDY flag to be set indicating that HSI48 clock is stable. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04638">4638</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga74c3b20fdb9a7672c50aa97bb46537b1" name="ga74c3b20fdb9a7672c50aa97bb46537b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c3b20fdb9a7672c50aa97bb46537b1">&#9670;&#160;</a></span>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__HSICALIBRATIONVALUE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;HSICFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>, (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a>)</div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga210c926d535d7c2623293eeaa2d80fa2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga210c926d535d7c2623293eeaa2d80fa2">RCC_HSICFGR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15213">stm32h563xx.h:15213</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4142773cbc937f72e59f77ea1b8128c2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a></div><div class="ttdeci">#define RCC_HSICFGR_HSITRIM</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15215">stm32h563xx.h:15215</a></div></div>
</div><!-- fragment -->
<p>Macro to adjust the Internal High Speed 64MHz oscillator (HSI) calibration value. </p>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__HSICALIBRATIONVALUE__</td><td>specifies the calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT). This parameter must be a number between 0 and 0x7F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04450">4450</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4450</span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) \</span></div>
<div class="line"><span class="lineno"> 4451</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;HSICFGR, RCC_HSICFGR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; RCC_HSICFGR_HSITRIM_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0c0dc8bc0ef58703782f45b4e487c031" name="ga0c0dc8bc0ef58703782f45b4e487c031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0dc8bc0ef58703782f45b4e487c031">&#9670;&#160;</a></span>__HAL_RCC_HSI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15130">stm32h563xx.h:15130</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04440">4440</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga21f9d8b314c3d0f28f9ab8495ed4b999" name="ga21f9d8b314c3d0f28f9ab8495ed4b999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f9d8b314c3d0f28f9ab8495ed4b999">&#9670;&#160;</a></span>__HAL_RCC_HSI_DIVIDER_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_DIVIDER_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__HSIDIV__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> , (uint32_t)(__HSIDIV__))</div>
</div><!-- fragment -->
<p>Macro to configure the Internal High Speed oscillator (HSI). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__HSIDIV__</td><td>specifies the HSI division factor. This parameter can be one of the following values: <ul>
<li>RCC_HSI_DIV1 Divide the HSI oscillator clock by 1 (default after reset) </li>
<li>RCC_HSI_DIV2 Divide the HSI oscillator clock by 2 </li>
<li>RCC_HSI_DIV4 Divide the HSI oscillator clock by 4 </li>
<li>RCC_HSI_DIV8 Divide the HSI oscillator clock by 8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04408">4408</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4408</span><span class="preprocessor">#define __HAL_RCC_HSI_DIVIDER_CONFIG(__HSIDIV__) \</span></div>
<div class="line"><span class="lineno"> 4409</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CR, RCC_CR_HSIDIV , (uint32_t)(__HSIDIV__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaab944f562b53fc74bcc0e4958388fd42" name="gaab944f562b53fc74bcc0e4958388fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab944f562b53fc74bcc0e4958388fd42">&#9670;&#160;</a></span>__HAL_RCC_HSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the Internal High Speed 64MHz oscillator (HSI). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the HSE Clock Security System HSECSS is enabled). </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. This parameter can be: ENABLE or DISABLE. </dd>
<dd>
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04438">4438</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaca5ca4b6c2cbd0e638b4c3b8b71cbc61" name="gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">&#9670;&#160;</a></span>__HAL_RCC_HSISTOP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSISTOP_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15136">stm32h563xx.h:15136</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04464">4464</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gae069a430441e0547d753a7b47feaebd1" name="gae069a430441e0547d753a7b47feaebd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae069a430441e0547d753a7b47feaebd1">&#9670;&#160;</a></span>__HAL_RCC_HSISTOP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSISTOP_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs, LPUART and I2Cs. </p>
<dl class="section note"><dt>Note</dt><dd>Keeping the HSI ON in STOP mode allows to avoid slowing down the communication speed because of the HSI startup time. </dd>
<dd>
The enable of this function has not effect on the HSION bit. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04462">4462</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gae392379f2184e3e299cfe4f31d603ca3" name="gae392379f2184e3e299cfe4f31d603ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae392379f2184e3e299cfe4f31d603ca3">&#9670;&#160;</a></span>__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RCC_STOPKERWUCLK__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4d7c0073d2226461d2011a731c89839">RCC_CFGR1_STOPKERWUCK</a>, (__RCC_STOPKERWUCLK__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa4d7c0073d2226461d2011a731c89839"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4d7c0073d2226461d2011a731c89839">RCC_CFGR1_STOPKERWUCK</a></div><div class="ttdeci">#define RCC_CFGR1_STOPKERWUCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15285">stm32h563xx.h:15285</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the Kernel wake up from stop clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_STOPKERWUCLK__</td><td>specifies the Kernel clock source used after wake up from stop This parameter can be one of the following values: <ul>
<li>RCC_STOP_KERWAKEUPCLOCK_CSI: CSI selected as Kernel clock source </li>
<li>RCC_STOP_KERWAKEUPCLOCK_HSI: HSI selected as Kernel clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04986">4986</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4986</span><span class="preprocessor">#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(__RCC_STOPKERWUCLK__) \</span></div>
<div class="line"><span class="lineno"> 4987</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CFGR1, RCC_CFGR1_STOPKERWUCK, (__RCC_STOPKERWUCLK__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6b2b48f429e347c1c9c469122c64798b" name="ga6b2b48f429e347c1c9c469122c64798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2b48f429e347c1c9c469122c64798b">&#9670;&#160;</a></span>__HAL_RCC_LSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__STATE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span> {                                               \</div>
<div class="line">    if((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>)                    \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);            \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>)              \</div>
<div class="line">    {                                                \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);          \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>);         \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);         \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>)           \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);           \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>);         \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);            \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((__STATE__) == <a class="code hl_define" href="group___r_c_c___l_s_e___config.html#ga7f13967df0904cd7db69530782c9d415">RCC_LSE_BYPASS_DIGITAL</a>)   \</div>
<div class="line">    {                                                \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);           \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>);           \</div>
<div class="line">      SET_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);            \</div>
<div class="line">    }                                                \</div>
<div class="line">    <span class="keywordflow">else</span>                                             \</div>
<div class="line">    {                                                \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);          \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);         \</div>
<div class="line">      CLEAR_BIT(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a>);         \</div>
<div class="line">    }                                                \</div>
<div class="line">  } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00190">stm32h5xx_hal_rcc.h:190</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_ga7f13967df0904cd7db69530782c9d415"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#ga7f13967df0904cd7db69530782c9d415">RCC_LSE_BYPASS_DIGITAL</a></div><div class="ttdeci">#define RCC_LSE_BYPASS_DIGITAL</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00193">stm32h5xx_hal_rcc.h:193</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gaad580157edbae878edbcc83c5a68e767"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a></div><div class="ttdeci">#define RCC_LSE_BYPASS</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00192">stm32h5xx_hal_rcc.h:192</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l00191">stm32h5xx_hal_rcc.h:191</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16896">stm32h563xx.h:16896</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16902">stm32h563xx.h:16902</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafa519f87b5b72c8a0efbba8d58ddc59d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa519f87b5b72c8a0efbba8d58ddc59d">RCC_BDCR_LSEEXT</a></div><div class="ttdeci">#define RCC_BDCR_LSEEXT</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16916">stm32h563xx.h:16916</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the External Low Speed oscillator (LSE). </p>
<dl class="section note"><dt>Note</dt><dd>Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. User should request a transition to LSE Off first and then LSE On or LSE Bypass. </dd>
<dd>
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using <a class="el" href="group___p_w_r___exported___functions___group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess()</a> function before to configure the LSE (to be done once after reset). </dd>
<dd>
After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the LSE. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a> Turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </li>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a> Turn ON the LSE oscillator. </li>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a> LSE oscillator bypassed with external clock. </li>
<li><a class="el" href="group___r_c_c___l_s_e___config.html#ga7f13967df0904cd7db69530782c9d415">RCC_LSE_BYPASS_DIGITAL</a> LSE oscillator bypassed with external digital clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04599">4599</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4599</span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__) \</span></div>
<div class="line"><span class="lineno"> 4600</span><span class="preprocessor">  do {                                               \</span></div>
<div class="line"><span class="lineno"> 4601</span><span class="preprocessor">    if((__STATE__) == RCC_LSE_ON)                    \</span></div>
<div class="line"><span class="lineno"> 4602</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4603</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);            \</span></div>
<div class="line"><span class="lineno"> 4604</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4605</span><span class="preprocessor">    else if((__STATE__) == RCC_LSE_OFF)              \</span></div>
<div class="line"><span class="lineno"> 4606</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4607</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);          \</span></div>
<div class="line"><span class="lineno"> 4608</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEEXT);         \</span></div>
<div class="line"><span class="lineno"> 4609</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);         \</span></div>
<div class="line"><span class="lineno"> 4610</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4611</span><span class="preprocessor">    else if((__STATE__) == RCC_LSE_BYPASS)           \</span></div>
<div class="line"><span class="lineno"> 4612</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4613</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);           \</span></div>
<div class="line"><span class="lineno"> 4614</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEEXT);         \</span></div>
<div class="line"><span class="lineno"> 4615</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);            \</span></div>
<div class="line"><span class="lineno"> 4616</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4617</span><span class="preprocessor">    else if((__STATE__) == RCC_LSE_BYPASS_DIGITAL)   \</span></div>
<div class="line"><span class="lineno"> 4618</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4619</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);           \</span></div>
<div class="line"><span class="lineno"> 4620</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEEXT);           \</span></div>
<div class="line"><span class="lineno"> 4621</span><span class="preprocessor">      SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);            \</span></div>
<div class="line"><span class="lineno"> 4622</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4623</span><span class="preprocessor">    else                                             \</span></div>
<div class="line"><span class="lineno"> 4624</span><span class="preprocessor">    {                                                \</span></div>
<div class="line"><span class="lineno"> 4625</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);          \</span></div>
<div class="line"><span class="lineno"> 4626</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);         \</span></div>
<div class="line"><span class="lineno"> 4627</span><span class="preprocessor">      CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEEXT);         \</span></div>
<div class="line"><span class="lineno"> 4628</span><span class="preprocessor">    }                                                \</span></div>
<div class="line"><span class="lineno"> 4629</span><span class="preprocessor">  } while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad6731530ebbbcc0696e9bd94eb0d2724" name="gad6731530ebbbcc0696e9bd94eb0d2724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6731530ebbbcc0696e9bd94eb0d2724">&#9670;&#160;</a></span>__HAL_RCC_LSEDRIVE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSEDRIVE_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__LSEDRIVE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, (uint32_t)(__LSEDRIVE__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16905">stm32h563xx.h:16905</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the External Low Speed oscillator (LSE) drive capability. </p>
<dl class="section note"><dt>Note</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable the write access using <a class="el" href="group___p_w_r___exported___functions___group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess()</a> function before to configure the LSE (to be done once after reset). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LSEDRIVE__</td><td>specifies the new state of the LSE drive capability. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a> LSE oscillator low drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a> LSE oscillator medium low drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a> LSE oscillator medium high drive capability. </li>
<li><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a> LSE oscillator high drive capability. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04961">4961</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4961</span><span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \</span></div>
<div class="line"><span class="lineno"> 4962</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4f96095bb4acda60b7f66d5d927da181" name="ga4f96095bb4acda60b7f66d5d927da181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f96095bb4acda60b7f66d5d927da181">&#9670;&#160;</a></span>__HAL_RCC_LSI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4fd834a1aa8d1727b9a59b0967db4c71"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a></div><div class="ttdeci">#define RCC_BDCR_LSION</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16936">stm32h563xx.h:16936</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04522">4522</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga560de8b8991db4a296de878a7a8aa58b" name="ga560de8b8991db4a296de878a7a8aa58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560de8b8991db4a296de878a7a8aa58b">&#9670;&#160;</a></span>__HAL_RCC_LSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd834a1aa8d1727b9a59b0967db4c71">RCC_BDCR_LSION</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd>
<dd>
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04520">4520</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga90644d3a9e0d554d149df404f55a22e3" name="ga90644d3a9e0d554d149df404f55a22e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90644d3a9e0d554d149df404f55a22e3">&#9670;&#160;</a></span>__HAL_RCC_PLL1_CLKOUT_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_CLKOUT_DISABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, (__PLL1_CLOCKOUT__))</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04779">4779</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gaba02b92cf01e78dbbffc90cf334ab7bf" name="gaba02b92cf01e78dbbffc90cf334ab7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba02b92cf01e78dbbffc90cf334ab7bf">&#9670;&#160;</a></span>__HAL_RCC_PLL1_CLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_CLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, (__PLL1_CLOCKOUT__))</div>
</div><!-- fragment -->
<p>Enables or disables each clock output (PLL1P_CLK, PLL1Q_CLK, PLL1R_CLK) </p>
<dl class="section note"><dt>Note</dt><dd>Enabling/disabling Those Clocks can be any time without the need to stop the PLL1, (except the ck_pll_p of the System PLL that cannot be stopped if used as System Clock. This is mainly used to save Power. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1_CLOCKOUT__</td><td>specifies the PLL clock to be outputted This parameter can be one of the following values: <ul>
<li>RCC_PLL1_DIVP: This Clock is used to generate the high speed system clock (up to 250MHz) </li>
<li>RCC_PLL1_DIVQ: This Clock is used to generate the clock for USB (48 MHz), RNG (&lt;=48 MHz), OCTOSPI, SPI, SAI and Ethernet </li>
<li>RCC_PLL1_DIVR: This Clock is used to generate an accurate clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04777">4777</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga9641c457d61621d139e5b15db2940396" name="ga9641c457d61621d139e5b15db2940396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9641c457d61621d139e5b15db2940396">&#9670;&#160;</a></span>__HAL_RCC_PLL1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1SOURCE__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1M__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1N__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1P__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1Q__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1R__</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span>{ <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>), \</div>
<div class="line">                   ((__PLL1SOURCE__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab2dbb5814d2f344dc7ca2be226dfdfe8">RCC_PLL1CFGR_PLL1SRC_Pos</a>) | ((__PLL1M__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>));\</div>
<div class="line">    WRITE_REG(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR , ( (((__PLL1N__) - 1U ) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a>) | \</div>
<div class="line">                                ((((__PLL1P__) - 1U ) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a>) | \</div>
<div class="line">                                ((((__PLL1Q__) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8f815dba7fe183e56ae5c8a2522c666">RCC_PLL1DIVR_PLL1Q_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92c12aae2e3f12df299f0c92f726c80">RCC_PLL1DIVR_PLL1Q</a>) | \</div>
<div class="line">                                ((((__PLL1R__) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad37c14f09d533374c72b228ee4fc7fd2">RCC_PLL1DIVR_PLL1R_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace574a0fa6919a355898e1f597d49818">RCC_PLL1DIVR_PLL1R</a>))); \</div>
<div class="line">  } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab2dbb5814d2f344dc7ca2be226dfdfe8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab2dbb5814d2f344dc7ca2be226dfdfe8">RCC_PLL1CFGR_PLL1SRC_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1SRC_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15389">stm32h563xx.h:15389</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab87299e27d68d23a8ce1610ba941c590"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15405">stm32h563xx.h:15405</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabb9b79699cf94f812bb31b07ac3c98c7"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15407">stm32h563xx.h:15407</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc283f8fbbbeb86068cc47c1fcaca55a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc283f8fbbbeb86068cc47c1fcaca55a">RCC_PLL1DIVR_PLL1P_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15509">stm32h563xx.h:15509</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac8f815dba7fe183e56ae5c8a2522c666"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8f815dba7fe183e56ae5c8a2522c666">RCC_PLL1DIVR_PLL1Q_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1Q_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15519">stm32h563xx.h:15519</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gace574a0fa6919a355898e1f597d49818"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gace574a0fa6919a355898e1f597d49818">RCC_PLL1DIVR_PLL1R</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1R</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15531">stm32h563xx.h:15531</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad37c14f09d533374c72b228ee4fc7fd2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad37c14f09d533374c72b228ee4fc7fd2">RCC_PLL1DIVR_PLL1R_Pos</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1R_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15529">stm32h563xx.h:15529</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae8ae798c4e3966aabdec864c0f5eabc2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ae798c4e3966aabdec864c0f5eabc2">RCC_PLL1DIVR_PLL1N</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15499">stm32h563xx.h:15499</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae92c12aae2e3f12df299f0c92f726c80"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae92c12aae2e3f12df299f0c92f726c80">RCC_PLL1DIVR_PLL1Q</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1Q</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15521">stm32h563xx.h:15521</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf5e81be40168813d17dd276a95a1804c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5e81be40168813d17dd276a95a1804c">RCC_PLL1DIVR_PLL1P</a></div><div class="ttdeci">#define RCC_PLL1DIVR_PLL1P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15511">stm32h563xx.h:15511</a></div></div>
</div><!-- fragment -->
<p>Macro to configures the main PLL (PLL1) clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL1 is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1SOURCE__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLL1_SOURCE_CSI: CSI oscillator clock selected as PLL1 clock entry </li>
<li>RCC_PLL1_SOURCE_HSI: HSI oscillator clock selected as PLL1 clock entry </li>
<li>RCC_PLL1_SOURCE_HSE: HSE oscillator clock selected as PLL1 clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This clock source (<b>PLL1SOURCE</b>) is the clock source for PLL1 (main PLL) and is different from PLL2 &amp; PLL3 clock sources.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1M__</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between 1 and 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLL1M parameter correctly to ensure that the VCO input frequency ranges from 1 to 16 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1N__</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 4 and 512. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLL1N parameter correctly to ensure that the VCO output frequency is between 150 and 420 MHz (when in medium VCO range) or between 192 and 836 MHZ (when in wide VCO range)</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1P__</td><td>specifies the division factor for system clock. This parameter must be a number between 2 and 128 (where odd numbers not allowed)</td></tr>
    <tr><td class="paramname">__PLL1Q__</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
    <tr><td class="paramname">__PLL1R__</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04836">4836</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4836</span><span class="preprocessor">#define __HAL_RCC_PLL1_CONFIG(__PLL1SOURCE__, __PLL1M__, __PLL1N__, __PLL1P__, __PLL1Q__, __PLL1R__) \</span></div>
<div class="line"><span class="lineno"> 4837</span><span class="preprocessor">  do{ MODIFY_REG(RCC-&gt;PLL1CFGR, (RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1M), \</span></div>
<div class="line"><span class="lineno"> 4838</span><span class="preprocessor">                   ((__PLL1SOURCE__) &lt;&lt; RCC_PLL1CFGR_PLL1SRC_Pos) | ((__PLL1M__) &lt;&lt; RCC_PLL1CFGR_PLL1M_Pos));\</span></div>
<div class="line"><span class="lineno"> 4839</span><span class="preprocessor">    WRITE_REG(RCC-&gt;PLL1DIVR , ( (((__PLL1N__) - 1U ) &amp; RCC_PLL1DIVR_PLL1N) | \</span></div>
<div class="line"><span class="lineno"> 4840</span><span class="preprocessor">                                ((((__PLL1P__) - 1U ) &lt;&lt; RCC_PLL1DIVR_PLL1P_Pos) &amp; RCC_PLL1DIVR_PLL1P) | \</span></div>
<div class="line"><span class="lineno"> 4841</span><span class="preprocessor">                                ((((__PLL1Q__) - 1U) &lt;&lt; RCC_PLL1DIVR_PLL1Q_Pos) &amp; RCC_PLL1DIVR_PLL1Q) | \</span></div>
<div class="line"><span class="lineno"> 4842</span><span class="preprocessor">                                ((((__PLL1R__) - 1U) &lt;&lt; RCC_PLL1DIVR_PLL1R_Pos) &amp; RCC_PLL1DIVR_PLL1R))); \</span></div>
<div class="line"><span class="lineno"> 4843</span><span class="preprocessor">  } while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga68fb612ead2e803ebeede2ca1ef30af0" name="ga68fb612ead2e803ebeede2ca1ef30af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68fb612ead2e803ebeede2ca1ef30af0">&#9670;&#160;</a></span>__HAL_RCC_PLL1_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4cad9a81f5c5544f46c742ae1aa64ae2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a></div><div class="ttdeci">#define RCC_CR_PLL1ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15177">stm32h563xx.h:15177</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04761">4761</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga415f8454136b154454bd61ff293c7a58" name="ga415f8454136b154454bd61ff293c7a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga415f8454136b154454bd61ff293c7a58">&#9670;&#160;</a></span>__HAL_RCC_PLL1_DIVM_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_DIVM_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1M__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb9b79699cf94f812bb31b07ac3c98c7">RCC_PLL1CFGR_PLL1M</a>, (__PLL1M__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab87299e27d68d23a8ce1610ba941c590">RCC_PLL1CFGR_PLL1M_Pos</a>)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL1 input clock division factor M. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL1 is disabled. </dd>
<dd>
PLL1 clock source is common with the main PLL (configured through <a class="el" href="#ga9641c457d61621d139e5b15db2940396" title="Macro to configures the main PLL (PLL1) clock source, multiplication and division factors.">__HAL_RCC_PLL1_CONFIG()</a> macro)</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1M__</td><td>specifies the division factor for PLL1 clock. This parameter must be a number between Min_Data = 1 and Max_Data = 63. In order to save power when PLL1 is not used, the value of PLL1M must be set to 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04869">4869</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4869</span><span class="preprocessor">#define __HAL_RCC_PLL1_DIVM_CONFIG(__PLL1M__) \</span></div>
<div class="line"><span class="lineno"> 4870</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL1CFGR, RCC_PLL1CFGR_PLL1M, (__PLL1M__) &lt;&lt; RCC_PLL1CFGR_PLL1M_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2934b9f4c0bd2f6a38c5e50d99578a54" name="ga2934b9f4c0bd2f6a38c5e50d99578a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2934b9f4c0bd2f6a38c5e50d99578a54">&#9670;&#160;</a></span>__HAL_RCC_PLL1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04760">4760</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="gab262c1b675f9d431fefecb6bb9358614" name="gab262c1b675f9d431fefecb6bb9358614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab262c1b675f9d431fefecb6bb9358614">&#9670;&#160;</a></span>__HAL_RCC_PLL1_FRACN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_FRACN_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1FRACN__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                              <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR, \</div>
<div class="line">                                                              (uint32_t)(__PLL1FRACN__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a>)</div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga60100d98519c9b0da318d157a16c98db"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60100d98519c9b0da318d157a16c98db">RCC_PLL1FRACR_PLL1FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL1FRACR_PLL1FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15541">stm32h563xx.h:15541</a></div></div>
</div><!-- fragment -->
<p>Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1FRACN__</td><td>specifies Fractional Part Of The Multiplication Factor for PLL1 VCO It should be a value between 0 and 8191 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Warning: The software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is: 192 to 836 MHz if PLL1VCOSEL = 0 150 to 420 MHz if PLL1VCOSEL = 1.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04887">4887</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4887</span><span class="preprocessor">#define  __HAL_RCC_PLL1_FRACN_CONFIG(__PLL1FRACN__) WRITE_REG(RCC-&gt;PLL1FRACR, \</span></div>
<div class="line"><span class="lineno"> 4888</span><span class="preprocessor">                                                              (uint32_t)(__PLL1FRACN__) &lt;&lt; RCC_PLL1FRACR_PLL1FRACN_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac6d5bad1493a69b3e40e5dad495643a6" name="gac6d5bad1493a69b3e40e5dad495643a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d5bad1493a69b3e40e5dad495643a6">&#9670;&#160;</a></span>__HAL_RCC_PLL1_FRACN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_FRACN_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga606f624d5e1fb8bece7c9db829c4718a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15401">stm32h563xx.h:15401</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04800">4800</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga74a5a149f6c3f796c9f0078c5525a12c" name="ga74a5a149f6c3f796c9f0078c5525a12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74a5a149f6c3f796c9f0078c5525a12c">&#9670;&#160;</a></span>__HAL_RCC_PLL1_FRACN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_FRACN_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga606f624d5e1fb8bece7c9db829c4718a">RCC_PLL1CFGR_PLL1FRACEN</a>)</div>
</div><!-- fragment -->
<p>Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO. </p>
<dl class="section note"><dt>Note</dt><dd>Enabling/disabling Fractional Part can be any time without the need to stop the PLL1 </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04798">4798</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>

</div>
</div>
<a id="ga56f9160f055ccf6ed9d76b2cb02276cd" name="ga56f9160f055ccf6ed9d76b2cb02276cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f9160f055ccf6ed9d76b2cb02276cd">&#9670;&#160;</a></span>__HAL_RCC_PLL1_PLLSOURCE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_PLLSOURCE_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1SOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd2b3b410f2d258b08357e781a95cc58">RCC_PLL1CFGR_PLL1SRC</a>, (__PLL1SOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the PLL1 clock source. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when PLL1 is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1SOURCE__</td><td>specifies the PLL1 entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLL1_SOURCE_CSI: CSI oscillator clock selected as PLL1 clock entry </li>
<li>RCC_PLL1_SOURCE_HSI: HSI oscillator clock selected as PLL1 clock entry </li>
<li>RCC_PLL1_SOURCE_HSE: HSE oscillator clock selected as PLL1 clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04854">4854</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4854</span><span class="preprocessor">#define __HAL_RCC_PLL1_PLLSOURCE_CONFIG(__PLL1SOURCE__) \</span></div>
<div class="line"><span class="lineno"> 4855</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, (__PLL1SOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga083c244e089f6f2967ec8b21a972c7b3" name="ga083c244e089f6f2967ec8b21a972c7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga083c244e089f6f2967ec8b21a972c7b3">&#9670;&#160;</a></span>__HAL_RCC_PLL1_VCIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_VCIRANGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL1VCIRange__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0c241242054b17b52be700f74ccc6bf">RCC_PLL1CFGR_PLL1RGE</a>, (__PLL1VCIRange__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad0c241242054b17b52be700f74ccc6bf"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0c241242054b17b52be700f74ccc6bf">RCC_PLL1CFGR_PLL1RGE</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1RGE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15396">stm32h563xx.h:15396</a></div></div>
</div><!-- fragment -->
<p>Macro to select the PLL1 reference frequency range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL1VCIRange__</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL1_VCIRANGE_0: Range frequency is between 1 and 2 MHz </li>
<li>RCC_PLL1_VCIRANGE_1: Range frequency is between 2 and 4 MHz </li>
<li>RCC_PLL1_VCIRANGE_2: Range frequency is between 4 and 8 MHz </li>
<li>RCC_PLL1_VCIRANGE_3: Range frequency is between 8 and 16 MHz </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04899">4899</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4899</span><span class="preprocessor">#define __HAL_RCC_PLL1_VCIRANGE(__PLL1VCIRange__) \</span></div>
<div class="line"><span class="lineno"> 4900</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL1CFGR, RCC_PLL1CFGR_PLL1RGE, (__PLL1VCIRange__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad7ec0c503cca98c26f1028c5506c31f2" name="gad7ec0c503cca98c26f1028c5506c31f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ec0c503cca98c26f1028c5506c31f2">&#9670;&#160;</a></span>__HAL_RCC_PLL1_VCORANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL1_VCORANGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RCC_PLL1VCORange__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc492fb928d2361195fef9875a54aed8">RCC_PLL1CFGR_PLL1VCOSEL</a>, (__RCC_PLL1VCORange__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc492fb928d2361195fef9875a54aed8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc492fb928d2361195fef9875a54aed8">RCC_PLL1CFGR_PLL1VCOSEL</a></div><div class="ttdeci">#define RCC_PLL1CFGR_PLL1VCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15404">stm32h563xx.h:15404</a></div></div>
</div><!-- fragment -->
<p>Macro to select the PLL1 reference frequency range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_PLL1VCORange__</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL1_VCORANGE_WIDE: Range frequency is between 192 and 836 MHz </li>
<li>RCC_PLL1_VCORANGE_MEDIUM: Range frequency is between 150 and 420 MHz</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04911">4911</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4911</span><span class="preprocessor">#define __HAL_RCC_PLL1_VCORANGE(__RCC_PLL1VCORange__) \</span></div>
<div class="line"><span class="lineno"> 4912</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL1CFGR, RCC_PLL1CFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7e10e306e7d9f3cd59d30dcb2c9cf61d" name="ga7e10e306e7d9f3cd59d30dcb2c9cf61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">&#9670;&#160;</a></span>__HAL_RCC_RTC_CLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RTCCLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  (((__RTCCLKSource__) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>) == <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>) ?    \</div>
<div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a>, \</div>
<div class="line">             (((__RTCCLKSource__) &amp; 0xFFFFCFFU) &gt;&gt; 4)) : <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02e57641137ca9a8567fb0951509ccc1">RCC_CFGR1_RTCPRE</a>)</div>
</div><!-- fragment -->
<p>Macros to configure the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it cannot be changed unless the Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RTCCLKSource__</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a> LSE selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a> LSI selected as RTC clock. </li>
<li><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga8b28f138cd08896f3e289bc77d34e7df">RCC_RTCCLKSOURCE_HSE_DIVx</a> HSE clock divided by x selected as RTC clock, where x can be between 2 and 63 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </dd></dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04663">4663</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4663</span><span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</span></div>
<div class="line"><span class="lineno"> 4664</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CFGR1, RCC_CFGR1_RTCPRE, \</span></div>
<div class="line"><span class="lineno"> 4665</span><span class="preprocessor">             (((__RTCCLKSource__) &amp; 0xFFFFCFFU) &gt;&gt; 4)) : CLEAR_BIT(RCC-&gt;CFGR1, RCC_CFGR1_RTCPRE)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2b1e5349631886f29040d7a31c002718" name="ga2b1e5349631886f29040d7a31c002718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1e5349631886f29040d7a31c002718">&#9670;&#160;</a></span>__HAL_RCC_RTC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RTCCLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    <span class="keywordflow">do</span> { <a class="code hl_define" href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__);     \</div>
<div class="line">                                                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp;= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe30dbd38f6456990ee641648bc05d40">~RCC_BDCR_RTCSEL</a>;                    \</div>
<div class="line">                                                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFFU);  \</div>
<div class="line">                                                   } <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><div class="ttname"><a href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a></div><div class="ttdeci">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)</div><div class="ttdoc">Macros to configure the RTC clock (RTCCLK).</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__rcc_8h_source.html#l04663">stm32h5xx_hal_rcc.h:4663</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04667">4667</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4667</span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);     \</span></div>
<div class="line"><span class="lineno"> 4668</span><span class="preprocessor">                                                    RCC-&gt;BDCR &amp;= ~RCC_BDCR_RTCSEL;                    \</span></div>
<div class="line"><span class="lineno"> 4669</span><span class="preprocessor">                                                    RCC-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFFU);  \</span></div>
<div class="line"><span class="lineno"> 4670</span><span class="preprocessor">                                                   } while (0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa29be28740b3d480e83efbc2e695c1b8" name="gaa29be28740b3d480e83efbc2e695c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa29be28740b3d480e83efbc2e695c1b8">&#9670;&#160;</a></span>__HAL_RCC_SYSCLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__SYSCLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35af06f9dca60050f10f36393378b6e4">RCC_CFGR1_SW</a>, (__SYSCLKSOURCE__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga35af06f9dca60050f10f36393378b6e4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35af06f9dca60050f10f36393378b6e4">RCC_CFGR1_SW</a></div><div class="ttdeci">#define RCC_CFGR1_SW</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15269">stm32h563xx.h:15269</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the system clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__SYSCLKSOURCE__</td><td>specifies the system clock source. This parameter can be one of the following values:<ul>
<li>RCC_SYSCLKSOURCE_CSI: CSI oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_PLL1CLK: PLL1P output is used as system clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04934">4934</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4934</span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 4935</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CFGR1, RCC_CFGR1_SW, (__SYSCLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3e665d8b6f33fd9371bb4fff4ce54811" name="ga3e665d8b6f33fd9371bb4fff4ce54811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e665d8b6f33fd9371bb4fff4ce54811">&#9670;&#160;</a></span>__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__STOPWUCLK__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1d91309067db45e32549726209e4f76">RCC_CFGR1_STOPWUCK</a>, (__STOPWUCLK__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa1d91309067db45e32549726209e4f76"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1d91309067db45e32549726209e4f76">RCC_CFGR1_STOPWUCK</a></div><div class="ttdeci">#define RCC_CFGR1_STOPWUCK</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15282">stm32h563xx.h:15282</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the wake up from stop clock. </p>
<dl class="section note"><dt>Note</dt><dd>The configured clock is also used as emergency clock for the Clock Security System on HSE (HSECSS). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STOPWUCLK__</td><td>specifies the clock source used after wake up from stop. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___stop___wake_up_clock.html#ga7230033023839d06ad8cad89ea60a6c9">RCC_STOP_WAKEUPCLOCK_HSI</a> HSI selected as system clock source </li>
<li><a class="el" href="group___r_c_c___stop___wake_up_clock.html#ga54baa4a0d92868148772c6d54d9bc19f">RCC_STOP_WAKEUPCLOCK_CSI</a> CSI selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc_8h_source.html#l04973">4973</a> of file <a class="el" href="stm32h5xx__hal__rcc_8h_source.html">stm32h5xx_hal_rcc.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 4973</span><span class="preprocessor">#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__STOPWUCLK__) \</span></div>
<div class="line"><span class="lineno"> 4974</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CFGR1, RCC_CFGR1_STOPWUCK, (__STOPWUCLK__))</span></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
