{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744392095174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744392095181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 19:21:33 2025 " "Processing started: Fri Apr 11 19:21:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744392095181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392095181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_bcom_DE2_115 -c test_bcom_DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_bcom_DE2_115 -c test_bcom_DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392095181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744392095641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744392095641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/top_test_bcom_de2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/top_test_bcom_de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_test_bcom_DE2_115 " "Found entity 1: top_test_bcom_DE2_115" {  } { { "../src/top_test_bcom_DE2_115.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/top_test_bcom_DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_rs232.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_rs232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_rs232 " "Found entity 1: bcom_rs232" {  } { { "../src/bcom_rs232.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_rs232.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf_regs " "Found entity 1: bcom_conf_regs" {  } { { "../src/bcom_conf_regs.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_regs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcom_conf_fsms_wr.sv(51) " "Verilog HDL information at bcom_conf_fsms_wr.sv(51): always construct contains both blocking and non-blocking assignments" {  } { { "../src/bcom_conf_fsms_wr.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_wr.sv" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744392101125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf_fsms_wr " "Found entity 1: bcom_conf_fsms_wr" {  } { { "../src/bcom_conf_fsms_wr.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_wr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcom_conf_fsms_rd.sv(52) " "Verilog HDL information at bcom_conf_fsms_rd.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "../src/bcom_conf_fsms_rd.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_rd.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744392101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf_fsms_rd " "Found entity 1: bcom_conf_fsms_rd" {  } { { "../src/bcom_conf_fsms_rd.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf_fsms_main " "Found entity 1: bcom_conf_fsms_main" {  } { { "../src/bcom_conf_fsms_main.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf_fsms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf_fsms " "Found entity 1: bcom_conf_fsms" {  } { { "../src/bcom_conf_fsms.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom_conf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom_conf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom_conf " "Found entity 1: bcom_conf" {  } { { "../src/bcom_conf.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica5/p5/src/bcom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica5/p5/src/bcom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcom " "Found entity 1: bcom" {  } { { "../src/bcom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_test " "Found entity 1: PLL_test" {  } { { "ips/PLL_test.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/ips/PLL_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392101219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392101219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test_bcom_DE2_115 " "Elaborating entity \"top_test_bcom_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744392101266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom bcom:INST1 " "Elaborating entity \"bcom\" for hierarchy \"bcom:INST1\"" {  } { { "../src/top_test_bcom_DE2_115.sv" "INST1" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/top_test_bcom_DE2_115.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_rs232 bcom:INST1\|bcom_rs232:C1 " "Elaborating entity \"bcom_rs232\" for hierarchy \"bcom:INST1\|bcom_rs232:C1\"" {  } { { "../src/bcom.sv" "C1" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bcom_rs232.sv(102) " "Verilog HDL assignment warning at bcom_rs232.sv(102): truncated value with size 32 to match size of target (3)" {  } { { "../src/bcom_rs232.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_rs232.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744392101503 "|top_test_bcom_DE2_115|bcom:INST1|bcom_rs232:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf bcom:INST1\|bcom_conf:C2 " "Elaborating entity \"bcom_conf\" for hierarchy \"bcom:INST1\|bcom_conf:C2\"" {  } { { "../src/bcom.sv" "C2" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf_regs bcom:INST1\|bcom_conf:C2\|bcom_conf_regs:C2 " "Elaborating entity \"bcom_conf_regs\" for hierarchy \"bcom:INST1\|bcom_conf:C2\|bcom_conf_regs:C2\"" {  } { { "../src/bcom_conf.sv" "C2" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf_fsms bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3 " "Elaborating entity \"bcom_conf_fsms\" for hierarchy \"bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\"" {  } { { "../src/bcom_conf.sv" "C3" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf_fsms_main bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_main:C1 " "Elaborating entity \"bcom_conf_fsms_main\" for hierarchy \"bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_main:C1\"" {  } { { "../src/bcom_conf_fsms.sv" "C1" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392101946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf_fsms_wr bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_wr:C2 " "Elaborating entity \"bcom_conf_fsms_wr\" for hierarchy \"bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_wr:C2\"" {  } { { "../src/bcom_conf_fsms.sv" "C2" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcom_conf_fsms_wr.sv(58) " "Verilog HDL assignment warning at bcom_conf_fsms_wr.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "../src/bcom_conf_fsms_wr.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_wr.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744392102066 "|top_test_bcom_DE2_115|bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_wr:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcom_conf_fsms_rd bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_rd:C3 " "Elaborating entity \"bcom_conf_fsms_rd\" for hierarchy \"bcom:INST1\|bcom_conf:C2\|bcom_conf_fsms:C3\|bcom_conf_fsms_rd:C3\"" {  } { { "../src/bcom_conf_fsms.sv" "C3" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcom_conf_fsms_rd.sv(59) " "Verilog HDL assignment warning at bcom_conf_fsms_rd.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "../src/bcom_conf_fsms_rd.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/bcom_conf_fsms_rd.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744392102170 "|top_test_bcom_DE2_115|bcom:INST1|bcom_conf:C2|bcom_conf_fsms:C3|bcom_conf_fsms_rd:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_test PLL_test:PLL_test_inst " "Elaborating entity \"PLL_test\" for hierarchy \"PLL_test:PLL_test_inst\"" {  } { { "../src/top_test_bcom_DE2_115.sv" "PLL_test_inst" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/top_test_bcom_DE2_115.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_test:PLL_test_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_test:PLL_test_inst\|altpll:altpll_component\"" {  } { { "ips/PLL_test.v" "altpll_component" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/ips/PLL_test.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_test:PLL_test_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_test:PLL_test_inst\|altpll:altpll_component\"" {  } { { "ips/PLL_test.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/ips/PLL_test.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_test:PLL_test_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_test:PLL_test_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 144 " "Parameter \"clk0_multiply_by\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744392102605 ""}  } { { "ips/PLL_test.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/ips/PLL_test.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744392102605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_test_altpll " "Found entity 1: PLL_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744392102665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392102665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_test_altpll PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated " "Elaborating entity \"PLL_test_altpll\" for hierarchy \"PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392102665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744392103878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744392104272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/output_files/test_bcom_DE2_115.map.smsg " "Generated suppressed messages file W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/output_files/test_bcom_DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392104383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744392105081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744392105081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744392105842 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744392105842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "442 " "Implemented 442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744392105842 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1744392105842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744392105842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744392106095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 19:21:46 2025 " "Processing ended: Fri Apr 11 19:21:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744392106095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744392106095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744392106095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744392106095 ""}
