Design files without interface for compatibility with Icarus Verilog