
PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac5c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800ae48  0800ae48  0001ae48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b2d0  0800b2d0  000209d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b2d0  0800b2d0  0001b2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b2d8  0800b2d8  000209d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b2d8  0800b2d8  0001b2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b2e0  0800b2e0  0001b2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009d0  20000000  0800b2e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  200009d0  0800bcb4  000209d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ea0  0800bcb4  00020ea0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de27  00000000  00000000  000209f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002753  00000000  00000000  0002e820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00030f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  00031e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b34  00000000  00000000  00032ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011002  00000000  00000000  0004c6dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a02d  00000000  00000000  0005d6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f770b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005084  00000000  00000000  000f775c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200009d0 	.word	0x200009d0
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ae2c 	.word	0x0800ae2c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200009d4 	.word	0x200009d4
 8000224:	0800ae2c 	.word	0x0800ae2c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_frsub>:
 8000c00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c04:	e002      	b.n	8000c0c <__addsf3>
 8000c06:	bf00      	nop

08000c08 <__aeabi_fsub>:
 8000c08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c0c <__addsf3>:
 8000c0c:	0042      	lsls	r2, r0, #1
 8000c0e:	bf1f      	itttt	ne
 8000c10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c14:	ea92 0f03 	teqne	r2, r3
 8000c18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c20:	d06a      	beq.n	8000cf8 <__addsf3+0xec>
 8000c22:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c2a:	bfc1      	itttt	gt
 8000c2c:	18d2      	addgt	r2, r2, r3
 8000c2e:	4041      	eorgt	r1, r0
 8000c30:	4048      	eorgt	r0, r1
 8000c32:	4041      	eorgt	r1, r0
 8000c34:	bfb8      	it	lt
 8000c36:	425b      	neglt	r3, r3
 8000c38:	2b19      	cmp	r3, #25
 8000c3a:	bf88      	it	hi
 8000c3c:	4770      	bxhi	lr
 8000c3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4240      	negne	r0, r0
 8000c4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c5a:	bf18      	it	ne
 8000c5c:	4249      	negne	r1, r1
 8000c5e:	ea92 0f03 	teq	r2, r3
 8000c62:	d03f      	beq.n	8000ce4 <__addsf3+0xd8>
 8000c64:	f1a2 0201 	sub.w	r2, r2, #1
 8000c68:	fa41 fc03 	asr.w	ip, r1, r3
 8000c6c:	eb10 000c 	adds.w	r0, r0, ip
 8000c70:	f1c3 0320 	rsb	r3, r3, #32
 8000c74:	fa01 f103 	lsl.w	r1, r1, r3
 8000c78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7c:	d502      	bpl.n	8000c84 <__addsf3+0x78>
 8000c7e:	4249      	negs	r1, r1
 8000c80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c88:	d313      	bcc.n	8000cb2 <__addsf3+0xa6>
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d306      	bcc.n	8000c9e <__addsf3+0x92>
 8000c90:	0840      	lsrs	r0, r0, #1
 8000c92:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c96:	f102 0201 	add.w	r2, r2, #1
 8000c9a:	2afe      	cmp	r2, #254	; 0xfe
 8000c9c:	d251      	bcs.n	8000d42 <__addsf3+0x136>
 8000c9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	ea40 0003 	orr.w	r0, r0, r3
 8000cb0:	4770      	bx	lr
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	eb40 0000 	adc.w	r0, r0, r0
 8000cb8:	3a01      	subs	r2, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cc0:	d2ed      	bcs.n	8000c9e <__addsf3+0x92>
 8000cc2:	fab0 fc80 	clz	ip, r0
 8000cc6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cca:	ebb2 020c 	subs.w	r2, r2, ip
 8000cce:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cd2:	bfaa      	itet	ge
 8000cd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd8:	4252      	neglt	r2, r2
 8000cda:	4318      	orrge	r0, r3
 8000cdc:	bfbc      	itt	lt
 8000cde:	40d0      	lsrlt	r0, r2
 8000ce0:	4318      	orrlt	r0, r3
 8000ce2:	4770      	bx	lr
 8000ce4:	f092 0f00 	teq	r2, #0
 8000ce8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cec:	bf06      	itte	eq
 8000cee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cf2:	3201      	addeq	r2, #1
 8000cf4:	3b01      	subne	r3, #1
 8000cf6:	e7b5      	b.n	8000c64 <__addsf3+0x58>
 8000cf8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cfc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d00:	bf18      	it	ne
 8000d02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d06:	d021      	beq.n	8000d4c <__addsf3+0x140>
 8000d08:	ea92 0f03 	teq	r2, r3
 8000d0c:	d004      	beq.n	8000d18 <__addsf3+0x10c>
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	bf08      	it	eq
 8000d14:	4608      	moveq	r0, r1
 8000d16:	4770      	bx	lr
 8000d18:	ea90 0f01 	teq	r0, r1
 8000d1c:	bf1c      	itt	ne
 8000d1e:	2000      	movne	r0, #0
 8000d20:	4770      	bxne	lr
 8000d22:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d26:	d104      	bne.n	8000d32 <__addsf3+0x126>
 8000d28:	0040      	lsls	r0, r0, #1
 8000d2a:	bf28      	it	cs
 8000d2c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d30:	4770      	bx	lr
 8000d32:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d36:	bf3c      	itt	cc
 8000d38:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d3c:	4770      	bxcc	lr
 8000d3e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d42:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d4a:	4770      	bx	lr
 8000d4c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d50:	bf16      	itet	ne
 8000d52:	4608      	movne	r0, r1
 8000d54:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d58:	4601      	movne	r1, r0
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	bf06      	itte	eq
 8000d5e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d62:	ea90 0f01 	teqeq	r0, r1
 8000d66:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_ui2f>:
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	e004      	b.n	8000d7c <__aeabi_i2f+0x8>
 8000d72:	bf00      	nop

08000d74 <__aeabi_i2f>:
 8000d74:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d78:	bf48      	it	mi
 8000d7a:	4240      	negmi	r0, r0
 8000d7c:	ea5f 0c00 	movs.w	ip, r0
 8000d80:	bf08      	it	eq
 8000d82:	4770      	bxeq	lr
 8000d84:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d88:	4601      	mov	r1, r0
 8000d8a:	f04f 0000 	mov.w	r0, #0
 8000d8e:	e01c      	b.n	8000dca <__aeabi_l2f+0x2a>

08000d90 <__aeabi_ul2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e00a      	b.n	8000db4 <__aeabi_l2f+0x14>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_l2f>:
 8000da0:	ea50 0201 	orrs.w	r2, r0, r1
 8000da4:	bf08      	it	eq
 8000da6:	4770      	bxeq	lr
 8000da8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dac:	d502      	bpl.n	8000db4 <__aeabi_l2f+0x14>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	ea5f 0c01 	movs.w	ip, r1
 8000db8:	bf02      	ittt	eq
 8000dba:	4684      	moveq	ip, r0
 8000dbc:	4601      	moveq	r1, r0
 8000dbe:	2000      	moveq	r0, #0
 8000dc0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dc4:	bf08      	it	eq
 8000dc6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dce:	fabc f28c 	clz	r2, ip
 8000dd2:	3a08      	subs	r2, #8
 8000dd4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd8:	db10      	blt.n	8000dfc <__aeabi_l2f+0x5c>
 8000dda:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dde:	4463      	add	r3, ip
 8000de0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dec:	fa20 f202 	lsr.w	r2, r0, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	f020 0001 	biceq.w	r0, r0, #1
 8000dfa:	4770      	bx	lr
 8000dfc:	f102 0220 	add.w	r2, r2, #32
 8000e00:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e04:	f1c2 0220 	rsb	r2, r2, #32
 8000e08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e0c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e10:	eb43 0002 	adc.w	r0, r3, r2
 8000e14:	bf08      	it	eq
 8000e16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_fmul>:
 8000e1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e24:	bf1e      	ittt	ne
 8000e26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2a:	ea92 0f0c 	teqne	r2, ip
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d06f      	beq.n	8000f14 <__aeabi_fmul+0xf8>
 8000e34:	441a      	add	r2, r3
 8000e36:	ea80 0c01 	eor.w	ip, r0, r1
 8000e3a:	0240      	lsls	r0, r0, #9
 8000e3c:	bf18      	it	ne
 8000e3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e42:	d01e      	beq.n	8000e82 <__aeabi_fmul+0x66>
 8000e44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e50:	fba0 3101 	umull	r3, r1, r0, r1
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e5c:	bf3e      	ittt	cc
 8000e5e:	0049      	lslcc	r1, r1, #1
 8000e60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e64:	005b      	lslcc	r3, r3, #1
 8000e66:	ea40 0001 	orr.w	r0, r0, r1
 8000e6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e6e:	2afd      	cmp	r2, #253	; 0xfd
 8000e70:	d81d      	bhi.n	8000eae <__aeabi_fmul+0x92>
 8000e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e7a:	bf08      	it	eq
 8000e7c:	f020 0001 	biceq.w	r0, r0, #1
 8000e80:	4770      	bx	lr
 8000e82:	f090 0f00 	teq	r0, #0
 8000e86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8a:	bf08      	it	eq
 8000e8c:	0249      	lsleq	r1, r1, #9
 8000e8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e96:	3a7f      	subs	r2, #127	; 0x7f
 8000e98:	bfc2      	ittt	gt
 8000e9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ea2:	4770      	bxgt	lr
 8000ea4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	3a01      	subs	r2, #1
 8000eae:	dc5d      	bgt.n	8000f6c <__aeabi_fmul+0x150>
 8000eb0:	f112 0f19 	cmn.w	r2, #25
 8000eb4:	bfdc      	itt	le
 8000eb6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000eba:	4770      	bxle	lr
 8000ebc:	f1c2 0200 	rsb	r2, r2, #0
 8000ec0:	0041      	lsls	r1, r0, #1
 8000ec2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ec6:	f1c2 0220 	rsb	r2, r2, #32
 8000eca:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ece:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ed2:	f140 0000 	adc.w	r0, r0, #0
 8000ed6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eda:	bf08      	it	eq
 8000edc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee0:	4770      	bx	lr
 8000ee2:	f092 0f00 	teq	r2, #0
 8000ee6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0040      	lsleq	r0, r0, #1
 8000eee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ef2:	3a01      	subeq	r2, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xce>
 8000ef6:	ea40 000c 	orr.w	r0, r0, ip
 8000efa:	f093 0f00 	teq	r3, #0
 8000efe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0049      	lsleq	r1, r1, #1
 8000f06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f0a:	3b01      	subeq	r3, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fmul+0xe6>
 8000f0e:	ea41 010c 	orr.w	r1, r1, ip
 8000f12:	e78f      	b.n	8000e34 <__aeabi_fmul+0x18>
 8000f14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f18:	ea92 0f0c 	teq	r2, ip
 8000f1c:	bf18      	it	ne
 8000f1e:	ea93 0f0c 	teqne	r3, ip
 8000f22:	d00a      	beq.n	8000f3a <__aeabi_fmul+0x11e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1d8      	bne.n	8000ee2 <__aeabi_fmul+0xc6>
 8000f30:	ea80 0001 	eor.w	r0, r0, r1
 8000f34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	bf17      	itett	ne
 8000f40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f44:	4608      	moveq	r0, r1
 8000f46:	f091 0f00 	teqne	r1, #0
 8000f4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f4e:	d014      	beq.n	8000f7a <__aeabi_fmul+0x15e>
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	d101      	bne.n	8000f5a <__aeabi_fmul+0x13e>
 8000f56:	0242      	lsls	r2, r0, #9
 8000f58:	d10f      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f5a:	ea93 0f0c 	teq	r3, ip
 8000f5e:	d103      	bne.n	8000f68 <__aeabi_fmul+0x14c>
 8000f60:	024b      	lsls	r3, r1, #9
 8000f62:	bf18      	it	ne
 8000f64:	4608      	movne	r0, r1
 8000f66:	d108      	bne.n	8000f7a <__aeabi_fmul+0x15e>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f78:	4770      	bx	lr
 8000f7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_fdiv>:
 8000f84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f8c:	bf1e      	ittt	ne
 8000f8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f92:	ea92 0f0c 	teqne	r2, ip
 8000f96:	ea93 0f0c 	teqne	r3, ip
 8000f9a:	d069      	beq.n	8001070 <__aeabi_fdiv+0xec>
 8000f9c:	eba2 0203 	sub.w	r2, r2, r3
 8000fa0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fa4:	0249      	lsls	r1, r1, #9
 8000fa6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000faa:	d037      	beq.n	800101c <__aeabi_fdiv+0x98>
 8000fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fbc:	428b      	cmp	r3, r1
 8000fbe:	bf38      	it	cc
 8000fc0:	005b      	lslcc	r3, r3, #1
 8000fc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	bf24      	itt	cs
 8000fce:	1a5b      	subcs	r3, r3, r1
 8000fd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fd8:	bf24      	itt	cs
 8000fda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fe2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fe6:	bf24      	itt	cs
 8000fe8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ff0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ffa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	bf18      	it	ne
 8001002:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001006:	d1e0      	bne.n	8000fca <__aeabi_fdiv+0x46>
 8001008:	2afd      	cmp	r2, #253	; 0xfd
 800100a:	f63f af50 	bhi.w	8000eae <__aeabi_fmul+0x92>
 800100e:	428b      	cmp	r3, r1
 8001010:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001014:	bf08      	it	eq
 8001016:	f020 0001 	biceq.w	r0, r0, #1
 800101a:	4770      	bx	lr
 800101c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001020:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001024:	327f      	adds	r2, #127	; 0x7f
 8001026:	bfc2      	ittt	gt
 8001028:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800102c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001030:	4770      	bxgt	lr
 8001032:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	3a01      	subs	r2, #1
 800103c:	e737      	b.n	8000eae <__aeabi_fmul+0x92>
 800103e:	f092 0f00 	teq	r2, #0
 8001042:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0040      	lsleq	r0, r0, #1
 800104a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800104e:	3a01      	subeq	r2, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xc2>
 8001052:	ea40 000c 	orr.w	r0, r0, ip
 8001056:	f093 0f00 	teq	r3, #0
 800105a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800105e:	bf02      	ittt	eq
 8001060:	0049      	lsleq	r1, r1, #1
 8001062:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001066:	3b01      	subeq	r3, #1
 8001068:	d0f9      	beq.n	800105e <__aeabi_fdiv+0xda>
 800106a:	ea41 010c 	orr.w	r1, r1, ip
 800106e:	e795      	b.n	8000f9c <__aeabi_fdiv+0x18>
 8001070:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001074:	ea92 0f0c 	teq	r2, ip
 8001078:	d108      	bne.n	800108c <__aeabi_fdiv+0x108>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	f47f af7d 	bne.w	8000f7a <__aeabi_fmul+0x15e>
 8001080:	ea93 0f0c 	teq	r3, ip
 8001084:	f47f af70 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 8001088:	4608      	mov	r0, r1
 800108a:	e776      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800108c:	ea93 0f0c 	teq	r3, ip
 8001090:	d104      	bne.n	800109c <__aeabi_fdiv+0x118>
 8001092:	024b      	lsls	r3, r1, #9
 8001094:	f43f af4c 	beq.w	8000f30 <__aeabi_fmul+0x114>
 8001098:	4608      	mov	r0, r1
 800109a:	e76e      	b.n	8000f7a <__aeabi_fmul+0x15e>
 800109c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010a0:	bf18      	it	ne
 80010a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010a6:	d1ca      	bne.n	800103e <__aeabi_fdiv+0xba>
 80010a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ac:	f47f af5c 	bne.w	8000f68 <__aeabi_fmul+0x14c>
 80010b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010b4:	f47f af3c 	bne.w	8000f30 <__aeabi_fmul+0x114>
 80010b8:	e75f      	b.n	8000f7a <__aeabi_fmul+0x15e>
 80010ba:	bf00      	nop

080010bc <__gesf2>:
 80010bc:	f04f 3cff 	mov.w	ip, #4294967295
 80010c0:	e006      	b.n	80010d0 <__cmpsf2+0x4>
 80010c2:	bf00      	nop

080010c4 <__lesf2>:
 80010c4:	f04f 0c01 	mov.w	ip, #1
 80010c8:	e002      	b.n	80010d0 <__cmpsf2+0x4>
 80010ca:	bf00      	nop

080010cc <__cmpsf2>:
 80010cc:	f04f 0c01 	mov.w	ip, #1
 80010d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010e0:	bf18      	it	ne
 80010e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010e6:	d011      	beq.n	800110c <__cmpsf2+0x40>
 80010e8:	b001      	add	sp, #4
 80010ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ee:	bf18      	it	ne
 80010f0:	ea90 0f01 	teqne	r0, r1
 80010f4:	bf58      	it	pl
 80010f6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010fa:	bf88      	it	hi
 80010fc:	17c8      	asrhi	r0, r1, #31
 80010fe:	bf38      	it	cc
 8001100:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001104:	bf18      	it	ne
 8001106:	f040 0001 	orrne.w	r0, r0, #1
 800110a:	4770      	bx	lr
 800110c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001110:	d102      	bne.n	8001118 <__cmpsf2+0x4c>
 8001112:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001116:	d105      	bne.n	8001124 <__cmpsf2+0x58>
 8001118:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800111c:	d1e4      	bne.n	80010e8 <__cmpsf2+0x1c>
 800111e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001122:	d0e1      	beq.n	80010e8 <__cmpsf2+0x1c>
 8001124:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop

0800112c <__aeabi_cfrcmple>:
 800112c:	4684      	mov	ip, r0
 800112e:	4608      	mov	r0, r1
 8001130:	4661      	mov	r1, ip
 8001132:	e7ff      	b.n	8001134 <__aeabi_cfcmpeq>

08001134 <__aeabi_cfcmpeq>:
 8001134:	b50f      	push	{r0, r1, r2, r3, lr}
 8001136:	f7ff ffc9 	bl	80010cc <__cmpsf2>
 800113a:	2800      	cmp	r0, #0
 800113c:	bf48      	it	mi
 800113e:	f110 0f00 	cmnmi.w	r0, #0
 8001142:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001144 <__aeabi_fcmpeq>:
 8001144:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001148:	f7ff fff4 	bl	8001134 <__aeabi_cfcmpeq>
 800114c:	bf0c      	ite	eq
 800114e:	2001      	moveq	r0, #1
 8001150:	2000      	movne	r0, #0
 8001152:	f85d fb08 	ldr.w	pc, [sp], #8
 8001156:	bf00      	nop

08001158 <__aeabi_fcmplt>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff ffea 	bl	8001134 <__aeabi_cfcmpeq>
 8001160:	bf34      	ite	cc
 8001162:	2001      	movcc	r0, #1
 8001164:	2000      	movcs	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmple>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffe0 	bl	8001134 <__aeabi_cfcmpeq>
 8001174:	bf94      	ite	ls
 8001176:	2001      	movls	r0, #1
 8001178:	2000      	movhi	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmpge>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffd2 	bl	800112c <__aeabi_cfrcmple>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpgt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffc8 	bl	800112c <__aeabi_cfrcmple>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_f2iz>:
 80011a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ac:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011b0:	d30f      	bcc.n	80011d2 <__aeabi_f2iz+0x2a>
 80011b2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011b6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ba:	d90d      	bls.n	80011d8 <__aeabi_f2iz+0x30>
 80011bc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011c8:	fa23 f002 	lsr.w	r0, r3, r2
 80011cc:	bf18      	it	ne
 80011ce:	4240      	negne	r0, r0
 80011d0:	4770      	bx	lr
 80011d2:	f04f 0000 	mov.w	r0, #0
 80011d6:	4770      	bx	lr
 80011d8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011dc:	d101      	bne.n	80011e2 <__aeabi_f2iz+0x3a>
 80011de:	0242      	lsls	r2, r0, #9
 80011e0:	d105      	bne.n	80011ee <__aeabi_f2iz+0x46>
 80011e2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011e6:	bf08      	it	eq
 80011e8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011ec:	4770      	bx	lr
 80011ee:	f04f 0000 	mov.w	r0, #0
 80011f2:	4770      	bx	lr

080011f4 <__aeabi_uldivmod>:
 80011f4:	b953      	cbnz	r3, 800120c <__aeabi_uldivmod+0x18>
 80011f6:	b94a      	cbnz	r2, 800120c <__aeabi_uldivmod+0x18>
 80011f8:	2900      	cmp	r1, #0
 80011fa:	bf08      	it	eq
 80011fc:	2800      	cmpeq	r0, #0
 80011fe:	bf1c      	itt	ne
 8001200:	f04f 31ff 	movne.w	r1, #4294967295
 8001204:	f04f 30ff 	movne.w	r0, #4294967295
 8001208:	f000 b976 	b.w	80014f8 <__aeabi_idiv0>
 800120c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001214:	f000 f806 	bl	8001224 <__udivmoddi4>
 8001218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001220:	b004      	add	sp, #16
 8001222:	4770      	bx	lr

08001224 <__udivmoddi4>:
 8001224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001228:	9e08      	ldr	r6, [sp, #32]
 800122a:	460d      	mov	r5, r1
 800122c:	4604      	mov	r4, r0
 800122e:	4688      	mov	r8, r1
 8001230:	2b00      	cmp	r3, #0
 8001232:	d14d      	bne.n	80012d0 <__udivmoddi4+0xac>
 8001234:	428a      	cmp	r2, r1
 8001236:	4694      	mov	ip, r2
 8001238:	d968      	bls.n	800130c <__udivmoddi4+0xe8>
 800123a:	fab2 f282 	clz	r2, r2
 800123e:	b152      	cbz	r2, 8001256 <__udivmoddi4+0x32>
 8001240:	fa01 f302 	lsl.w	r3, r1, r2
 8001244:	f1c2 0120 	rsb	r1, r2, #32
 8001248:	fa20 f101 	lsr.w	r1, r0, r1
 800124c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001250:	ea41 0803 	orr.w	r8, r1, r3
 8001254:	4094      	lsls	r4, r2
 8001256:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800125a:	fbb8 f7f1 	udiv	r7, r8, r1
 800125e:	fa1f fe8c 	uxth.w	lr, ip
 8001262:	fb01 8817 	mls	r8, r1, r7, r8
 8001266:	fb07 f00e 	mul.w	r0, r7, lr
 800126a:	0c23      	lsrs	r3, r4, #16
 800126c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001270:	4298      	cmp	r0, r3
 8001272:	d90a      	bls.n	800128a <__udivmoddi4+0x66>
 8001274:	eb1c 0303 	adds.w	r3, ip, r3
 8001278:	f107 35ff 	add.w	r5, r7, #4294967295
 800127c:	f080 811e 	bcs.w	80014bc <__udivmoddi4+0x298>
 8001280:	4298      	cmp	r0, r3
 8001282:	f240 811b 	bls.w	80014bc <__udivmoddi4+0x298>
 8001286:	3f02      	subs	r7, #2
 8001288:	4463      	add	r3, ip
 800128a:	1a1b      	subs	r3, r3, r0
 800128c:	fbb3 f0f1 	udiv	r0, r3, r1
 8001290:	fb01 3310 	mls	r3, r1, r0, r3
 8001294:	fb00 fe0e 	mul.w	lr, r0, lr
 8001298:	b2a4      	uxth	r4, r4
 800129a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800129e:	45a6      	cmp	lr, r4
 80012a0:	d90a      	bls.n	80012b8 <__udivmoddi4+0x94>
 80012a2:	eb1c 0404 	adds.w	r4, ip, r4
 80012a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012aa:	f080 8109 	bcs.w	80014c0 <__udivmoddi4+0x29c>
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	f240 8106 	bls.w	80014c0 <__udivmoddi4+0x29c>
 80012b4:	4464      	add	r4, ip
 80012b6:	3802      	subs	r0, #2
 80012b8:	2100      	movs	r1, #0
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012c2:	b11e      	cbz	r6, 80012cc <__udivmoddi4+0xa8>
 80012c4:	2300      	movs	r3, #0
 80012c6:	40d4      	lsrs	r4, r2
 80012c8:	e9c6 4300 	strd	r4, r3, [r6]
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	428b      	cmp	r3, r1
 80012d2:	d908      	bls.n	80012e6 <__udivmoddi4+0xc2>
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	f000 80ee 	beq.w	80014b6 <__udivmoddi4+0x292>
 80012da:	2100      	movs	r1, #0
 80012dc:	e9c6 0500 	strd	r0, r5, [r6]
 80012e0:	4608      	mov	r0, r1
 80012e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e6:	fab3 f183 	clz	r1, r3
 80012ea:	2900      	cmp	r1, #0
 80012ec:	d14a      	bne.n	8001384 <__udivmoddi4+0x160>
 80012ee:	42ab      	cmp	r3, r5
 80012f0:	d302      	bcc.n	80012f8 <__udivmoddi4+0xd4>
 80012f2:	4282      	cmp	r2, r0
 80012f4:	f200 80fc 	bhi.w	80014f0 <__udivmoddi4+0x2cc>
 80012f8:	1a84      	subs	r4, r0, r2
 80012fa:	eb65 0303 	sbc.w	r3, r5, r3
 80012fe:	2001      	movs	r0, #1
 8001300:	4698      	mov	r8, r3
 8001302:	2e00      	cmp	r6, #0
 8001304:	d0e2      	beq.n	80012cc <__udivmoddi4+0xa8>
 8001306:	e9c6 4800 	strd	r4, r8, [r6]
 800130a:	e7df      	b.n	80012cc <__udivmoddi4+0xa8>
 800130c:	b902      	cbnz	r2, 8001310 <__udivmoddi4+0xec>
 800130e:	deff      	udf	#255	; 0xff
 8001310:	fab2 f282 	clz	r2, r2
 8001314:	2a00      	cmp	r2, #0
 8001316:	f040 8091 	bne.w	800143c <__udivmoddi4+0x218>
 800131a:	eba1 000c 	sub.w	r0, r1, ip
 800131e:	2101      	movs	r1, #1
 8001320:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001324:	fa1f fe8c 	uxth.w	lr, ip
 8001328:	fbb0 f3f7 	udiv	r3, r0, r7
 800132c:	fb07 0013 	mls	r0, r7, r3, r0
 8001330:	0c25      	lsrs	r5, r4, #16
 8001332:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001336:	fb0e f003 	mul.w	r0, lr, r3
 800133a:	42a8      	cmp	r0, r5
 800133c:	d908      	bls.n	8001350 <__udivmoddi4+0x12c>
 800133e:	eb1c 0505 	adds.w	r5, ip, r5
 8001342:	f103 38ff 	add.w	r8, r3, #4294967295
 8001346:	d202      	bcs.n	800134e <__udivmoddi4+0x12a>
 8001348:	42a8      	cmp	r0, r5
 800134a:	f200 80ce 	bhi.w	80014ea <__udivmoddi4+0x2c6>
 800134e:	4643      	mov	r3, r8
 8001350:	1a2d      	subs	r5, r5, r0
 8001352:	fbb5 f0f7 	udiv	r0, r5, r7
 8001356:	fb07 5510 	mls	r5, r7, r0, r5
 800135a:	fb0e fe00 	mul.w	lr, lr, r0
 800135e:	b2a4      	uxth	r4, r4
 8001360:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001364:	45a6      	cmp	lr, r4
 8001366:	d908      	bls.n	800137a <__udivmoddi4+0x156>
 8001368:	eb1c 0404 	adds.w	r4, ip, r4
 800136c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001370:	d202      	bcs.n	8001378 <__udivmoddi4+0x154>
 8001372:	45a6      	cmp	lr, r4
 8001374:	f200 80b6 	bhi.w	80014e4 <__udivmoddi4+0x2c0>
 8001378:	4628      	mov	r0, r5
 800137a:	eba4 040e 	sub.w	r4, r4, lr
 800137e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001382:	e79e      	b.n	80012c2 <__udivmoddi4+0x9e>
 8001384:	f1c1 0720 	rsb	r7, r1, #32
 8001388:	408b      	lsls	r3, r1
 800138a:	fa22 fc07 	lsr.w	ip, r2, r7
 800138e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001392:	fa25 fa07 	lsr.w	sl, r5, r7
 8001396:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800139a:	fbba f8f9 	udiv	r8, sl, r9
 800139e:	fa20 f307 	lsr.w	r3, r0, r7
 80013a2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013a6:	408d      	lsls	r5, r1
 80013a8:	fa1f fe8c 	uxth.w	lr, ip
 80013ac:	431d      	orrs	r5, r3
 80013ae:	fa00 f301 	lsl.w	r3, r0, r1
 80013b2:	fb08 f00e 	mul.w	r0, r8, lr
 80013b6:	0c2c      	lsrs	r4, r5, #16
 80013b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013bc:	42a0      	cmp	r0, r4
 80013be:	fa02 f201 	lsl.w	r2, r2, r1
 80013c2:	d90b      	bls.n	80013dc <__udivmoddi4+0x1b8>
 80013c4:	eb1c 0404 	adds.w	r4, ip, r4
 80013c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013cc:	f080 8088 	bcs.w	80014e0 <__udivmoddi4+0x2bc>
 80013d0:	42a0      	cmp	r0, r4
 80013d2:	f240 8085 	bls.w	80014e0 <__udivmoddi4+0x2bc>
 80013d6:	f1a8 0802 	sub.w	r8, r8, #2
 80013da:	4464      	add	r4, ip
 80013dc:	1a24      	subs	r4, r4, r0
 80013de:	fbb4 f0f9 	udiv	r0, r4, r9
 80013e2:	fb09 4410 	mls	r4, r9, r0, r4
 80013e6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013ea:	b2ad      	uxth	r5, r5
 80013ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013f0:	45a6      	cmp	lr, r4
 80013f2:	d908      	bls.n	8001406 <__udivmoddi4+0x1e2>
 80013f4:	eb1c 0404 	adds.w	r4, ip, r4
 80013f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80013fc:	d26c      	bcs.n	80014d8 <__udivmoddi4+0x2b4>
 80013fe:	45a6      	cmp	lr, r4
 8001400:	d96a      	bls.n	80014d8 <__udivmoddi4+0x2b4>
 8001402:	3802      	subs	r0, #2
 8001404:	4464      	add	r4, ip
 8001406:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800140a:	fba0 9502 	umull	r9, r5, r0, r2
 800140e:	eba4 040e 	sub.w	r4, r4, lr
 8001412:	42ac      	cmp	r4, r5
 8001414:	46c8      	mov	r8, r9
 8001416:	46ae      	mov	lr, r5
 8001418:	d356      	bcc.n	80014c8 <__udivmoddi4+0x2a4>
 800141a:	d053      	beq.n	80014c4 <__udivmoddi4+0x2a0>
 800141c:	2e00      	cmp	r6, #0
 800141e:	d069      	beq.n	80014f4 <__udivmoddi4+0x2d0>
 8001420:	ebb3 0208 	subs.w	r2, r3, r8
 8001424:	eb64 040e 	sbc.w	r4, r4, lr
 8001428:	fa22 f301 	lsr.w	r3, r2, r1
 800142c:	fa04 f707 	lsl.w	r7, r4, r7
 8001430:	431f      	orrs	r7, r3
 8001432:	40cc      	lsrs	r4, r1
 8001434:	e9c6 7400 	strd	r7, r4, [r6]
 8001438:	2100      	movs	r1, #0
 800143a:	e747      	b.n	80012cc <__udivmoddi4+0xa8>
 800143c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001440:	f1c2 0120 	rsb	r1, r2, #32
 8001444:	fa25 f301 	lsr.w	r3, r5, r1
 8001448:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800144c:	fa20 f101 	lsr.w	r1, r0, r1
 8001450:	4095      	lsls	r5, r2
 8001452:	430d      	orrs	r5, r1
 8001454:	fbb3 f1f7 	udiv	r1, r3, r7
 8001458:	fb07 3311 	mls	r3, r7, r1, r3
 800145c:	fa1f fe8c 	uxth.w	lr, ip
 8001460:	0c28      	lsrs	r0, r5, #16
 8001462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001466:	fb01 f30e 	mul.w	r3, r1, lr
 800146a:	4283      	cmp	r3, r0
 800146c:	fa04 f402 	lsl.w	r4, r4, r2
 8001470:	d908      	bls.n	8001484 <__udivmoddi4+0x260>
 8001472:	eb1c 0000 	adds.w	r0, ip, r0
 8001476:	f101 38ff 	add.w	r8, r1, #4294967295
 800147a:	d22f      	bcs.n	80014dc <__udivmoddi4+0x2b8>
 800147c:	4283      	cmp	r3, r0
 800147e:	d92d      	bls.n	80014dc <__udivmoddi4+0x2b8>
 8001480:	3902      	subs	r1, #2
 8001482:	4460      	add	r0, ip
 8001484:	1ac0      	subs	r0, r0, r3
 8001486:	fbb0 f3f7 	udiv	r3, r0, r7
 800148a:	fb07 0013 	mls	r0, r7, r3, r0
 800148e:	b2ad      	uxth	r5, r5
 8001490:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001494:	fb03 f00e 	mul.w	r0, r3, lr
 8001498:	42a8      	cmp	r0, r5
 800149a:	d908      	bls.n	80014ae <__udivmoddi4+0x28a>
 800149c:	eb1c 0505 	adds.w	r5, ip, r5
 80014a0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014a4:	d216      	bcs.n	80014d4 <__udivmoddi4+0x2b0>
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d914      	bls.n	80014d4 <__udivmoddi4+0x2b0>
 80014aa:	3b02      	subs	r3, #2
 80014ac:	4465      	add	r5, ip
 80014ae:	1a28      	subs	r0, r5, r0
 80014b0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014b4:	e738      	b.n	8001328 <__udivmoddi4+0x104>
 80014b6:	4631      	mov	r1, r6
 80014b8:	4630      	mov	r0, r6
 80014ba:	e707      	b.n	80012cc <__udivmoddi4+0xa8>
 80014bc:	462f      	mov	r7, r5
 80014be:	e6e4      	b.n	800128a <__udivmoddi4+0x66>
 80014c0:	4618      	mov	r0, r3
 80014c2:	e6f9      	b.n	80012b8 <__udivmoddi4+0x94>
 80014c4:	454b      	cmp	r3, r9
 80014c6:	d2a9      	bcs.n	800141c <__udivmoddi4+0x1f8>
 80014c8:	ebb9 0802 	subs.w	r8, r9, r2
 80014cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014d0:	3801      	subs	r0, #1
 80014d2:	e7a3      	b.n	800141c <__udivmoddi4+0x1f8>
 80014d4:	4643      	mov	r3, r8
 80014d6:	e7ea      	b.n	80014ae <__udivmoddi4+0x28a>
 80014d8:	4628      	mov	r0, r5
 80014da:	e794      	b.n	8001406 <__udivmoddi4+0x1e2>
 80014dc:	4641      	mov	r1, r8
 80014de:	e7d1      	b.n	8001484 <__udivmoddi4+0x260>
 80014e0:	46d0      	mov	r8, sl
 80014e2:	e77b      	b.n	80013dc <__udivmoddi4+0x1b8>
 80014e4:	4464      	add	r4, ip
 80014e6:	3802      	subs	r0, #2
 80014e8:	e747      	b.n	800137a <__udivmoddi4+0x156>
 80014ea:	3b02      	subs	r3, #2
 80014ec:	4465      	add	r5, ip
 80014ee:	e72f      	b.n	8001350 <__udivmoddi4+0x12c>
 80014f0:	4608      	mov	r0, r1
 80014f2:	e706      	b.n	8001302 <__udivmoddi4+0xde>
 80014f4:	4631      	mov	r1, r6
 80014f6:	e6e9      	b.n	80012cc <__udivmoddi4+0xa8>

080014f8 <__aeabi_idiv0>:
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <MX_DMA_Init+0x48>)
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <MX_DMA_Init+0x48>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6153      	str	r3, [r2, #20]
 800150e:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <MX_DMA_Init+0x48>)
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 1, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2101      	movs	r1, #1
 800151e:	200f      	movs	r0, #15
 8001520:	f001 fd67 	bl	8002ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001524:	200f      	movs	r0, #15
 8001526:	f001 fd80 	bl	800302a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2100      	movs	r1, #0
 800152e:	2010      	movs	r0, #16
 8001530:	f001 fd5f 	bl	8002ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001534:	2010      	movs	r0, #16
 8001536:	f001 fd78 	bl	800302a <HAL_NVIC_EnableIRQ>

}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000

08001548 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154e:	f107 0310 	add.w	r3, r7, #16
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800155c:	4b2c      	ldr	r3, [pc, #176]	; (8001610 <MX_GPIO_Init+0xc8>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a2b      	ldr	r2, [pc, #172]	; (8001610 <MX_GPIO_Init+0xc8>)
 8001562:	f043 0320 	orr.w	r3, r3, #32
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b29      	ldr	r3, [pc, #164]	; (8001610 <MX_GPIO_Init+0xc8>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0320 	and.w	r3, r3, #32
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001574:	4b26      	ldr	r3, [pc, #152]	; (8001610 <MX_GPIO_Init+0xc8>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	4a25      	ldr	r2, [pc, #148]	; (8001610 <MX_GPIO_Init+0xc8>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	6193      	str	r3, [r2, #24]
 8001580:	4b23      	ldr	r3, [pc, #140]	; (8001610 <MX_GPIO_Init+0xc8>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f003 0310 	and.w	r3, r3, #16
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800158c:	4b20      	ldr	r3, [pc, #128]	; (8001610 <MX_GPIO_Init+0xc8>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	4a1f      	ldr	r2, [pc, #124]	; (8001610 <MX_GPIO_Init+0xc8>)
 8001592:	f043 0304 	orr.w	r3, r3, #4
 8001596:	6193      	str	r3, [r2, #24]
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <MX_GPIO_Init+0xc8>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a4:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_GPIO_Init+0xc8>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a19      	ldr	r2, [pc, #100]	; (8001610 <MX_GPIO_Init+0xc8>)
 80015aa:	f043 0308 	orr.w	r3, r3, #8
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_GPIO_Init+0xc8>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0308 	and.w	r3, r3, #8
 80015b8:	603b      	str	r3, [r7, #0]
 80015ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, in2_3_Pin|in2_4_Pin, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	210c      	movs	r1, #12
 80015c0:	4814      	ldr	r0, [pc, #80]	; (8001614 <MX_GPIO_Init+0xcc>)
 80015c2:	f002 fb63 	bl	8003c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, in1_2_Pin|in1_1_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2103      	movs	r1, #3
 80015ca:	4813      	ldr	r0, [pc, #76]	; (8001618 <MX_GPIO_Init+0xd0>)
 80015cc:	f002 fb5e 	bl	8003c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = in2_3_Pin|in2_4_Pin;
 80015d0:	230c      	movs	r3, #12
 80015d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2302      	movs	r3, #2
 80015de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	480b      	ldr	r0, [pc, #44]	; (8001614 <MX_GPIO_Init+0xcc>)
 80015e8:	f002 f9bc 	bl	8003964 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = in1_2_Pin|in1_1_Pin;
 80015ec:	2303      	movs	r3, #3
 80015ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2302      	movs	r3, #2
 80015fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	4619      	mov	r1, r3
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_GPIO_Init+0xd0>)
 8001604:	f002 f9ae 	bl	8003964 <HAL_GPIO_Init>

}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40021000 	.word	0x40021000
 8001614:	40011000 	.word	0x40011000
 8001618:	40010c00 	.word	0x40010c00

0800161c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a13      	ldr	r2, [pc, #76]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d120      	bne.n	8001670 <HAL_TIM_PeriodElapsedCallback+0x54>
	{
		SPEED = MOTOR_CountSpeed();
 800162e:	f000 f9df 	bl	80019f0 <MOTOR_CountSpeed>
 8001632:	4603      	mov	r3, r0
 8001634:	4a11      	ldr	r2, [pc, #68]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001636:	6013      	str	r3, [r2, #0]
		PWM = PID_Calculate(&pid_speed, SET_SPEED, SPEED);
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0f      	ldr	r2, [pc, #60]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x60>)
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	4810      	ldr	r0, [pc, #64]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001644:	f000 fa45 	bl	8001ad2 <PID_Calculate>
 8001648:	4603      	mov	r3, r0
 800164a:	4a0f      	ldr	r2, [pc, #60]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800164c:	6013      	str	r3, [r2, #0]
		PWM = PWM > 900 ? 900 : PWM;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001656:	bfa8      	it	ge
 8001658:	f44f 7361 	movge.w	r3, #900	; 0x384
 800165c:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800165e:	6013      	str	r3, [r2, #0]
		PWM = PWM < -900 ? -900 : PWM;
 8001660:	4b09      	ldr	r3, [pc, #36]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a09      	ldr	r2, [pc, #36]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001666:	4293      	cmp	r3, r2
 8001668:	bfb8      	it	lt
 800166a:	4613      	movlt	r3, r2
 800166c:	4a06      	ldr	r2, [pc, #24]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800166e:	6013      	str	r3, [r2, #0]
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM);
	}
}
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40012c00 	.word	0x40012c00
 800167c:	20000a10 	.word	0x20000a10
 8001680:	20000000 	.word	0x20000000
 8001684:	200009f4 	.word	0x200009f4
 8001688:	20000a14 	.word	0x20000a14
 800168c:	fffffc7c 	.word	0xfffffc7c

08001690 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	if(huart==&huart1)
	{

	}
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
	...

080016a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016a8:	b0c2      	sub	sp, #264	; 0x108
 80016aa:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ac:	f001 fb68 	bl	8002d80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b0:	f000 f912 	bl	80018d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b4:	f7ff ff48 	bl	8001548 <MX_GPIO_Init>
  MX_DMA_Init();
 80016b8:	f7ff ff20 	bl	80014fc <MX_DMA_Init>
  MX_TIM2_Init();
 80016bc:	f000 fc8a 	bl	8001fd4 <MX_TIM2_Init>
  MX_TIM1_Init();
 80016c0:	f000 fbdc 	bl	8001e7c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80016c4:	f000 ff3e 	bl	8002544 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80016c8:	f000 ff66 	bl	8002598 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80016cc:	f000 fcd6 	bl	800207c <MX_TIM3_Init>
  MX_TIM5_Init();
 80016d0:	f000 fd28 	bl	8002124 <MX_TIM5_Init>
  MX_TIM8_Init();
 80016d4:	f000 fd7a 	bl	80021cc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  MOTOR_Direction(forward);
 80016d8:	2000      	movs	r0, #0
 80016da:	f000 f947 	bl	800196c <MOTOR_Direction>
  PID_Init(&pid_speed, p_set, i_set, d_set);
 80016de:	4b72      	ldr	r3, [pc, #456]	; (80018a8 <main+0x204>)
 80016e0:	6819      	ldr	r1, [r3, #0]
 80016e2:	4b72      	ldr	r3, [pc, #456]	; (80018ac <main+0x208>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	4b72      	ldr	r3, [pc, #456]	; (80018b0 <main+0x20c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4872      	ldr	r0, [pc, #456]	; (80018b4 <main+0x210>)
 80016ec:	f000 f9cc 	bl	8001a88 <PID_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 80016f0:	4871      	ldr	r0, [pc, #452]	; (80018b8 <main+0x214>)
 80016f2:	f002 ff4d 	bl	8004590 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016f6:	2100      	movs	r1, #0
 80016f8:	486f      	ldr	r0, [pc, #444]	; (80018b8 <main+0x214>)
 80016fa:	f003 f801 	bl	8004700 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016fe:	2104      	movs	r1, #4
 8001700:	486d      	ldr	r0, [pc, #436]	; (80018b8 <main+0x214>)
 8001702:	f002 fffd 	bl	8004700 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001706:	213c      	movs	r1, #60	; 0x3c
 8001708:	486c      	ldr	r0, [pc, #432]	; (80018bc <main+0x218>)
 800170a:	f003 f955 	bl	80049b8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800170e:	213c      	movs	r1, #60	; 0x3c
 8001710:	486b      	ldr	r0, [pc, #428]	; (80018c0 <main+0x21c>)
 8001712:	f003 f951 	bl	80049b8 <HAL_TIM_Encoder_Start>
  zigbee_Init(&huart2);
 8001716:	486b      	ldr	r0, [pc, #428]	; (80018c4 <main+0x220>)
 8001718:	f001 f8ee 	bl	80028f8 <zigbee_Init>
  u1_printf("hello\n");
 800171c:	486a      	ldr	r0, [pc, #424]	; (80018c8 <main+0x224>)
 800171e:	f001 f85d 	bl	80027dc <u1_printf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(receive_flag)
 8001722:	4b6a      	ldr	r3, [pc, #424]	; (80018cc <main+0x228>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0fb      	beq.n	8001722 <main+0x7e>
	  {
		reqGameInfo();
 800172a:	f001 faf3 	bl	8002d14 <reqGameInfo>
		zigbeeMessageRecord();
 800172e:	f001 f911 	bl	8002954 <zigbeeMessageRecord>
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001732:	f001 f9b9 	bl	8002aa8 <getGameTime>
 8001736:	4680      	mov	r8, r0
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001738:	f001 fa7c 	bl	8002c34 <getGameStage>
 800173c:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800173e:	4699      	mov	r9, r3
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001740:	f001 f9c0 	bl	8002ac4 <getGameStatus>
 8001744:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001746:	469a      	mov	sl, r3
		  getGameTime(),(int32_t)getGameStage(),(int32_t)getGameStatus(),getScore(),
 8001748:	f001 f9d0 	bl	8002aec <getScore>
 800174c:	4603      	mov	r3, r0
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe fed6 	bl	8000500 <__aeabi_f2d>
 8001754:	4604      	mov	r4, r0
 8001756:	460d      	mov	r5, r1
		  getVehiclePos().x,getVehiclePos().y,getRemainDist(),getHalfGameDuration());
 8001758:	f001 f9d2 	bl	8002b00 <getVehiclePos>
 800175c:	4603      	mov	r3, r0
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
 8001760:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001764:	61fb      	str	r3, [r7, #28]
		  getVehiclePos().x,getVehiclePos().y,getRemainDist(),getHalfGameDuration());
 8001766:	f001 f9cb 	bl	8002b00 <getVehiclePos>
 800176a:	4603      	mov	r3, r0
 800176c:	62bb      	str	r3, [r7, #40]	; 0x28
 800176e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
		u1_printf("time:%d,gameStage:%d,gameStatus:%d,score:%f,posx:%d,posy:%d,remainDist:%d,halfTime:%d\n",
 8001772:	61bb      	str	r3, [r7, #24]
 8001774:	f001 f9e2 	bl	8002b3c <getRemainDist>
 8001778:	4606      	mov	r6, r0
 800177a:	f001 fa9d 	bl	8002cb8 <getHalfGameDuration>
 800177e:	4603      	mov	r3, r0
 8001780:	9305      	str	r3, [sp, #20]
 8001782:	9604      	str	r6, [sp, #16]
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	9203      	str	r2, [sp, #12]
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	e9cd 4500 	strd	r4, r5, [sp]
 8001790:	4653      	mov	r3, sl
 8001792:	464a      	mov	r2, r9
 8001794:	4641      	mov	r1, r8
 8001796:	484e      	ldr	r0, [pc, #312]	; (80018d0 <main+0x22c>)
 8001798:	f001 f820 	bl	80027dc <u1_printf>
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 800179c:	f001 fa9a 	bl	8002cd4 <getOwnChargingPileNum>
 80017a0:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017a2:	4698      	mov	r8, r3
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 80017a4:	f001 faa2 	bl	8002cec <getOppChargingPileNum>
 80017a8:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017aa:	4699      	mov	r9, r3
		  getOwnChargingPileNum(),getOppChargingPileNum(),getOrderNum(),
 80017ac:	f001 f9d4 	bl	8002b58 <getOrderNum>
 80017b0:	4603      	mov	r3, r0
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017b2:	469a      	mov	sl, r3
		  getLatestPendingOrder().depPos.x,getLatestPendingOrder().depPos.y,
 80017b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 f9d7 	bl	8002b6c <getLatestPendingOrder>
 80017be:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017c2:	61fb      	str	r3, [r7, #28]
		  getLatestPendingOrder().depPos.x,getLatestPendingOrder().depPos.y,
 80017c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017c8:	4618      	mov	r0, r3
 80017ca:	f001 f9cf 	bl	8002b6c <getLatestPendingOrder>
 80017ce:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017d2:	61bb      	str	r3, [r7, #24]
		  getLatestPendingOrder().desPos.x,getLatestPendingOrder().desPos.y,
 80017d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017d8:	4618      	mov	r0, r3
 80017da:	f001 f9c7 	bl	8002b6c <getLatestPendingOrder>
 80017de:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017e2:	617b      	str	r3, [r7, #20]
		  getLatestPendingOrder().desPos.x,getLatestPendingOrder().desPos.y,
 80017e4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80017e8:	4618      	mov	r0, r3
 80017ea:	f001 f9bf 	bl	8002b6c <getLatestPendingOrder>
 80017ee:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017f2:	613b      	str	r3, [r7, #16]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 80017f4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 f9b7 	bl	8002b6c <getLatestPendingOrder>
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 80017fe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001802:	60fa      	str	r2, [r7, #12]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 8001804:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001808:	4618      	mov	r0, r3
 800180a:	f001 f9af 	bl	8002b6c <getLatestPendingOrder>
 800180e:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	; 0x9c
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001812:	60bb      	str	r3, [r7, #8]
		  getLatestPendingOrder().timeLimit,getLatestPendingOrder().orderId,getLatestPendingOrder().commission,
 8001814:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001818:	4618      	mov	r0, r3
 800181a:	f001 f9a7 	bl	8002b6c <getLatestPendingOrder>
 800181e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe6c 	bl	8000500 <__aeabi_f2d>
 8001828:	4604      	mov	r4, r0
 800182a:	460d      	mov	r5, r1
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 800182c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f001 fa0c 	bl	8002c50 <getOneBarrier>
 8001838:	f9b7 30b8 	ldrsh.w	r3, [r7, #184]	; 0xb8
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800183c:	607b      	str	r3, [r7, #4]
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 800183e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f001 fa03 	bl	8002c50 <getOneBarrier>
 800184a:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 800184e:	603b      	str	r3, [r7, #0]
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 8001850:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f001 f9fa 	bl	8002c50 <getOneBarrier>
 800185c:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001860:	461e      	mov	r6, r3
		  getOneBarrier(0).pos_1.x,getOneBarrier(0).pos_1.y,getOneBarrier(0).pos_2.x,getOneBarrier(0).pos_2.y);
 8001862:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001866:	2100      	movs	r1, #0
 8001868:	4618      	mov	r0, r3
 800186a:	f001 f9f1 	bl	8002c50 <getOneBarrier>
 800186e:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
		u1_printf("ownPileNum:%d,oppPileNum:%d,orderNum:%d,latestOrder:(%d %d) (%d %d) %d %d %f,barrier1:(%d %d) (%d %d)\n",
 8001872:	930b      	str	r3, [sp, #44]	; 0x2c
 8001874:	960a      	str	r6, [sp, #40]	; 0x28
 8001876:	6839      	ldr	r1, [r7, #0]
 8001878:	9109      	str	r1, [sp, #36]	; 0x24
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	9108      	str	r1, [sp, #32]
 800187e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	9105      	str	r1, [sp, #20]
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	9204      	str	r2, [sp, #16]
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	9203      	str	r2, [sp, #12]
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	9202      	str	r2, [sp, #8]
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	9201      	str	r2, [sp, #4]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	4653      	mov	r3, sl
 800189c:	464a      	mov	r2, r9
 800189e:	4641      	mov	r1, r8
 80018a0:	480c      	ldr	r0, [pc, #48]	; (80018d4 <main+0x230>)
 80018a2:	f000 ff9b 	bl	80027dc <u1_printf>
	  if(receive_flag)
 80018a6:	e73c      	b.n	8001722 <main+0x7e>
 80018a8:	20000004 	.word	0x20000004
 80018ac:	20000008 	.word	0x20000008
 80018b0:	20000a18 	.word	0x20000a18
 80018b4:	200009f4 	.word	0x200009f4
 80018b8:	20000a20 	.word	0x20000a20
 80018bc:	20000a68 	.word	0x20000a68
 80018c0:	20000ab0 	.word	0x20000ab0
 80018c4:	20000bcc 	.word	0x20000bcc
 80018c8:	0800ae48 	.word	0x0800ae48
 80018cc:	20000e5a 	.word	0x20000e5a
 80018d0:	0800ae50 	.word	0x0800ae50
 80018d4:	0800aea8 	.word	0x0800aea8

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b090      	sub	sp, #64	; 0x40
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0318 	add.w	r3, r7, #24
 80018e2:	2228      	movs	r2, #40	; 0x28
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 fdb8 	bl	800645c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001902:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001908:	2301      	movs	r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800190c:	2302      	movs	r3, #2
 800190e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001910:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001914:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001916:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800191a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800191c:	f107 0318 	add.w	r3, r7, #24
 8001920:	4618      	mov	r0, r3
 8001922:	f002 f9cb 	bl	8003cbc <HAL_RCC_OscConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800192c:	f000 f819 	bl	8001962 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001930:	230f      	movs	r3, #15
 8001932:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001934:	2302      	movs	r3, #2
 8001936:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001938:	2300      	movs	r3, #0
 800193a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800193c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001940:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	2102      	movs	r1, #2
 800194a:	4618      	mov	r0, r3
 800194c:	f002 fc38 	bl	80041c0 <HAL_RCC_ClockConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001956:	f000 f804 	bl	8001962 <Error_Handler>
  }
}
 800195a:	bf00      	nop
 800195c:	3740      	adds	r7, #64	; 0x40
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001966:	b672      	cpsid	i
}
 8001968:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196a:	e7fe      	b.n	800196a <Error_Handler+0x8>

0800196c <MOTOR_Direction>:
float p_set = 4.f;
float i_set = 0.1f;
float d_set = 0.f;

void MOTOR_Direction(Direction d)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  if (d == forward)
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d117      	bne.n	80019ac <MOTOR_Direction+0x40>
  {
    motor.dic = forward;
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <MOTOR_Direction+0x78>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, SET);
 8001982:	2201      	movs	r2, #1
 8001984:	2102      	movs	r1, #2
 8001986:	4818      	ldr	r0, [pc, #96]	; (80019e8 <MOTOR_Direction+0x7c>)
 8001988:	f002 f980 	bl	8003c8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, RESET);
 800198c:	2200      	movs	r2, #0
 800198e:	2101      	movs	r1, #1
 8001990:	4815      	ldr	r0, [pc, #84]	; (80019e8 <MOTOR_Direction+0x7c>)
 8001992:	f002 f97b 	bl	8003c8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in2_3_GPIO_Port, in2_3_Pin, SET);
 8001996:	2201      	movs	r2, #1
 8001998:	2104      	movs	r1, #4
 800199a:	4814      	ldr	r0, [pc, #80]	; (80019ec <MOTOR_Direction+0x80>)
 800199c:	f002 f976 	bl	8003c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(in2_4_GPIO_Port, in2_4_Pin, RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	2108      	movs	r1, #8
 80019a4:	4811      	ldr	r0, [pc, #68]	; (80019ec <MOTOR_Direction+0x80>)
 80019a6:	f002 f971 	bl	8003c8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
    HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);
    HAL_GPIO_WritePin(in2_3_GPIO_Port, in2_3_Pin, RESET);
	HAL_GPIO_WritePin(in2_4_GPIO_Port, in2_4_Pin, SET);
  }
}
 80019aa:	e016      	b.n	80019da <MOTOR_Direction+0x6e>
    motor.dic = back;
 80019ac:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <MOTOR_Direction+0x78>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(in1_1_GPIO_Port, in1_1_Pin, RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2102      	movs	r1, #2
 80019b6:	480c      	ldr	r0, [pc, #48]	; (80019e8 <MOTOR_Direction+0x7c>)
 80019b8:	f002 f968 	bl	8003c8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in1_2_GPIO_Port, in1_2_Pin, SET);
 80019bc:	2201      	movs	r2, #1
 80019be:	2101      	movs	r1, #1
 80019c0:	4809      	ldr	r0, [pc, #36]	; (80019e8 <MOTOR_Direction+0x7c>)
 80019c2:	f002 f963 	bl	8003c8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(in2_3_GPIO_Port, in2_3_Pin, RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2104      	movs	r1, #4
 80019ca:	4808      	ldr	r0, [pc, #32]	; (80019ec <MOTOR_Direction+0x80>)
 80019cc:	f002 f95e 	bl	8003c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(in2_4_GPIO_Port, in2_4_Pin, SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	2108      	movs	r1, #8
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <MOTOR_Direction+0x80>)
 80019d6:	f002 f959 	bl	8003c8c <HAL_GPIO_WritePin>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200009ec 	.word	0x200009ec
 80019e8:	40010c00 	.word	0x40010c00
 80019ec:	40011000 	.word	0x40011000

080019f0 <MOTOR_CountSpeed>:

float MOTOR_CountSpeed()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
  int32_t cnt = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
  cnt = __HAL_TIM_GET_COUNTER(&htim2);
 80019fa:	4b1f      	ldr	r3, [pc, #124]	; (8001a78 <MOTOR_CountSpeed+0x88>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a00:	607b      	str	r3, [r7, #4]
  cnt = (int16_t)cnt;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	607b      	str	r3, [r7, #4]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001a08:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <MOTOR_CountSpeed+0x88>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	625a      	str	r2, [r3, #36]	; 0x24
  return (float)cnt * 1000 / circle * 2 * PI * radius;
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff f9af 	bl	8000d74 <__aeabi_i2f>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4918      	ldr	r1, [pc, #96]	; (8001a7c <MOTOR_CountSpeed+0x8c>)
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f9fe 	bl	8000e1c <__aeabi_fmul>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4917      	ldr	r1, [pc, #92]	; (8001a80 <MOTOR_CountSpeed+0x90>)
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff faad 	bl	8000f84 <__aeabi_fdiv>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff f8ec 	bl	8000c0c <__addsf3>
 8001a34:	4603      	mov	r3, r0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fd62 	bl	8000500 <__aeabi_f2d>
 8001a3c:	a30c      	add	r3, pc, #48	; (adr r3, 8001a70 <MOTOR_CountSpeed+0x80>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fdb5 	bl	80005b0 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <MOTOR_CountSpeed+0x94>)
 8001a54:	f7fe fdac 	bl	80005b0 <__aeabi_dmul>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7ff f87e 	bl	8000b60 <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	f01b866e 	.word	0xf01b866e
 8001a74:	400921f9 	.word	0x400921f9
 8001a78:	20000a68 	.word	0x20000a68
 8001a7c:	447a0000 	.word	0x447a0000
 8001a80:	44848000 	.word	0x44848000
 8001a84:	40080000 	.word	0x40080000

08001a88 <PID_Init>:
  * @param p_set: Kp of a specific pid controller
  * @param i_set: Ki of a specific pid controller
  * @param d_set: Kd of a specific pid controller
*/
void PID_Init(PID_Typedef *pid, float p_set, float i_set, float d_set)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
 8001a94:	603b      	str	r3, [r7, #0]
  pid->Kp = p_set;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	68ba      	ldr	r2, [r7, #8]
 8001a9a:	601a      	str	r2, [r3, #0]
  pid->Ki = i_set;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	605a      	str	r2, [r3, #4]
  pid->Kd = d_set;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	609a      	str	r2, [r3, #8]
  pid->P = 0.f;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	60da      	str	r2, [r3, #12]
  pid->I = 0.f;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  pid->D = 0.f;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	615a      	str	r2, [r3, #20]
  pid->Error_Last = 0.f;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	619a      	str	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr

08001ad2 <PID_Calculate>:
 * @param set_value: the target value
 * @param now_value: the current value
 * @return the pwm to be applied
*/
int PID_Calculate(PID_Typedef *pid, float set_value, float now_value )
{
 8001ad2:	b590      	push	{r4, r7, lr}
 8001ad4:	b085      	sub	sp, #20
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	60f8      	str	r0, [r7, #12]
 8001ada:	60b9      	str	r1, [r7, #8]
 8001adc:	607a      	str	r2, [r7, #4]
	pid->P = set_value - now_value;
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	68b8      	ldr	r0, [r7, #8]
 8001ae2:	f7ff f891 	bl	8000c08 <__aeabi_fsub>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	60da      	str	r2, [r3, #12]
	pid->I += pid->P;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4610      	mov	r0, r2
 8001afa:	f7ff f887 	bl	8000c0c <__addsf3>
 8001afe:	4603      	mov	r3, r0
 8001b00:	461a      	mov	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	611a      	str	r2, [r3, #16]
	pid->D = pid->P - pid->Error_Last;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4610      	mov	r0, r2
 8001b12:	f7ff f879 	bl	8000c08 <__aeabi_fsub>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	615a      	str	r2, [r3, #20]
	pid->Error_Last = pid->P;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	619a      	str	r2, [r3, #24]
//	pid->I = pid->I>10000 ? 10000 : (pid->I<(-10000) ? (-10000) : pid->I);
	if( set_value == 0 )			pid->I = 0;
 8001b26:	f04f 0100 	mov.w	r1, #0
 8001b2a:	68b8      	ldr	r0, [r7, #8]
 8001b2c:	f7ff fb0a 	bl	8001144 <__aeabi_fcmpeq>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <PID_Calculate+0x6c>
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]
	return(int)(pid->Kp*pid->P  +  pid->Ki*pid->I  +  pid->Kd*pid->D);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	4619      	mov	r1, r3
 8001b48:	4610      	mov	r0, r2
 8001b4a:	f7ff f967 	bl	8000e1c <__aeabi_fmul>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	461c      	mov	r4, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	f7ff f95d 	bl	8000e1c <__aeabi_fmul>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4619      	mov	r1, r3
 8001b66:	4620      	mov	r0, r4
 8001b68:	f7ff f850 	bl	8000c0c <__addsf3>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461c      	mov	r4, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	f7ff f94e 	bl	8000e1c <__aeabi_fmul>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4619      	mov	r1, r3
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7ff f841 	bl	8000c0c <__addsf3>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fb0b 	bl	80011a8 <__aeabi_f2iz>
 8001b92:	4603      	mov	r3, r0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd90      	pop	{r4, r7, pc}

08001b9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	4a14      	ldr	r2, [pc, #80]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6193      	str	r3, [r2, #24]
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	61d3      	str	r3, [r2, #28]
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <HAL_MspInit+0x5c>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bce:	607b      	str	r3, [r7, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <HAL_MspInit+0x60>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <HAL_MspInit+0x60>)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	40010000 	.word	0x40010000

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <NMI_Handler+0x4>

08001c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <MemManage_Handler+0x4>

08001c12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <BusFault_Handler+0x4>

08001c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <UsageFault_Handler+0x4>

08001c1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr

08001c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c46:	f001 f8e1 	bl	8002e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <DMA1_Channel5_IRQHandler+0x10>)
 8001c56:	f001 fc1b 	bl	8003490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000c10 	.word	0x20000c10

08001c64 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <DMA1_Channel6_IRQHandler+0x10>)
 8001c6a:	f001 fc11 	bl	8003490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000c54 	.word	0x20000c54

08001c78 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM1_BRK_IRQHandler+0x10>)
 8001c7e:	f002 ff29 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000a20 	.word	0x20000a20

08001c8c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <TIM1_UP_IRQHandler+0x10>)
 8001c92:	f002 ff1f 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000a20 	.word	0x20000a20

08001ca0 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001ca6:	f002 ff15 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000a20 	.word	0x20000a20

08001cb4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <TIM1_CC_IRQHandler+0x10>)
 8001cba:	f002 ff0b 	bl	8004ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000a20 	.word	0x20000a20

08001cc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <USART1_IRQHandler+0x10>)
 8001cce:	f003 fe8d 	bl	80059ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000b88 	.word	0x20000b88

08001cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <USART2_IRQHandler+0x10>)
 8001ce2:	f003 fe83 	bl	80059ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000bcc 	.word	0x20000bcc

08001cf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
	return 1;
 8001cf4:	2301      	movs	r3, #1
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <_kill>:

int _kill(int pid, int sig)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d08:	f004 fb7e 	bl	8006408 <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2216      	movs	r2, #22
 8001d10:	601a      	str	r2, [r3, #0]
	return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_exit>:

void _exit (int status)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d26:	f04f 31ff 	mov.w	r1, #4294967295
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff ffe7 	bl	8001cfe <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d30:	e7fe      	b.n	8001d30 <_exit+0x12>

08001d32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e00a      	b.n	8001d5a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d44:	f3af 8000 	nop.w
 8001d48:	4601      	mov	r1, r0
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	1c5a      	adds	r2, r3, #1
 8001d4e:	60ba      	str	r2, [r7, #8]
 8001d50:	b2ca      	uxtb	r2, r1
 8001d52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	3301      	adds	r3, #1
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	dbf0      	blt.n	8001d44 <_read+0x12>
	}

return len;
 8001d62:	687b      	ldr	r3, [r7, #4]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	e009      	b.n	8001d92 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	60ba      	str	r2, [r7, #8]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	dbf1      	blt.n	8001d7e <_write+0x12>
	}
	return len;
 8001d9a:	687b      	ldr	r3, [r7, #4]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_close>:

int _close(int file)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	return -1;
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr

08001dba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dca:	605a      	str	r2, [r3, #4]
	return 0;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <_isatty>:

int _isatty(int file)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	return 1;
 8001de0:	2301      	movs	r3, #1
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
	return 0;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr

08001e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e0c:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <_sbrk+0x5c>)
 8001e0e:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <_sbrk+0x60>)
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e18:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <_sbrk+0x64>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <_sbrk+0x64>)
 8001e22:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <_sbrk+0x68>)
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <_sbrk+0x64>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d207      	bcs.n	8001e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e34:	f004 fae8 	bl	8006408 <__errno>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	e009      	b.n	8001e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	4a05      	ldr	r2, [pc, #20]	; (8001e68 <_sbrk+0x64>)
 8001e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e56:	68fb      	ldr	r3, [r7, #12]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2000c000 	.word	0x2000c000
 8001e64:	00000400 	.word	0x00000400
 8001e68:	20000a1c 	.word	0x20000a1c
 8001e6c:	20000ea0 	.word	0x20000ea0

08001e70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b096      	sub	sp, #88	; 0x58
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
 8001e8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	611a      	str	r2, [r3, #16]
 8001eaa:	615a      	str	r2, [r3, #20]
 8001eac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	2220      	movs	r2, #32
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f004 fad1 	bl	800645c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001eba:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ebc:	4a44      	ldr	r2, [pc, #272]	; (8001fd0 <MX_TIM1_Init+0x154>)
 8001ebe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001ec0:	4b42      	ldr	r3, [pc, #264]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ec2:	2247      	movs	r2, #71	; 0x47
 8001ec4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec6:	4b41      	ldr	r3, [pc, #260]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001ecc:	4b3f      	ldr	r3, [pc, #252]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ece:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ed2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed4:	4b3d      	ldr	r3, [pc, #244]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eda:	4b3c      	ldr	r3, [pc, #240]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee0:	4b3a      	ldr	r3, [pc, #232]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ee6:	4839      	ldr	r0, [pc, #228]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001ee8:	f002 fb02 	bl	80044f0 <HAL_TIM_Base_Init>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001ef2:	f7ff fd36 	bl	8001962 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001efc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f00:	4619      	mov	r1, r3
 8001f02:	4832      	ldr	r0, [pc, #200]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001f04:	f002 ffac 	bl	8004e60 <HAL_TIM_ConfigClockSource>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f0e:	f7ff fd28 	bl	8001962 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f12:	482e      	ldr	r0, [pc, #184]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001f14:	f002 fb9c 	bl	8004650 <HAL_TIM_PWM_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001f1e:	f7ff fd20 	bl	8001962 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4826      	ldr	r0, [pc, #152]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001f32:	f003 fb5d 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f3c:	f7ff fd11 	bl	8001962 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f40:	2360      	movs	r3, #96	; 0x60
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f60:	2200      	movs	r2, #0
 8001f62:	4619      	mov	r1, r3
 8001f64:	4819      	ldr	r0, [pc, #100]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001f66:	f002 febd 	bl	8004ce4 <HAL_TIM_PWM_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001f70:	f7ff fcf7 	bl	8001962 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f78:	2204      	movs	r2, #4
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4813      	ldr	r0, [pc, #76]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001f7e:	f002 feb1 	bl	8004ce4 <HAL_TIM_PWM_ConfigChannel>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d001      	beq.n	8001f8c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001f88:	f7ff fceb 	bl	8001962 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fa4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	4619      	mov	r1, r3
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001fb0:	f003 fb8a 	bl	80056c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001fba:	f7ff fcd2 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fbe:	4803      	ldr	r0, [pc, #12]	; (8001fcc <MX_TIM1_Init+0x150>)
 8001fc0:	f000 fa8c 	bl	80024dc <HAL_TIM_MspPostInit>

}
 8001fc4:	bf00      	nop
 8001fc6:	3758      	adds	r7, #88	; 0x58
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000a20 	.word	0x20000a20
 8001fd0:	40012c00 	.word	0x40012c00

08001fd4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08c      	sub	sp, #48	; 0x30
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fda:	f107 030c 	add.w	r3, r7, #12
 8001fde:	2224      	movs	r2, #36	; 0x24
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f004 fa3a 	bl	800645c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ff0:	4b21      	ldr	r3, [pc, #132]	; (8002078 <MX_TIM2_Init+0xa4>)
 8001ff2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ff6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <MX_TIM2_Init+0xa4>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffe:	4b1e      	ldr	r3, [pc, #120]	; (8002078 <MX_TIM2_Init+0xa4>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002004:	4b1c      	ldr	r3, [pc, #112]	; (8002078 <MX_TIM2_Init+0xa4>)
 8002006:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800200a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200c:	4b1a      	ldr	r3, [pc, #104]	; (8002078 <MX_TIM2_Init+0xa4>)
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002012:	4b19      	ldr	r3, [pc, #100]	; (8002078 <MX_TIM2_Init+0xa4>)
 8002014:	2200      	movs	r2, #0
 8002016:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002018:	2303      	movs	r3, #3
 800201a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002020:	2301      	movs	r3, #1
 8002022:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002030:	2301      	movs	r3, #1
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002034:	2300      	movs	r3, #0
 8002036:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	4619      	mov	r1, r3
 8002042:	480d      	ldr	r0, [pc, #52]	; (8002078 <MX_TIM2_Init+0xa4>)
 8002044:	f002 fc16 	bl	8004874 <HAL_TIM_Encoder_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800204e:	f7ff fc88 	bl	8001962 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800205a:	1d3b      	adds	r3, r7, #4
 800205c:	4619      	mov	r1, r3
 800205e:	4806      	ldr	r0, [pc, #24]	; (8002078 <MX_TIM2_Init+0xa4>)
 8002060:	f003 fac6 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800206a:	f7ff fc7a 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	3730      	adds	r7, #48	; 0x30
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000a68 	.word	0x20000a68

0800207c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08c      	sub	sp, #48	; 0x30
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002082:	f107 030c 	add.w	r3, r7, #12
 8002086:	2224      	movs	r2, #36	; 0x24
 8002088:	2100      	movs	r1, #0
 800208a:	4618      	mov	r0, r3
 800208c:	f004 f9e6 	bl	800645c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002098:	4b20      	ldr	r3, [pc, #128]	; (800211c <MX_TIM3_Init+0xa0>)
 800209a:	4a21      	ldr	r2, [pc, #132]	; (8002120 <MX_TIM3_Init+0xa4>)
 800209c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800209e:	4b1f      	ldr	r3, [pc, #124]	; (800211c <MX_TIM3_Init+0xa0>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a4:	4b1d      	ldr	r3, [pc, #116]	; (800211c <MX_TIM3_Init+0xa0>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020aa:	4b1c      	ldr	r3, [pc, #112]	; (800211c <MX_TIM3_Init+0xa0>)
 80020ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b2:	4b1a      	ldr	r3, [pc, #104]	; (800211c <MX_TIM3_Init+0xa0>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b8:	4b18      	ldr	r3, [pc, #96]	; (800211c <MX_TIM3_Init+0xa0>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020be:	2303      	movs	r3, #3
 80020c0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020c6:	2301      	movs	r3, #1
 80020c8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020d2:	2300      	movs	r3, #0
 80020d4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020d6:	2301      	movs	r3, #1
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80020e2:	f107 030c 	add.w	r3, r7, #12
 80020e6:	4619      	mov	r1, r3
 80020e8:	480c      	ldr	r0, [pc, #48]	; (800211c <MX_TIM3_Init+0xa0>)
 80020ea:	f002 fbc3 	bl	8004874 <HAL_TIM_Encoder_Init>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80020f4:	f7ff fc35 	bl	8001962 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f8:	2300      	movs	r3, #0
 80020fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002100:	1d3b      	adds	r3, r7, #4
 8002102:	4619      	mov	r1, r3
 8002104:	4805      	ldr	r0, [pc, #20]	; (800211c <MX_TIM3_Init+0xa0>)
 8002106:	f003 fa73 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002110:	f7ff fc27 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002114:	bf00      	nop
 8002116:	3730      	adds	r7, #48	; 0x30
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000ab0 	.word	0x20000ab0
 8002120:	40000400 	.word	0x40000400

08002124 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	; 0x30
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	2224      	movs	r2, #36	; 0x24
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f004 f992 	bl	800645c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002140:	4b20      	ldr	r3, [pc, #128]	; (80021c4 <MX_TIM5_Init+0xa0>)
 8002142:	4a21      	ldr	r2, [pc, #132]	; (80021c8 <MX_TIM5_Init+0xa4>)
 8002144:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002146:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <MX_TIM5_Init+0xa0>)
 8002148:	2200      	movs	r2, #0
 800214a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b1d      	ldr	r3, [pc, #116]	; (80021c4 <MX_TIM5_Init+0xa0>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002152:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <MX_TIM5_Init+0xa0>)
 8002154:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002158:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <MX_TIM5_Init+0xa0>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <MX_TIM5_Init+0xa0>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002166:	2303      	movs	r3, #3
 8002168:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800216e:	2301      	movs	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002172:	2300      	movs	r3, #0
 8002174:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800217a:	2300      	movs	r3, #0
 800217c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800217e:	2301      	movs	r3, #1
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002182:	2300      	movs	r3, #0
 8002184:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800218a:	f107 030c 	add.w	r3, r7, #12
 800218e:	4619      	mov	r1, r3
 8002190:	480c      	ldr	r0, [pc, #48]	; (80021c4 <MX_TIM5_Init+0xa0>)
 8002192:	f002 fb6f 	bl	8004874 <HAL_TIM_Encoder_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 800219c:	f7ff fbe1 	bl	8001962 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a0:	2300      	movs	r3, #0
 80021a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	4619      	mov	r1, r3
 80021ac:	4805      	ldr	r0, [pc, #20]	; (80021c4 <MX_TIM5_Init+0xa0>)
 80021ae:	f003 fa1f 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80021b8:	f7ff fbd3 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80021bc:	bf00      	nop
 80021be:	3730      	adds	r7, #48	; 0x30
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000af8 	.word	0x20000af8
 80021c8:	40000c00 	.word	0x40000c00

080021cc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08c      	sub	sp, #48	; 0x30
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	2224      	movs	r2, #36	; 0x24
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f004 f93e 	bl	800645c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80021e8:	4b22      	ldr	r3, [pc, #136]	; (8002274 <MX_TIM8_Init+0xa8>)
 80021ea:	4a23      	ldr	r2, [pc, #140]	; (8002278 <MX_TIM8_Init+0xac>)
 80021ec:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80021ee:	4b21      	ldr	r3, [pc, #132]	; (8002274 <MX_TIM8_Init+0xa8>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f4:	4b1f      	ldr	r3, [pc, #124]	; (8002274 <MX_TIM8_Init+0xa8>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80021fa:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <MX_TIM8_Init+0xa8>)
 80021fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002200:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002202:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <MX_TIM8_Init+0xa8>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <MX_TIM8_Init+0xa8>)
 800220a:	2200      	movs	r2, #0
 800220c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220e:	4b19      	ldr	r3, [pc, #100]	; (8002274 <MX_TIM8_Init+0xa8>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002214:	2303      	movs	r3, #3
 8002216:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002218:	2300      	movs	r3, #0
 800221a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800221c:	2301      	movs	r3, #1
 800221e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002220:	2300      	movs	r3, #0
 8002222:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800222c:	2301      	movs	r3, #1
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002230:	2300      	movs	r3, #0
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	4619      	mov	r1, r3
 800223e:	480d      	ldr	r0, [pc, #52]	; (8002274 <MX_TIM8_Init+0xa8>)
 8002240:	f002 fb18 	bl	8004874 <HAL_TIM_Encoder_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800224a:	f7ff fb8a 	bl	8001962 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800224e:	2300      	movs	r3, #0
 8002250:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	4619      	mov	r1, r3
 800225a:	4806      	ldr	r0, [pc, #24]	; (8002274 <MX_TIM8_Init+0xa8>)
 800225c:	f003 f9c8 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8002266:	f7ff fb7c 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	3730      	adds	r7, #48	; 0x30
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000b40 	.word	0x20000b40
 8002278:	40013400 	.word	0x40013400

0800227c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a19      	ldr	r2, [pc, #100]	; (80022f0 <HAL_TIM_Base_MspInit+0x74>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d12b      	bne.n	80022e6 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <HAL_TIM_Base_MspInit+0x78>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	4a18      	ldr	r2, [pc, #96]	; (80022f4 <HAL_TIM_Base_MspInit+0x78>)
 8002294:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002298:	6193      	str	r3, [r2, #24]
 800229a:	4b16      	ldr	r3, [pc, #88]	; (80022f4 <HAL_TIM_Base_MspInit+0x78>)
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	2018      	movs	r0, #24
 80022ac:	f000 fea1 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80022b0:	2018      	movs	r0, #24
 80022b2:	f000 feba 	bl	800302a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2100      	movs	r1, #0
 80022ba:	2019      	movs	r0, #25
 80022bc:	f000 fe99 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022c0:	2019      	movs	r0, #25
 80022c2:	f000 feb2 	bl	800302a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80022c6:	2200      	movs	r2, #0
 80022c8:	2100      	movs	r1, #0
 80022ca:	201a      	movs	r0, #26
 80022cc:	f000 fe91 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80022d0:	201a      	movs	r0, #26
 80022d2:	f000 feaa 	bl	800302a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	201b      	movs	r0, #27
 80022dc:	f000 fe89 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80022e0:	201b      	movs	r0, #27
 80022e2:	f000 fea2 	bl	800302a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40021000 	.word	0x40021000

080022f8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b090      	sub	sp, #64	; 0x40
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002316:	d14f      	bne.n	80023b8 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002318:	4b68      	ldr	r3, [pc, #416]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	4a67      	ldr	r2, [pc, #412]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800231e:	f043 0301 	orr.w	r3, r3, #1
 8002322:	61d3      	str	r3, [r2, #28]
 8002324:	4b65      	ldr	r3, [pc, #404]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	62bb      	str	r3, [r7, #40]	; 0x28
 800232e:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002330:	4b62      	ldr	r3, [pc, #392]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	4a61      	ldr	r2, [pc, #388]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002336:	f043 0304 	orr.w	r3, r3, #4
 800233a:	6193      	str	r3, [r2, #24]
 800233c:	4b5f      	ldr	r3, [pc, #380]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002348:	4b5c      	ldr	r3, [pc, #368]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	4a5b      	ldr	r2, [pc, #364]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800234e:	f043 0308 	orr.w	r3, r3, #8
 8002352:	6193      	str	r3, [r2, #24]
 8002354:	4b59      	ldr	r3, [pc, #356]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	f003 0308 	and.w	r3, r3, #8
 800235c:	623b      	str	r3, [r7, #32]
 800235e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder1A_Pin;
 8002360:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002366:	2300      	movs	r3, #0
 8002368:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800236a:	2301      	movs	r3, #1
 800236c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1A_GPIO_Port, &GPIO_InitStruct);
 800236e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002372:	4619      	mov	r1, r3
 8002374:	4852      	ldr	r0, [pc, #328]	; (80024c0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002376:	f001 faf5 	bl	8003964 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder1B_Pin;
 800237a:	2308      	movs	r3, #8
 800237c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800237e:	2300      	movs	r3, #0
 8002380:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002382:	2301      	movs	r3, #1
 8002384:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder1B_GPIO_Port, &GPIO_InitStruct);
 8002386:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800238a:	4619      	mov	r1, r3
 800238c:	484d      	ldr	r0, [pc, #308]	; (80024c4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800238e:	f001 fae9 	bl	8003964 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002392:	4b4d      	ldr	r3, [pc, #308]	; (80024c8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800239a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800239e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80023a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023b0:	4a45      	ldr	r2, [pc, #276]	; (80024c8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80023b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80023b6:	e07c      	b.n	80024b2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM3)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a43      	ldr	r2, [pc, #268]	; (80024cc <HAL_TIM_Encoder_MspInit+0x1d4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d124      	bne.n	800240c <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023c2:	4b3e      	ldr	r3, [pc, #248]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	4a3d      	ldr	r2, [pc, #244]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023c8:	f043 0302 	orr.w	r3, r3, #2
 80023cc:	61d3      	str	r3, [r2, #28]
 80023ce:	4b3b      	ldr	r3, [pc, #236]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	61fb      	str	r3, [r7, #28]
 80023d8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	4b38      	ldr	r3, [pc, #224]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	4a37      	ldr	r2, [pc, #220]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023e0:	f043 0304 	orr.w	r3, r3, #4
 80023e4:	6193      	str	r3, [r2, #24]
 80023e6:	4b35      	ldr	r3, [pc, #212]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	61bb      	str	r3, [r7, #24]
 80023f0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Encoder2A_Pin|Encoder2B_Pin;
 80023f2:	23c0      	movs	r3, #192	; 0xc0
 80023f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f6:	2300      	movs	r3, #0
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002402:	4619      	mov	r1, r3
 8002404:	482e      	ldr	r0, [pc, #184]	; (80024c0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002406:	f001 faad 	bl	8003964 <HAL_GPIO_Init>
}
 800240a:	e052      	b.n	80024b2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM5)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a2f      	ldr	r2, [pc, #188]	; (80024d0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d124      	bne.n	8002460 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002416:	4b29      	ldr	r3, [pc, #164]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4a28      	ldr	r2, [pc, #160]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800241c:	f043 0308 	orr.w	r3, r3, #8
 8002420:	61d3      	str	r3, [r2, #28]
 8002422:	4b26      	ldr	r3, [pc, #152]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	4b23      	ldr	r3, [pc, #140]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	4a22      	ldr	r2, [pc, #136]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002434:	f043 0304 	orr.w	r3, r3, #4
 8002438:	6193      	str	r3, [r2, #24]
 800243a:	4b20      	ldr	r3, [pc, #128]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Encoder3A_Pin|Encoder3B_Pin;
 8002446:	2303      	movs	r3, #3
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800244a:	2300      	movs	r3, #0
 800244c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800244e:	2301      	movs	r3, #1
 8002450:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002456:	4619      	mov	r1, r3
 8002458:	4819      	ldr	r0, [pc, #100]	; (80024c0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800245a:	f001 fa83 	bl	8003964 <HAL_GPIO_Init>
}
 800245e:	e028      	b.n	80024b2 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(tim_encoderHandle->Instance==TIM8)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a1b      	ldr	r2, [pc, #108]	; (80024d4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d123      	bne.n	80024b2 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800246a:	4b14      	ldr	r3, [pc, #80]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	4a13      	ldr	r2, [pc, #76]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002470:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002474:	6193      	str	r3, [r2, #24]
 8002476:	4b11      	ldr	r3, [pc, #68]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002482:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	4a0d      	ldr	r2, [pc, #52]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002488:	f043 0310 	orr.w	r3, r3, #16
 800248c:	6193      	str	r3, [r2, #24]
 800248e:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder4A_Pin|Encoder4B_Pin;
 800249a:	23c0      	movs	r3, #192	; 0xc0
 800249c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800249e:	2300      	movs	r3, #0
 80024a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a2:	2301      	movs	r3, #1
 80024a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024aa:	4619      	mov	r1, r3
 80024ac:	480a      	ldr	r0, [pc, #40]	; (80024d8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 80024ae:	f001 fa59 	bl	8003964 <HAL_GPIO_Init>
}
 80024b2:	bf00      	nop
 80024b4:	3740      	adds	r7, #64	; 0x40
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40010800 	.word	0x40010800
 80024c4:	40010c00 	.word	0x40010c00
 80024c8:	40010000 	.word	0x40010000
 80024cc:	40000400 	.word	0x40000400
 80024d0:	40000c00 	.word	0x40000c00
 80024d4:	40013400 	.word	0x40013400
 80024d8:	40011000 	.word	0x40011000

080024dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e4:	f107 0310 	add.w	r3, r7, #16
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a10      	ldr	r2, [pc, #64]	; (8002538 <HAL_TIM_MspPostInit+0x5c>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d118      	bne.n	800252e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <HAL_TIM_MspPostInit+0x60>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	4a0e      	ldr	r2, [pc, #56]	; (800253c <HAL_TIM_MspPostInit+0x60>)
 8002502:	f043 0304 	orr.w	r3, r3, #4
 8002506:	6193      	str	r3, [r2, #24]
 8002508:	4b0c      	ldr	r3, [pc, #48]	; (800253c <HAL_TIM_MspPostInit+0x60>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8002514:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002518:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800251e:	2303      	movs	r3, #3
 8002520:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002522:	f107 0310 	add.w	r3, r7, #16
 8002526:	4619      	mov	r1, r3
 8002528:	4805      	ldr	r0, [pc, #20]	; (8002540 <HAL_TIM_MspPostInit+0x64>)
 800252a:	f001 fa1b 	bl	8003964 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800252e:	bf00      	nop
 8002530:	3720      	adds	r7, #32
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40012c00 	.word	0x40012c00
 800253c:	40021000 	.word	0x40021000
 8002540:	40010800 	.word	0x40010800

08002544 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002548:	4b11      	ldr	r3, [pc, #68]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 800254a:	4a12      	ldr	r2, [pc, #72]	; (8002594 <MX_USART1_UART_Init+0x50>)
 800254c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 8002550:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002556:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002562:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 800256a:	220c      	movs	r2, #12
 800256c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 8002570:	2200      	movs	r2, #0
 8002572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 8002576:	2200      	movs	r2, #0
 8002578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800257a:	4805      	ldr	r0, [pc, #20]	; (8002590 <MX_USART1_UART_Init+0x4c>)
 800257c:	f003 f907 	bl	800578e <HAL_UART_Init>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002586:	f7ff f9ec 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20000b88 	.word	0x20000b88
 8002594:	40013800 	.word	0x40013800

08002598 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800259c:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 800259e:	4a12      	ldr	r2, [pc, #72]	; (80025e8 <MX_USART2_UART_Init+0x50>)
 80025a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025be:	220c      	movs	r2, #12
 80025c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c8:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <MX_USART2_UART_Init+0x4c>)
 80025d0:	f003 f8dd 	bl	800578e <HAL_UART_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025da:	f7ff f9c2 	bl	8001962 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	20000bcc 	.word	0x20000bcc
 80025e8:	40004400 	.word	0x40004400

080025ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08c      	sub	sp, #48	; 0x30
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 031c 	add.w	r3, r7, #28
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a6b      	ldr	r2, [pc, #428]	; (80027b4 <HAL_UART_MspInit+0x1c8>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d16c      	bne.n	80026e6 <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800260c:	4b6a      	ldr	r3, [pc, #424]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a69      	ldr	r2, [pc, #420]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 8002612:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b67      	ldr	r3, [pc, #412]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002624:	4b64      	ldr	r3, [pc, #400]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	4a63      	ldr	r2, [pc, #396]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 800262a:	f043 0308 	orr.w	r3, r3, #8
 800262e:	6193      	str	r3, [r2, #24]
 8002630:	4b61      	ldr	r3, [pc, #388]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800263c:	2340      	movs	r3, #64	; 0x40
 800263e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002644:	2303      	movs	r3, #3
 8002646:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 031c 	add.w	r3, r7, #28
 800264c:	4619      	mov	r1, r3
 800264e:	485b      	ldr	r0, [pc, #364]	; (80027bc <HAL_UART_MspInit+0x1d0>)
 8002650:	f001 f988 	bl	8003964 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002658:	2300      	movs	r3, #0
 800265a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	4619      	mov	r1, r3
 8002666:	4855      	ldr	r0, [pc, #340]	; (80027bc <HAL_UART_MspInit+0x1d0>)
 8002668:	f001 f97c 	bl	8003964 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800266c:	4b54      	ldr	r3, [pc, #336]	; (80027c0 <HAL_UART_MspInit+0x1d4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002674:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800267a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800267c:	f043 0304 	orr.w	r3, r3, #4
 8002680:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002682:	4a4f      	ldr	r2, [pc, #316]	; (80027c0 <HAL_UART_MspInit+0x1d4>)
 8002684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002686:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002688:	4b4e      	ldr	r3, [pc, #312]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 800268a:	4a4f      	ldr	r2, [pc, #316]	; (80027c8 <HAL_UART_MspInit+0x1dc>)
 800268c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800268e:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 8002690:	2200      	movs	r2, #0
 8002692:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002694:	4b4b      	ldr	r3, [pc, #300]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800269a:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026a0:	4b48      	ldr	r3, [pc, #288]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026a6:	4b47      	ldr	r3, [pc, #284]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80026ac:	4b45      	ldr	r3, [pc, #276]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026ae:	2220      	movs	r2, #32
 80026b0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026b2:	4b44      	ldr	r3, [pc, #272]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026b8:	4842      	ldr	r0, [pc, #264]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026ba:	f000 fcd1 	bl	8003060 <HAL_DMA_Init>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 80026c4:	f7ff f94d 	bl	8001962 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a3e      	ldr	r2, [pc, #248]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026cc:	639a      	str	r2, [r3, #56]	; 0x38
 80026ce:	4a3d      	ldr	r2, [pc, #244]	; (80027c4 <HAL_UART_MspInit+0x1d8>)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80026d4:	2200      	movs	r2, #0
 80026d6:	2101      	movs	r1, #1
 80026d8:	2025      	movs	r0, #37	; 0x25
 80026da:	f000 fc8a 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026de:	2025      	movs	r0, #37	; 0x25
 80026e0:	f000 fca3 	bl	800302a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80026e4:	e062      	b.n	80027ac <HAL_UART_MspInit+0x1c0>
  else if(uartHandle->Instance==USART2)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a38      	ldr	r2, [pc, #224]	; (80027cc <HAL_UART_MspInit+0x1e0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d15d      	bne.n	80027ac <HAL_UART_MspInit+0x1c0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	4a30      	ldr	r2, [pc, #192]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 80026f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026fa:	61d3      	str	r3, [r2, #28]
 80026fc:	4b2e      	ldr	r3, [pc, #184]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002708:	4b2b      	ldr	r3, [pc, #172]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	4a2a      	ldr	r2, [pc, #168]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 800270e:	f043 0304 	orr.w	r3, r3, #4
 8002712:	6193      	str	r3, [r2, #24]
 8002714:	4b28      	ldr	r3, [pc, #160]	; (80027b8 <HAL_UART_MspInit+0x1cc>)
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002720:	2304      	movs	r3, #4
 8002722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002724:	2302      	movs	r3, #2
 8002726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002728:	2303      	movs	r3, #3
 800272a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272c:	f107 031c 	add.w	r3, r7, #28
 8002730:	4619      	mov	r1, r3
 8002732:	4827      	ldr	r0, [pc, #156]	; (80027d0 <HAL_UART_MspInit+0x1e4>)
 8002734:	f001 f916 	bl	8003964 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002738:	2308      	movs	r3, #8
 800273a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800273c:	2300      	movs	r3, #0
 800273e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002744:	f107 031c 	add.w	r3, r7, #28
 8002748:	4619      	mov	r1, r3
 800274a:	4821      	ldr	r0, [pc, #132]	; (80027d0 <HAL_UART_MspInit+0x1e4>)
 800274c:	f001 f90a 	bl	8003964 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002750:	4b20      	ldr	r3, [pc, #128]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002752:	4a21      	ldr	r2, [pc, #132]	; (80027d8 <HAL_UART_MspInit+0x1ec>)
 8002754:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002756:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002758:	2200      	movs	r2, #0
 800275a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002762:	4b1c      	ldr	r3, [pc, #112]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002768:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 800276a:	2200      	movs	r2, #0
 800276c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002776:	2200      	movs	r2, #0
 8002778:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800277a:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 800277c:	2200      	movs	r2, #0
 800277e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002780:	4814      	ldr	r0, [pc, #80]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002782:	f000 fc6d 	bl	8003060 <HAL_DMA_Init>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 800278c:	f7ff f8e9 	bl	8001962 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a10      	ldr	r2, [pc, #64]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002794:	639a      	str	r2, [r3, #56]	; 0x38
 8002796:	4a0f      	ldr	r2, [pc, #60]	; (80027d4 <HAL_UART_MspInit+0x1e8>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800279c:	2200      	movs	r2, #0
 800279e:	2101      	movs	r1, #1
 80027a0:	2026      	movs	r0, #38	; 0x26
 80027a2:	f000 fc26 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027a6:	2026      	movs	r0, #38	; 0x26
 80027a8:	f000 fc3f 	bl	800302a <HAL_NVIC_EnableIRQ>
}
 80027ac:	bf00      	nop
 80027ae:	3730      	adds	r7, #48	; 0x30
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40013800 	.word	0x40013800
 80027b8:	40021000 	.word	0x40021000
 80027bc:	40010c00 	.word	0x40010c00
 80027c0:	40010000 	.word	0x40010000
 80027c4:	20000c10 	.word	0x20000c10
 80027c8:	40020058 	.word	0x40020058
 80027cc:	40004400 	.word	0x40004400
 80027d0:	40010800 	.word	0x40010800
 80027d4:	20000c54 	.word	0x20000c54
 80027d8:	4002006c 	.word	0x4002006c

080027dc <u1_printf>:
uint8_t u1_RX_Buf[MAX_LEN];
uint8_t u1_RX_ReceiveBit;
int rx_len = 0;


void u1_printf(char* fmt, ...) {
 80027dc:	b40f      	push	{r0, r1, r2, r3}
 80027de:	b580      	push	{r7, lr}
 80027e0:	b0b4      	sub	sp, #208	; 0xd0
 80027e2:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 80027e4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80027e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 80027ec:	463b      	mov	r3, r7
 80027ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80027f2:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80027f6:	4618      	mov	r0, r3
 80027f8:	f003 fe4e 	bl	8006498 <vsprintf>
  va_end(ap);
  len = strlen((char*)buf);
 80027fc:	463b      	mov	r3, r7
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fd fd12 	bl	8000228 <strlen>
 8002804:	4603      	mov	r3, r0
 8002806:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);//UART???1?6.??
 800280a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800280e:	4639      	mov	r1, r7
 8002810:	f04f 33ff 	mov.w	r3, #4294967295
 8002814:	4804      	ldr	r0, [pc, #16]	; (8002828 <u1_printf+0x4c>)
 8002816:	f003 f807 	bl	8005828 <HAL_UART_Transmit>
}
 800281a:	bf00      	nop
 800281c:	37d0      	adds	r7, #208	; 0xd0
 800281e:	46bd      	mov	sp, r7
 8002820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002824:	b004      	add	sp, #16
 8002826:	4770      	bx	lr
 8002828:	20000b88 	.word	0x20000b88

0800282c <HAL_UART_ErrorCallback>:

uint8_t receive_flag=0;
UART_HandleTypeDef* zigbee_huart;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  if (huart == zigbee_huart)
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_UART_ErrorCallback+0x38>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	429a      	cmp	r2, r3
 800283c:	d10e      	bne.n	800285c <HAL_UART_ErrorCallback+0x30>
  {
    __HAL_UNLOCK(zigbee_huart);
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <HAL_UART_ErrorCallback+0x38>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    receive_flag=0;
 8002848:	4b07      	ldr	r3, [pc, #28]	; (8002868 <HAL_UART_ErrorCallback+0x3c>)
 800284a:	2200      	movs	r2, #0
 800284c:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800284e:	4b05      	ldr	r3, [pc, #20]	; (8002864 <HAL_UART_ErrorCallback+0x38>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	22c8      	movs	r2, #200	; 0xc8
 8002854:	4905      	ldr	r1, [pc, #20]	; (800286c <HAL_UART_ErrorCallback+0x40>)
 8002856:	4618      	mov	r0, r3
 8002858:	f003 f878 	bl	800594c <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 800285c:	bf00      	nop
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000e5c 	.word	0x20000e5c
 8002868:	20000e5a 	.word	0x20000e5a
 800286c:	20000c98 	.word	0x20000c98

08002870 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart,uint16_t Size)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	807b      	strh	r3, [r7, #2]
    if(huart == zigbee_huart)
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_UARTEx_RxEventCallback+0x28>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	429a      	cmp	r2, r3
 8002884:	d102      	bne.n	800288c <HAL_UARTEx_RxEventCallback+0x1c>
    {
        receive_flag=1;
 8002886:	4b05      	ldr	r3, [pc, #20]	; (800289c <HAL_UARTEx_RxEventCallback+0x2c>)
 8002888:	2201      	movs	r2, #1
 800288a:	701a      	strb	r2, [r3, #0]
    }
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	20000e5c 	.word	0x20000e5c
 800289c:	20000e5a 	.word	0x20000e5a

080028a0 <CalculateChecksum>:

static uint8_t CalculateChecksum(const uint8_t data[], int32_t count) 
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint8_t checksum = 0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	e009      	b.n	80028c8 <CalculateChecksum+0x28>
  {
    checksum ^= data[i];
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	781a      	ldrb	r2, [r3, #0]
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	4053      	eors	r3, r2
 80028c0:	73fb      	strb	r3, [r7, #15]
  for (int32_t i = 0; i < count; ++i) 
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	3301      	adds	r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	dbf1      	blt.n	80028b4 <CalculateChecksum+0x14>
  }
  return checksum;
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <change_float_data>:

static float change_float_data(uint8_t* dat)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    float float_data;
    float_data=*((float*)dat);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	60fb      	str	r3, [r7, #12]
    return float_data;
 80028ea:	68fb      	ldr	r3, [r7, #12]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
	...

080028f8 <zigbee_Init>:

//
void zigbee_Init(UART_HandleTypeDef *huart)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 8002900:	22c8      	movs	r2, #200	; 0xc8
 8002902:	2100      	movs	r1, #0
 8002904:	480e      	ldr	r0, [pc, #56]	; (8002940 <zigbee_Init+0x48>)
 8002906:	f003 fda9 	bl	800645c <memset>
    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 800290a:	2264      	movs	r2, #100	; 0x64
 800290c:	2100      	movs	r1, #0
 800290e:	480d      	ldr	r0, [pc, #52]	; (8002944 <zigbee_Init+0x4c>)
 8002910:	f003 fda4 	bl	800645c <memset>
    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8002914:	2296      	movs	r2, #150	; 0x96
 8002916:	2100      	movs	r1, #0
 8002918:	480b      	ldr	r0, [pc, #44]	; (8002948 <zigbee_Init+0x50>)
 800291a:	f003 fd9f 	bl	800645c <memset>
    zigbee_huart = huart;
 800291e:	4a0b      	ldr	r2, [pc, #44]	; (800294c <zigbee_Init+0x54>)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6013      	str	r3, [r2, #0]
    receive_flag=0;
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <zigbee_Init+0x58>)
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 800292a:	4b08      	ldr	r3, [pc, #32]	; (800294c <zigbee_Init+0x54>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	22c8      	movs	r2, #200	; 0xc8
 8002930:	4903      	ldr	r1, [pc, #12]	; (8002940 <zigbee_Init+0x48>)
 8002932:	4618      	mov	r0, r3
 8002934:	f003 f80a 	bl	800594c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002938:	bf00      	nop
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	20000c98 	.word	0x20000c98
 8002944:	20000d60 	.word	0x20000d60
 8002948:	20000dc4 	.word	0x20000dc4
 800294c:	20000e5c 	.word	0x20000e5c
 8002950:	20000e5a 	.word	0x20000e5a

08002954 <zigbeeMessageRecord>:

void zigbeeMessageRecord()
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
    uint16_t msgIndex=0;
 800295a:	2300      	movs	r3, #0
 800295c:	81fb      	strh	r3, [r7, #14]
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 800295e:	2300      	movs	r3, #0
 8002960:	81fb      	strh	r3, [r7, #14]
 8002962:	e07d      	b.n	8002a60 <zigbeeMessageRecord+0x10c>
    {
        if(zigbeeMessage[msgIndex]==0x55&&zigbeeMessage[msgIndex+1]==0xAA)
 8002964:	89fb      	ldrh	r3, [r7, #14]
 8002966:	4a4b      	ldr	r2, [pc, #300]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002968:	5cd3      	ldrb	r3, [r2, r3]
 800296a:	2b55      	cmp	r3, #85	; 0x55
 800296c:	d175      	bne.n	8002a5a <zigbeeMessageRecord+0x106>
 800296e:	89fb      	ldrh	r3, [r7, #14]
 8002970:	3301      	adds	r3, #1
 8002972:	4a48      	ldr	r2, [pc, #288]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002974:	5cd3      	ldrb	r3, [r2, r3]
 8002976:	2baa      	cmp	r3, #170	; 0xaa
 8002978:	d16f      	bne.n	8002a5a <zigbeeMessageRecord+0x106>
        {
            int16_t tmpnum;
            tmpnum=*((int16_t*)(&zigbeeMessage[msgIndex+3]));
 800297a:	89fb      	ldrh	r3, [r7, #14]
 800297c:	3303      	adds	r3, #3
 800297e:	4a45      	ldr	r2, [pc, #276]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002980:	4413      	add	r3, r2
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	807b      	strh	r3, [r7, #2]
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 8002986:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800298a:	2b00      	cmp	r3, #0
 800298c:	db64      	blt.n	8002a58 <zigbeeMessageRecord+0x104>
 800298e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002992:	2b64      	cmp	r3, #100	; 0x64
 8002994:	dd03      	ble.n	800299e <zigbeeMessageRecord+0x4a>
 8002996:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800299a:	2b96      	cmp	r3, #150	; 0x96
 800299c:	dc5c      	bgt.n	8002a58 <zigbeeMessageRecord+0x104>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 800299e:	89fa      	ldrh	r2, [r7, #14]
 80029a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029a4:	4413      	add	r3, r2
 80029a6:	2bc1      	cmp	r3, #193	; 0xc1
 80029a8:	dc5f      	bgt.n	8002a6a <zigbeeMessageRecord+0x116>
            uint8_t tmpchecksum;
            tmpchecksum=CalculateChecksum(&zigbeeMessage[msgIndex+6],tmpnum);
 80029aa:	89fb      	ldrh	r3, [r7, #14]
 80029ac:	3306      	adds	r3, #6
 80029ae:	4a39      	ldr	r2, [pc, #228]	; (8002a94 <zigbeeMessageRecord+0x140>)
 80029b0:	4413      	add	r3, r2
 80029b2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80029b6:	4611      	mov	r1, r2
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff71 	bl	80028a0 <CalculateChecksum>
 80029be:	4603      	mov	r3, r0
 80029c0:	707b      	strb	r3, [r7, #1]
            if(tmpchecksum==zigbeeMessage[msgIndex+5])
 80029c2:	89fb      	ldrh	r3, [r7, #14]
 80029c4:	3305      	adds	r3, #5
 80029c6:	4a33      	ldr	r2, [pc, #204]	; (8002a94 <zigbeeMessageRecord+0x140>)
 80029c8:	5cd3      	ldrb	r3, [r2, r3]
 80029ca:	787a      	ldrb	r2, [r7, #1]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d144      	bne.n	8002a5a <zigbeeMessageRecord+0x106>
            {
                if(zigbeeMessage[msgIndex+2]==0x01)
 80029d0:	89fb      	ldrh	r3, [r7, #14]
 80029d2:	3302      	adds	r3, #2
 80029d4:	4a2f      	ldr	r2, [pc, #188]	; (8002a94 <zigbeeMessageRecord+0x140>)
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d11b      	bne.n	8002a14 <zigbeeMessageRecord+0xc0>
                {
                    memset(gameInfoMessage,0x00,MAX_INFO_LEN);
 80029dc:	2264      	movs	r2, #100	; 0x64
 80029de:	2100      	movs	r1, #0
 80029e0:	482d      	ldr	r0, [pc, #180]	; (8002a98 <zigbeeMessageRecord+0x144>)
 80029e2:	f003 fd3b 	bl	800645c <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	e00d      	b.n	8002a08 <zigbeeMessageRecord+0xb4>
                    {
                        gameInfoMessage[i]=zigbeeMessage[msgIndex+6+i];
 80029ec:	89fb      	ldrh	r3, [r7, #14]
 80029ee:	1d9a      	adds	r2, r3, #6
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4413      	add	r3, r2
 80029f4:	4a27      	ldr	r2, [pc, #156]	; (8002a94 <zigbeeMessageRecord+0x140>)
 80029f6:	5cd1      	ldrb	r1, [r2, r3]
 80029f8:	4a27      	ldr	r2, [pc, #156]	; (8002a98 <zigbeeMessageRecord+0x144>)
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	4413      	add	r3, r2
 80029fe:	460a      	mov	r2, r1
 8002a00:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	3301      	adds	r3, #1
 8002a06:	60bb      	str	r3, [r7, #8]
 8002a08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	dbec      	blt.n	80029ec <zigbeeMessageRecord+0x98>
                    }
                    continue;
 8002a12:	e022      	b.n	8002a5a <zigbeeMessageRecord+0x106>
                }
                else if(zigbeeMessage[msgIndex+2]==0x05)
 8002a14:	89fb      	ldrh	r3, [r7, #14]
 8002a16:	3302      	adds	r3, #2
 8002a18:	4a1e      	ldr	r2, [pc, #120]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002a1a:	5cd3      	ldrb	r3, [r2, r3]
 8002a1c:	2b05      	cmp	r3, #5
 8002a1e:	d11c      	bne.n	8002a5a <zigbeeMessageRecord+0x106>
                {
                    memset(gameStatusMessage,0x00,MAX_STATUS_LEN);
 8002a20:	2296      	movs	r2, #150	; 0x96
 8002a22:	2100      	movs	r1, #0
 8002a24:	481d      	ldr	r0, [pc, #116]	; (8002a9c <zigbeeMessageRecord+0x148>)
 8002a26:	f003 fd19 	bl	800645c <memset>
                    for(int32_t i=0;i<tmpnum;i++)
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	e00d      	b.n	8002a4c <zigbeeMessageRecord+0xf8>
                    {
                        gameStatusMessage[i]=zigbeeMessage[msgIndex+6+i];
 8002a30:	89fb      	ldrh	r3, [r7, #14]
 8002a32:	1d9a      	adds	r2, r3, #6
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4413      	add	r3, r2
 8002a38:	4a16      	ldr	r2, [pc, #88]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002a3a:	5cd1      	ldrb	r1, [r2, r3]
 8002a3c:	4a17      	ldr	r2, [pc, #92]	; (8002a9c <zigbeeMessageRecord+0x148>)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4413      	add	r3, r2
 8002a42:	460a      	mov	r2, r1
 8002a44:	701a      	strb	r2, [r3, #0]
                    for(int32_t i=0;i<tmpnum;i++)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	607b      	str	r3, [r7, #4]
 8002a4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	dbec      	blt.n	8002a30 <zigbeeMessageRecord+0xdc>
                    }
                    continue;
 8002a56:	e000      	b.n	8002a5a <zigbeeMessageRecord+0x106>
            if(tmpnum<0||(tmpnum>MAX_INFO_LEN&&tmpnum>MAX_STATUS_LEN)) continue;
 8002a58:	bf00      	nop
    for(msgIndex=0;msgIndex<MAX_MSG_LEN;msgIndex++)
 8002a5a:	89fb      	ldrh	r3, [r7, #14]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	81fb      	strh	r3, [r7, #14]
 8002a60:	89fb      	ldrh	r3, [r7, #14]
 8002a62:	2bc7      	cmp	r3, #199	; 0xc7
 8002a64:	f67f af7e 	bls.w	8002964 <zigbeeMessageRecord+0x10>
 8002a68:	e000      	b.n	8002a6c <zigbeeMessageRecord+0x118>
            if(msgIndex+tmpnum+6>=MAX_MSG_LEN) break;
 8002a6a:	bf00      	nop
                }
            }
        }
    }
    memset(zigbeeMessage,0x00,MAX_MSG_LEN);
 8002a6c:	22c8      	movs	r2, #200	; 0xc8
 8002a6e:	2100      	movs	r1, #0
 8002a70:	4808      	ldr	r0, [pc, #32]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002a72:	f003 fcf3 	bl	800645c <memset>
    receive_flag=0;
 8002a76:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <zigbeeMessageRecord+0x14c>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(zigbee_huart,zigbeeMessage,MAX_MSG_LEN);
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <zigbeeMessageRecord+0x150>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	22c8      	movs	r2, #200	; 0xc8
 8002a82:	4904      	ldr	r1, [pc, #16]	; (8002a94 <zigbeeMessageRecord+0x140>)
 8002a84:	4618      	mov	r0, r3
 8002a86:	f002 ff61 	bl	800594c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000c98 	.word	0x20000c98
 8002a98:	20000d60 	.word	0x20000d60
 8002a9c:	20000dc4 	.word	0x20000dc4
 8002aa0:	20000e5a 	.word	0x20000e5a
 8002aa4:	20000e5c 	.word	0x20000e5c

08002aa8 <getGameTime>:

int32_t getGameTime()
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
    int32_t time;
    time=*((int32_t*)(&gameStatusMessage[1]));
 8002aae:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <getGameTime+0x18>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	607b      	str	r3, [r7, #4]
    return time;
 8002ab4:	687b      	ldr	r3, [r7, #4]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr
 8002ac0:	20000dc5 	.word	0x20000dc5

08002ac4 <getGameStatus>:

GameStatus_edc24 getGameStatus()
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
    uint8_t status;
    status=gameStatusMessage[0];
 8002aca:	4b07      	ldr	r3, [pc, #28]	; (8002ae8 <getGameStatus+0x24>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	71fb      	strb	r3, [r7, #7]
    if(status==0x00)
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <getGameStatus+0x16>
    {
        return GameStandby;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	e000      	b.n	8002adc <getGameStatus+0x18>
    }
    else
    {
        return GameGoing;
 8002ada:	2301      	movs	r3, #1
    }
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	20000dc4 	.word	0x20000dc4

08002aec <getScore>:

float getScore()
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
    return change_float_data(&gameStatusMessage[5]);
 8002af0:	4802      	ldr	r0, [pc, #8]	; (8002afc <getScore+0x10>)
 8002af2:	f7ff fef3 	bl	80028dc <change_float_data>
 8002af6:	4603      	mov	r3, r0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000dc9 	.word	0x20000dc9

08002b00 <getVehiclePos>:

Position_edc24 getVehiclePos()
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
    Position_edc24 pos;
    pos.x=*((int16_t*)(&gameStatusMessage[9]));
 8002b06:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <getVehiclePos+0x34>)
 8002b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b0c:	803b      	strh	r3, [r7, #0]
    pos.y=*((int16_t*)(&gameStatusMessage[11]));
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	; (8002b38 <getVehiclePos+0x38>)
 8002b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b14:	807b      	strh	r3, [r7, #2]
    return pos;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	88ba      	ldrh	r2, [r7, #4]
 8002b1e:	f362 030f 	bfi	r3, r2, #0, #16
 8002b22:	88fa      	ldrh	r2, [r7, #6]
 8002b24:	f362 431f 	bfi	r3, r2, #16, #16
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	20000dcd 	.word	0x20000dcd
 8002b38:	20000dcf 	.word	0x20000dcf

08002b3c <getRemainDist>:

int32_t getRemainDist()
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
    int32_t dist;
    dist=*((int32_t*)(&gameStatusMessage[13]));
 8002b42:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <getRemainDist+0x18>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	607b      	str	r3, [r7, #4]
    return dist;
 8002b48:	687b      	ldr	r3, [r7, #4]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr
 8002b54:	20000dd1 	.word	0x20000dd1

08002b58 <getOrderNum>:

uint8_t getOrderNum()
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
    return gameStatusMessage[17];
 8002b5c:	4b02      	ldr	r3, [pc, #8]	; (8002b68 <getOrderNum+0x10>)
 8002b5e:	7c5b      	ldrb	r3, [r3, #17]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	20000dc4 	.word	0x20000dc4

08002b6c <getLatestPendingOrder>:
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*orderNo]));
    return order;
}

Order_edc24 getLatestPendingOrder()
{
 8002b6c:	b5b0      	push	{r4, r5, r7, lr}
 8002b6e:	b088      	sub	sp, #32
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
    int32_t tmpnum=(int32_t)gameStatusMessage[21];
 8002b74:	4b2e      	ldr	r3, [pc, #184]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002b76:	7d5b      	ldrb	r3, [r3, #21]
 8002b78:	61fb      	str	r3, [r7, #28]
    Order_edc24 order;
    order.depPos.x=*((int16_t*)(&gameStatusMessage[18+18*tmpnum]));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	4613      	mov	r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	4413      	add	r3, r2
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	461a      	mov	r2, r3
 8002b88:	4b29      	ldr	r3, [pc, #164]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002b8a:	4413      	add	r3, r2
 8002b8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b90:	813b      	strh	r3, [r7, #8]
    order.depPos.y=*((int16_t*)(&gameStatusMessage[20+18*tmpnum]));
 8002b92:	69fa      	ldr	r2, [r7, #28]
 8002b94:	4613      	mov	r3, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	3314      	adds	r3, #20
 8002b9e:	4a24      	ldr	r2, [pc, #144]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002ba0:	4413      	add	r3, r2
 8002ba2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba6:	817b      	strh	r3, [r7, #10]
    order.desPos.x=*((int16_t*)(&gameStatusMessage[22+18*tmpnum]));
 8002ba8:	69fa      	ldr	r2, [r7, #28]
 8002baa:	4613      	mov	r3, r2
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	4413      	add	r3, r2
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	3316      	adds	r3, #22
 8002bb4:	4a1e      	ldr	r2, [pc, #120]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002bb6:	4413      	add	r3, r2
 8002bb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bbc:	81bb      	strh	r3, [r7, #12]
    order.desPos.y=*((int16_t*)(&gameStatusMessage[24+18*tmpnum]));
 8002bbe:	69fa      	ldr	r2, [r7, #28]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	3318      	adds	r3, #24
 8002bca:	4a19      	ldr	r2, [pc, #100]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002bcc:	4413      	add	r3, r2
 8002bce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bd2:	81fb      	strh	r3, [r7, #14]
    order.timeLimit=*((int32_t*)(&gameStatusMessage[26+18*tmpnum]));
 8002bd4:	69fa      	ldr	r2, [r7, #28]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	331a      	adds	r3, #26
 8002be0:	4a13      	ldr	r2, [pc, #76]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002be2:	4413      	add	r3, r2
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	613b      	str	r3, [r7, #16]
    order.commission=change_float_data(&gameStatusMessage[30+18*tmpnum]);
 8002be8:	69fa      	ldr	r2, [r7, #28]
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4413      	add	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	331e      	adds	r3, #30
 8002bf4:	4a0e      	ldr	r2, [pc, #56]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fe6f 	bl	80028dc <change_float_data>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	61bb      	str	r3, [r7, #24]
    order.orderId=*((int16_t*)(&gameStatusMessage[34+18*tmpnum]));
 8002c02:	69fa      	ldr	r2, [r7, #28]
 8002c04:	4613      	mov	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4413      	add	r3, r2
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	3322      	adds	r3, #34	; 0x22
 8002c0e:	4a08      	ldr	r2, [pc, #32]	; (8002c30 <getLatestPendingOrder+0xc4>)
 8002c10:	4413      	add	r3, r2
 8002c12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c16:	82bb      	strh	r3, [r7, #20]
    return order;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	461d      	mov	r5, r3
 8002c1c:	f107 0408 	add.w	r4, r7, #8
 8002c20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	602b      	str	r3, [r5, #0]
}
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	3720      	adds	r7, #32
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c30:	20000dc4 	.word	0x20000dc4

08002c34 <getGameStage>:

GameStage_edc24 getGameStage()
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
    uint8_t stage;
    stage=gameInfoMessage[0];
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <getGameStage+0x18>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	71fb      	strb	r3, [r7, #7]
    return (GameStage_edc24)stage;
 8002c40:	79fb      	ldrb	r3, [r7, #7]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	20000d60 	.word	0x20000d60

08002c50 <getOneBarrier>:

Barrier_edc24 getOneBarrier(uint8_t barrierNo)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	70fb      	strb	r3, [r7, #3]
    Barrier_edc24 barrier;
    barrier.pos_1.x=*((int16_t*)(&gameInfoMessage[2+8*barrierNo]));
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	3302      	adds	r3, #2
 8002c62:	4a14      	ldr	r2, [pc, #80]	; (8002cb4 <getOneBarrier+0x64>)
 8002c64:	4413      	add	r3, r2
 8002c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6a:	813b      	strh	r3, [r7, #8]
    barrier.pos_1.y=*((int16_t*)(&gameInfoMessage[4+8*barrierNo]));
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	3304      	adds	r3, #4
 8002c72:	4a10      	ldr	r2, [pc, #64]	; (8002cb4 <getOneBarrier+0x64>)
 8002c74:	4413      	add	r3, r2
 8002c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c7a:	817b      	strh	r3, [r7, #10]
    barrier.pos_2.x=*((int16_t*)(&gameInfoMessage[6+8*barrierNo]));
 8002c7c:	78fb      	ldrb	r3, [r7, #3]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	3306      	adds	r3, #6
 8002c82:	4a0c      	ldr	r2, [pc, #48]	; (8002cb4 <getOneBarrier+0x64>)
 8002c84:	4413      	add	r3, r2
 8002c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c8a:	81bb      	strh	r3, [r7, #12]
    barrier.pos_2.y=*((int16_t*)(&gameInfoMessage[8+8*barrierNo]));
 8002c8c:	78fb      	ldrb	r3, [r7, #3]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4a08      	ldr	r2, [pc, #32]	; (8002cb4 <getOneBarrier+0x64>)
 8002c94:	4413      	add	r3, r2
 8002c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c9a:	81fb      	strh	r3, [r7, #14]
    return barrier;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f107 0308 	add.w	r3, r7, #8
 8002ca4:	cb03      	ldmia	r3!, {r0, r1}
 8002ca6:	6010      	str	r0, [r2, #0]
 8002ca8:	6051      	str	r1, [r2, #4]
}
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	20000d60 	.word	0x20000d60

08002cb8 <getHalfGameDuration>:

int32_t getHalfGameDuration()
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
    int32_t time;
    time=*((int32_t*)(&gameInfoMessage[42]));
 8002cbe:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <getHalfGameDuration+0x18>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	607b      	str	r3, [r7, #4]
    return (int32_t)time;
 8002cc4:	687b      	ldr	r3, [r7, #4]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr
 8002cd0:	20000d8a 	.word	0x20000d8a

08002cd4 <getOwnChargingPileNum>:

uint8_t getOwnChargingPileNum()
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
    return gameInfoMessage[46];
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <getOwnChargingPileNum+0x14>)
 8002cda:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bc80      	pop	{r7}
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20000d60 	.word	0x20000d60

08002cec <getOppChargingPileNum>:

uint8_t getOppChargingPileNum()
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
    uint8_t tmp;
    tmp=gameInfoMessage[46];
 8002cf2:	4b07      	ldr	r3, [pc, #28]	; (8002d10 <getOppChargingPileNum+0x24>)
 8002cf4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8002cf8:	71fb      	strb	r3, [r7, #7]
    return gameInfoMessage[47+4*tmp];
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	332f      	adds	r3, #47	; 0x2f
 8002d00:	4a03      	ldr	r2, [pc, #12]	; (8002d10 <getOppChargingPileNum+0x24>)
 8002d02:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000d60 	.word	0x20000d60

08002d14 <reqGameInfo>:
    pos.y=*((int32_t*)(&gameInfoMessage[48+4*tmpnum+4*pileNo]));
    return pos;
}

void reqGameInfo()
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(zigbee_huart,zigbeeSend[0],6,HAL_MAX_DELAY);
 8002d18:	4b04      	ldr	r3, [pc, #16]	; (8002d2c <reqGameInfo+0x18>)
 8002d1a:	6818      	ldr	r0, [r3, #0]
 8002d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d20:	2206      	movs	r2, #6
 8002d22:	4903      	ldr	r1, [pc, #12]	; (8002d30 <reqGameInfo+0x1c>)
 8002d24:	f002 fd80 	bl	8005828 <HAL_UART_Transmit>
}
 8002d28:	bf00      	nop
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	20000e5c 	.word	0x20000e5c
 8002d30:	20000010 	.word	0x20000010

08002d34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d34:	480c      	ldr	r0, [pc, #48]	; (8002d68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d36:	490d      	ldr	r1, [pc, #52]	; (8002d6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d38:	4a0d      	ldr	r2, [pc, #52]	; (8002d70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d4c:	4c0a      	ldr	r4, [pc, #40]	; (8002d78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d5a:	f7ff f889 	bl	8001e70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d5e:	f003 fb59 	bl	8006414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d62:	f7fe fc9f 	bl	80016a4 <main>
  bx lr
 8002d66:	4770      	bx	lr
  ldr r0, =_sdata
 8002d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d6c:	200009d0 	.word	0x200009d0
  ldr r2, =_sidata
 8002d70:	0800b2e4 	.word	0x0800b2e4
  ldr r2, =_sbss
 8002d74:	200009d0 	.word	0x200009d0
  ldr r4, =_ebss
 8002d78:	20000ea0 	.word	0x20000ea0

08002d7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d7c:	e7fe      	b.n	8002d7c <ADC1_2_IRQHandler>
	...

08002d80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d84:	4b08      	ldr	r3, [pc, #32]	; (8002da8 <HAL_Init+0x28>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a07      	ldr	r2, [pc, #28]	; (8002da8 <HAL_Init+0x28>)
 8002d8a:	f043 0310 	orr.w	r3, r3, #16
 8002d8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d90:	2003      	movs	r0, #3
 8002d92:	f000 f923 	bl	8002fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d96:	200f      	movs	r0, #15
 8002d98:	f000 f808 	bl	8002dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d9c:	f7fe fefe 	bl	8001b9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40022000 	.word	0x40022000

08002dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002db4:	4b12      	ldr	r3, [pc, #72]	; (8002e00 <HAL_InitTick+0x54>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <HAL_InitTick+0x58>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 f93b 	bl	8003046 <HAL_SYSTICK_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e00e      	b.n	8002df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b0f      	cmp	r3, #15
 8002dde:	d80a      	bhi.n	8002df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de0:	2200      	movs	r2, #0
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295
 8002de8:	f000 f903 	bl	8002ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dec:	4a06      	ldr	r2, [pc, #24]	; (8002e08 <HAL_InitTick+0x5c>)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	e000      	b.n	8002df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	2000000c 	.word	0x2000000c
 8002e04:	20000020 	.word	0x20000020
 8002e08:	2000001c 	.word	0x2000001c

08002e0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e10:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <HAL_IncTick+0x1c>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <HAL_IncTick+0x20>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	4a03      	ldr	r2, [pc, #12]	; (8002e2c <HAL_IncTick+0x20>)
 8002e1e:	6013      	str	r3, [r2, #0]
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr
 8002e28:	20000020 	.word	0x20000020
 8002e2c:	20000e60 	.word	0x20000e60

08002e30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return uwTick;
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_GetTick+0x10>)
 8002e36:	681b      	ldr	r3, [r3, #0]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	20000e60 	.word	0x20000e60

08002e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e54:	4b0c      	ldr	r3, [pc, #48]	; (8002e88 <__NVIC_SetPriorityGrouping+0x44>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e60:	4013      	ands	r3, r2
 8002e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e76:	4a04      	ldr	r2, [pc, #16]	; (8002e88 <__NVIC_SetPriorityGrouping+0x44>)
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	60d3      	str	r3, [r2, #12]
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e90:	4b04      	ldr	r3, [pc, #16]	; (8002ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	0a1b      	lsrs	r3, r3, #8
 8002e96:	f003 0307 	and.w	r3, r3, #7
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	e000ed00 	.word	0xe000ed00

08002ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4603      	mov	r3, r0
 8002eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	db0b      	blt.n	8002ed2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	f003 021f 	and.w	r2, r3, #31
 8002ec0:	4906      	ldr	r1, [pc, #24]	; (8002edc <__NVIC_EnableIRQ+0x34>)
 8002ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec6:	095b      	lsrs	r3, r3, #5
 8002ec8:	2001      	movs	r0, #1
 8002eca:	fa00 f202 	lsl.w	r2, r0, r2
 8002ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr
 8002edc:	e000e100 	.word	0xe000e100

08002ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	6039      	str	r1, [r7, #0]
 8002eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	db0a      	blt.n	8002f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	490c      	ldr	r1, [pc, #48]	; (8002f2c <__NVIC_SetPriority+0x4c>)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	0112      	lsls	r2, r2, #4
 8002f00:	b2d2      	uxtb	r2, r2
 8002f02:	440b      	add	r3, r1
 8002f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f08:	e00a      	b.n	8002f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	4908      	ldr	r1, [pc, #32]	; (8002f30 <__NVIC_SetPriority+0x50>)
 8002f10:	79fb      	ldrb	r3, [r7, #7]
 8002f12:	f003 030f 	and.w	r3, r3, #15
 8002f16:	3b04      	subs	r3, #4
 8002f18:	0112      	lsls	r2, r2, #4
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	761a      	strb	r2, [r3, #24]
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000e100 	.word	0xe000e100
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b089      	sub	sp, #36	; 0x24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	f1c3 0307 	rsb	r3, r3, #7
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	bf28      	it	cs
 8002f52:	2304      	movcs	r3, #4
 8002f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	2b06      	cmp	r3, #6
 8002f5c:	d902      	bls.n	8002f64 <NVIC_EncodePriority+0x30>
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	3b03      	subs	r3, #3
 8002f62:	e000      	b.n	8002f66 <NVIC_EncodePriority+0x32>
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f68:	f04f 32ff 	mov.w	r2, #4294967295
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f72:	43da      	mvns	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	401a      	ands	r2, r3
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	fa01 f303 	lsl.w	r3, r1, r3
 8002f86:	43d9      	mvns	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f8c:	4313      	orrs	r3, r2
         );
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3724      	adds	r7, #36	; 0x24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bc80      	pop	{r7}
 8002f96:	4770      	bx	lr

08002f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fa8:	d301      	bcc.n	8002fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002faa:	2301      	movs	r3, #1
 8002fac:	e00f      	b.n	8002fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fae:	4a0a      	ldr	r2, [pc, #40]	; (8002fd8 <SysTick_Config+0x40>)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fb6:	210f      	movs	r1, #15
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fbc:	f7ff ff90 	bl	8002ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <SysTick_Config+0x40>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc6:	4b04      	ldr	r3, [pc, #16]	; (8002fd8 <SysTick_Config+0x40>)
 8002fc8:	2207      	movs	r2, #7
 8002fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	e000e010 	.word	0xe000e010

08002fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff ff2d 	bl	8002e44 <__NVIC_SetPriorityGrouping>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b086      	sub	sp, #24
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003004:	f7ff ff42 	bl	8002e8c <__NVIC_GetPriorityGrouping>
 8003008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	68b9      	ldr	r1, [r7, #8]
 800300e:	6978      	ldr	r0, [r7, #20]
 8003010:	f7ff ff90 	bl	8002f34 <NVIC_EncodePriority>
 8003014:	4602      	mov	r2, r0
 8003016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff5f 	bl	8002ee0 <__NVIC_SetPriority>
}
 8003022:	bf00      	nop
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	4603      	mov	r3, r0
 8003032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff ff35 	bl	8002ea8 <__NVIC_EnableIRQ>
}
 800303e:	bf00      	nop
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff ffa2 	bl	8002f98 <SysTick_Config>
 8003054:	4603      	mov	r3, r0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e059      	b.n	800312a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	4b2d      	ldr	r3, [pc, #180]	; (8003134 <HAL_DMA_Init+0xd4>)
 800307e:	429a      	cmp	r2, r3
 8003080:	d80f      	bhi.n	80030a2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	4b2b      	ldr	r3, [pc, #172]	; (8003138 <HAL_DMA_Init+0xd8>)
 800308a:	4413      	add	r3, r2
 800308c:	4a2b      	ldr	r2, [pc, #172]	; (800313c <HAL_DMA_Init+0xdc>)
 800308e:	fba2 2303 	umull	r2, r3, r2, r3
 8003092:	091b      	lsrs	r3, r3, #4
 8003094:	009a      	lsls	r2, r3, #2
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a28      	ldr	r2, [pc, #160]	; (8003140 <HAL_DMA_Init+0xe0>)
 800309e:	63da      	str	r2, [r3, #60]	; 0x3c
 80030a0:	e00e      	b.n	80030c0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	461a      	mov	r2, r3
 80030a8:	4b26      	ldr	r3, [pc, #152]	; (8003144 <HAL_DMA_Init+0xe4>)
 80030aa:	4413      	add	r3, r2
 80030ac:	4a23      	ldr	r2, [pc, #140]	; (800313c <HAL_DMA_Init+0xdc>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	091b      	lsrs	r3, r3, #4
 80030b4:	009a      	lsls	r2, r3, #2
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a22      	ldr	r2, [pc, #136]	; (8003148 <HAL_DMA_Init+0xe8>)
 80030be:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80030d6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80030da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80030e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	40020407 	.word	0x40020407
 8003138:	bffdfff8 	.word	0xbffdfff8
 800313c:	cccccccd 	.word	0xcccccccd
 8003140:	40020000 	.word	0x40020000
 8003144:	bffdfbf8 	.word	0xbffdfbf8
 8003148:	40020400 	.word	0x40020400

0800314c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800315a:	2300      	movs	r3, #0
 800315c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <HAL_DMA_Start_IT+0x20>
 8003168:	2302      	movs	r3, #2
 800316a:	e04a      	b.n	8003202 <HAL_DMA_Start_IT+0xb6>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800317a:	2b01      	cmp	r3, #1
 800317c:	d13a      	bne.n	80031f4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2202      	movs	r2, #2
 8003182:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 fbb0 	bl	8003908 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d008      	beq.n	80031c2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 020e 	orr.w	r2, r2, #14
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e00f      	b.n	80031e2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0204 	bic.w	r2, r2, #4
 80031d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f042 020a 	orr.w	r2, r2, #10
 80031e0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f042 0201 	orr.w	r2, r2, #1
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	e005      	b.n	8003200 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
 80031fe:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003200:	7dfb      	ldrb	r3, [r7, #23]
}
 8003202:	4618      	mov	r0, r3
 8003204:	3718      	adds	r7, #24
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800320a:	b480      	push	{r7}
 800320c:	b085      	sub	sp, #20
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003212:	2300      	movs	r3, #0
 8003214:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800321c:	2b02      	cmp	r3, #2
 800321e:	d008      	beq.n	8003232 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2204      	movs	r2, #4
 8003224:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e020      	b.n	8003274 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 020e 	bic.w	r2, r2, #14
 8003240:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0201 	bic.w	r2, r2, #1
 8003250:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325a:	2101      	movs	r1, #1
 800325c:	fa01 f202 	lsl.w	r2, r1, r2
 8003260:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003272:	7bfb      	ldrb	r3, [r7, #15]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	bc80      	pop	{r7}
 800327c:	4770      	bx	lr
	...

08003280 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003288:	2300      	movs	r3, #0
 800328a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003292:	2b02      	cmp	r3, #2
 8003294:	d005      	beq.n	80032a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2204      	movs	r2, #4
 800329a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	73fb      	strb	r3, [r7, #15]
 80032a0:	e0d6      	b.n	8003450 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 020e 	bic.w	r2, r2, #14
 80032b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	4b64      	ldr	r3, [pc, #400]	; (800345c <HAL_DMA_Abort_IT+0x1dc>)
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d958      	bls.n	8003380 <HAL_DMA_Abort_IT+0x100>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a63      	ldr	r2, [pc, #396]	; (8003460 <HAL_DMA_Abort_IT+0x1e0>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d04f      	beq.n	8003378 <HAL_DMA_Abort_IT+0xf8>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a61      	ldr	r2, [pc, #388]	; (8003464 <HAL_DMA_Abort_IT+0x1e4>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d048      	beq.n	8003374 <HAL_DMA_Abort_IT+0xf4>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a60      	ldr	r2, [pc, #384]	; (8003468 <HAL_DMA_Abort_IT+0x1e8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d040      	beq.n	800336e <HAL_DMA_Abort_IT+0xee>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a5e      	ldr	r2, [pc, #376]	; (800346c <HAL_DMA_Abort_IT+0x1ec>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d038      	beq.n	8003368 <HAL_DMA_Abort_IT+0xe8>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a5d      	ldr	r2, [pc, #372]	; (8003470 <HAL_DMA_Abort_IT+0x1f0>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d030      	beq.n	8003362 <HAL_DMA_Abort_IT+0xe2>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a5b      	ldr	r2, [pc, #364]	; (8003474 <HAL_DMA_Abort_IT+0x1f4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d028      	beq.n	800335c <HAL_DMA_Abort_IT+0xdc>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a53      	ldr	r2, [pc, #332]	; (800345c <HAL_DMA_Abort_IT+0x1dc>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d020      	beq.n	8003356 <HAL_DMA_Abort_IT+0xd6>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a57      	ldr	r2, [pc, #348]	; (8003478 <HAL_DMA_Abort_IT+0x1f8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d019      	beq.n	8003352 <HAL_DMA_Abort_IT+0xd2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a56      	ldr	r2, [pc, #344]	; (800347c <HAL_DMA_Abort_IT+0x1fc>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d012      	beq.n	800334e <HAL_DMA_Abort_IT+0xce>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a54      	ldr	r2, [pc, #336]	; (8003480 <HAL_DMA_Abort_IT+0x200>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00a      	beq.n	8003348 <HAL_DMA_Abort_IT+0xc8>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a53      	ldr	r2, [pc, #332]	; (8003484 <HAL_DMA_Abort_IT+0x204>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d102      	bne.n	8003342 <HAL_DMA_Abort_IT+0xc2>
 800333c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003340:	e01b      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003346:	e018      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003348:	f44f 7380 	mov.w	r3, #256	; 0x100
 800334c:	e015      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 800334e:	2310      	movs	r3, #16
 8003350:	e013      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003352:	2301      	movs	r3, #1
 8003354:	e011      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003356:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800335a:	e00e      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 800335c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003360:	e00b      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003362:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003366:	e008      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800336c:	e005      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 800336e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003372:	e002      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003374:	2310      	movs	r3, #16
 8003376:	e000      	b.n	800337a <HAL_DMA_Abort_IT+0xfa>
 8003378:	2301      	movs	r3, #1
 800337a:	4a43      	ldr	r2, [pc, #268]	; (8003488 <HAL_DMA_Abort_IT+0x208>)
 800337c:	6053      	str	r3, [r2, #4]
 800337e:	e057      	b.n	8003430 <HAL_DMA_Abort_IT+0x1b0>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a36      	ldr	r2, [pc, #216]	; (8003460 <HAL_DMA_Abort_IT+0x1e0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d04f      	beq.n	800342a <HAL_DMA_Abort_IT+0x1aa>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a35      	ldr	r2, [pc, #212]	; (8003464 <HAL_DMA_Abort_IT+0x1e4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d048      	beq.n	8003426 <HAL_DMA_Abort_IT+0x1a6>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a33      	ldr	r2, [pc, #204]	; (8003468 <HAL_DMA_Abort_IT+0x1e8>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d040      	beq.n	8003420 <HAL_DMA_Abort_IT+0x1a0>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a32      	ldr	r2, [pc, #200]	; (800346c <HAL_DMA_Abort_IT+0x1ec>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d038      	beq.n	800341a <HAL_DMA_Abort_IT+0x19a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a30      	ldr	r2, [pc, #192]	; (8003470 <HAL_DMA_Abort_IT+0x1f0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d030      	beq.n	8003414 <HAL_DMA_Abort_IT+0x194>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a2f      	ldr	r2, [pc, #188]	; (8003474 <HAL_DMA_Abort_IT+0x1f4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d028      	beq.n	800340e <HAL_DMA_Abort_IT+0x18e>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a26      	ldr	r2, [pc, #152]	; (800345c <HAL_DMA_Abort_IT+0x1dc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d020      	beq.n	8003408 <HAL_DMA_Abort_IT+0x188>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a2b      	ldr	r2, [pc, #172]	; (8003478 <HAL_DMA_Abort_IT+0x1f8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d019      	beq.n	8003404 <HAL_DMA_Abort_IT+0x184>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a29      	ldr	r2, [pc, #164]	; (800347c <HAL_DMA_Abort_IT+0x1fc>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d012      	beq.n	8003400 <HAL_DMA_Abort_IT+0x180>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a28      	ldr	r2, [pc, #160]	; (8003480 <HAL_DMA_Abort_IT+0x200>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d00a      	beq.n	80033fa <HAL_DMA_Abort_IT+0x17a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a26      	ldr	r2, [pc, #152]	; (8003484 <HAL_DMA_Abort_IT+0x204>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d102      	bne.n	80033f4 <HAL_DMA_Abort_IT+0x174>
 80033ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033f2:	e01b      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 80033f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033f8:	e018      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 80033fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033fe:	e015      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003400:	2310      	movs	r3, #16
 8003402:	e013      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003404:	2301      	movs	r3, #1
 8003406:	e011      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003408:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800340c:	e00e      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 800340e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003412:	e00b      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003418:	e008      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 800341a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800341e:	e005      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003420:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003424:	e002      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 8003426:	2310      	movs	r3, #16
 8003428:	e000      	b.n	800342c <HAL_DMA_Abort_IT+0x1ac>
 800342a:	2301      	movs	r3, #1
 800342c:	4a17      	ldr	r2, [pc, #92]	; (800348c <HAL_DMA_Abort_IT+0x20c>)
 800342e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	4798      	blx	r3
    } 
  }
  return status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40020080 	.word	0x40020080
 8003460:	40020008 	.word	0x40020008
 8003464:	4002001c 	.word	0x4002001c
 8003468:	40020030 	.word	0x40020030
 800346c:	40020044 	.word	0x40020044
 8003470:	40020058 	.word	0x40020058
 8003474:	4002006c 	.word	0x4002006c
 8003478:	40020408 	.word	0x40020408
 800347c:	4002041c 	.word	0x4002041c
 8003480:	40020430 	.word	0x40020430
 8003484:	40020444 	.word	0x40020444
 8003488:	40020400 	.word	0x40020400
 800348c:	40020000 	.word	0x40020000

08003490 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	2204      	movs	r2, #4
 80034ae:	409a      	lsls	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80f1 	beq.w	800369c <HAL_DMA_IRQHandler+0x20c>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 80eb 	beq.w	800369c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0320 	and.w	r3, r3, #32
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d107      	bne.n	80034e4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0204 	bic.w	r2, r2, #4
 80034e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	461a      	mov	r2, r3
 80034ea:	4b5f      	ldr	r3, [pc, #380]	; (8003668 <HAL_DMA_IRQHandler+0x1d8>)
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d958      	bls.n	80035a2 <HAL_DMA_IRQHandler+0x112>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a5d      	ldr	r2, [pc, #372]	; (800366c <HAL_DMA_IRQHandler+0x1dc>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d04f      	beq.n	800359a <HAL_DMA_IRQHandler+0x10a>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a5c      	ldr	r2, [pc, #368]	; (8003670 <HAL_DMA_IRQHandler+0x1e0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d048      	beq.n	8003596 <HAL_DMA_IRQHandler+0x106>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a5a      	ldr	r2, [pc, #360]	; (8003674 <HAL_DMA_IRQHandler+0x1e4>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d040      	beq.n	8003590 <HAL_DMA_IRQHandler+0x100>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a59      	ldr	r2, [pc, #356]	; (8003678 <HAL_DMA_IRQHandler+0x1e8>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d038      	beq.n	800358a <HAL_DMA_IRQHandler+0xfa>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a57      	ldr	r2, [pc, #348]	; (800367c <HAL_DMA_IRQHandler+0x1ec>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d030      	beq.n	8003584 <HAL_DMA_IRQHandler+0xf4>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a56      	ldr	r2, [pc, #344]	; (8003680 <HAL_DMA_IRQHandler+0x1f0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d028      	beq.n	800357e <HAL_DMA_IRQHandler+0xee>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a4d      	ldr	r2, [pc, #308]	; (8003668 <HAL_DMA_IRQHandler+0x1d8>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d020      	beq.n	8003578 <HAL_DMA_IRQHandler+0xe8>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a52      	ldr	r2, [pc, #328]	; (8003684 <HAL_DMA_IRQHandler+0x1f4>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d019      	beq.n	8003574 <HAL_DMA_IRQHandler+0xe4>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a50      	ldr	r2, [pc, #320]	; (8003688 <HAL_DMA_IRQHandler+0x1f8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d012      	beq.n	8003570 <HAL_DMA_IRQHandler+0xe0>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a4f      	ldr	r2, [pc, #316]	; (800368c <HAL_DMA_IRQHandler+0x1fc>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00a      	beq.n	800356a <HAL_DMA_IRQHandler+0xda>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a4d      	ldr	r2, [pc, #308]	; (8003690 <HAL_DMA_IRQHandler+0x200>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d102      	bne.n	8003564 <HAL_DMA_IRQHandler+0xd4>
 800355e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003562:	e01b      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003564:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003568:	e018      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 800356a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800356e:	e015      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003570:	2340      	movs	r3, #64	; 0x40
 8003572:	e013      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003574:	2304      	movs	r3, #4
 8003576:	e011      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003578:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800357c:	e00e      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 800357e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003582:	e00b      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003584:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003588:	e008      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 800358a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800358e:	e005      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003590:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003594:	e002      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 8003596:	2340      	movs	r3, #64	; 0x40
 8003598:	e000      	b.n	800359c <HAL_DMA_IRQHandler+0x10c>
 800359a:	2304      	movs	r3, #4
 800359c:	4a3d      	ldr	r2, [pc, #244]	; (8003694 <HAL_DMA_IRQHandler+0x204>)
 800359e:	6053      	str	r3, [r2, #4]
 80035a0:	e057      	b.n	8003652 <HAL_DMA_IRQHandler+0x1c2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a31      	ldr	r2, [pc, #196]	; (800366c <HAL_DMA_IRQHandler+0x1dc>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d04f      	beq.n	800364c <HAL_DMA_IRQHandler+0x1bc>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a2f      	ldr	r2, [pc, #188]	; (8003670 <HAL_DMA_IRQHandler+0x1e0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d048      	beq.n	8003648 <HAL_DMA_IRQHandler+0x1b8>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a2e      	ldr	r2, [pc, #184]	; (8003674 <HAL_DMA_IRQHandler+0x1e4>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d040      	beq.n	8003642 <HAL_DMA_IRQHandler+0x1b2>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a2c      	ldr	r2, [pc, #176]	; (8003678 <HAL_DMA_IRQHandler+0x1e8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d038      	beq.n	800363c <HAL_DMA_IRQHandler+0x1ac>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a2b      	ldr	r2, [pc, #172]	; (800367c <HAL_DMA_IRQHandler+0x1ec>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d030      	beq.n	8003636 <HAL_DMA_IRQHandler+0x1a6>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a29      	ldr	r2, [pc, #164]	; (8003680 <HAL_DMA_IRQHandler+0x1f0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d028      	beq.n	8003630 <HAL_DMA_IRQHandler+0x1a0>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a21      	ldr	r2, [pc, #132]	; (8003668 <HAL_DMA_IRQHandler+0x1d8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d020      	beq.n	800362a <HAL_DMA_IRQHandler+0x19a>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a25      	ldr	r2, [pc, #148]	; (8003684 <HAL_DMA_IRQHandler+0x1f4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d019      	beq.n	8003626 <HAL_DMA_IRQHandler+0x196>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a24      	ldr	r2, [pc, #144]	; (8003688 <HAL_DMA_IRQHandler+0x1f8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d012      	beq.n	8003622 <HAL_DMA_IRQHandler+0x192>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a22      	ldr	r2, [pc, #136]	; (800368c <HAL_DMA_IRQHandler+0x1fc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00a      	beq.n	800361c <HAL_DMA_IRQHandler+0x18c>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a21      	ldr	r2, [pc, #132]	; (8003690 <HAL_DMA_IRQHandler+0x200>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d102      	bne.n	8003616 <HAL_DMA_IRQHandler+0x186>
 8003610:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003614:	e01b      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003616:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800361a:	e018      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 800361c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003620:	e015      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003622:	2340      	movs	r3, #64	; 0x40
 8003624:	e013      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003626:	2304      	movs	r3, #4
 8003628:	e011      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 800362a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800362e:	e00e      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003630:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003634:	e00b      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003636:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800363a:	e008      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 800363c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003640:	e005      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003646:	e002      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 8003648:	2340      	movs	r3, #64	; 0x40
 800364a:	e000      	b.n	800364e <HAL_DMA_IRQHandler+0x1be>
 800364c:	2304      	movs	r3, #4
 800364e:	4a12      	ldr	r2, [pc, #72]	; (8003698 <HAL_DMA_IRQHandler+0x208>)
 8003650:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 8136 	beq.w	80038c8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003664:	e130      	b.n	80038c8 <HAL_DMA_IRQHandler+0x438>
 8003666:	bf00      	nop
 8003668:	40020080 	.word	0x40020080
 800366c:	40020008 	.word	0x40020008
 8003670:	4002001c 	.word	0x4002001c
 8003674:	40020030 	.word	0x40020030
 8003678:	40020044 	.word	0x40020044
 800367c:	40020058 	.word	0x40020058
 8003680:	4002006c 	.word	0x4002006c
 8003684:	40020408 	.word	0x40020408
 8003688:	4002041c 	.word	0x4002041c
 800368c:	40020430 	.word	0x40020430
 8003690:	40020444 	.word	0x40020444
 8003694:	40020400 	.word	0x40020400
 8003698:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a0:	2202      	movs	r2, #2
 80036a2:	409a      	lsls	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 80dd 	beq.w	8003868 <HAL_DMA_IRQHandler+0x3d8>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80d7 	beq.w	8003868 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10b      	bne.n	80036e0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 020a 	bic.w	r2, r2, #10
 80036d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	461a      	mov	r2, r3
 80036e6:	4b7b      	ldr	r3, [pc, #492]	; (80038d4 <HAL_DMA_IRQHandler+0x444>)
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d958      	bls.n	800379e <HAL_DMA_IRQHandler+0x30e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a79      	ldr	r2, [pc, #484]	; (80038d8 <HAL_DMA_IRQHandler+0x448>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d04f      	beq.n	8003796 <HAL_DMA_IRQHandler+0x306>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a78      	ldr	r2, [pc, #480]	; (80038dc <HAL_DMA_IRQHandler+0x44c>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d048      	beq.n	8003792 <HAL_DMA_IRQHandler+0x302>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a76      	ldr	r2, [pc, #472]	; (80038e0 <HAL_DMA_IRQHandler+0x450>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d040      	beq.n	800378c <HAL_DMA_IRQHandler+0x2fc>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a75      	ldr	r2, [pc, #468]	; (80038e4 <HAL_DMA_IRQHandler+0x454>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d038      	beq.n	8003786 <HAL_DMA_IRQHandler+0x2f6>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a73      	ldr	r2, [pc, #460]	; (80038e8 <HAL_DMA_IRQHandler+0x458>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d030      	beq.n	8003780 <HAL_DMA_IRQHandler+0x2f0>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a72      	ldr	r2, [pc, #456]	; (80038ec <HAL_DMA_IRQHandler+0x45c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d028      	beq.n	800377a <HAL_DMA_IRQHandler+0x2ea>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a69      	ldr	r2, [pc, #420]	; (80038d4 <HAL_DMA_IRQHandler+0x444>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d020      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2e4>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a6e      	ldr	r2, [pc, #440]	; (80038f0 <HAL_DMA_IRQHandler+0x460>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d019      	beq.n	8003770 <HAL_DMA_IRQHandler+0x2e0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a6c      	ldr	r2, [pc, #432]	; (80038f4 <HAL_DMA_IRQHandler+0x464>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d012      	beq.n	800376c <HAL_DMA_IRQHandler+0x2dc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a6b      	ldr	r2, [pc, #428]	; (80038f8 <HAL_DMA_IRQHandler+0x468>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00a      	beq.n	8003766 <HAL_DMA_IRQHandler+0x2d6>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a69      	ldr	r2, [pc, #420]	; (80038fc <HAL_DMA_IRQHandler+0x46c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d102      	bne.n	8003760 <HAL_DMA_IRQHandler+0x2d0>
 800375a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800375e:	e01b      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003760:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003764:	e018      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003766:	f44f 7300 	mov.w	r3, #512	; 0x200
 800376a:	e015      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 800376c:	2320      	movs	r3, #32
 800376e:	e013      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003770:	2302      	movs	r3, #2
 8003772:	e011      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003774:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003778:	e00e      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 800377a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800377e:	e00b      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003780:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003784:	e008      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003786:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800378a:	e005      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 800378c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003790:	e002      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003792:	2320      	movs	r3, #32
 8003794:	e000      	b.n	8003798 <HAL_DMA_IRQHandler+0x308>
 8003796:	2302      	movs	r3, #2
 8003798:	4a59      	ldr	r2, [pc, #356]	; (8003900 <HAL_DMA_IRQHandler+0x470>)
 800379a:	6053      	str	r3, [r2, #4]
 800379c:	e057      	b.n	800384e <HAL_DMA_IRQHandler+0x3be>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a4d      	ldr	r2, [pc, #308]	; (80038d8 <HAL_DMA_IRQHandler+0x448>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d04f      	beq.n	8003848 <HAL_DMA_IRQHandler+0x3b8>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a4b      	ldr	r2, [pc, #300]	; (80038dc <HAL_DMA_IRQHandler+0x44c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d048      	beq.n	8003844 <HAL_DMA_IRQHandler+0x3b4>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a4a      	ldr	r2, [pc, #296]	; (80038e0 <HAL_DMA_IRQHandler+0x450>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d040      	beq.n	800383e <HAL_DMA_IRQHandler+0x3ae>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a48      	ldr	r2, [pc, #288]	; (80038e4 <HAL_DMA_IRQHandler+0x454>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d038      	beq.n	8003838 <HAL_DMA_IRQHandler+0x3a8>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a47      	ldr	r2, [pc, #284]	; (80038e8 <HAL_DMA_IRQHandler+0x458>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d030      	beq.n	8003832 <HAL_DMA_IRQHandler+0x3a2>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a45      	ldr	r2, [pc, #276]	; (80038ec <HAL_DMA_IRQHandler+0x45c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d028      	beq.n	800382c <HAL_DMA_IRQHandler+0x39c>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a3d      	ldr	r2, [pc, #244]	; (80038d4 <HAL_DMA_IRQHandler+0x444>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d020      	beq.n	8003826 <HAL_DMA_IRQHandler+0x396>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a41      	ldr	r2, [pc, #260]	; (80038f0 <HAL_DMA_IRQHandler+0x460>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d019      	beq.n	8003822 <HAL_DMA_IRQHandler+0x392>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a40      	ldr	r2, [pc, #256]	; (80038f4 <HAL_DMA_IRQHandler+0x464>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d012      	beq.n	800381e <HAL_DMA_IRQHandler+0x38e>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a3e      	ldr	r2, [pc, #248]	; (80038f8 <HAL_DMA_IRQHandler+0x468>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d00a      	beq.n	8003818 <HAL_DMA_IRQHandler+0x388>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a3d      	ldr	r2, [pc, #244]	; (80038fc <HAL_DMA_IRQHandler+0x46c>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d102      	bne.n	8003812 <HAL_DMA_IRQHandler+0x382>
 800380c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003810:	e01b      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003812:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003816:	e018      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800381c:	e015      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 800381e:	2320      	movs	r3, #32
 8003820:	e013      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003822:	2302      	movs	r3, #2
 8003824:	e011      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003826:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800382a:	e00e      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 800382c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003830:	e00b      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003832:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003836:	e008      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800383c:	e005      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 800383e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003842:	e002      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003844:	2320      	movs	r3, #32
 8003846:	e000      	b.n	800384a <HAL_DMA_IRQHandler+0x3ba>
 8003848:	2302      	movs	r3, #2
 800384a:	4a2e      	ldr	r2, [pc, #184]	; (8003904 <HAL_DMA_IRQHandler+0x474>)
 800384c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385a:	2b00      	cmp	r3, #0
 800385c:	d034      	beq.n	80038c8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003866:	e02f      	b.n	80038c8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	2208      	movs	r2, #8
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d028      	beq.n	80038ca <HAL_DMA_IRQHandler+0x43a>
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d023      	beq.n	80038ca <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 020e 	bic.w	r2, r2, #14
 8003890:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389a:	2101      	movs	r1, #1
 800389c:	fa01 f202 	lsl.w	r2, r1, r2
 80038a0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d004      	beq.n	80038ca <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	4798      	blx	r3
    }
  }
  return;
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
}
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	40020080 	.word	0x40020080
 80038d8:	40020008 	.word	0x40020008
 80038dc:	4002001c 	.word	0x4002001c
 80038e0:	40020030 	.word	0x40020030
 80038e4:	40020044 	.word	0x40020044
 80038e8:	40020058 	.word	0x40020058
 80038ec:	4002006c 	.word	0x4002006c
 80038f0:	40020408 	.word	0x40020408
 80038f4:	4002041c 	.word	0x4002041c
 80038f8:	40020430 	.word	0x40020430
 80038fc:	40020444 	.word	0x40020444
 8003900:	40020400 	.word	0x40020400
 8003904:	40020000 	.word	0x40020000

08003908 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
 8003914:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391e:	2101      	movs	r1, #1
 8003920:	fa01 f202 	lsl.w	r2, r1, r2
 8003924:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b10      	cmp	r3, #16
 8003934:	d108      	bne.n	8003948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003946:	e007      	b.n	8003958 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	60da      	str	r2, [r3, #12]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
	...

08003964 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003964:	b480      	push	{r7}
 8003966:	b08b      	sub	sp, #44	; 0x2c
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800396e:	2300      	movs	r3, #0
 8003970:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003972:	2300      	movs	r3, #0
 8003974:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003976:	e179      	b.n	8003c6c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003978:	2201      	movs	r2, #1
 800397a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69fa      	ldr	r2, [r7, #28]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	429a      	cmp	r2, r3
 8003992:	f040 8168 	bne.w	8003c66 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	4a96      	ldr	r2, [pc, #600]	; (8003bf4 <HAL_GPIO_Init+0x290>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d05e      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
 80039a0:	4a94      	ldr	r2, [pc, #592]	; (8003bf4 <HAL_GPIO_Init+0x290>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d875      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039a6:	4a94      	ldr	r2, [pc, #592]	; (8003bf8 <HAL_GPIO_Init+0x294>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d058      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
 80039ac:	4a92      	ldr	r2, [pc, #584]	; (8003bf8 <HAL_GPIO_Init+0x294>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d86f      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039b2:	4a92      	ldr	r2, [pc, #584]	; (8003bfc <HAL_GPIO_Init+0x298>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d052      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
 80039b8:	4a90      	ldr	r2, [pc, #576]	; (8003bfc <HAL_GPIO_Init+0x298>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d869      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039be:	4a90      	ldr	r2, [pc, #576]	; (8003c00 <HAL_GPIO_Init+0x29c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d04c      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
 80039c4:	4a8e      	ldr	r2, [pc, #568]	; (8003c00 <HAL_GPIO_Init+0x29c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d863      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039ca:	4a8e      	ldr	r2, [pc, #568]	; (8003c04 <HAL_GPIO_Init+0x2a0>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d046      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
 80039d0:	4a8c      	ldr	r2, [pc, #560]	; (8003c04 <HAL_GPIO_Init+0x2a0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d85d      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039d6:	2b12      	cmp	r3, #18
 80039d8:	d82a      	bhi.n	8003a30 <HAL_GPIO_Init+0xcc>
 80039da:	2b12      	cmp	r3, #18
 80039dc:	d859      	bhi.n	8003a92 <HAL_GPIO_Init+0x12e>
 80039de:	a201      	add	r2, pc, #4	; (adr r2, 80039e4 <HAL_GPIO_Init+0x80>)
 80039e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e4:	08003a5f 	.word	0x08003a5f
 80039e8:	08003a39 	.word	0x08003a39
 80039ec:	08003a4b 	.word	0x08003a4b
 80039f0:	08003a8d 	.word	0x08003a8d
 80039f4:	08003a93 	.word	0x08003a93
 80039f8:	08003a93 	.word	0x08003a93
 80039fc:	08003a93 	.word	0x08003a93
 8003a00:	08003a93 	.word	0x08003a93
 8003a04:	08003a93 	.word	0x08003a93
 8003a08:	08003a93 	.word	0x08003a93
 8003a0c:	08003a93 	.word	0x08003a93
 8003a10:	08003a93 	.word	0x08003a93
 8003a14:	08003a93 	.word	0x08003a93
 8003a18:	08003a93 	.word	0x08003a93
 8003a1c:	08003a93 	.word	0x08003a93
 8003a20:	08003a93 	.word	0x08003a93
 8003a24:	08003a93 	.word	0x08003a93
 8003a28:	08003a41 	.word	0x08003a41
 8003a2c:	08003a55 	.word	0x08003a55
 8003a30:	4a75      	ldr	r2, [pc, #468]	; (8003c08 <HAL_GPIO_Init+0x2a4>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003a36:	e02c      	b.n	8003a92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	623b      	str	r3, [r7, #32]
          break;
 8003a3e:	e029      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	3304      	adds	r3, #4
 8003a46:	623b      	str	r3, [r7, #32]
          break;
 8003a48:	e024      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	3308      	adds	r3, #8
 8003a50:	623b      	str	r3, [r7, #32]
          break;
 8003a52:	e01f      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	330c      	adds	r3, #12
 8003a5a:	623b      	str	r3, [r7, #32]
          break;
 8003a5c:	e01a      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d102      	bne.n	8003a6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a66:	2304      	movs	r3, #4
 8003a68:	623b      	str	r3, [r7, #32]
          break;
 8003a6a:	e013      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d105      	bne.n	8003a80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a74:	2308      	movs	r3, #8
 8003a76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	69fa      	ldr	r2, [r7, #28]
 8003a7c:	611a      	str	r2, [r3, #16]
          break;
 8003a7e:	e009      	b.n	8003a94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a80:	2308      	movs	r3, #8
 8003a82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	69fa      	ldr	r2, [r7, #28]
 8003a88:	615a      	str	r2, [r3, #20]
          break;
 8003a8a:	e003      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	623b      	str	r3, [r7, #32]
          break;
 8003a90:	e000      	b.n	8003a94 <HAL_GPIO_Init+0x130>
          break;
 8003a92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	2bff      	cmp	r3, #255	; 0xff
 8003a98:	d801      	bhi.n	8003a9e <HAL_GPIO_Init+0x13a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	e001      	b.n	8003aa2 <HAL_GPIO_Init+0x13e>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2bff      	cmp	r3, #255	; 0xff
 8003aa8:	d802      	bhi.n	8003ab0 <HAL_GPIO_Init+0x14c>
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	e002      	b.n	8003ab6 <HAL_GPIO_Init+0x152>
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab2:	3b08      	subs	r3, #8
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	210f      	movs	r1, #15
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	401a      	ands	r2, r3
 8003ac8:	6a39      	ldr	r1, [r7, #32]
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 80c1 	beq.w	8003c66 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ae4:	4b49      	ldr	r3, [pc, #292]	; (8003c0c <HAL_GPIO_Init+0x2a8>)
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	4a48      	ldr	r2, [pc, #288]	; (8003c0c <HAL_GPIO_Init+0x2a8>)
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	6193      	str	r3, [r2, #24]
 8003af0:	4b46      	ldr	r3, [pc, #280]	; (8003c0c <HAL_GPIO_Init+0x2a8>)
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003afc:	4a44      	ldr	r2, [pc, #272]	; (8003c10 <HAL_GPIO_Init+0x2ac>)
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	089b      	lsrs	r3, r3, #2
 8003b02:	3302      	adds	r3, #2
 8003b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	220f      	movs	r2, #15
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a3c      	ldr	r2, [pc, #240]	; (8003c14 <HAL_GPIO_Init+0x2b0>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d01f      	beq.n	8003b68 <HAL_GPIO_Init+0x204>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a3b      	ldr	r2, [pc, #236]	; (8003c18 <HAL_GPIO_Init+0x2b4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d019      	beq.n	8003b64 <HAL_GPIO_Init+0x200>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a3a      	ldr	r2, [pc, #232]	; (8003c1c <HAL_GPIO_Init+0x2b8>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d013      	beq.n	8003b60 <HAL_GPIO_Init+0x1fc>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a39      	ldr	r2, [pc, #228]	; (8003c20 <HAL_GPIO_Init+0x2bc>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d00d      	beq.n	8003b5c <HAL_GPIO_Init+0x1f8>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a38      	ldr	r2, [pc, #224]	; (8003c24 <HAL_GPIO_Init+0x2c0>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d007      	beq.n	8003b58 <HAL_GPIO_Init+0x1f4>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a37      	ldr	r2, [pc, #220]	; (8003c28 <HAL_GPIO_Init+0x2c4>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d101      	bne.n	8003b54 <HAL_GPIO_Init+0x1f0>
 8003b50:	2305      	movs	r3, #5
 8003b52:	e00a      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b54:	2306      	movs	r3, #6
 8003b56:	e008      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b58:	2304      	movs	r3, #4
 8003b5a:	e006      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e004      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b60:	2302      	movs	r3, #2
 8003b62:	e002      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <HAL_GPIO_Init+0x206>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b6c:	f002 0203 	and.w	r2, r2, #3
 8003b70:	0092      	lsls	r2, r2, #2
 8003b72:	4093      	lsls	r3, r2
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b7a:	4925      	ldr	r1, [pc, #148]	; (8003c10 <HAL_GPIO_Init+0x2ac>)
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	089b      	lsrs	r3, r3, #2
 8003b80:	3302      	adds	r3, #2
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b94:	4b25      	ldr	r3, [pc, #148]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	4924      	ldr	r1, [pc, #144]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]
 8003ba0:	e006      	b.n	8003bb0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ba2:	4b22      	ldr	r3, [pc, #136]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	4920      	ldr	r1, [pc, #128]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d006      	beq.n	8003bca <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003bbc:	4b1b      	ldr	r3, [pc, #108]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	491a      	ldr	r1, [pc, #104]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]
 8003bc8:	e006      	b.n	8003bd8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003bca:	4b18      	ldr	r3, [pc, #96]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	4916      	ldr	r1, [pc, #88]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d025      	beq.n	8003c30 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003be4:	4b11      	ldr	r3, [pc, #68]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003be6:	689a      	ldr	r2, [r3, #8]
 8003be8:	4910      	ldr	r1, [pc, #64]	; (8003c2c <HAL_GPIO_Init+0x2c8>)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	608b      	str	r3, [r1, #8]
 8003bf0:	e025      	b.n	8003c3e <HAL_GPIO_Init+0x2da>
 8003bf2:	bf00      	nop
 8003bf4:	10320000 	.word	0x10320000
 8003bf8:	10310000 	.word	0x10310000
 8003bfc:	10220000 	.word	0x10220000
 8003c00:	10210000 	.word	0x10210000
 8003c04:	10120000 	.word	0x10120000
 8003c08:	10110000 	.word	0x10110000
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40010000 	.word	0x40010000
 8003c14:	40010800 	.word	0x40010800
 8003c18:	40010c00 	.word	0x40010c00
 8003c1c:	40011000 	.word	0x40011000
 8003c20:	40011400 	.word	0x40011400
 8003c24:	40011800 	.word	0x40011800
 8003c28:	40011c00 	.word	0x40011c00
 8003c2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c30:	4b15      	ldr	r3, [pc, #84]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	43db      	mvns	r3, r3
 8003c38:	4913      	ldr	r1, [pc, #76]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d006      	beq.n	8003c58 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c4a:	4b0f      	ldr	r3, [pc, #60]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	490e      	ldr	r1, [pc, #56]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60cb      	str	r3, [r1, #12]
 8003c56:	e006      	b.n	8003c66 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c58:	4b0b      	ldr	r3, [pc, #44]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	43db      	mvns	r3, r3
 8003c60:	4909      	ldr	r1, [pc, #36]	; (8003c88 <HAL_GPIO_Init+0x324>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	3301      	adds	r3, #1
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c72:	fa22 f303 	lsr.w	r3, r2, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f47f ae7e 	bne.w	8003978 <HAL_GPIO_Init+0x14>
  }
}
 8003c7c:	bf00      	nop
 8003c7e:	bf00      	nop
 8003c80:	372c      	adds	r7, #44	; 0x2c
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr
 8003c88:	40010400 	.word	0x40010400

08003c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	807b      	strh	r3, [r7, #2]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c9c:	787b      	ldrb	r3, [r7, #1]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ca2:	887a      	ldrh	r2, [r7, #2]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ca8:	e003      	b.n	8003cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003caa:	887b      	ldrh	r3, [r7, #2]
 8003cac:	041a      	lsls	r2, r3, #16
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	611a      	str	r2, [r3, #16]
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e272      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8087 	beq.w	8003dea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cdc:	4b92      	ldr	r3, [pc, #584]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 030c 	and.w	r3, r3, #12
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d00c      	beq.n	8003d02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ce8:	4b8f      	ldr	r3, [pc, #572]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f003 030c 	and.w	r3, r3, #12
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d112      	bne.n	8003d1a <HAL_RCC_OscConfig+0x5e>
 8003cf4:	4b8c      	ldr	r3, [pc, #560]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d00:	d10b      	bne.n	8003d1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d02:	4b89      	ldr	r3, [pc, #548]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d06c      	beq.n	8003de8 <HAL_RCC_OscConfig+0x12c>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d168      	bne.n	8003de8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e24c      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d22:	d106      	bne.n	8003d32 <HAL_RCC_OscConfig+0x76>
 8003d24:	4b80      	ldr	r3, [pc, #512]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a7f      	ldr	r2, [pc, #508]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	e02e      	b.n	8003d90 <HAL_RCC_OscConfig+0xd4>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10c      	bne.n	8003d54 <HAL_RCC_OscConfig+0x98>
 8003d3a:	4b7b      	ldr	r3, [pc, #492]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a7a      	ldr	r2, [pc, #488]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	4b78      	ldr	r3, [pc, #480]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a77      	ldr	r2, [pc, #476]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	e01d      	b.n	8003d90 <HAL_RCC_OscConfig+0xd4>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d5c:	d10c      	bne.n	8003d78 <HAL_RCC_OscConfig+0xbc>
 8003d5e:	4b72      	ldr	r3, [pc, #456]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a71      	ldr	r2, [pc, #452]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	4b6f      	ldr	r3, [pc, #444]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a6e      	ldr	r2, [pc, #440]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	e00b      	b.n	8003d90 <HAL_RCC_OscConfig+0xd4>
 8003d78:	4b6b      	ldr	r3, [pc, #428]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a6a      	ldr	r2, [pc, #424]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d82:	6013      	str	r3, [r2, #0]
 8003d84:	4b68      	ldr	r3, [pc, #416]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a67      	ldr	r2, [pc, #412]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003d8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d013      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7ff f84a 	bl	8002e30 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da0:	f7ff f846 	bl	8002e30 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b64      	cmp	r3, #100	; 0x64
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e200      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db2:	4b5d      	ldr	r3, [pc, #372]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d0f0      	beq.n	8003da0 <HAL_RCC_OscConfig+0xe4>
 8003dbe:	e014      	b.n	8003dea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7ff f836 	bl	8002e30 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc8:	f7ff f832 	bl	8002e30 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e1ec      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dda:	4b53      	ldr	r3, [pc, #332]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x10c>
 8003de6:	e000      	b.n	8003dea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d063      	beq.n	8003ebe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003df6:	4b4c      	ldr	r3, [pc, #304]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00b      	beq.n	8003e1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e02:	4b49      	ldr	r3, [pc, #292]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d11c      	bne.n	8003e48 <HAL_RCC_OscConfig+0x18c>
 8003e0e:	4b46      	ldr	r3, [pc, #280]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d116      	bne.n	8003e48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1a:	4b43      	ldr	r3, [pc, #268]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d005      	beq.n	8003e32 <HAL_RCC_OscConfig+0x176>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d001      	beq.n	8003e32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e1c0      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e32:	4b3d      	ldr	r3, [pc, #244]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	4939      	ldr	r1, [pc, #228]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e46:	e03a      	b.n	8003ebe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d020      	beq.n	8003e92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e50:	4b36      	ldr	r3, [pc, #216]	; (8003f2c <HAL_RCC_OscConfig+0x270>)
 8003e52:	2201      	movs	r2, #1
 8003e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e56:	f7fe ffeb 	bl	8002e30 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5e:	f7fe ffe7 	bl	8002e30 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e1a1      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e70:	4b2d      	ldr	r3, [pc, #180]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e7c:	4b2a      	ldr	r3, [pc, #168]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4927      	ldr	r1, [pc, #156]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	600b      	str	r3, [r1, #0]
 8003e90:	e015      	b.n	8003ebe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e92:	4b26      	ldr	r3, [pc, #152]	; (8003f2c <HAL_RCC_OscConfig+0x270>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e98:	f7fe ffca 	bl	8002e30 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea0:	f7fe ffc6 	bl	8002e30 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e180      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb2:	4b1d      	ldr	r3, [pc, #116]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1f0      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d03a      	beq.n	8003f40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d019      	beq.n	8003f06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ed2:	4b17      	ldr	r3, [pc, #92]	; (8003f30 <HAL_RCC_OscConfig+0x274>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed8:	f7fe ffaa 	bl	8002e30 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee0:	f7fe ffa6 	bl	8002e30 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e160      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef2:	4b0d      	ldr	r3, [pc, #52]	; (8003f28 <HAL_RCC_OscConfig+0x26c>)
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f0      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003efe:	2001      	movs	r0, #1
 8003f00:	f000 fad8 	bl	80044b4 <RCC_Delay>
 8003f04:	e01c      	b.n	8003f40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f06:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <HAL_RCC_OscConfig+0x274>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f0c:	f7fe ff90 	bl	8002e30 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f12:	e00f      	b.n	8003f34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f14:	f7fe ff8c 	bl	8002e30 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d908      	bls.n	8003f34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e146      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
 8003f26:	bf00      	nop
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	42420000 	.word	0x42420000
 8003f30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f34:	4b92      	ldr	r3, [pc, #584]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1e9      	bne.n	8003f14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 80a6 	beq.w	800409a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f52:	4b8b      	ldr	r3, [pc, #556]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10d      	bne.n	8003f7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5e:	4b88      	ldr	r3, [pc, #544]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	4a87      	ldr	r2, [pc, #540]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f68:	61d3      	str	r3, [r2, #28]
 8003f6a:	4b85      	ldr	r3, [pc, #532]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f72:	60bb      	str	r3, [r7, #8]
 8003f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f76:	2301      	movs	r3, #1
 8003f78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7a:	4b82      	ldr	r3, [pc, #520]	; (8004184 <HAL_RCC_OscConfig+0x4c8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d118      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f86:	4b7f      	ldr	r3, [pc, #508]	; (8004184 <HAL_RCC_OscConfig+0x4c8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a7e      	ldr	r2, [pc, #504]	; (8004184 <HAL_RCC_OscConfig+0x4c8>)
 8003f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f92:	f7fe ff4d 	bl	8002e30 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f9a:	f7fe ff49 	bl	8002e30 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b64      	cmp	r3, #100	; 0x64
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e103      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fac:	4b75      	ldr	r3, [pc, #468]	; (8004184 <HAL_RCC_OscConfig+0x4c8>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0f0      	beq.n	8003f9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d106      	bne.n	8003fce <HAL_RCC_OscConfig+0x312>
 8003fc0:	4b6f      	ldr	r3, [pc, #444]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	4a6e      	ldr	r2, [pc, #440]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	6213      	str	r3, [r2, #32]
 8003fcc:	e02d      	b.n	800402a <HAL_RCC_OscConfig+0x36e>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10c      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x334>
 8003fd6:	4b6a      	ldr	r3, [pc, #424]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	4a69      	ldr	r2, [pc, #420]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	6213      	str	r3, [r2, #32]
 8003fe2:	4b67      	ldr	r3, [pc, #412]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	4a66      	ldr	r2, [pc, #408]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003fe8:	f023 0304 	bic.w	r3, r3, #4
 8003fec:	6213      	str	r3, [r2, #32]
 8003fee:	e01c      	b.n	800402a <HAL_RCC_OscConfig+0x36e>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	2b05      	cmp	r3, #5
 8003ff6:	d10c      	bne.n	8004012 <HAL_RCC_OscConfig+0x356>
 8003ff8:	4b61      	ldr	r3, [pc, #388]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	4a60      	ldr	r2, [pc, #384]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8003ffe:	f043 0304 	orr.w	r3, r3, #4
 8004002:	6213      	str	r3, [r2, #32]
 8004004:	4b5e      	ldr	r3, [pc, #376]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	4a5d      	ldr	r2, [pc, #372]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6213      	str	r3, [r2, #32]
 8004010:	e00b      	b.n	800402a <HAL_RCC_OscConfig+0x36e>
 8004012:	4b5b      	ldr	r3, [pc, #364]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	4a5a      	ldr	r2, [pc, #360]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004018:	f023 0301 	bic.w	r3, r3, #1
 800401c:	6213      	str	r3, [r2, #32]
 800401e:	4b58      	ldr	r3, [pc, #352]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	4a57      	ldr	r2, [pc, #348]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004024:	f023 0304 	bic.w	r3, r3, #4
 8004028:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d015      	beq.n	800405e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004032:	f7fe fefd 	bl	8002e30 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004038:	e00a      	b.n	8004050 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800403a:	f7fe fef9 	bl	8002e30 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	f241 3288 	movw	r2, #5000	; 0x1388
 8004048:	4293      	cmp	r3, r2
 800404a:	d901      	bls.n	8004050 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e0b1      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004050:	4b4b      	ldr	r3, [pc, #300]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d0ee      	beq.n	800403a <HAL_RCC_OscConfig+0x37e>
 800405c:	e014      	b.n	8004088 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405e:	f7fe fee7 	bl	8002e30 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004064:	e00a      	b.n	800407c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004066:	f7fe fee3 	bl	8002e30 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	f241 3288 	movw	r2, #5000	; 0x1388
 8004074:	4293      	cmp	r3, r2
 8004076:	d901      	bls.n	800407c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e09b      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800407c:	4b40      	ldr	r3, [pc, #256]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1ee      	bne.n	8004066 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004088:	7dfb      	ldrb	r3, [r7, #23]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d105      	bne.n	800409a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800408e:	4b3c      	ldr	r3, [pc, #240]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	4a3b      	ldr	r2, [pc, #236]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004098:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 8087 	beq.w	80041b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040a4:	4b36      	ldr	r3, [pc, #216]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d061      	beq.n	8004174 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d146      	bne.n	8004146 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b8:	4b33      	ldr	r3, [pc, #204]	; (8004188 <HAL_RCC_OscConfig+0x4cc>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040be:	f7fe feb7 	bl	8002e30 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040c6:	f7fe feb3 	bl	8002e30 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e06d      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d8:	4b29      	ldr	r3, [pc, #164]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1f0      	bne.n	80040c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ec:	d108      	bne.n	8004100 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040ee:	4b24      	ldr	r3, [pc, #144]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	4921      	ldr	r1, [pc, #132]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004100:	4b1f      	ldr	r3, [pc, #124]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a19      	ldr	r1, [r3, #32]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004110:	430b      	orrs	r3, r1
 8004112:	491b      	ldr	r1, [pc, #108]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004114:	4313      	orrs	r3, r2
 8004116:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004118:	4b1b      	ldr	r3, [pc, #108]	; (8004188 <HAL_RCC_OscConfig+0x4cc>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411e:	f7fe fe87 	bl	8002e30 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004126:	f7fe fe83 	bl	8002e30 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e03d      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004138:	4b11      	ldr	r3, [pc, #68]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x46a>
 8004144:	e035      	b.n	80041b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004146:	4b10      	ldr	r3, [pc, #64]	; (8004188 <HAL_RCC_OscConfig+0x4cc>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414c:	f7fe fe70 	bl	8002e30 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004154:	f7fe fe6c 	bl	8002e30 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e026      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004166:	4b06      	ldr	r3, [pc, #24]	; (8004180 <HAL_RCC_OscConfig+0x4c4>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x498>
 8004172:	e01e      	b.n	80041b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d107      	bne.n	800418c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e019      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
 8004180:	40021000 	.word	0x40021000
 8004184:	40007000 	.word	0x40007000
 8004188:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800418c:	4b0b      	ldr	r3, [pc, #44]	; (80041bc <HAL_RCC_OscConfig+0x500>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	429a      	cmp	r2, r3
 800419e:	d106      	bne.n	80041ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d001      	beq.n	80041b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e000      	b.n	80041b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3718      	adds	r7, #24
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000

080041c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e0d0      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041d4:	4b6a      	ldr	r3, [pc, #424]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d910      	bls.n	8004204 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041e2:	4b67      	ldr	r3, [pc, #412]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f023 0207 	bic.w	r2, r3, #7
 80041ea:	4965      	ldr	r1, [pc, #404]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b63      	ldr	r3, [pc, #396]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0b8      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d020      	beq.n	8004252 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800421c:	4b59      	ldr	r3, [pc, #356]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	4a58      	ldr	r2, [pc, #352]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004222:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004226:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004234:	4b53      	ldr	r3, [pc, #332]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4a52      	ldr	r2, [pc, #328]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800423a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800423e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004240:	4b50      	ldr	r3, [pc, #320]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	494d      	ldr	r1, [pc, #308]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800424e:	4313      	orrs	r3, r2
 8004250:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d040      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b47      	ldr	r3, [pc, #284]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d115      	bne.n	800429e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e07f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d107      	bne.n	800428e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800427e:	4b41      	ldr	r3, [pc, #260]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d109      	bne.n	800429e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e073      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428e:	4b3d      	ldr	r3, [pc, #244]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d101      	bne.n	800429e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e06b      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800429e:	4b39      	ldr	r3, [pc, #228]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f023 0203 	bic.w	r2, r3, #3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	4936      	ldr	r1, [pc, #216]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042b0:	f7fe fdbe 	bl	8002e30 <HAL_GetTick>
 80042b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b6:	e00a      	b.n	80042ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042b8:	f7fe fdba 	bl	8002e30 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e053      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ce:	4b2d      	ldr	r3, [pc, #180]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 020c 	and.w	r2, r3, #12
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	429a      	cmp	r2, r3
 80042de:	d1eb      	bne.n	80042b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e0:	4b27      	ldr	r3, [pc, #156]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d210      	bcs.n	8004310 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ee:	4b24      	ldr	r3, [pc, #144]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f023 0207 	bic.w	r2, r3, #7
 80042f6:	4922      	ldr	r1, [pc, #136]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fe:	4b20      	ldr	r3, [pc, #128]	; (8004380 <HAL_RCC_ClockConfig+0x1c0>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e032      	b.n	8004376 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800431c:	4b19      	ldr	r3, [pc, #100]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4916      	ldr	r1, [pc, #88]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	4313      	orrs	r3, r2
 800432c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800433a:	4b12      	ldr	r3, [pc, #72]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	490e      	ldr	r1, [pc, #56]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	4313      	orrs	r3, r2
 800434c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800434e:	f000 f821 	bl	8004394 <HAL_RCC_GetSysClockFreq>
 8004352:	4602      	mov	r2, r0
 8004354:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <HAL_RCC_ClockConfig+0x1c4>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	490a      	ldr	r1, [pc, #40]	; (8004388 <HAL_RCC_ClockConfig+0x1c8>)
 8004360:	5ccb      	ldrb	r3, [r1, r3]
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	4a09      	ldr	r2, [pc, #36]	; (800438c <HAL_RCC_ClockConfig+0x1cc>)
 8004368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <HAL_RCC_ClockConfig+0x1d0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fd1c 	bl	8002dac <HAL_InitTick>

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40022000 	.word	0x40022000
 8004384:	40021000 	.word	0x40021000
 8004388:	0800af20 	.word	0x0800af20
 800438c:	2000000c 	.word	0x2000000c
 8004390:	2000001c 	.word	0x2000001c

08004394 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004394:	b490      	push	{r4, r7}
 8004396:	b08a      	sub	sp, #40	; 0x28
 8004398:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800439a:	4b29      	ldr	r3, [pc, #164]	; (8004440 <HAL_RCC_GetSysClockFreq+0xac>)
 800439c:	1d3c      	adds	r4, r7, #4
 800439e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80043a4:	f240 2301 	movw	r3, #513	; 0x201
 80043a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043aa:	2300      	movs	r3, #0
 80043ac:	61fb      	str	r3, [r7, #28]
 80043ae:	2300      	movs	r3, #0
 80043b0:	61bb      	str	r3, [r7, #24]
 80043b2:	2300      	movs	r3, #0
 80043b4:	627b      	str	r3, [r7, #36]	; 0x24
 80043b6:	2300      	movs	r3, #0
 80043b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043be:	4b21      	ldr	r3, [pc, #132]	; (8004444 <HAL_RCC_GetSysClockFreq+0xb0>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d002      	beq.n	80043d4 <HAL_RCC_GetSysClockFreq+0x40>
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d003      	beq.n	80043da <HAL_RCC_GetSysClockFreq+0x46>
 80043d2:	e02b      	b.n	800442c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043d4:	4b1c      	ldr	r3, [pc, #112]	; (8004448 <HAL_RCC_GetSysClockFreq+0xb4>)
 80043d6:	623b      	str	r3, [r7, #32]
      break;
 80043d8:	e02b      	b.n	8004432 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	0c9b      	lsrs	r3, r3, #18
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	3328      	adds	r3, #40	; 0x28
 80043e4:	443b      	add	r3, r7
 80043e6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80043ea:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d012      	beq.n	800441c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043f6:	4b13      	ldr	r3, [pc, #76]	; (8004444 <HAL_RCC_GetSysClockFreq+0xb0>)
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	0c5b      	lsrs	r3, r3, #17
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	3328      	adds	r3, #40	; 0x28
 8004402:	443b      	add	r3, r7
 8004404:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004408:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	4a0e      	ldr	r2, [pc, #56]	; (8004448 <HAL_RCC_GetSysClockFreq+0xb4>)
 800440e:	fb03 f202 	mul.w	r2, r3, r2
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	fbb2 f3f3 	udiv	r3, r2, r3
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
 800441a:	e004      	b.n	8004426 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	4a0b      	ldr	r2, [pc, #44]	; (800444c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004420:	fb02 f303 	mul.w	r3, r2, r3
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004428:	623b      	str	r3, [r7, #32]
      break;
 800442a:	e002      	b.n	8004432 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800442c:	4b06      	ldr	r3, [pc, #24]	; (8004448 <HAL_RCC_GetSysClockFreq+0xb4>)
 800442e:	623b      	str	r3, [r7, #32]
      break;
 8004430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004432:	6a3b      	ldr	r3, [r7, #32]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3728      	adds	r7, #40	; 0x28
 8004438:	46bd      	mov	sp, r7
 800443a:	bc90      	pop	{r4, r7}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	0800af10 	.word	0x0800af10
 8004444:	40021000 	.word	0x40021000
 8004448:	007a1200 	.word	0x007a1200
 800444c:	003d0900 	.word	0x003d0900

08004450 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004454:	4b02      	ldr	r3, [pc, #8]	; (8004460 <HAL_RCC_GetHCLKFreq+0x10>)
 8004456:	681b      	ldr	r3, [r3, #0]
}
 8004458:	4618      	mov	r0, r3
 800445a:	46bd      	mov	sp, r7
 800445c:	bc80      	pop	{r7}
 800445e:	4770      	bx	lr
 8004460:	2000000c 	.word	0x2000000c

08004464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004468:	f7ff fff2 	bl	8004450 <HAL_RCC_GetHCLKFreq>
 800446c:	4602      	mov	r2, r0
 800446e:	4b05      	ldr	r3, [pc, #20]	; (8004484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	0a1b      	lsrs	r3, r3, #8
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	4903      	ldr	r1, [pc, #12]	; (8004488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800447a:	5ccb      	ldrb	r3, [r1, r3]
 800447c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000
 8004488:	0800af30 	.word	0x0800af30

0800448c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004490:	f7ff ffde 	bl	8004450 <HAL_RCC_GetHCLKFreq>
 8004494:	4602      	mov	r2, r0
 8004496:	4b05      	ldr	r3, [pc, #20]	; (80044ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	0adb      	lsrs	r3, r3, #11
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	4903      	ldr	r1, [pc, #12]	; (80044b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044a2:	5ccb      	ldrb	r3, [r1, r3]
 80044a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40021000 	.word	0x40021000
 80044b0:	0800af30 	.word	0x0800af30

080044b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044bc:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <RCC_Delay+0x34>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a0a      	ldr	r2, [pc, #40]	; (80044ec <RCC_Delay+0x38>)
 80044c2:	fba2 2303 	umull	r2, r3, r2, r3
 80044c6:	0a5b      	lsrs	r3, r3, #9
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	fb02 f303 	mul.w	r3, r2, r3
 80044ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044d0:	bf00      	nop
  }
  while (Delay --);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1e5a      	subs	r2, r3, #1
 80044d6:	60fa      	str	r2, [r7, #12]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1f9      	bne.n	80044d0 <RCC_Delay+0x1c>
}
 80044dc:	bf00      	nop
 80044de:	bf00      	nop
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr
 80044e8:	2000000c 	.word	0x2000000c
 80044ec:	10624dd3 	.word	0x10624dd3

080044f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e041      	b.n	8004586 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d106      	bne.n	800451c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fd feb0 	bl	800227c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3304      	adds	r3, #4
 800452c:	4619      	mov	r1, r3
 800452e:	4610      	mov	r0, r2
 8004530:	f000 fd7e 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d001      	beq.n	80045a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e044      	b.n	8004632 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68da      	ldr	r2, [r3, #12]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a1d      	ldr	r2, [pc, #116]	; (800463c <HAL_TIM_Base_Start_IT+0xac>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d018      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x6c>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1c      	ldr	r2, [pc, #112]	; (8004640 <HAL_TIM_Base_Start_IT+0xb0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d013      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x6c>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045dc:	d00e      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x6c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a18      	ldr	r2, [pc, #96]	; (8004644 <HAL_TIM_Base_Start_IT+0xb4>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d009      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x6c>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a16      	ldr	r2, [pc, #88]	; (8004648 <HAL_TIM_Base_Start_IT+0xb8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d004      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x6c>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a15      	ldr	r2, [pc, #84]	; (800464c <HAL_TIM_Base_Start_IT+0xbc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d111      	bne.n	8004620 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2b06      	cmp	r3, #6
 800460c:	d010      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0201 	orr.w	r2, r2, #1
 800461c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800461e:	e007      	b.n	8004630 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0201 	orr.w	r2, r2, #1
 800462e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	bc80      	pop	{r7}
 800463a:	4770      	bx	lr
 800463c:	40012c00 	.word	0x40012c00
 8004640:	40013400 	.word	0x40013400
 8004644:	40000400 	.word	0x40000400
 8004648:	40000800 	.word	0x40000800
 800464c:	40000c00 	.word	0x40000c00

08004650 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e041      	b.n	80046e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f839 	bl	80046ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3304      	adds	r3, #4
 800468c:	4619      	mov	r1, r3
 800468e:	4610      	mov	r0, r2
 8004690:	f000 fcce 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bc80      	pop	{r7}
 80046fe:	4770      	bx	lr

08004700 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d109      	bne.n	8004724 <HAL_TIM_PWM_Start+0x24>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	bf14      	ite	ne
 800471c:	2301      	movne	r3, #1
 800471e:	2300      	moveq	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	e022      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b04      	cmp	r3, #4
 8004728:	d109      	bne.n	800473e <HAL_TIM_PWM_Start+0x3e>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	bf14      	ite	ne
 8004736:	2301      	movne	r3, #1
 8004738:	2300      	moveq	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	e015      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b08      	cmp	r3, #8
 8004742:	d109      	bne.n	8004758 <HAL_TIM_PWM_Start+0x58>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b01      	cmp	r3, #1
 800474e:	bf14      	ite	ne
 8004750:	2301      	movne	r3, #1
 8004752:	2300      	moveq	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e008      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b01      	cmp	r3, #1
 8004762:	bf14      	ite	ne
 8004764:	2301      	movne	r3, #1
 8004766:	2300      	moveq	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e072      	b.n	8004858 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d104      	bne.n	8004782 <HAL_TIM_PWM_Start+0x82>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004780:	e013      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b04      	cmp	r3, #4
 8004786:	d104      	bne.n	8004792 <HAL_TIM_PWM_Start+0x92>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004790:	e00b      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d104      	bne.n	80047a2 <HAL_TIM_PWM_Start+0xa2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a0:	e003      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2201      	movs	r2, #1
 80047b0:	6839      	ldr	r1, [r7, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fef8 	bl	80055a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a28      	ldr	r2, [pc, #160]	; (8004860 <HAL_TIM_PWM_Start+0x160>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d004      	beq.n	80047cc <HAL_TIM_PWM_Start+0xcc>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a27      	ldr	r2, [pc, #156]	; (8004864 <HAL_TIM_PWM_Start+0x164>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d101      	bne.n	80047d0 <HAL_TIM_PWM_Start+0xd0>
 80047cc:	2301      	movs	r3, #1
 80047ce:	e000      	b.n	80047d2 <HAL_TIM_PWM_Start+0xd2>
 80047d0:	2300      	movs	r3, #0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a1d      	ldr	r2, [pc, #116]	; (8004860 <HAL_TIM_PWM_Start+0x160>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d018      	beq.n	8004822 <HAL_TIM_PWM_Start+0x122>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a1b      	ldr	r2, [pc, #108]	; (8004864 <HAL_TIM_PWM_Start+0x164>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_TIM_PWM_Start+0x122>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004802:	d00e      	beq.n	8004822 <HAL_TIM_PWM_Start+0x122>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a17      	ldr	r2, [pc, #92]	; (8004868 <HAL_TIM_PWM_Start+0x168>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d009      	beq.n	8004822 <HAL_TIM_PWM_Start+0x122>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a16      	ldr	r2, [pc, #88]	; (800486c <HAL_TIM_PWM_Start+0x16c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d004      	beq.n	8004822 <HAL_TIM_PWM_Start+0x122>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a14      	ldr	r2, [pc, #80]	; (8004870 <HAL_TIM_PWM_Start+0x170>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d111      	bne.n	8004846 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b06      	cmp	r3, #6
 8004832:	d010      	beq.n	8004856 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004844:	e007      	b.n	8004856 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40012c00 	.word	0x40012c00
 8004864:	40013400 	.word	0x40013400
 8004868:	40000400 	.word	0x40000400
 800486c:	40000800 	.word	0x40000800
 8004870:	40000c00 	.word	0x40000c00

08004874 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b086      	sub	sp, #24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e093      	b.n	80049b0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	d106      	bne.n	80048a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7fd fd2b 	bl	80022f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2202      	movs	r2, #2
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048b8:	f023 0307 	bic.w	r3, r3, #7
 80048bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3304      	adds	r3, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f000 fbb1 	bl	8005030 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048f6:	f023 0303 	bic.w	r3, r3, #3
 80048fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689a      	ldr	r2, [r3, #8]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	021b      	lsls	r3, r3, #8
 8004906:	4313      	orrs	r3, r2
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004914:	f023 030c 	bic.w	r3, r3, #12
 8004918:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004920:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004924:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	021b      	lsls	r3, r3, #8
 8004930:	4313      	orrs	r3, r2
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	011a      	lsls	r2, r3, #4
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	031b      	lsls	r3, r3, #12
 8004944:	4313      	orrs	r3, r2
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004952:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	4313      	orrs	r3, r2
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80049e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d110      	bne.n	8004a0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d102      	bne.n	80049f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80049ee:	7b7b      	ldrb	r3, [r7, #13]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d001      	beq.n	80049f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e069      	b.n	8004acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a08:	e031      	b.n	8004a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	2b04      	cmp	r3, #4
 8004a0e:	d110      	bne.n	8004a32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a10:	7bbb      	ldrb	r3, [r7, #14]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d102      	bne.n	8004a1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a16:	7b3b      	ldrb	r3, [r7, #12]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d001      	beq.n	8004a20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e055      	b.n	8004acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a30:	e01d      	b.n	8004a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a32:	7bfb      	ldrb	r3, [r7, #15]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d108      	bne.n	8004a4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a38:	7bbb      	ldrb	r3, [r7, #14]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d105      	bne.n	8004a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a3e:	7b7b      	ldrb	r3, [r7, #13]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d102      	bne.n	8004a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a44:	7b3b      	ldrb	r3, [r7, #12]
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d001      	beq.n	8004a4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e03e      	b.n	8004acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2202      	movs	r2, #2
 8004a52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2202      	movs	r2, #2
 8004a62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_TIM_Encoder_Start+0xc4>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d008      	beq.n	8004a8c <HAL_TIM_Encoder_Start+0xd4>
 8004a7a:	e00f      	b.n	8004a9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2201      	movs	r2, #1
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 fd8f 	bl	80055a8 <TIM_CCxChannelCmd>
      break;
 8004a8a:	e016      	b.n	8004aba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2201      	movs	r2, #1
 8004a92:	2104      	movs	r1, #4
 8004a94:	4618      	mov	r0, r3
 8004a96:	f000 fd87 	bl	80055a8 <TIM_CCxChannelCmd>
      break;
 8004a9a:	e00e      	b.n	8004aba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 fd7f 	bl	80055a8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	2104      	movs	r1, #4
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fd78 	bl	80055a8 <TIM_CCxChannelCmd>
      break;
 8004ab8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0201 	orr.w	r2, r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0202 	mvn.w	r2, #2
 8004b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 fa6f 	bl	8004ffa <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 fa62 	bl	8004fe8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fa71 	bl	800500c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0304 	and.w	r3, r3, #4
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d122      	bne.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0304 	and.w	r3, r3, #4
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0204 	mvn.w	r2, #4
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2202      	movs	r2, #2
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 fa45 	bl	8004ffa <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 fa38 	bl	8004fe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fa47 	bl	800500c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d122      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d11b      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0208 	mvn.w	r2, #8
 8004ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2204      	movs	r2, #4
 8004bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fa1b 	bl	8004ffa <HAL_TIM_IC_CaptureCallback>
 8004bc4:	e005      	b.n	8004bd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fa0e 	bl	8004fe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 fa1d 	bl	800500c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b10      	cmp	r3, #16
 8004be4:	d122      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	d11b      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0210 	mvn.w	r2, #16
 8004bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2208      	movs	r2, #8
 8004c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f9f1 	bl	8004ffa <HAL_TIM_IC_CaptureCallback>
 8004c18:	e005      	b.n	8004c26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f9e4 	bl	8004fe8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f9f3 	bl	800500c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d10e      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d107      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0201 	mvn.w	r2, #1
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc fce2 	bl	800161c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c62:	2b80      	cmp	r3, #128	; 0x80
 8004c64:	d10e      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c70:	2b80      	cmp	r3, #128	; 0x80
 8004c72:	d107      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fd7c 	bl	800577c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8e:	2b40      	cmp	r3, #64	; 0x40
 8004c90:	d10e      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9c:	2b40      	cmp	r3, #64	; 0x40
 8004c9e:	d107      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f9b7 	bl	800501e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d10e      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d107      	bne.n	8004cdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0220 	mvn.w	r2, #32
 8004cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fd47 	bl	800576a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cdc:	bf00      	nop
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e0ac      	b.n	8004e58 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b0c      	cmp	r3, #12
 8004d0a:	f200 809f 	bhi.w	8004e4c <HAL_TIM_PWM_ConfigChannel+0x168>
 8004d0e:	a201      	add	r2, pc, #4	; (adr r2, 8004d14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d14:	08004d49 	.word	0x08004d49
 8004d18:	08004e4d 	.word	0x08004e4d
 8004d1c:	08004e4d 	.word	0x08004e4d
 8004d20:	08004e4d 	.word	0x08004e4d
 8004d24:	08004d89 	.word	0x08004d89
 8004d28:	08004e4d 	.word	0x08004e4d
 8004d2c:	08004e4d 	.word	0x08004e4d
 8004d30:	08004e4d 	.word	0x08004e4d
 8004d34:	08004dcb 	.word	0x08004dcb
 8004d38:	08004e4d 	.word	0x08004e4d
 8004d3c:	08004e4d 	.word	0x08004e4d
 8004d40:	08004e4d 	.word	0x08004e4d
 8004d44:	08004e0b 	.word	0x08004e0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68b9      	ldr	r1, [r7, #8]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 f9e8 	bl	8005124 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699a      	ldr	r2, [r3, #24]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0208 	orr.w	r2, r2, #8
 8004d62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	699a      	ldr	r2, [r3, #24]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0204 	bic.w	r2, r2, #4
 8004d72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6999      	ldr	r1, [r3, #24]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	691a      	ldr	r2, [r3, #16]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	619a      	str	r2, [r3, #24]
      break;
 8004d86:	e062      	b.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68b9      	ldr	r1, [r7, #8]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f000 fa38 	bl	8005204 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	699a      	ldr	r2, [r3, #24]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6999      	ldr	r1, [r3, #24]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	021a      	lsls	r2, r3, #8
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	619a      	str	r2, [r3, #24]
      break;
 8004dc8:	e041      	b.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68b9      	ldr	r1, [r7, #8]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 fa8b 	bl	80052ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69da      	ldr	r2, [r3, #28]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0208 	orr.w	r2, r2, #8
 8004de4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	69da      	ldr	r2, [r3, #28]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 0204 	bic.w	r2, r2, #4
 8004df4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69d9      	ldr	r1, [r3, #28]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	691a      	ldr	r2, [r3, #16]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	61da      	str	r2, [r3, #28]
      break;
 8004e08:	e021      	b.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68b9      	ldr	r1, [r7, #8]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 fadf 	bl	80053d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69da      	ldr	r2, [r3, #28]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	69da      	ldr	r2, [r3, #28]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	69d9      	ldr	r1, [r3, #28]
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	021a      	lsls	r2, r3, #8
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	61da      	str	r2, [r3, #28]
      break;
 8004e4a:	e000      	b.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004e4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_TIM_ConfigClockSource+0x18>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e0b3      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x180>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eb0:	d03e      	beq.n	8004f30 <HAL_TIM_ConfigClockSource+0xd0>
 8004eb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eb6:	f200 8087 	bhi.w	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ebe:	f000 8085 	beq.w	8004fcc <HAL_TIM_ConfigClockSource+0x16c>
 8004ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec6:	d87f      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ec8:	2b70      	cmp	r3, #112	; 0x70
 8004eca:	d01a      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0xa2>
 8004ecc:	2b70      	cmp	r3, #112	; 0x70
 8004ece:	d87b      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ed0:	2b60      	cmp	r3, #96	; 0x60
 8004ed2:	d050      	beq.n	8004f76 <HAL_TIM_ConfigClockSource+0x116>
 8004ed4:	2b60      	cmp	r3, #96	; 0x60
 8004ed6:	d877      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ed8:	2b50      	cmp	r3, #80	; 0x50
 8004eda:	d03c      	beq.n	8004f56 <HAL_TIM_ConfigClockSource+0xf6>
 8004edc:	2b50      	cmp	r3, #80	; 0x50
 8004ede:	d873      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d058      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x136>
 8004ee4:	2b40      	cmp	r3, #64	; 0x40
 8004ee6:	d86f      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ee8:	2b30      	cmp	r3, #48	; 0x30
 8004eea:	d064      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x156>
 8004eec:	2b30      	cmp	r3, #48	; 0x30
 8004eee:	d86b      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d060      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x156>
 8004ef4:	2b20      	cmp	r3, #32
 8004ef6:	d867      	bhi.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d05c      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x156>
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d05a      	beq.n	8004fb6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004f00:	e062      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6899      	ldr	r1, [r3, #8]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f000 fb2a 	bl	800556a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f24:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	609a      	str	r2, [r3, #8]
      break;
 8004f2e:	e04e      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	6899      	ldr	r1, [r3, #8]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f000 fb13 	bl	800556a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f52:	609a      	str	r2, [r3, #8]
      break;
 8004f54:	e03b      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6818      	ldr	r0, [r3, #0]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	6859      	ldr	r1, [r3, #4]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	461a      	mov	r2, r3
 8004f64:	f000 fa8a 	bl	800547c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2150      	movs	r1, #80	; 0x50
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fae1 	bl	8005536 <TIM_ITRx_SetConfig>
      break;
 8004f74:	e02b      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6818      	ldr	r0, [r3, #0]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6859      	ldr	r1, [r3, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	461a      	mov	r2, r3
 8004f84:	f000 faa8 	bl	80054d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2160      	movs	r1, #96	; 0x60
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fad1 	bl	8005536 <TIM_ITRx_SetConfig>
      break;
 8004f94:	e01b      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6859      	ldr	r1, [r3, #4]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f000 fa6a 	bl	800547c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2140      	movs	r1, #64	; 0x40
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fac1 	bl	8005536 <TIM_ITRx_SetConfig>
      break;
 8004fb4:	e00b      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	f000 fab8 	bl	8005536 <TIM_ITRx_SetConfig>
        break;
 8004fc6:	e002      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004fc8:	bf00      	nop
 8004fca:	e000      	b.n	8004fce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004fcc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bc80      	pop	{r7}
 8004ff8:	4770      	bx	lr

08004ffa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr

0800500c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr

0800501e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800501e:	b480      	push	{r7}
 8005020:	b083      	sub	sp, #12
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	bc80      	pop	{r7}
 800502e:	4770      	bx	lr

08005030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a33      	ldr	r2, [pc, #204]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d013      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a32      	ldr	r2, [pc, #200]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d00f      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005056:	d00b      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a2f      	ldr	r2, [pc, #188]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d007      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a2e      	ldr	r2, [pc, #184]	; (800511c <TIM_Base_SetConfig+0xec>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d003      	beq.n	8005070 <TIM_Base_SetConfig+0x40>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a2d      	ldr	r2, [pc, #180]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d108      	bne.n	8005082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a22      	ldr	r2, [pc, #136]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d013      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a21      	ldr	r2, [pc, #132]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d00f      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005098:	d00b      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a1e      	ldr	r2, [pc, #120]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d007      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a1d      	ldr	r2, [pc, #116]	; (800511c <TIM_Base_SetConfig+0xec>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d003      	beq.n	80050b2 <TIM_Base_SetConfig+0x82>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1c      	ldr	r2, [pc, #112]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d108      	bne.n	80050c4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a09      	ldr	r2, [pc, #36]	; (8005110 <TIM_Base_SetConfig+0xe0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d003      	beq.n	80050f8 <TIM_Base_SetConfig+0xc8>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr
 8005110:	40012c00 	.word	0x40012c00
 8005114:	40013400 	.word	0x40013400
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00

08005124 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	f023 0201 	bic.w	r2, r3, #1
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0303 	bic.w	r3, r3, #3
 800515a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f023 0302 	bic.w	r3, r3, #2
 800516c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a20      	ldr	r2, [pc, #128]	; (80051fc <TIM_OC1_SetConfig+0xd8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d003      	beq.n	8005188 <TIM_OC1_SetConfig+0x64>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a1f      	ldr	r2, [pc, #124]	; (8005200 <TIM_OC1_SetConfig+0xdc>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d10c      	bne.n	80051a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f023 0308 	bic.w	r3, r3, #8
 800518e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	4313      	orrs	r3, r2
 8005198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f023 0304 	bic.w	r3, r3, #4
 80051a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a15      	ldr	r2, [pc, #84]	; (80051fc <TIM_OC1_SetConfig+0xd8>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_OC1_SetConfig+0x8e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a14      	ldr	r2, [pc, #80]	; (8005200 <TIM_OC1_SetConfig+0xdc>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d111      	bne.n	80051d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	621a      	str	r2, [r3, #32]
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40012c00 	.word	0x40012c00
 8005200:	40013400 	.word	0x40013400

08005204 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	f023 0210 	bic.w	r2, r3, #16
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f023 0320 	bic.w	r3, r3, #32
 800524e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	011b      	lsls	r3, r3, #4
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <TIM_OC2_SetConfig+0xe0>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d003      	beq.n	800526c <TIM_OC2_SetConfig+0x68>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a20      	ldr	r2, [pc, #128]	; (80052e8 <TIM_OC2_SetConfig+0xe4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d10d      	bne.n	8005288 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	4313      	orrs	r3, r2
 800527e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005286:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a16      	ldr	r2, [pc, #88]	; (80052e4 <TIM_OC2_SetConfig+0xe0>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d003      	beq.n	8005298 <TIM_OC2_SetConfig+0x94>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a15      	ldr	r2, [pc, #84]	; (80052e8 <TIM_OC2_SetConfig+0xe4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d113      	bne.n	80052c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800529e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	621a      	str	r2, [r3, #32]
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	bc80      	pop	{r7}
 80052e2:	4770      	bx	lr
 80052e4:	40012c00 	.word	0x40012c00
 80052e8:	40013400 	.word	0x40013400

080052ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800531a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f023 0303 	bic.w	r3, r3, #3
 8005322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005334:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	021b      	lsls	r3, r3, #8
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	4313      	orrs	r3, r2
 8005340:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a21      	ldr	r2, [pc, #132]	; (80053cc <TIM_OC3_SetConfig+0xe0>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d003      	beq.n	8005352 <TIM_OC3_SetConfig+0x66>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a20      	ldr	r2, [pc, #128]	; (80053d0 <TIM_OC3_SetConfig+0xe4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d10d      	bne.n	800536e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005358:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	021b      	lsls	r3, r3, #8
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800536c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a16      	ldr	r2, [pc, #88]	; (80053cc <TIM_OC3_SetConfig+0xe0>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d003      	beq.n	800537e <TIM_OC3_SetConfig+0x92>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a15      	ldr	r2, [pc, #84]	; (80053d0 <TIM_OC3_SetConfig+0xe4>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d113      	bne.n	80053a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005384:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800538c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	621a      	str	r2, [r3, #32]
}
 80053c0:	bf00      	nop
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40012c00 	.word	0x40012c00
 80053d0:	40013400 	.word	0x40013400

080053d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	69db      	ldr	r3, [r3, #28]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800540a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	021b      	lsls	r3, r3, #8
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800541e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	031b      	lsls	r3, r3, #12
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a11      	ldr	r2, [pc, #68]	; (8005474 <TIM_OC4_SetConfig+0xa0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d003      	beq.n	800543c <TIM_OC4_SetConfig+0x68>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a10      	ldr	r2, [pc, #64]	; (8005478 <TIM_OC4_SetConfig+0xa4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d109      	bne.n	8005450 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005442:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	019b      	lsls	r3, r3, #6
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	621a      	str	r2, [r3, #32]
}
 800546a:	bf00      	nop
 800546c:	371c      	adds	r7, #28
 800546e:	46bd      	mov	sp, r7
 8005470:	bc80      	pop	{r7}
 8005472:	4770      	bx	lr
 8005474:	40012c00 	.word	0x40012c00
 8005478:	40013400 	.word	0x40013400

0800547c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	f023 0201 	bic.w	r2, r3, #1
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	011b      	lsls	r3, r3, #4
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f023 030a 	bic.w	r3, r3, #10
 80054b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4313      	orrs	r3, r2
 80054c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	621a      	str	r2, [r3, #32]
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054d8:	b480      	push	{r7}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	f023 0210 	bic.w	r2, r3, #16
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005502:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	031b      	lsls	r3, r3, #12
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	4313      	orrs	r3, r2
 800550c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005514:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	621a      	str	r2, [r3, #32]
}
 800552c:	bf00      	nop
 800552e:	371c      	adds	r7, #28
 8005530:	46bd      	mov	sp, r7
 8005532:	bc80      	pop	{r7}
 8005534:	4770      	bx	lr

08005536 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005536:	b480      	push	{r7}
 8005538:	b085      	sub	sp, #20
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
 800553e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800554c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4313      	orrs	r3, r2
 8005554:	f043 0307 	orr.w	r3, r3, #7
 8005558:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	609a      	str	r2, [r3, #8]
}
 8005560:	bf00      	nop
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	bc80      	pop	{r7}
 8005568:	4770      	bx	lr

0800556a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800556a:	b480      	push	{r7}
 800556c:	b087      	sub	sp, #28
 800556e:	af00      	add	r7, sp, #0
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	607a      	str	r2, [r7, #4]
 8005576:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005584:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	021a      	lsls	r2, r3, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	431a      	orrs	r2, r3
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	4313      	orrs	r3, r2
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	609a      	str	r2, [r3, #8]
}
 800559e:	bf00      	nop
 80055a0:	371c      	adds	r7, #28
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr

080055a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f003 031f 	and.w	r3, r3, #31
 80055ba:	2201      	movs	r2, #1
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a1a      	ldr	r2, [r3, #32]
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	43db      	mvns	r3, r3
 80055ca:	401a      	ands	r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1a      	ldr	r2, [r3, #32]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f003 031f 	and.w	r3, r3, #31
 80055da:	6879      	ldr	r1, [r7, #4]
 80055dc:	fa01 f303 	lsl.w	r3, r1, r3
 80055e0:	431a      	orrs	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005600:	2b01      	cmp	r3, #1
 8005602:	d101      	bne.n	8005608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005604:	2302      	movs	r3, #2
 8005606:	e050      	b.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800562e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	4313      	orrs	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a1b      	ldr	r2, [pc, #108]	; (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d018      	beq.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a19      	ldr	r2, [pc, #100]	; (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d013      	beq.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800565e:	d00e      	beq.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a15      	ldr	r2, [pc, #84]	; (80056bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d009      	beq.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a14      	ldr	r2, [pc, #80]	; (80056c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d004      	beq.n	800567e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a12      	ldr	r2, [pc, #72]	; (80056c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d10c      	bne.n	8005698 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005684:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	4313      	orrs	r3, r2
 800568e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr
 80056b4:	40012c00 	.word	0x40012c00
 80056b8:	40013400 	.word	0x40013400
 80056bc:	40000400 	.word	0x40000400
 80056c0:	40000800 	.word	0x40000800
 80056c4:	40000c00 	.word	0x40000c00

080056c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d101      	bne.n	80056e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056e0:	2302      	movs	r3, #2
 80056e2:	e03d      	b.n	8005760 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	4313      	orrs	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4313      	orrs	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4313      	orrs	r3, r2
 8005722:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	4313      	orrs	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	69db      	ldr	r3, [r3, #28]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	bc80      	pop	{r7}
 8005768:	4770      	bx	lr

0800576a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005772:	bf00      	nop
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	bc80      	pop	{r7}
 800577a:	4770      	bx	lr

0800577c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005784:	bf00      	nop
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	bc80      	pop	{r7}
 800578c:	4770      	bx	lr

0800578e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b082      	sub	sp, #8
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e03f      	b.n	8005820 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d106      	bne.n	80057ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7fc ff19 	bl	80025ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2224      	movs	r2, #36	; 0x24
 80057be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68da      	ldr	r2, [r3, #12]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fd8a 	bl	80062ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	691a      	ldr	r2, [r3, #16]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695a      	ldr	r2, [r3, #20]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005806:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2220      	movs	r2, #32
 8005812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2220      	movs	r2, #32
 800581a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b08a      	sub	sp, #40	; 0x28
 800582c:	af02      	add	r7, sp, #8
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	603b      	str	r3, [r7, #0]
 8005834:	4613      	mov	r3, r2
 8005836:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b20      	cmp	r3, #32
 8005846:	d17c      	bne.n	8005942 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d002      	beq.n	8005854 <HAL_UART_Transmit+0x2c>
 800584e:	88fb      	ldrh	r3, [r7, #6]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d101      	bne.n	8005858 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e075      	b.n	8005944 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800585e:	2b01      	cmp	r3, #1
 8005860:	d101      	bne.n	8005866 <HAL_UART_Transmit+0x3e>
 8005862:	2302      	movs	r3, #2
 8005864:	e06e      	b.n	8005944 <HAL_UART_Transmit+0x11c>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2221      	movs	r2, #33	; 0x21
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800587c:	f7fd fad8 	bl	8002e30 <HAL_GetTick>
 8005880:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	88fa      	ldrh	r2, [r7, #6]
 8005886:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005896:	d108      	bne.n	80058aa <HAL_UART_Transmit+0x82>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d104      	bne.n	80058aa <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058a0:	2300      	movs	r3, #0
 80058a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	61bb      	str	r3, [r7, #24]
 80058a8:	e003      	b.n	80058b2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058ba:	e02a      	b.n	8005912 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	2200      	movs	r2, #0
 80058c4:	2180      	movs	r1, #128	; 0x80
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f000 fafc 	bl	8005ec4 <UART_WaitOnFlagUntilTimeout>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e036      	b.n	8005944 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10b      	bne.n	80058f4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	461a      	mov	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ea:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	3302      	adds	r3, #2
 80058f0:	61bb      	str	r3, [r7, #24]
 80058f2:	e007      	b.n	8005904 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	781a      	ldrb	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	3301      	adds	r3, #1
 8005902:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005916:	b29b      	uxth	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1cf      	bne.n	80058bc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	2200      	movs	r2, #0
 8005924:	2140      	movs	r1, #64	; 0x40
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 facc 	bl	8005ec4 <UART_WaitOnFlagUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e006      	b.n	8005944 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	e000      	b.n	8005944 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005942:	2302      	movs	r3, #2
  }
}
 8005944:	4618      	mov	r0, r3
 8005946:	3720      	adds	r7, #32
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b20      	cmp	r3, #32
 8005964:	d13c      	bne.n	80059e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800596c:	88fb      	ldrh	r3, [r7, #6]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e035      	b.n	80059e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005980:	2302      	movs	r3, #2
 8005982:	e02e      	b.n	80059e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2201      	movs	r2, #1
 8005990:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005992:	88fb      	ldrh	r3, [r7, #6]
 8005994:	461a      	mov	r2, r3
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 fadd 	bl	8005f58 <UART_Start_Receive_DMA>
 800599e:	4603      	mov	r3, r0
 80059a0:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80059a2:	7dfb      	ldrb	r3, [r7, #23]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d119      	bne.n	80059dc <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d113      	bne.n	80059d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059b0:	2300      	movs	r3, #0
 80059b2:	613b      	str	r3, [r7, #16]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	613b      	str	r3, [r7, #16]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	613b      	str	r3, [r7, #16]
 80059c4:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0210 	orr.w	r2, r2, #16
 80059d4:	60da      	str	r2, [r3, #12]
 80059d6:	e001      	b.n	80059dc <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80059dc:	7dfb      	ldrb	r3, [r7, #23]
 80059de:	e000      	b.n	80059e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 80059e0:	2302      	movs	r3, #2
  }
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3718      	adds	r7, #24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
	...

080059ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b08a      	sub	sp, #40	; 0x28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10d      	bne.n	8005a3e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <HAL_UART_IRQHandler+0x52>
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	f003 0320 	and.w	r3, r3, #32
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fbae 	bl	8006198 <UART_Receive_IT>
      return;
 8005a3c:	e17b      	b.n	8005d36 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 80b1 	beq.w	8005ba8 <HAL_UART_IRQHandler+0x1bc>
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d105      	bne.n	8005a5c <HAL_UART_IRQHandler+0x70>
 8005a50:	6a3b      	ldr	r3, [r7, #32]
 8005a52:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 80a6 	beq.w	8005ba8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <HAL_UART_IRQHandler+0x90>
 8005a66:	6a3b      	ldr	r3, [r7, #32]
 8005a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d005      	beq.n	8005a7c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a74:	f043 0201 	orr.w	r2, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	f003 0304 	and.w	r3, r3, #4
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <HAL_UART_IRQHandler+0xb0>
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a94:	f043 0202 	orr.w	r2, r3, #2
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <HAL_UART_IRQHandler+0xd0>
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab4:	f043 0204 	orr.w	r2, r3, #4
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abe:	f003 0308 	and.w	r3, r3, #8
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00f      	beq.n	8005ae6 <HAL_UART_IRQHandler+0xfa>
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f003 0320 	and.w	r3, r3, #32
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d104      	bne.n	8005ada <HAL_UART_IRQHandler+0xee>
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d005      	beq.n	8005ae6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	f043 0208 	orr.w	r2, r3, #8
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 811e 	beq.w	8005d2c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af2:	f003 0320 	and.w	r3, r3, #32
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d007      	beq.n	8005b0a <HAL_UART_IRQHandler+0x11e>
 8005afa:	6a3b      	ldr	r3, [r7, #32]
 8005afc:	f003 0320 	and.w	r3, r3, #32
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d002      	beq.n	8005b0a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 fb47 	bl	8006198 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	bf14      	ite	ne
 8005b18:	2301      	movne	r3, #1
 8005b1a:	2300      	moveq	r3, #0
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b24:	f003 0308 	and.w	r3, r3, #8
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d102      	bne.n	8005b32 <HAL_UART_IRQHandler+0x146>
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d031      	beq.n	8005b96 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 fa89 	bl	800604a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d023      	beq.n	8005b8e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695a      	ldr	r2, [r3, #20]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b54:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d013      	beq.n	8005b86 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b62:	4a76      	ldr	r2, [pc, #472]	; (8005d3c <HAL_UART_IRQHandler+0x350>)
 8005b64:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7fd fb88 	bl	8003280 <HAL_DMA_Abort_IT>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d016      	beq.n	8005ba4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b80:	4610      	mov	r0, r2
 8005b82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b84:	e00e      	b.n	8005ba4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7fc fe50 	bl	800282c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b8c:	e00a      	b.n	8005ba4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7fc fe4c 	bl	800282c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b94:	e006      	b.n	8005ba4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fc fe48 	bl	800282c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005ba2:	e0c3      	b.n	8005d2c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba4:	bf00      	nop
    return;
 8005ba6:	e0c1      	b.n	8005d2c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	f040 80a1 	bne.w	8005cf4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb4:	f003 0310 	and.w	r3, r3, #16
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 809b 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	f003 0310 	and.w	r3, r3, #16
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 8095 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60fb      	str	r3, [r7, #12]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	60fb      	str	r3, [r7, #12]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d04e      	beq.n	8005c8c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005bf8:	8a3b      	ldrh	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f000 8098 	beq.w	8005d30 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c04:	8a3a      	ldrh	r2, [r7, #16]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	f080 8092 	bcs.w	8005d30 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	8a3a      	ldrh	r2, [r7, #16]
 8005c10:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d02b      	beq.n	8005c74 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68da      	ldr	r2, [r3, #12]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c2a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f022 0201 	bic.w	r2, r2, #1
 8005c3a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c4a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0210 	bic.w	r2, r2, #16
 8005c68:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fd facb 	bl	800320a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	4619      	mov	r1, r3
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f7fc fdf3 	bl	8002870 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005c8a:	e051      	b.n	8005d30 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d047      	beq.n	8005d34 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005ca4:	8a7b      	ldrh	r3, [r7, #18]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d044      	beq.n	8005d34 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005cb8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0201 	bic.w	r2, r2, #1
 8005cc8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f022 0210 	bic.w	r2, r2, #16
 8005ce6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ce8:	8a7b      	ldrh	r3, [r7, #18]
 8005cea:	4619      	mov	r1, r3
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7fc fdbf 	bl	8002870 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005cf2:	e01f      	b.n	8005d34 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d008      	beq.n	8005d10 <HAL_UART_IRQHandler+0x324>
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 f9de 	bl	80060ca <UART_Transmit_IT>
    return;
 8005d0e:	e012      	b.n	8005d36 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00d      	beq.n	8005d36 <HAL_UART_IRQHandler+0x34a>
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d008      	beq.n	8005d36 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 fa1f 	bl	8006168 <UART_EndTransmit_IT>
    return;
 8005d2a:	e004      	b.n	8005d36 <HAL_UART_IRQHandler+0x34a>
    return;
 8005d2c:	bf00      	nop
 8005d2e:	e002      	b.n	8005d36 <HAL_UART_IRQHandler+0x34a>
      return;
 8005d30:	bf00      	nop
 8005d32:	e000      	b.n	8005d36 <HAL_UART_IRQHandler+0x34a>
      return;
 8005d34:	bf00      	nop
  }
}
 8005d36:	3728      	adds	r7, #40	; 0x28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	080060a3 	.word	0x080060a3

08005d40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bc80      	pop	{r7}
 8005d50:	4770      	bx	lr

08005d52 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005d5a:	bf00      	nop
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr

08005d64 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d70:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0320 	and.w	r3, r3, #32
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d12a      	bne.n	8005dd6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68da      	ldr	r2, [r3, #12]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d94:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695a      	ldr	r2, [r3, #20]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0201 	bic.w	r2, r2, #1
 8005da4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	695a      	ldr	r2, [r3, #20]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d107      	bne.n	8005dd6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68da      	ldr	r2, [r3, #12]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0210 	bic.w	r2, r2, #16
 8005dd4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d106      	bne.n	8005dec <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005de2:	4619      	mov	r1, r3
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f7fc fd43 	bl	8002870 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dea:	e002      	b.n	8005df2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f7fb fc4f 	bl	8001690 <HAL_UART_RxCpltCallback>
}
 8005df2:	bf00      	nop
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b084      	sub	sp, #16
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d108      	bne.n	8005e22 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e14:	085b      	lsrs	r3, r3, #1
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	4619      	mov	r1, r3
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f7fc fd28 	bl	8002870 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e20:	e002      	b.n	8005e28 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f7ff ff95 	bl	8005d52 <HAL_UART_RxHalfCpltCallback>
}
 8005e28:	bf00      	nop
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e40:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	695b      	ldr	r3, [r3, #20]
 8005e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bf14      	ite	ne
 8005e50:	2301      	movne	r3, #1
 8005e52:	2300      	moveq	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	2b21      	cmp	r3, #33	; 0x21
 8005e62:	d108      	bne.n	8005e76 <UART_DMAError+0x46>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d005      	beq.n	8005e76 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005e70:	68b8      	ldr	r0, [r7, #8]
 8005e72:	f000 f8d5 	bl	8006020 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	bf14      	ite	ne
 8005e84:	2301      	movne	r3, #1
 8005e86:	2300      	moveq	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b22      	cmp	r3, #34	; 0x22
 8005e96:	d108      	bne.n	8005eaa <UART_DMAError+0x7a>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d005      	beq.n	8005eaa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005ea4:	68b8      	ldr	r0, [r7, #8]
 8005ea6:	f000 f8d0 	bl	800604a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eae:	f043 0210 	orr.w	r2, r3, #16
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eb6:	68b8      	ldr	r0, [r7, #8]
 8005eb8:	f7fc fcb8 	bl	800282c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ebc:	bf00      	nop
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	603b      	str	r3, [r7, #0]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed4:	e02c      	b.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005edc:	d028      	beq.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d007      	beq.n	8005ef4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ee4:	f7fc ffa4 	bl	8002e30 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d21d      	bcs.n	8005f30 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f02:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695a      	ldr	r2, [r3, #20]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0201 	bic.w	r2, r2, #1
 8005f12:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2220      	movs	r2, #32
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2220      	movs	r2, #32
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e00f      	b.n	8005f50 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	4013      	ands	r3, r2
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	bf0c      	ite	eq
 8005f40:	2301      	moveq	r3, #1
 8005f42:	2300      	movne	r3, #0
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	461a      	mov	r2, r3
 8005f48:	79fb      	ldrb	r3, [r7, #7]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d0c3      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	88fa      	ldrh	r2, [r7, #6]
 8005f70:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2222      	movs	r2, #34	; 0x22
 8005f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f84:	4a23      	ldr	r2, [pc, #140]	; (8006014 <UART_Start_Receive_DMA+0xbc>)
 8005f86:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	4a22      	ldr	r2, [pc, #136]	; (8006018 <UART_Start_Receive_DMA+0xc0>)
 8005f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f94:	4a21      	ldr	r2, [pc, #132]	; (800601c <UART_Start_Receive_DMA+0xc4>)
 8005f96:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005fa0:	f107 0308 	add.w	r3, r7, #8
 8005fa4:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3304      	adds	r3, #4
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	f7fd f8c8 	bl	800314c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	613b      	str	r3, [r7, #16]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	613b      	str	r3, [r7, #16]
 8005fd0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68da      	ldr	r2, [r3, #12]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695a      	ldr	r2, [r3, #20]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f042 0201 	orr.w	r2, r2, #1
 8005ff8:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695a      	ldr	r2, [r3, #20]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006008:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3718      	adds	r7, #24
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	08005d65 	.word	0x08005d65
 8006018:	08005dfb 	.word	0x08005dfb
 800601c:	08005e31 	.word	0x08005e31

08006020 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006036:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr

0800604a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68da      	ldr	r2, [r3, #12]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006060:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	695a      	ldr	r2, [r3, #20]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0201 	bic.w	r2, r2, #1
 8006070:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006076:	2b01      	cmp	r3, #1
 8006078:	d107      	bne.n	800608a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f022 0210 	bic.w	r2, r2, #16
 8006088:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	bc80      	pop	{r7}
 80060a0:	4770      	bx	lr

080060a2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f7fc fbb5 	bl	800282c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060c2:	bf00      	nop
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b085      	sub	sp, #20
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b21      	cmp	r3, #33	; 0x21
 80060dc:	d13e      	bne.n	800615c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e6:	d114      	bne.n	8006112 <UART_Transmit_IT+0x48>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d110      	bne.n	8006112 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	881b      	ldrh	r3, [r3, #0]
 80060fa:	461a      	mov	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006104:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	1c9a      	adds	r2, r3, #2
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	621a      	str	r2, [r3, #32]
 8006110:	e008      	b.n	8006124 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	1c59      	adds	r1, r3, #1
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	6211      	str	r1, [r2, #32]
 800611c:	781a      	ldrb	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006128:	b29b      	uxth	r3, r3
 800612a:	3b01      	subs	r3, #1
 800612c:	b29b      	uxth	r3, r3
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4619      	mov	r1, r3
 8006132:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10f      	bne.n	8006158 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68da      	ldr	r2, [r3, #12]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006146:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006156:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006158:	2300      	movs	r3, #0
 800615a:	e000      	b.n	800615e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800615c:	2302      	movs	r3, #2
  }
}
 800615e:	4618      	mov	r0, r3
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	bc80      	pop	{r7}
 8006166:	4770      	bx	lr

08006168 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68da      	ldr	r2, [r3, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800617e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2220      	movs	r2, #32
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7ff fdd9 	bl	8005d40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3708      	adds	r7, #8
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b22      	cmp	r3, #34	; 0x22
 80061aa:	f040 8099 	bne.w	80062e0 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061b6:	d117      	bne.n	80061e8 <UART_Receive_IT+0x50>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d113      	bne.n	80061e8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061c0:	2300      	movs	r3, #0
 80061c2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e0:	1c9a      	adds	r2, r3, #2
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	629a      	str	r2, [r3, #40]	; 0x28
 80061e6:	e026      	b.n	8006236 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ec:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061fa:	d007      	beq.n	800620c <UART_Receive_IT+0x74>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10a      	bne.n	800621a <UART_Receive_IT+0x82>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d106      	bne.n	800621a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	b2da      	uxtb	r2, r3
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	701a      	strb	r2, [r3, #0]
 8006218:	e008      	b.n	800622c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	b2db      	uxtb	r3, r3
 8006222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006226:	b2da      	uxtb	r2, r3
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006230:	1c5a      	adds	r2, r3, #1
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800623a:	b29b      	uxth	r3, r3
 800623c:	3b01      	subs	r3, #1
 800623e:	b29b      	uxth	r3, r3
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	4619      	mov	r1, r3
 8006244:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006246:	2b00      	cmp	r3, #0
 8006248:	d148      	bne.n	80062dc <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0220 	bic.w	r2, r2, #32
 8006258:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	695a      	ldr	r2, [r3, #20]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0201 	bic.w	r2, r2, #1
 8006278:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2220      	movs	r2, #32
 800627e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006286:	2b01      	cmp	r3, #1
 8006288:	d123      	bne.n	80062d2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0210 	bic.w	r2, r2, #16
 800629e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0310 	and.w	r3, r3, #16
 80062aa:	2b10      	cmp	r3, #16
 80062ac:	d10a      	bne.n	80062c4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062ae:	2300      	movs	r3, #0
 80062b0:	60fb      	str	r3, [r7, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	60fb      	str	r3, [r7, #12]
 80062c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062c8:	4619      	mov	r1, r3
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7fc fad0 	bl	8002870 <HAL_UARTEx_RxEventCallback>
 80062d0:	e002      	b.n	80062d8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fb f9dc 	bl	8001690 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062d8:	2300      	movs	r3, #0
 80062da:	e002      	b.n	80062e2 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80062dc:	2300      	movs	r3, #0
 80062de:	e000      	b.n	80062e2 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80062e0:	2302      	movs	r3, #2
  }
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3718      	adds	r7, #24
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	430a      	orrs	r2, r1
 8006308:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	689a      	ldr	r2, [r3, #8]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	4313      	orrs	r3, r2
 800631a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006326:	f023 030c 	bic.w	r3, r3, #12
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	6812      	ldr	r2, [r2, #0]
 800632e:	68b9      	ldr	r1, [r7, #8]
 8006330:	430b      	orrs	r3, r1
 8006332:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	699a      	ldr	r2, [r3, #24]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	430a      	orrs	r2, r1
 8006348:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a2c      	ldr	r2, [pc, #176]	; (8006400 <UART_SetConfig+0x114>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d103      	bne.n	800635c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006354:	f7fe f89a 	bl	800448c <HAL_RCC_GetPCLK2Freq>
 8006358:	60f8      	str	r0, [r7, #12]
 800635a:	e002      	b.n	8006362 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800635c:	f7fe f882 	bl	8004464 <HAL_RCC_GetPCLK1Freq>
 8006360:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009a      	lsls	r2, r3, #2
 800636c:	441a      	add	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	fbb2 f3f3 	udiv	r3, r2, r3
 8006378:	4a22      	ldr	r2, [pc, #136]	; (8006404 <UART_SetConfig+0x118>)
 800637a:	fba2 2303 	umull	r2, r3, r2, r3
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	0119      	lsls	r1, r3, #4
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4613      	mov	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4413      	add	r3, r2
 800638a:	009a      	lsls	r2, r3, #2
 800638c:	441a      	add	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	fbb2 f2f3 	udiv	r2, r2, r3
 8006398:	4b1a      	ldr	r3, [pc, #104]	; (8006404 <UART_SetConfig+0x118>)
 800639a:	fba3 0302 	umull	r0, r3, r3, r2
 800639e:	095b      	lsrs	r3, r3, #5
 80063a0:	2064      	movs	r0, #100	; 0x64
 80063a2:	fb00 f303 	mul.w	r3, r0, r3
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	011b      	lsls	r3, r3, #4
 80063aa:	3332      	adds	r3, #50	; 0x32
 80063ac:	4a15      	ldr	r2, [pc, #84]	; (8006404 <UART_SetConfig+0x118>)
 80063ae:	fba2 2303 	umull	r2, r3, r2, r3
 80063b2:	095b      	lsrs	r3, r3, #5
 80063b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063b8:	4419      	add	r1, r3
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	009a      	lsls	r2, r3, #2
 80063c4:	441a      	add	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80063d0:	4b0c      	ldr	r3, [pc, #48]	; (8006404 <UART_SetConfig+0x118>)
 80063d2:	fba3 0302 	umull	r0, r3, r3, r2
 80063d6:	095b      	lsrs	r3, r3, #5
 80063d8:	2064      	movs	r0, #100	; 0x64
 80063da:	fb00 f303 	mul.w	r3, r0, r3
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	011b      	lsls	r3, r3, #4
 80063e2:	3332      	adds	r3, #50	; 0x32
 80063e4:	4a07      	ldr	r2, [pc, #28]	; (8006404 <UART_SetConfig+0x118>)
 80063e6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ea:	095b      	lsrs	r3, r3, #5
 80063ec:	f003 020f 	and.w	r2, r3, #15
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	440a      	add	r2, r1
 80063f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063f8:	bf00      	nop
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	40013800 	.word	0x40013800
 8006404:	51eb851f 	.word	0x51eb851f

08006408 <__errno>:
 8006408:	4b01      	ldr	r3, [pc, #4]	; (8006410 <__errno+0x8>)
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	20000024 	.word	0x20000024

08006414 <__libc_init_array>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	2600      	movs	r6, #0
 8006418:	4d0c      	ldr	r5, [pc, #48]	; (800644c <__libc_init_array+0x38>)
 800641a:	4c0d      	ldr	r4, [pc, #52]	; (8006450 <__libc_init_array+0x3c>)
 800641c:	1b64      	subs	r4, r4, r5
 800641e:	10a4      	asrs	r4, r4, #2
 8006420:	42a6      	cmp	r6, r4
 8006422:	d109      	bne.n	8006438 <__libc_init_array+0x24>
 8006424:	f004 fd02 	bl	800ae2c <_init>
 8006428:	2600      	movs	r6, #0
 800642a:	4d0a      	ldr	r5, [pc, #40]	; (8006454 <__libc_init_array+0x40>)
 800642c:	4c0a      	ldr	r4, [pc, #40]	; (8006458 <__libc_init_array+0x44>)
 800642e:	1b64      	subs	r4, r4, r5
 8006430:	10a4      	asrs	r4, r4, #2
 8006432:	42a6      	cmp	r6, r4
 8006434:	d105      	bne.n	8006442 <__libc_init_array+0x2e>
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	f855 3b04 	ldr.w	r3, [r5], #4
 800643c:	4798      	blx	r3
 800643e:	3601      	adds	r6, #1
 8006440:	e7ee      	b.n	8006420 <__libc_init_array+0xc>
 8006442:	f855 3b04 	ldr.w	r3, [r5], #4
 8006446:	4798      	blx	r3
 8006448:	3601      	adds	r6, #1
 800644a:	e7f2      	b.n	8006432 <__libc_init_array+0x1e>
 800644c:	0800b2d8 	.word	0x0800b2d8
 8006450:	0800b2d8 	.word	0x0800b2d8
 8006454:	0800b2d8 	.word	0x0800b2d8
 8006458:	0800b2e0 	.word	0x0800b2e0

0800645c <memset>:
 800645c:	4603      	mov	r3, r0
 800645e:	4402      	add	r2, r0
 8006460:	4293      	cmp	r3, r2
 8006462:	d100      	bne.n	8006466 <memset+0xa>
 8006464:	4770      	bx	lr
 8006466:	f803 1b01 	strb.w	r1, [r3], #1
 800646a:	e7f9      	b.n	8006460 <memset+0x4>

0800646c <_vsprintf_r>:
 800646c:	b500      	push	{lr}
 800646e:	b09b      	sub	sp, #108	; 0x6c
 8006470:	9100      	str	r1, [sp, #0]
 8006472:	9104      	str	r1, [sp, #16]
 8006474:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006478:	9105      	str	r1, [sp, #20]
 800647a:	9102      	str	r1, [sp, #8]
 800647c:	4905      	ldr	r1, [pc, #20]	; (8006494 <_vsprintf_r+0x28>)
 800647e:	9103      	str	r1, [sp, #12]
 8006480:	4669      	mov	r1, sp
 8006482:	f001 ffc9 	bl	8008418 <_svfprintf_r>
 8006486:	2200      	movs	r2, #0
 8006488:	9b00      	ldr	r3, [sp, #0]
 800648a:	701a      	strb	r2, [r3, #0]
 800648c:	b01b      	add	sp, #108	; 0x6c
 800648e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006492:	bf00      	nop
 8006494:	ffff0208 	.word	0xffff0208

08006498 <vsprintf>:
 8006498:	4613      	mov	r3, r2
 800649a:	460a      	mov	r2, r1
 800649c:	4601      	mov	r1, r0
 800649e:	4802      	ldr	r0, [pc, #8]	; (80064a8 <vsprintf+0x10>)
 80064a0:	6800      	ldr	r0, [r0, #0]
 80064a2:	f7ff bfe3 	b.w	800646c <_vsprintf_r>
 80064a6:	bf00      	nop
 80064a8:	20000024 	.word	0x20000024

080064ac <__swsetup_r>:
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	4b2a      	ldr	r3, [pc, #168]	; (8006558 <__swsetup_r+0xac>)
 80064b0:	4605      	mov	r5, r0
 80064b2:	6818      	ldr	r0, [r3, #0]
 80064b4:	460c      	mov	r4, r1
 80064b6:	b118      	cbz	r0, 80064c0 <__swsetup_r+0x14>
 80064b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80064ba:	b90b      	cbnz	r3, 80064c0 <__swsetup_r+0x14>
 80064bc:	f000 ff96 	bl	80073ec <__sinit>
 80064c0:	89a3      	ldrh	r3, [r4, #12]
 80064c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80064c6:	0718      	lsls	r0, r3, #28
 80064c8:	d422      	bmi.n	8006510 <__swsetup_r+0x64>
 80064ca:	06d9      	lsls	r1, r3, #27
 80064cc:	d407      	bmi.n	80064de <__swsetup_r+0x32>
 80064ce:	2309      	movs	r3, #9
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80064d6:	f04f 30ff 	mov.w	r0, #4294967295
 80064da:	81a3      	strh	r3, [r4, #12]
 80064dc:	e034      	b.n	8006548 <__swsetup_r+0x9c>
 80064de:	0758      	lsls	r0, r3, #29
 80064e0:	d512      	bpl.n	8006508 <__swsetup_r+0x5c>
 80064e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80064e4:	b141      	cbz	r1, 80064f8 <__swsetup_r+0x4c>
 80064e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80064ea:	4299      	cmp	r1, r3
 80064ec:	d002      	beq.n	80064f4 <__swsetup_r+0x48>
 80064ee:	4628      	mov	r0, r5
 80064f0:	f001 f80c 	bl	800750c <_free_r>
 80064f4:	2300      	movs	r3, #0
 80064f6:	6323      	str	r3, [r4, #48]	; 0x30
 80064f8:	89a3      	ldrh	r3, [r4, #12]
 80064fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80064fe:	81a3      	strh	r3, [r4, #12]
 8006500:	2300      	movs	r3, #0
 8006502:	6063      	str	r3, [r4, #4]
 8006504:	6923      	ldr	r3, [r4, #16]
 8006506:	6023      	str	r3, [r4, #0]
 8006508:	89a3      	ldrh	r3, [r4, #12]
 800650a:	f043 0308 	orr.w	r3, r3, #8
 800650e:	81a3      	strh	r3, [r4, #12]
 8006510:	6923      	ldr	r3, [r4, #16]
 8006512:	b94b      	cbnz	r3, 8006528 <__swsetup_r+0x7c>
 8006514:	89a3      	ldrh	r3, [r4, #12]
 8006516:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800651a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800651e:	d003      	beq.n	8006528 <__swsetup_r+0x7c>
 8006520:	4621      	mov	r1, r4
 8006522:	4628      	mov	r0, r5
 8006524:	f001 f906 	bl	8007734 <__smakebuf_r>
 8006528:	89a0      	ldrh	r0, [r4, #12]
 800652a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800652e:	f010 0301 	ands.w	r3, r0, #1
 8006532:	d00a      	beq.n	800654a <__swsetup_r+0x9e>
 8006534:	2300      	movs	r3, #0
 8006536:	60a3      	str	r3, [r4, #8]
 8006538:	6963      	ldr	r3, [r4, #20]
 800653a:	425b      	negs	r3, r3
 800653c:	61a3      	str	r3, [r4, #24]
 800653e:	6923      	ldr	r3, [r4, #16]
 8006540:	b943      	cbnz	r3, 8006554 <__swsetup_r+0xa8>
 8006542:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006546:	d1c4      	bne.n	80064d2 <__swsetup_r+0x26>
 8006548:	bd38      	pop	{r3, r4, r5, pc}
 800654a:	0781      	lsls	r1, r0, #30
 800654c:	bf58      	it	pl
 800654e:	6963      	ldrpl	r3, [r4, #20]
 8006550:	60a3      	str	r3, [r4, #8]
 8006552:	e7f4      	b.n	800653e <__swsetup_r+0x92>
 8006554:	2000      	movs	r0, #0
 8006556:	e7f7      	b.n	8006548 <__swsetup_r+0x9c>
 8006558:	20000024 	.word	0x20000024

0800655c <register_fini>:
 800655c:	4b02      	ldr	r3, [pc, #8]	; (8006568 <register_fini+0xc>)
 800655e:	b113      	cbz	r3, 8006566 <register_fini+0xa>
 8006560:	4802      	ldr	r0, [pc, #8]	; (800656c <register_fini+0x10>)
 8006562:	f000 b805 	b.w	8006570 <atexit>
 8006566:	4770      	bx	lr
 8006568:	00000000 	.word	0x00000000
 800656c:	0800743d 	.word	0x0800743d

08006570 <atexit>:
 8006570:	2300      	movs	r3, #0
 8006572:	4601      	mov	r1, r0
 8006574:	461a      	mov	r2, r3
 8006576:	4618      	mov	r0, r3
 8006578:	f003 be42 	b.w	800a200 <__register_exitproc>

0800657c <quorem>:
 800657c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006580:	6903      	ldr	r3, [r0, #16]
 8006582:	690c      	ldr	r4, [r1, #16]
 8006584:	4607      	mov	r7, r0
 8006586:	42a3      	cmp	r3, r4
 8006588:	f2c0 8082 	blt.w	8006690 <quorem+0x114>
 800658c:	3c01      	subs	r4, #1
 800658e:	f100 0514 	add.w	r5, r0, #20
 8006592:	f101 0814 	add.w	r8, r1, #20
 8006596:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800659a:	9301      	str	r3, [sp, #4]
 800659c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80065a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065a4:	3301      	adds	r3, #1
 80065a6:	429a      	cmp	r2, r3
 80065a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80065ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80065b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80065b4:	d331      	bcc.n	800661a <quorem+0x9e>
 80065b6:	f04f 0e00 	mov.w	lr, #0
 80065ba:	4640      	mov	r0, r8
 80065bc:	46ac      	mov	ip, r5
 80065be:	46f2      	mov	sl, lr
 80065c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80065c4:	b293      	uxth	r3, r2
 80065c6:	fb06 e303 	mla	r3, r6, r3, lr
 80065ca:	0c12      	lsrs	r2, r2, #16
 80065cc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	fb06 e202 	mla	r2, r6, r2, lr
 80065d6:	ebaa 0303 	sub.w	r3, sl, r3
 80065da:	f8dc a000 	ldr.w	sl, [ip]
 80065de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80065e2:	fa1f fa8a 	uxth.w	sl, sl
 80065e6:	4453      	add	r3, sl
 80065e8:	f8dc a000 	ldr.w	sl, [ip]
 80065ec:	b292      	uxth	r2, r2
 80065ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80065f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065fc:	4581      	cmp	r9, r0
 80065fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006602:	f84c 3b04 	str.w	r3, [ip], #4
 8006606:	d2db      	bcs.n	80065c0 <quorem+0x44>
 8006608:	f855 300b 	ldr.w	r3, [r5, fp]
 800660c:	b92b      	cbnz	r3, 800661a <quorem+0x9e>
 800660e:	9b01      	ldr	r3, [sp, #4]
 8006610:	3b04      	subs	r3, #4
 8006612:	429d      	cmp	r5, r3
 8006614:	461a      	mov	r2, r3
 8006616:	d32f      	bcc.n	8006678 <quorem+0xfc>
 8006618:	613c      	str	r4, [r7, #16]
 800661a:	4638      	mov	r0, r7
 800661c:	f001 fd5e 	bl	80080dc <__mcmp>
 8006620:	2800      	cmp	r0, #0
 8006622:	db25      	blt.n	8006670 <quorem+0xf4>
 8006624:	4628      	mov	r0, r5
 8006626:	f04f 0c00 	mov.w	ip, #0
 800662a:	3601      	adds	r6, #1
 800662c:	f858 1b04 	ldr.w	r1, [r8], #4
 8006630:	f8d0 e000 	ldr.w	lr, [r0]
 8006634:	b28b      	uxth	r3, r1
 8006636:	ebac 0303 	sub.w	r3, ip, r3
 800663a:	fa1f f28e 	uxth.w	r2, lr
 800663e:	4413      	add	r3, r2
 8006640:	0c0a      	lsrs	r2, r1, #16
 8006642:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006646:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800664a:	b29b      	uxth	r3, r3
 800664c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006650:	45c1      	cmp	r9, r8
 8006652:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006656:	f840 3b04 	str.w	r3, [r0], #4
 800665a:	d2e7      	bcs.n	800662c <quorem+0xb0>
 800665c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006660:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006664:	b922      	cbnz	r2, 8006670 <quorem+0xf4>
 8006666:	3b04      	subs	r3, #4
 8006668:	429d      	cmp	r5, r3
 800666a:	461a      	mov	r2, r3
 800666c:	d30a      	bcc.n	8006684 <quorem+0x108>
 800666e:	613c      	str	r4, [r7, #16]
 8006670:	4630      	mov	r0, r6
 8006672:	b003      	add	sp, #12
 8006674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006678:	6812      	ldr	r2, [r2, #0]
 800667a:	3b04      	subs	r3, #4
 800667c:	2a00      	cmp	r2, #0
 800667e:	d1cb      	bne.n	8006618 <quorem+0x9c>
 8006680:	3c01      	subs	r4, #1
 8006682:	e7c6      	b.n	8006612 <quorem+0x96>
 8006684:	6812      	ldr	r2, [r2, #0]
 8006686:	3b04      	subs	r3, #4
 8006688:	2a00      	cmp	r2, #0
 800668a:	d1f0      	bne.n	800666e <quorem+0xf2>
 800668c:	3c01      	subs	r4, #1
 800668e:	e7eb      	b.n	8006668 <quorem+0xec>
 8006690:	2000      	movs	r0, #0
 8006692:	e7ee      	b.n	8006672 <quorem+0xf6>
 8006694:	0000      	movs	r0, r0
	...

08006698 <_dtoa_r>:
 8006698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800669e:	b097      	sub	sp, #92	; 0x5c
 80066a0:	4681      	mov	r9, r0
 80066a2:	4614      	mov	r4, r2
 80066a4:	461d      	mov	r5, r3
 80066a6:	4692      	mov	sl, r2
 80066a8:	469b      	mov	fp, r3
 80066aa:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80066ac:	b149      	cbz	r1, 80066c2 <_dtoa_r+0x2a>
 80066ae:	2301      	movs	r3, #1
 80066b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80066b2:	4093      	lsls	r3, r2
 80066b4:	608b      	str	r3, [r1, #8]
 80066b6:	604a      	str	r2, [r1, #4]
 80066b8:	f001 fb05 	bl	8007cc6 <_Bfree>
 80066bc:	2300      	movs	r3, #0
 80066be:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80066c2:	1e2b      	subs	r3, r5, #0
 80066c4:	bfad      	iteet	ge
 80066c6:	2300      	movge	r3, #0
 80066c8:	2201      	movlt	r2, #1
 80066ca:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80066ce:	6033      	strge	r3, [r6, #0]
 80066d0:	4b9f      	ldr	r3, [pc, #636]	; (8006950 <_dtoa_r+0x2b8>)
 80066d2:	bfb8      	it	lt
 80066d4:	6032      	strlt	r2, [r6, #0]
 80066d6:	ea33 030b 	bics.w	r3, r3, fp
 80066da:	d119      	bne.n	8006710 <_dtoa_r+0x78>
 80066dc:	f242 730f 	movw	r3, #9999	; 0x270f
 80066e0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066e2:	6013      	str	r3, [r2, #0]
 80066e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066e8:	4323      	orrs	r3, r4
 80066ea:	f000 8574 	beq.w	80071d6 <_dtoa_r+0xb3e>
 80066ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80066f0:	b90b      	cbnz	r3, 80066f6 <_dtoa_r+0x5e>
 80066f2:	4b98      	ldr	r3, [pc, #608]	; (8006954 <_dtoa_r+0x2bc>)
 80066f4:	e020      	b.n	8006738 <_dtoa_r+0xa0>
 80066f6:	4b97      	ldr	r3, [pc, #604]	; (8006954 <_dtoa_r+0x2bc>)
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	3303      	adds	r3, #3
 80066fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066fe:	6013      	str	r3, [r2, #0]
 8006700:	9804      	ldr	r0, [sp, #16]
 8006702:	b017      	add	sp, #92	; 0x5c
 8006704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006708:	4b93      	ldr	r3, [pc, #588]	; (8006958 <_dtoa_r+0x2c0>)
 800670a:	9304      	str	r3, [sp, #16]
 800670c:	3308      	adds	r3, #8
 800670e:	e7f5      	b.n	80066fc <_dtoa_r+0x64>
 8006710:	2200      	movs	r2, #0
 8006712:	2300      	movs	r3, #0
 8006714:	4650      	mov	r0, sl
 8006716:	4659      	mov	r1, fp
 8006718:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800671c:	f7fa f9b0 	bl	8000a80 <__aeabi_dcmpeq>
 8006720:	4607      	mov	r7, r0
 8006722:	b158      	cbz	r0, 800673c <_dtoa_r+0xa4>
 8006724:	2301      	movs	r3, #1
 8006726:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 854f 	beq.w	80071d0 <_dtoa_r+0xb38>
 8006732:	488a      	ldr	r0, [pc, #552]	; (800695c <_dtoa_r+0x2c4>)
 8006734:	6018      	str	r0, [r3, #0]
 8006736:	1e43      	subs	r3, r0, #1
 8006738:	9304      	str	r3, [sp, #16]
 800673a:	e7e1      	b.n	8006700 <_dtoa_r+0x68>
 800673c:	ab14      	add	r3, sp, #80	; 0x50
 800673e:	9301      	str	r3, [sp, #4]
 8006740:	ab15      	add	r3, sp, #84	; 0x54
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	4648      	mov	r0, r9
 8006746:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800674a:	f001 fd6f 	bl	800822c <__d2b>
 800674e:	f3cb 560a 	ubfx	r6, fp, #20, #11
 8006752:	9003      	str	r0, [sp, #12]
 8006754:	2e00      	cmp	r6, #0
 8006756:	d07c      	beq.n	8006852 <_dtoa_r+0x1ba>
 8006758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800675c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800675e:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006762:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006766:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800676a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800676e:	9713      	str	r7, [sp, #76]	; 0x4c
 8006770:	2200      	movs	r2, #0
 8006772:	4b7b      	ldr	r3, [pc, #492]	; (8006960 <_dtoa_r+0x2c8>)
 8006774:	f7f9 fd64 	bl	8000240 <__aeabi_dsub>
 8006778:	a36f      	add	r3, pc, #444	; (adr r3, 8006938 <_dtoa_r+0x2a0>)
 800677a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677e:	f7f9 ff17 	bl	80005b0 <__aeabi_dmul>
 8006782:	a36f      	add	r3, pc, #444	; (adr r3, 8006940 <_dtoa_r+0x2a8>)
 8006784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006788:	f7f9 fd5c 	bl	8000244 <__adddf3>
 800678c:	4604      	mov	r4, r0
 800678e:	4630      	mov	r0, r6
 8006790:	460d      	mov	r5, r1
 8006792:	f7f9 fea3 	bl	80004dc <__aeabi_i2d>
 8006796:	a36c      	add	r3, pc, #432	; (adr r3, 8006948 <_dtoa_r+0x2b0>)
 8006798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679c:	f7f9 ff08 	bl	80005b0 <__aeabi_dmul>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4620      	mov	r0, r4
 80067a6:	4629      	mov	r1, r5
 80067a8:	f7f9 fd4c 	bl	8000244 <__adddf3>
 80067ac:	4604      	mov	r4, r0
 80067ae:	460d      	mov	r5, r1
 80067b0:	f7fa f9ae 	bl	8000b10 <__aeabi_d2iz>
 80067b4:	2200      	movs	r2, #0
 80067b6:	4680      	mov	r8, r0
 80067b8:	2300      	movs	r3, #0
 80067ba:	4620      	mov	r0, r4
 80067bc:	4629      	mov	r1, r5
 80067be:	f7fa f969 	bl	8000a94 <__aeabi_dcmplt>
 80067c2:	b148      	cbz	r0, 80067d8 <_dtoa_r+0x140>
 80067c4:	4640      	mov	r0, r8
 80067c6:	f7f9 fe89 	bl	80004dc <__aeabi_i2d>
 80067ca:	4622      	mov	r2, r4
 80067cc:	462b      	mov	r3, r5
 80067ce:	f7fa f957 	bl	8000a80 <__aeabi_dcmpeq>
 80067d2:	b908      	cbnz	r0, 80067d8 <_dtoa_r+0x140>
 80067d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80067d8:	f1b8 0f16 	cmp.w	r8, #22
 80067dc:	d856      	bhi.n	800688c <_dtoa_r+0x1f4>
 80067de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067e2:	4b60      	ldr	r3, [pc, #384]	; (8006964 <_dtoa_r+0x2cc>)
 80067e4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ec:	f7fa f952 	bl	8000a94 <__aeabi_dcmplt>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d04d      	beq.n	8006890 <_dtoa_r+0x1f8>
 80067f4:	2300      	movs	r3, #0
 80067f6:	f108 38ff 	add.w	r8, r8, #4294967295
 80067fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80067fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067fe:	1b9e      	subs	r6, r3, r6
 8006800:	1e73      	subs	r3, r6, #1
 8006802:	9309      	str	r3, [sp, #36]	; 0x24
 8006804:	bf49      	itett	mi
 8006806:	f1c6 0301 	rsbmi	r3, r6, #1
 800680a:	2300      	movpl	r3, #0
 800680c:	9306      	strmi	r3, [sp, #24]
 800680e:	2300      	movmi	r3, #0
 8006810:	bf54      	ite	pl
 8006812:	9306      	strpl	r3, [sp, #24]
 8006814:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006816:	f1b8 0f00 	cmp.w	r8, #0
 800681a:	db3b      	blt.n	8006894 <_dtoa_r+0x1fc>
 800681c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681e:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006822:	4443      	add	r3, r8
 8006824:	9309      	str	r3, [sp, #36]	; 0x24
 8006826:	2300      	movs	r3, #0
 8006828:	930a      	str	r3, [sp, #40]	; 0x28
 800682a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800682c:	2b09      	cmp	r3, #9
 800682e:	d86b      	bhi.n	8006908 <_dtoa_r+0x270>
 8006830:	2b05      	cmp	r3, #5
 8006832:	bfc4      	itt	gt
 8006834:	3b04      	subgt	r3, #4
 8006836:	9320      	strgt	r3, [sp, #128]	; 0x80
 8006838:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800683a:	bfc8      	it	gt
 800683c:	2400      	movgt	r4, #0
 800683e:	f1a3 0302 	sub.w	r3, r3, #2
 8006842:	bfd8      	it	le
 8006844:	2401      	movle	r4, #1
 8006846:	2b03      	cmp	r3, #3
 8006848:	d869      	bhi.n	800691e <_dtoa_r+0x286>
 800684a:	e8df f003 	tbb	[pc, r3]
 800684e:	3a2d      	.short	0x3a2d
 8006850:	5b38      	.short	0x5b38
 8006852:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006856:	441e      	add	r6, r3
 8006858:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800685c:	2b20      	cmp	r3, #32
 800685e:	bfc3      	ittte	gt
 8006860:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006864:	f206 4012 	addwgt	r0, r6, #1042	; 0x412
 8006868:	fa0b f303 	lslgt.w	r3, fp, r3
 800686c:	f1c3 0320 	rsble	r3, r3, #32
 8006870:	bfc6      	itte	gt
 8006872:	fa24 f000 	lsrgt.w	r0, r4, r0
 8006876:	4318      	orrgt	r0, r3
 8006878:	fa04 f003 	lslle.w	r0, r4, r3
 800687c:	f7f9 fe1e 	bl	80004bc <__aeabi_ui2d>
 8006880:	2301      	movs	r3, #1
 8006882:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006886:	3e01      	subs	r6, #1
 8006888:	9313      	str	r3, [sp, #76]	; 0x4c
 800688a:	e771      	b.n	8006770 <_dtoa_r+0xd8>
 800688c:	2301      	movs	r3, #1
 800688e:	e7b4      	b.n	80067fa <_dtoa_r+0x162>
 8006890:	900f      	str	r0, [sp, #60]	; 0x3c
 8006892:	e7b3      	b.n	80067fc <_dtoa_r+0x164>
 8006894:	9b06      	ldr	r3, [sp, #24]
 8006896:	eba3 0308 	sub.w	r3, r3, r8
 800689a:	9306      	str	r3, [sp, #24]
 800689c:	f1c8 0300 	rsb	r3, r8, #0
 80068a0:	930a      	str	r3, [sp, #40]	; 0x28
 80068a2:	2300      	movs	r3, #0
 80068a4:	930e      	str	r3, [sp, #56]	; 0x38
 80068a6:	e7c0      	b.n	800682a <_dtoa_r+0x192>
 80068a8:	2300      	movs	r3, #0
 80068aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80068ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dc38      	bgt.n	8006924 <_dtoa_r+0x28c>
 80068b2:	2301      	movs	r3, #1
 80068b4:	461a      	mov	r2, r3
 80068b6:	9308      	str	r3, [sp, #32]
 80068b8:	9305      	str	r3, [sp, #20]
 80068ba:	9221      	str	r2, [sp, #132]	; 0x84
 80068bc:	e00b      	b.n	80068d6 <_dtoa_r+0x23e>
 80068be:	2301      	movs	r3, #1
 80068c0:	e7f3      	b.n	80068aa <_dtoa_r+0x212>
 80068c2:	2300      	movs	r3, #0
 80068c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80068c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068c8:	4443      	add	r3, r8
 80068ca:	9308      	str	r3, [sp, #32]
 80068cc:	3301      	adds	r3, #1
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	9305      	str	r3, [sp, #20]
 80068d2:	bfb8      	it	lt
 80068d4:	2301      	movlt	r3, #1
 80068d6:	2200      	movs	r2, #0
 80068d8:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 80068dc:	2204      	movs	r2, #4
 80068de:	f102 0014 	add.w	r0, r2, #20
 80068e2:	4298      	cmp	r0, r3
 80068e4:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 80068e8:	d920      	bls.n	800692c <_dtoa_r+0x294>
 80068ea:	4648      	mov	r0, r9
 80068ec:	f001 f9c6 	bl	8007c7c <_Balloc>
 80068f0:	9004      	str	r0, [sp, #16]
 80068f2:	2800      	cmp	r0, #0
 80068f4:	d13c      	bne.n	8006970 <_dtoa_r+0x2d8>
 80068f6:	4602      	mov	r2, r0
 80068f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80068fc:	4b1a      	ldr	r3, [pc, #104]	; (8006968 <_dtoa_r+0x2d0>)
 80068fe:	481b      	ldr	r0, [pc, #108]	; (800696c <_dtoa_r+0x2d4>)
 8006900:	f003 fcc0 	bl	800a284 <__assert_func>
 8006904:	2301      	movs	r3, #1
 8006906:	e7dd      	b.n	80068c4 <_dtoa_r+0x22c>
 8006908:	2401      	movs	r4, #1
 800690a:	2300      	movs	r3, #0
 800690c:	940b      	str	r4, [sp, #44]	; 0x2c
 800690e:	9320      	str	r3, [sp, #128]	; 0x80
 8006910:	f04f 33ff 	mov.w	r3, #4294967295
 8006914:	2200      	movs	r2, #0
 8006916:	9308      	str	r3, [sp, #32]
 8006918:	9305      	str	r3, [sp, #20]
 800691a:	2312      	movs	r3, #18
 800691c:	e7cd      	b.n	80068ba <_dtoa_r+0x222>
 800691e:	2301      	movs	r3, #1
 8006920:	930b      	str	r3, [sp, #44]	; 0x2c
 8006922:	e7f5      	b.n	8006910 <_dtoa_r+0x278>
 8006924:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	9305      	str	r3, [sp, #20]
 800692a:	e7d4      	b.n	80068d6 <_dtoa_r+0x23e>
 800692c:	3101      	adds	r1, #1
 800692e:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006932:	0052      	lsls	r2, r2, #1
 8006934:	e7d3      	b.n	80068de <_dtoa_r+0x246>
 8006936:	bf00      	nop
 8006938:	636f4361 	.word	0x636f4361
 800693c:	3fd287a7 	.word	0x3fd287a7
 8006940:	8b60c8b3 	.word	0x8b60c8b3
 8006944:	3fc68a28 	.word	0x3fc68a28
 8006948:	509f79fb 	.word	0x509f79fb
 800694c:	3fd34413 	.word	0x3fd34413
 8006950:	7ff00000 	.word	0x7ff00000
 8006954:	0800af3c 	.word	0x0800af3c
 8006958:	0800af40 	.word	0x0800af40
 800695c:	0800af4a 	.word	0x0800af4a
 8006960:	3ff80000 	.word	0x3ff80000
 8006964:	0800b040 	.word	0x0800b040
 8006968:	0800af4b 	.word	0x0800af4b
 800696c:	0800af5c 	.word	0x0800af5c
 8006970:	9b04      	ldr	r3, [sp, #16]
 8006972:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006976:	9b05      	ldr	r3, [sp, #20]
 8006978:	2b0e      	cmp	r3, #14
 800697a:	f200 80a1 	bhi.w	8006ac0 <_dtoa_r+0x428>
 800697e:	2c00      	cmp	r4, #0
 8006980:	f000 809e 	beq.w	8006ac0 <_dtoa_r+0x428>
 8006984:	f1b8 0f00 	cmp.w	r8, #0
 8006988:	dd34      	ble.n	80069f4 <_dtoa_r+0x35c>
 800698a:	4a96      	ldr	r2, [pc, #600]	; (8006be4 <_dtoa_r+0x54c>)
 800698c:	f008 030f 	and.w	r3, r8, #15
 8006990:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006994:	f418 7f80 	tst.w	r8, #256	; 0x100
 8006998:	e9d3 3400 	ldrd	r3, r4, [r3]
 800699c:	ea4f 1528 	mov.w	r5, r8, asr #4
 80069a0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80069a4:	d016      	beq.n	80069d4 <_dtoa_r+0x33c>
 80069a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069aa:	4b8f      	ldr	r3, [pc, #572]	; (8006be8 <_dtoa_r+0x550>)
 80069ac:	2603      	movs	r6, #3
 80069ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069b2:	f7f9 ff27 	bl	8000804 <__aeabi_ddiv>
 80069b6:	4682      	mov	sl, r0
 80069b8:	468b      	mov	fp, r1
 80069ba:	f005 050f 	and.w	r5, r5, #15
 80069be:	4c8a      	ldr	r4, [pc, #552]	; (8006be8 <_dtoa_r+0x550>)
 80069c0:	b955      	cbnz	r5, 80069d8 <_dtoa_r+0x340>
 80069c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069c6:	4650      	mov	r0, sl
 80069c8:	4659      	mov	r1, fp
 80069ca:	f7f9 ff1b 	bl	8000804 <__aeabi_ddiv>
 80069ce:	4682      	mov	sl, r0
 80069d0:	468b      	mov	fp, r1
 80069d2:	e028      	b.n	8006a26 <_dtoa_r+0x38e>
 80069d4:	2602      	movs	r6, #2
 80069d6:	e7f2      	b.n	80069be <_dtoa_r+0x326>
 80069d8:	07e9      	lsls	r1, r5, #31
 80069da:	d508      	bpl.n	80069ee <_dtoa_r+0x356>
 80069dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069e0:	e9d4 2300 	ldrd	r2, r3, [r4]
 80069e4:	f7f9 fde4 	bl	80005b0 <__aeabi_dmul>
 80069e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069ec:	3601      	adds	r6, #1
 80069ee:	106d      	asrs	r5, r5, #1
 80069f0:	3408      	adds	r4, #8
 80069f2:	e7e5      	b.n	80069c0 <_dtoa_r+0x328>
 80069f4:	f000 809e 	beq.w	8006b34 <_dtoa_r+0x49c>
 80069f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80069fc:	f1c8 0400 	rsb	r4, r8, #0
 8006a00:	4b78      	ldr	r3, [pc, #480]	; (8006be4 <_dtoa_r+0x54c>)
 8006a02:	f004 020f 	and.w	r2, r4, #15
 8006a06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0e:	f7f9 fdcf 	bl	80005b0 <__aeabi_dmul>
 8006a12:	2602      	movs	r6, #2
 8006a14:	4682      	mov	sl, r0
 8006a16:	468b      	mov	fp, r1
 8006a18:	2300      	movs	r3, #0
 8006a1a:	4d73      	ldr	r5, [pc, #460]	; (8006be8 <_dtoa_r+0x550>)
 8006a1c:	1124      	asrs	r4, r4, #4
 8006a1e:	2c00      	cmp	r4, #0
 8006a20:	d17d      	bne.n	8006b1e <_dtoa_r+0x486>
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1d3      	bne.n	80069ce <_dtoa_r+0x336>
 8006a26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8085 	beq.w	8006b38 <_dtoa_r+0x4a0>
 8006a2e:	2200      	movs	r2, #0
 8006a30:	4650      	mov	r0, sl
 8006a32:	4659      	mov	r1, fp
 8006a34:	4b6d      	ldr	r3, [pc, #436]	; (8006bec <_dtoa_r+0x554>)
 8006a36:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8006a3a:	f7fa f82b 	bl	8000a94 <__aeabi_dcmplt>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	d07a      	beq.n	8006b38 <_dtoa_r+0x4a0>
 8006a42:	9b05      	ldr	r3, [sp, #20]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d077      	beq.n	8006b38 <_dtoa_r+0x4a0>
 8006a48:	9b08      	ldr	r3, [sp, #32]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	dd36      	ble.n	8006abc <_dtoa_r+0x424>
 8006a4e:	4650      	mov	r0, sl
 8006a50:	4659      	mov	r1, fp
 8006a52:	2200      	movs	r2, #0
 8006a54:	4b66      	ldr	r3, [pc, #408]	; (8006bf0 <_dtoa_r+0x558>)
 8006a56:	f7f9 fdab 	bl	80005b0 <__aeabi_dmul>
 8006a5a:	4682      	mov	sl, r0
 8006a5c:	468b      	mov	fp, r1
 8006a5e:	9c08      	ldr	r4, [sp, #32]
 8006a60:	f108 35ff 	add.w	r5, r8, #4294967295
 8006a64:	3601      	adds	r6, #1
 8006a66:	4630      	mov	r0, r6
 8006a68:	f7f9 fd38 	bl	80004dc <__aeabi_i2d>
 8006a6c:	4652      	mov	r2, sl
 8006a6e:	465b      	mov	r3, fp
 8006a70:	f7f9 fd9e 	bl	80005b0 <__aeabi_dmul>
 8006a74:	2200      	movs	r2, #0
 8006a76:	4b5f      	ldr	r3, [pc, #380]	; (8006bf4 <_dtoa_r+0x55c>)
 8006a78:	f7f9 fbe4 	bl	8000244 <__adddf3>
 8006a7c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006a80:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a84:	9611      	str	r6, [sp, #68]	; 0x44
 8006a86:	2c00      	cmp	r4, #0
 8006a88:	d159      	bne.n	8006b3e <_dtoa_r+0x4a6>
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	4650      	mov	r0, sl
 8006a8e:	4659      	mov	r1, fp
 8006a90:	4b59      	ldr	r3, [pc, #356]	; (8006bf8 <_dtoa_r+0x560>)
 8006a92:	f7f9 fbd5 	bl	8000240 <__aeabi_dsub>
 8006a96:	4633      	mov	r3, r6
 8006a98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a9a:	4682      	mov	sl, r0
 8006a9c:	468b      	mov	fp, r1
 8006a9e:	f7fa f817 	bl	8000ad0 <__aeabi_dcmpgt>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f040 828b 	bne.w	8006fbe <_dtoa_r+0x926>
 8006aa8:	4650      	mov	r0, sl
 8006aaa:	4659      	mov	r1, fp
 8006aac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006aae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006ab2:	f7f9 ffef 	bl	8000a94 <__aeabi_dcmplt>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f040 827f 	bne.w	8006fba <_dtoa_r+0x922>
 8006abc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8006ac0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f2c0 814d 	blt.w	8006d62 <_dtoa_r+0x6ca>
 8006ac8:	f1b8 0f0e 	cmp.w	r8, #14
 8006acc:	f300 8149 	bgt.w	8006d62 <_dtoa_r+0x6ca>
 8006ad0:	4b44      	ldr	r3, [pc, #272]	; (8006be4 <_dtoa_r+0x54c>)
 8006ad2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006ad6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ada:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006ade:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f280 80d6 	bge.w	8006c92 <_dtoa_r+0x5fa>
 8006ae6:	9b05      	ldr	r3, [sp, #20]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f300 80d2 	bgt.w	8006c92 <_dtoa_r+0x5fa>
 8006aee:	f040 8263 	bne.w	8006fb8 <_dtoa_r+0x920>
 8006af2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006af6:	2200      	movs	r2, #0
 8006af8:	4b3f      	ldr	r3, [pc, #252]	; (8006bf8 <_dtoa_r+0x560>)
 8006afa:	f7f9 fd59 	bl	80005b0 <__aeabi_dmul>
 8006afe:	4652      	mov	r2, sl
 8006b00:	465b      	mov	r3, fp
 8006b02:	f7f9 ffdb 	bl	8000abc <__aeabi_dcmpge>
 8006b06:	9c05      	ldr	r4, [sp, #20]
 8006b08:	4625      	mov	r5, r4
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	f040 823c 	bne.w	8006f88 <_dtoa_r+0x8f0>
 8006b10:	2331      	movs	r3, #49	; 0x31
 8006b12:	9e04      	ldr	r6, [sp, #16]
 8006b14:	f108 0801 	add.w	r8, r8, #1
 8006b18:	f806 3b01 	strb.w	r3, [r6], #1
 8006b1c:	e238      	b.n	8006f90 <_dtoa_r+0x8f8>
 8006b1e:	07e2      	lsls	r2, r4, #31
 8006b20:	d505      	bpl.n	8006b2e <_dtoa_r+0x496>
 8006b22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b26:	f7f9 fd43 	bl	80005b0 <__aeabi_dmul>
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	3601      	adds	r6, #1
 8006b2e:	1064      	asrs	r4, r4, #1
 8006b30:	3508      	adds	r5, #8
 8006b32:	e774      	b.n	8006a1e <_dtoa_r+0x386>
 8006b34:	2602      	movs	r6, #2
 8006b36:	e776      	b.n	8006a26 <_dtoa_r+0x38e>
 8006b38:	4645      	mov	r5, r8
 8006b3a:	9c05      	ldr	r4, [sp, #20]
 8006b3c:	e793      	b.n	8006a66 <_dtoa_r+0x3ce>
 8006b3e:	9904      	ldr	r1, [sp, #16]
 8006b40:	4b28      	ldr	r3, [pc, #160]	; (8006be4 <_dtoa_r+0x54c>)
 8006b42:	4421      	add	r1, r4
 8006b44:	9112      	str	r1, [sp, #72]	; 0x48
 8006b46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b48:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b4c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006b50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b54:	2900      	cmp	r1, #0
 8006b56:	d053      	beq.n	8006c00 <_dtoa_r+0x568>
 8006b58:	2000      	movs	r0, #0
 8006b5a:	4928      	ldr	r1, [pc, #160]	; (8006bfc <_dtoa_r+0x564>)
 8006b5c:	f7f9 fe52 	bl	8000804 <__aeabi_ddiv>
 8006b60:	4632      	mov	r2, r6
 8006b62:	463b      	mov	r3, r7
 8006b64:	f7f9 fb6c 	bl	8000240 <__aeabi_dsub>
 8006b68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b6c:	9e04      	ldr	r6, [sp, #16]
 8006b6e:	4659      	mov	r1, fp
 8006b70:	4650      	mov	r0, sl
 8006b72:	f7f9 ffcd 	bl	8000b10 <__aeabi_d2iz>
 8006b76:	4604      	mov	r4, r0
 8006b78:	f7f9 fcb0 	bl	80004dc <__aeabi_i2d>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	460b      	mov	r3, r1
 8006b80:	4650      	mov	r0, sl
 8006b82:	4659      	mov	r1, fp
 8006b84:	f7f9 fb5c 	bl	8000240 <__aeabi_dsub>
 8006b88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b8c:	3430      	adds	r4, #48	; 0x30
 8006b8e:	f806 4b01 	strb.w	r4, [r6], #1
 8006b92:	4682      	mov	sl, r0
 8006b94:	468b      	mov	fp, r1
 8006b96:	f7f9 ff7d 	bl	8000a94 <__aeabi_dcmplt>
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d171      	bne.n	8006c82 <_dtoa_r+0x5ea>
 8006b9e:	4652      	mov	r2, sl
 8006ba0:	465b      	mov	r3, fp
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	4911      	ldr	r1, [pc, #68]	; (8006bec <_dtoa_r+0x554>)
 8006ba6:	f7f9 fb4b 	bl	8000240 <__aeabi_dsub>
 8006baa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006bae:	f7f9 ff71 	bl	8000a94 <__aeabi_dcmplt>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f040 80b7 	bne.w	8006d26 <_dtoa_r+0x68e>
 8006bb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bba:	429e      	cmp	r6, r3
 8006bbc:	f43f af7e 	beq.w	8006abc <_dtoa_r+0x424>
 8006bc0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	4b0a      	ldr	r3, [pc, #40]	; (8006bf0 <_dtoa_r+0x558>)
 8006bc8:	f7f9 fcf2 	bl	80005b0 <__aeabi_dmul>
 8006bcc:	2200      	movs	r2, #0
 8006bce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006bd2:	4b07      	ldr	r3, [pc, #28]	; (8006bf0 <_dtoa_r+0x558>)
 8006bd4:	4650      	mov	r0, sl
 8006bd6:	4659      	mov	r1, fp
 8006bd8:	f7f9 fcea 	bl	80005b0 <__aeabi_dmul>
 8006bdc:	4682      	mov	sl, r0
 8006bde:	468b      	mov	fp, r1
 8006be0:	e7c5      	b.n	8006b6e <_dtoa_r+0x4d6>
 8006be2:	bf00      	nop
 8006be4:	0800b040 	.word	0x0800b040
 8006be8:	0800b018 	.word	0x0800b018
 8006bec:	3ff00000 	.word	0x3ff00000
 8006bf0:	40240000 	.word	0x40240000
 8006bf4:	401c0000 	.word	0x401c0000
 8006bf8:	40140000 	.word	0x40140000
 8006bfc:	3fe00000 	.word	0x3fe00000
 8006c00:	4630      	mov	r0, r6
 8006c02:	4639      	mov	r1, r7
 8006c04:	f7f9 fcd4 	bl	80005b0 <__aeabi_dmul>
 8006c08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006c0c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8006c0e:	9e04      	ldr	r6, [sp, #16]
 8006c10:	4659      	mov	r1, fp
 8006c12:	4650      	mov	r0, sl
 8006c14:	f7f9 ff7c 	bl	8000b10 <__aeabi_d2iz>
 8006c18:	4604      	mov	r4, r0
 8006c1a:	f7f9 fc5f 	bl	80004dc <__aeabi_i2d>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4650      	mov	r0, sl
 8006c24:	4659      	mov	r1, fp
 8006c26:	f7f9 fb0b 	bl	8000240 <__aeabi_dsub>
 8006c2a:	3430      	adds	r4, #48	; 0x30
 8006c2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c2e:	f806 4b01 	strb.w	r4, [r6], #1
 8006c32:	429e      	cmp	r6, r3
 8006c34:	4682      	mov	sl, r0
 8006c36:	468b      	mov	fp, r1
 8006c38:	f04f 0200 	mov.w	r2, #0
 8006c3c:	d123      	bne.n	8006c86 <_dtoa_r+0x5ee>
 8006c3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c42:	4baf      	ldr	r3, [pc, #700]	; (8006f00 <_dtoa_r+0x868>)
 8006c44:	f7f9 fafe 	bl	8000244 <__adddf3>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4650      	mov	r0, sl
 8006c4e:	4659      	mov	r1, fp
 8006c50:	f7f9 ff3e 	bl	8000ad0 <__aeabi_dcmpgt>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d166      	bne.n	8006d26 <_dtoa_r+0x68e>
 8006c58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	49a8      	ldr	r1, [pc, #672]	; (8006f00 <_dtoa_r+0x868>)
 8006c60:	f7f9 faee 	bl	8000240 <__aeabi_dsub>
 8006c64:	4602      	mov	r2, r0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4650      	mov	r0, sl
 8006c6a:	4659      	mov	r1, fp
 8006c6c:	f7f9 ff12 	bl	8000a94 <__aeabi_dcmplt>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	f43f af23 	beq.w	8006abc <_dtoa_r+0x424>
 8006c76:	463e      	mov	r6, r7
 8006c78:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c7c:	3f01      	subs	r7, #1
 8006c7e:	2b30      	cmp	r3, #48	; 0x30
 8006c80:	d0f9      	beq.n	8006c76 <_dtoa_r+0x5de>
 8006c82:	46a8      	mov	r8, r5
 8006c84:	e03e      	b.n	8006d04 <_dtoa_r+0x66c>
 8006c86:	4b9f      	ldr	r3, [pc, #636]	; (8006f04 <_dtoa_r+0x86c>)
 8006c88:	f7f9 fc92 	bl	80005b0 <__aeabi_dmul>
 8006c8c:	4682      	mov	sl, r0
 8006c8e:	468b      	mov	fp, r1
 8006c90:	e7be      	b.n	8006c10 <_dtoa_r+0x578>
 8006c92:	4654      	mov	r4, sl
 8006c94:	f04f 0a00 	mov.w	sl, #0
 8006c98:	465d      	mov	r5, fp
 8006c9a:	9e04      	ldr	r6, [sp, #16]
 8006c9c:	f8df b264 	ldr.w	fp, [pc, #612]	; 8006f04 <_dtoa_r+0x86c>
 8006ca0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	4629      	mov	r1, r5
 8006ca8:	f7f9 fdac 	bl	8000804 <__aeabi_ddiv>
 8006cac:	f7f9 ff30 	bl	8000b10 <__aeabi_d2iz>
 8006cb0:	4607      	mov	r7, r0
 8006cb2:	f7f9 fc13 	bl	80004dc <__aeabi_i2d>
 8006cb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cba:	f7f9 fc79 	bl	80005b0 <__aeabi_dmul>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	f7f9 fabb 	bl	8000240 <__aeabi_dsub>
 8006cca:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8006cce:	f806 4b01 	strb.w	r4, [r6], #1
 8006cd2:	9c04      	ldr	r4, [sp, #16]
 8006cd4:	9d05      	ldr	r5, [sp, #20]
 8006cd6:	1b34      	subs	r4, r6, r4
 8006cd8:	42a5      	cmp	r5, r4
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	d133      	bne.n	8006d48 <_dtoa_r+0x6b0>
 8006ce0:	f7f9 fab0 	bl	8000244 <__adddf3>
 8006ce4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ce8:	4604      	mov	r4, r0
 8006cea:	460d      	mov	r5, r1
 8006cec:	f7f9 fef0 	bl	8000ad0 <__aeabi_dcmpgt>
 8006cf0:	b9c0      	cbnz	r0, 8006d24 <_dtoa_r+0x68c>
 8006cf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	4629      	mov	r1, r5
 8006cfa:	f7f9 fec1 	bl	8000a80 <__aeabi_dcmpeq>
 8006cfe:	b108      	cbz	r0, 8006d04 <_dtoa_r+0x66c>
 8006d00:	07fb      	lsls	r3, r7, #31
 8006d02:	d40f      	bmi.n	8006d24 <_dtoa_r+0x68c>
 8006d04:	4648      	mov	r0, r9
 8006d06:	9903      	ldr	r1, [sp, #12]
 8006d08:	f000 ffdd 	bl	8007cc6 <_Bfree>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	7033      	strb	r3, [r6, #0]
 8006d10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d12:	f108 0001 	add.w	r0, r8, #1
 8006d16:	6018      	str	r0, [r3, #0]
 8006d18:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f43f acf0 	beq.w	8006700 <_dtoa_r+0x68>
 8006d20:	601e      	str	r6, [r3, #0]
 8006d22:	e4ed      	b.n	8006700 <_dtoa_r+0x68>
 8006d24:	4645      	mov	r5, r8
 8006d26:	4633      	mov	r3, r6
 8006d28:	461e      	mov	r6, r3
 8006d2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d2e:	2a39      	cmp	r2, #57	; 0x39
 8006d30:	d106      	bne.n	8006d40 <_dtoa_r+0x6a8>
 8006d32:	9a04      	ldr	r2, [sp, #16]
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d1f7      	bne.n	8006d28 <_dtoa_r+0x690>
 8006d38:	2230      	movs	r2, #48	; 0x30
 8006d3a:	9904      	ldr	r1, [sp, #16]
 8006d3c:	3501      	adds	r5, #1
 8006d3e:	700a      	strb	r2, [r1, #0]
 8006d40:	781a      	ldrb	r2, [r3, #0]
 8006d42:	3201      	adds	r2, #1
 8006d44:	701a      	strb	r2, [r3, #0]
 8006d46:	e79c      	b.n	8006c82 <_dtoa_r+0x5ea>
 8006d48:	4652      	mov	r2, sl
 8006d4a:	465b      	mov	r3, fp
 8006d4c:	f7f9 fc30 	bl	80005b0 <__aeabi_dmul>
 8006d50:	2200      	movs	r2, #0
 8006d52:	2300      	movs	r3, #0
 8006d54:	4604      	mov	r4, r0
 8006d56:	460d      	mov	r5, r1
 8006d58:	f7f9 fe92 	bl	8000a80 <__aeabi_dcmpeq>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	d09f      	beq.n	8006ca0 <_dtoa_r+0x608>
 8006d60:	e7d0      	b.n	8006d04 <_dtoa_r+0x66c>
 8006d62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d64:	2a00      	cmp	r2, #0
 8006d66:	f000 80cf 	beq.w	8006f08 <_dtoa_r+0x870>
 8006d6a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d6c:	2a01      	cmp	r2, #1
 8006d6e:	f300 80ad 	bgt.w	8006ecc <_dtoa_r+0x834>
 8006d72:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d74:	2a00      	cmp	r2, #0
 8006d76:	f000 80a5 	beq.w	8006ec4 <_dtoa_r+0x82c>
 8006d7a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d80:	9e06      	ldr	r6, [sp, #24]
 8006d82:	9a06      	ldr	r2, [sp, #24]
 8006d84:	2101      	movs	r1, #1
 8006d86:	441a      	add	r2, r3
 8006d88:	9206      	str	r2, [sp, #24]
 8006d8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d8c:	4648      	mov	r0, r9
 8006d8e:	441a      	add	r2, r3
 8006d90:	9209      	str	r2, [sp, #36]	; 0x24
 8006d92:	f001 f835 	bl	8007e00 <__i2b>
 8006d96:	4605      	mov	r5, r0
 8006d98:	2e00      	cmp	r6, #0
 8006d9a:	dd0c      	ble.n	8006db6 <_dtoa_r+0x71e>
 8006d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	dd09      	ble.n	8006db6 <_dtoa_r+0x71e>
 8006da2:	42b3      	cmp	r3, r6
 8006da4:	bfa8      	it	ge
 8006da6:	4633      	movge	r3, r6
 8006da8:	9a06      	ldr	r2, [sp, #24]
 8006daa:	1af6      	subs	r6, r6, r3
 8006dac:	1ad2      	subs	r2, r2, r3
 8006dae:	9206      	str	r2, [sp, #24]
 8006db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	9309      	str	r3, [sp, #36]	; 0x24
 8006db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db8:	b1f3      	cbz	r3, 8006df8 <_dtoa_r+0x760>
 8006dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f000 80a7 	beq.w	8006f10 <_dtoa_r+0x878>
 8006dc2:	2c00      	cmp	r4, #0
 8006dc4:	dd10      	ble.n	8006de8 <_dtoa_r+0x750>
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	4622      	mov	r2, r4
 8006dca:	4648      	mov	r0, r9
 8006dcc:	f001 f8d6 	bl	8007f7c <__pow5mult>
 8006dd0:	9a03      	ldr	r2, [sp, #12]
 8006dd2:	4601      	mov	r1, r0
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	4648      	mov	r0, r9
 8006dd8:	f001 f828 	bl	8007e2c <__multiply>
 8006ddc:	4607      	mov	r7, r0
 8006dde:	9903      	ldr	r1, [sp, #12]
 8006de0:	4648      	mov	r0, r9
 8006de2:	f000 ff70 	bl	8007cc6 <_Bfree>
 8006de6:	9703      	str	r7, [sp, #12]
 8006de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dea:	1b1a      	subs	r2, r3, r4
 8006dec:	d004      	beq.n	8006df8 <_dtoa_r+0x760>
 8006dee:	4648      	mov	r0, r9
 8006df0:	9903      	ldr	r1, [sp, #12]
 8006df2:	f001 f8c3 	bl	8007f7c <__pow5mult>
 8006df6:	9003      	str	r0, [sp, #12]
 8006df8:	2101      	movs	r1, #1
 8006dfa:	4648      	mov	r0, r9
 8006dfc:	f001 f800 	bl	8007e00 <__i2b>
 8006e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e02:	4604      	mov	r4, r0
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f340 8085 	ble.w	8006f14 <_dtoa_r+0x87c>
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	4601      	mov	r1, r0
 8006e0e:	4648      	mov	r0, r9
 8006e10:	f001 f8b4 	bl	8007f7c <__pow5mult>
 8006e14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e16:	4604      	mov	r4, r0
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	dd7e      	ble.n	8006f1a <_dtoa_r+0x882>
 8006e1c:	2700      	movs	r7, #0
 8006e1e:	6923      	ldr	r3, [r4, #16]
 8006e20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006e24:	6918      	ldr	r0, [r3, #16]
 8006e26:	f000 ff9d 	bl	8007d64 <__hi0bits>
 8006e2a:	f1c0 0020 	rsb	r0, r0, #32
 8006e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e30:	4418      	add	r0, r3
 8006e32:	f010 001f 	ands.w	r0, r0, #31
 8006e36:	f000 808e 	beq.w	8006f56 <_dtoa_r+0x8be>
 8006e3a:	f1c0 0320 	rsb	r3, r0, #32
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	f340 8087 	ble.w	8006f52 <_dtoa_r+0x8ba>
 8006e44:	f1c0 001c 	rsb	r0, r0, #28
 8006e48:	9b06      	ldr	r3, [sp, #24]
 8006e4a:	4406      	add	r6, r0
 8006e4c:	4403      	add	r3, r0
 8006e4e:	9306      	str	r3, [sp, #24]
 8006e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e52:	4403      	add	r3, r0
 8006e54:	9309      	str	r3, [sp, #36]	; 0x24
 8006e56:	9b06      	ldr	r3, [sp, #24]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	dd05      	ble.n	8006e68 <_dtoa_r+0x7d0>
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	4648      	mov	r0, r9
 8006e60:	9903      	ldr	r1, [sp, #12]
 8006e62:	f001 f8cb 	bl	8007ffc <__lshift>
 8006e66:	9003      	str	r0, [sp, #12]
 8006e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	dd05      	ble.n	8006e7a <_dtoa_r+0x7e2>
 8006e6e:	4621      	mov	r1, r4
 8006e70:	461a      	mov	r2, r3
 8006e72:	4648      	mov	r0, r9
 8006e74:	f001 f8c2 	bl	8007ffc <__lshift>
 8006e78:	4604      	mov	r4, r0
 8006e7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d06c      	beq.n	8006f5a <_dtoa_r+0x8c2>
 8006e80:	4621      	mov	r1, r4
 8006e82:	9803      	ldr	r0, [sp, #12]
 8006e84:	f001 f92a 	bl	80080dc <__mcmp>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	da66      	bge.n	8006f5a <_dtoa_r+0x8c2>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	220a      	movs	r2, #10
 8006e90:	4648      	mov	r0, r9
 8006e92:	9903      	ldr	r1, [sp, #12]
 8006e94:	f000 ff20 	bl	8007cd8 <__multadd>
 8006e98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e9e:	9003      	str	r0, [sp, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 819f 	beq.w	80071e4 <_dtoa_r+0xb4c>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	220a      	movs	r2, #10
 8006eac:	4648      	mov	r0, r9
 8006eae:	f000 ff13 	bl	8007cd8 <__multadd>
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f300 808a 	bgt.w	8006fd0 <_dtoa_r+0x938>
 8006ebc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ebe:	2b02      	cmp	r3, #2
 8006ec0:	dc53      	bgt.n	8006f6a <_dtoa_r+0x8d2>
 8006ec2:	e085      	b.n	8006fd0 <_dtoa_r+0x938>
 8006ec4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ec6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006eca:	e758      	b.n	8006d7e <_dtoa_r+0x6e6>
 8006ecc:	9b05      	ldr	r3, [sp, #20]
 8006ece:	1e5c      	subs	r4, r3, #1
 8006ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed2:	42a3      	cmp	r3, r4
 8006ed4:	bfb7      	itett	lt
 8006ed6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006ed8:	1b1c      	subge	r4, r3, r4
 8006eda:	1ae2      	sublt	r2, r4, r3
 8006edc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006ede:	bfbe      	ittt	lt
 8006ee0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006ee2:	189b      	addlt	r3, r3, r2
 8006ee4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006ee6:	9b05      	ldr	r3, [sp, #20]
 8006ee8:	bfb8      	it	lt
 8006eea:	2400      	movlt	r4, #0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	bfb7      	itett	lt
 8006ef0:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 8006ef4:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 8006ef8:	1a9e      	sublt	r6, r3, r2
 8006efa:	2300      	movlt	r3, #0
 8006efc:	e741      	b.n	8006d82 <_dtoa_r+0x6ea>
 8006efe:	bf00      	nop
 8006f00:	3fe00000 	.word	0x3fe00000
 8006f04:	40240000 	.word	0x40240000
 8006f08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006f0a:	9e06      	ldr	r6, [sp, #24]
 8006f0c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006f0e:	e743      	b.n	8006d98 <_dtoa_r+0x700>
 8006f10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f12:	e76c      	b.n	8006dee <_dtoa_r+0x756>
 8006f14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	dc17      	bgt.n	8006f4a <_dtoa_r+0x8b2>
 8006f1a:	f1ba 0f00 	cmp.w	sl, #0
 8006f1e:	d114      	bne.n	8006f4a <_dtoa_r+0x8b2>
 8006f20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f24:	b99b      	cbnz	r3, 8006f4e <_dtoa_r+0x8b6>
 8006f26:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006f2a:	0d3f      	lsrs	r7, r7, #20
 8006f2c:	053f      	lsls	r7, r7, #20
 8006f2e:	b137      	cbz	r7, 8006f3e <_dtoa_r+0x8a6>
 8006f30:	2701      	movs	r7, #1
 8006f32:	9b06      	ldr	r3, [sp, #24]
 8006f34:	3301      	adds	r3, #1
 8006f36:	9306      	str	r3, [sp, #24]
 8006f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f47f af6c 	bne.w	8006e1e <_dtoa_r+0x786>
 8006f46:	2001      	movs	r0, #1
 8006f48:	e771      	b.n	8006e2e <_dtoa_r+0x796>
 8006f4a:	2700      	movs	r7, #0
 8006f4c:	e7f7      	b.n	8006f3e <_dtoa_r+0x8a6>
 8006f4e:	4657      	mov	r7, sl
 8006f50:	e7f5      	b.n	8006f3e <_dtoa_r+0x8a6>
 8006f52:	d080      	beq.n	8006e56 <_dtoa_r+0x7be>
 8006f54:	4618      	mov	r0, r3
 8006f56:	301c      	adds	r0, #28
 8006f58:	e776      	b.n	8006e48 <_dtoa_r+0x7b0>
 8006f5a:	9b05      	ldr	r3, [sp, #20]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	dc31      	bgt.n	8006fc4 <_dtoa_r+0x92c>
 8006f60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f62:	2b02      	cmp	r3, #2
 8006f64:	dd2e      	ble.n	8006fc4 <_dtoa_r+0x92c>
 8006f66:	9b05      	ldr	r3, [sp, #20]
 8006f68:	9308      	str	r3, [sp, #32]
 8006f6a:	9b08      	ldr	r3, [sp, #32]
 8006f6c:	b963      	cbnz	r3, 8006f88 <_dtoa_r+0x8f0>
 8006f6e:	4621      	mov	r1, r4
 8006f70:	2205      	movs	r2, #5
 8006f72:	4648      	mov	r0, r9
 8006f74:	f000 feb0 	bl	8007cd8 <__multadd>
 8006f78:	4601      	mov	r1, r0
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	9803      	ldr	r0, [sp, #12]
 8006f7e:	f001 f8ad 	bl	80080dc <__mcmp>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	f73f adc4 	bgt.w	8006b10 <_dtoa_r+0x478>
 8006f88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f8a:	9e04      	ldr	r6, [sp, #16]
 8006f8c:	ea6f 0803 	mvn.w	r8, r3
 8006f90:	2700      	movs	r7, #0
 8006f92:	4621      	mov	r1, r4
 8006f94:	4648      	mov	r0, r9
 8006f96:	f000 fe96 	bl	8007cc6 <_Bfree>
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	f43f aeb2 	beq.w	8006d04 <_dtoa_r+0x66c>
 8006fa0:	b12f      	cbz	r7, 8006fae <_dtoa_r+0x916>
 8006fa2:	42af      	cmp	r7, r5
 8006fa4:	d003      	beq.n	8006fae <_dtoa_r+0x916>
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	4648      	mov	r0, r9
 8006faa:	f000 fe8c 	bl	8007cc6 <_Bfree>
 8006fae:	4629      	mov	r1, r5
 8006fb0:	4648      	mov	r0, r9
 8006fb2:	f000 fe88 	bl	8007cc6 <_Bfree>
 8006fb6:	e6a5      	b.n	8006d04 <_dtoa_r+0x66c>
 8006fb8:	2400      	movs	r4, #0
 8006fba:	4625      	mov	r5, r4
 8006fbc:	e7e4      	b.n	8006f88 <_dtoa_r+0x8f0>
 8006fbe:	46a8      	mov	r8, r5
 8006fc0:	4625      	mov	r5, r4
 8006fc2:	e5a5      	b.n	8006b10 <_dtoa_r+0x478>
 8006fc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f000 80c4 	beq.w	8007154 <_dtoa_r+0xabc>
 8006fcc:	9b05      	ldr	r3, [sp, #20]
 8006fce:	9308      	str	r3, [sp, #32]
 8006fd0:	2e00      	cmp	r6, #0
 8006fd2:	dd05      	ble.n	8006fe0 <_dtoa_r+0x948>
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	4632      	mov	r2, r6
 8006fd8:	4648      	mov	r0, r9
 8006fda:	f001 f80f 	bl	8007ffc <__lshift>
 8006fde:	4605      	mov	r5, r0
 8006fe0:	2f00      	cmp	r7, #0
 8006fe2:	d058      	beq.n	8007096 <_dtoa_r+0x9fe>
 8006fe4:	4648      	mov	r0, r9
 8006fe6:	6869      	ldr	r1, [r5, #4]
 8006fe8:	f000 fe48 	bl	8007c7c <_Balloc>
 8006fec:	4606      	mov	r6, r0
 8006fee:	b920      	cbnz	r0, 8006ffa <_dtoa_r+0x962>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006ff6:	4b7f      	ldr	r3, [pc, #508]	; (80071f4 <_dtoa_r+0xb5c>)
 8006ff8:	e481      	b.n	80068fe <_dtoa_r+0x266>
 8006ffa:	692a      	ldr	r2, [r5, #16]
 8006ffc:	f105 010c 	add.w	r1, r5, #12
 8007000:	3202      	adds	r2, #2
 8007002:	0092      	lsls	r2, r2, #2
 8007004:	300c      	adds	r0, #12
 8007006:	f000 fe1f 	bl	8007c48 <memcpy>
 800700a:	2201      	movs	r2, #1
 800700c:	4631      	mov	r1, r6
 800700e:	4648      	mov	r0, r9
 8007010:	f000 fff4 	bl	8007ffc <__lshift>
 8007014:	462f      	mov	r7, r5
 8007016:	4605      	mov	r5, r0
 8007018:	9b04      	ldr	r3, [sp, #16]
 800701a:	9a04      	ldr	r2, [sp, #16]
 800701c:	3301      	adds	r3, #1
 800701e:	9305      	str	r3, [sp, #20]
 8007020:	9b08      	ldr	r3, [sp, #32]
 8007022:	4413      	add	r3, r2
 8007024:	930a      	str	r3, [sp, #40]	; 0x28
 8007026:	f00a 0301 	and.w	r3, sl, #1
 800702a:	9309      	str	r3, [sp, #36]	; 0x24
 800702c:	9b05      	ldr	r3, [sp, #20]
 800702e:	4621      	mov	r1, r4
 8007030:	9803      	ldr	r0, [sp, #12]
 8007032:	f103 3bff 	add.w	fp, r3, #4294967295
 8007036:	f7ff faa1 	bl	800657c <quorem>
 800703a:	4639      	mov	r1, r7
 800703c:	9006      	str	r0, [sp, #24]
 800703e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007042:	9803      	ldr	r0, [sp, #12]
 8007044:	f001 f84a 	bl	80080dc <__mcmp>
 8007048:	462a      	mov	r2, r5
 800704a:	9008      	str	r0, [sp, #32]
 800704c:	4621      	mov	r1, r4
 800704e:	4648      	mov	r0, r9
 8007050:	f001 f860 	bl	8008114 <__mdiff>
 8007054:	68c2      	ldr	r2, [r0, #12]
 8007056:	4606      	mov	r6, r0
 8007058:	b9fa      	cbnz	r2, 800709a <_dtoa_r+0xa02>
 800705a:	4601      	mov	r1, r0
 800705c:	9803      	ldr	r0, [sp, #12]
 800705e:	f001 f83d 	bl	80080dc <__mcmp>
 8007062:	4602      	mov	r2, r0
 8007064:	4631      	mov	r1, r6
 8007066:	4648      	mov	r0, r9
 8007068:	920b      	str	r2, [sp, #44]	; 0x2c
 800706a:	f000 fe2c 	bl	8007cc6 <_Bfree>
 800706e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007070:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007072:	9e05      	ldr	r6, [sp, #20]
 8007074:	ea43 0102 	orr.w	r1, r3, r2
 8007078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707a:	430b      	orrs	r3, r1
 800707c:	d10f      	bne.n	800709e <_dtoa_r+0xa06>
 800707e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007082:	d028      	beq.n	80070d6 <_dtoa_r+0xa3e>
 8007084:	9b08      	ldr	r3, [sp, #32]
 8007086:	2b00      	cmp	r3, #0
 8007088:	dd02      	ble.n	8007090 <_dtoa_r+0x9f8>
 800708a:	9b06      	ldr	r3, [sp, #24]
 800708c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007090:	f88b a000 	strb.w	sl, [fp]
 8007094:	e77d      	b.n	8006f92 <_dtoa_r+0x8fa>
 8007096:	4628      	mov	r0, r5
 8007098:	e7bc      	b.n	8007014 <_dtoa_r+0x97c>
 800709a:	2201      	movs	r2, #1
 800709c:	e7e2      	b.n	8007064 <_dtoa_r+0x9cc>
 800709e:	9b08      	ldr	r3, [sp, #32]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	db04      	blt.n	80070ae <_dtoa_r+0xa16>
 80070a4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80070a6:	430b      	orrs	r3, r1
 80070a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070aa:	430b      	orrs	r3, r1
 80070ac:	d120      	bne.n	80070f0 <_dtoa_r+0xa58>
 80070ae:	2a00      	cmp	r2, #0
 80070b0:	ddee      	ble.n	8007090 <_dtoa_r+0x9f8>
 80070b2:	2201      	movs	r2, #1
 80070b4:	9903      	ldr	r1, [sp, #12]
 80070b6:	4648      	mov	r0, r9
 80070b8:	f000 ffa0 	bl	8007ffc <__lshift>
 80070bc:	4621      	mov	r1, r4
 80070be:	9003      	str	r0, [sp, #12]
 80070c0:	f001 f80c 	bl	80080dc <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dc03      	bgt.n	80070d0 <_dtoa_r+0xa38>
 80070c8:	d1e2      	bne.n	8007090 <_dtoa_r+0x9f8>
 80070ca:	f01a 0f01 	tst.w	sl, #1
 80070ce:	d0df      	beq.n	8007090 <_dtoa_r+0x9f8>
 80070d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80070d4:	d1d9      	bne.n	800708a <_dtoa_r+0x9f2>
 80070d6:	2339      	movs	r3, #57	; 0x39
 80070d8:	f88b 3000 	strb.w	r3, [fp]
 80070dc:	4633      	mov	r3, r6
 80070de:	461e      	mov	r6, r3
 80070e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80070e4:	3b01      	subs	r3, #1
 80070e6:	2a39      	cmp	r2, #57	; 0x39
 80070e8:	d06a      	beq.n	80071c0 <_dtoa_r+0xb28>
 80070ea:	3201      	adds	r2, #1
 80070ec:	701a      	strb	r2, [r3, #0]
 80070ee:	e750      	b.n	8006f92 <_dtoa_r+0x8fa>
 80070f0:	2a00      	cmp	r2, #0
 80070f2:	dd07      	ble.n	8007104 <_dtoa_r+0xa6c>
 80070f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80070f8:	d0ed      	beq.n	80070d6 <_dtoa_r+0xa3e>
 80070fa:	f10a 0301 	add.w	r3, sl, #1
 80070fe:	f88b 3000 	strb.w	r3, [fp]
 8007102:	e746      	b.n	8006f92 <_dtoa_r+0x8fa>
 8007104:	9b05      	ldr	r3, [sp, #20]
 8007106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007108:	f803 ac01 	strb.w	sl, [r3, #-1]
 800710c:	4293      	cmp	r3, r2
 800710e:	d041      	beq.n	8007194 <_dtoa_r+0xafc>
 8007110:	2300      	movs	r3, #0
 8007112:	220a      	movs	r2, #10
 8007114:	9903      	ldr	r1, [sp, #12]
 8007116:	4648      	mov	r0, r9
 8007118:	f000 fdde 	bl	8007cd8 <__multadd>
 800711c:	42af      	cmp	r7, r5
 800711e:	9003      	str	r0, [sp, #12]
 8007120:	f04f 0300 	mov.w	r3, #0
 8007124:	f04f 020a 	mov.w	r2, #10
 8007128:	4639      	mov	r1, r7
 800712a:	4648      	mov	r0, r9
 800712c:	d107      	bne.n	800713e <_dtoa_r+0xaa6>
 800712e:	f000 fdd3 	bl	8007cd8 <__multadd>
 8007132:	4607      	mov	r7, r0
 8007134:	4605      	mov	r5, r0
 8007136:	9b05      	ldr	r3, [sp, #20]
 8007138:	3301      	adds	r3, #1
 800713a:	9305      	str	r3, [sp, #20]
 800713c:	e776      	b.n	800702c <_dtoa_r+0x994>
 800713e:	f000 fdcb 	bl	8007cd8 <__multadd>
 8007142:	4629      	mov	r1, r5
 8007144:	4607      	mov	r7, r0
 8007146:	2300      	movs	r3, #0
 8007148:	220a      	movs	r2, #10
 800714a:	4648      	mov	r0, r9
 800714c:	f000 fdc4 	bl	8007cd8 <__multadd>
 8007150:	4605      	mov	r5, r0
 8007152:	e7f0      	b.n	8007136 <_dtoa_r+0xa9e>
 8007154:	9b05      	ldr	r3, [sp, #20]
 8007156:	9308      	str	r3, [sp, #32]
 8007158:	9e04      	ldr	r6, [sp, #16]
 800715a:	4621      	mov	r1, r4
 800715c:	9803      	ldr	r0, [sp, #12]
 800715e:	f7ff fa0d 	bl	800657c <quorem>
 8007162:	9b04      	ldr	r3, [sp, #16]
 8007164:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007168:	f806 ab01 	strb.w	sl, [r6], #1
 800716c:	1af2      	subs	r2, r6, r3
 800716e:	9b08      	ldr	r3, [sp, #32]
 8007170:	4293      	cmp	r3, r2
 8007172:	dd07      	ble.n	8007184 <_dtoa_r+0xaec>
 8007174:	2300      	movs	r3, #0
 8007176:	220a      	movs	r2, #10
 8007178:	4648      	mov	r0, r9
 800717a:	9903      	ldr	r1, [sp, #12]
 800717c:	f000 fdac 	bl	8007cd8 <__multadd>
 8007180:	9003      	str	r0, [sp, #12]
 8007182:	e7ea      	b.n	800715a <_dtoa_r+0xac2>
 8007184:	9b08      	ldr	r3, [sp, #32]
 8007186:	2700      	movs	r7, #0
 8007188:	2b00      	cmp	r3, #0
 800718a:	bfcc      	ite	gt
 800718c:	461e      	movgt	r6, r3
 800718e:	2601      	movle	r6, #1
 8007190:	9b04      	ldr	r3, [sp, #16]
 8007192:	441e      	add	r6, r3
 8007194:	2201      	movs	r2, #1
 8007196:	9903      	ldr	r1, [sp, #12]
 8007198:	4648      	mov	r0, r9
 800719a:	f000 ff2f 	bl	8007ffc <__lshift>
 800719e:	4621      	mov	r1, r4
 80071a0:	9003      	str	r0, [sp, #12]
 80071a2:	f000 ff9b 	bl	80080dc <__mcmp>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	dc98      	bgt.n	80070dc <_dtoa_r+0xa44>
 80071aa:	d102      	bne.n	80071b2 <_dtoa_r+0xb1a>
 80071ac:	f01a 0f01 	tst.w	sl, #1
 80071b0:	d194      	bne.n	80070dc <_dtoa_r+0xa44>
 80071b2:	4633      	mov	r3, r6
 80071b4:	461e      	mov	r6, r3
 80071b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071ba:	2a30      	cmp	r2, #48	; 0x30
 80071bc:	d0fa      	beq.n	80071b4 <_dtoa_r+0xb1c>
 80071be:	e6e8      	b.n	8006f92 <_dtoa_r+0x8fa>
 80071c0:	9a04      	ldr	r2, [sp, #16]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d18b      	bne.n	80070de <_dtoa_r+0xa46>
 80071c6:	2331      	movs	r3, #49	; 0x31
 80071c8:	f108 0801 	add.w	r8, r8, #1
 80071cc:	7013      	strb	r3, [r2, #0]
 80071ce:	e6e0      	b.n	8006f92 <_dtoa_r+0x8fa>
 80071d0:	4b09      	ldr	r3, [pc, #36]	; (80071f8 <_dtoa_r+0xb60>)
 80071d2:	f7ff bab1 	b.w	8006738 <_dtoa_r+0xa0>
 80071d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f47f aa95 	bne.w	8006708 <_dtoa_r+0x70>
 80071de:	4b07      	ldr	r3, [pc, #28]	; (80071fc <_dtoa_r+0xb64>)
 80071e0:	f7ff baaa 	b.w	8006738 <_dtoa_r+0xa0>
 80071e4:	9b08      	ldr	r3, [sp, #32]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	dcb6      	bgt.n	8007158 <_dtoa_r+0xac0>
 80071ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	f73f aebc 	bgt.w	8006f6a <_dtoa_r+0x8d2>
 80071f2:	e7b1      	b.n	8007158 <_dtoa_r+0xac0>
 80071f4:	0800af4b 	.word	0x0800af4b
 80071f8:	0800af49 	.word	0x0800af49
 80071fc:	0800af40 	.word	0x0800af40

08007200 <__sflush_r>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	898b      	ldrh	r3, [r1, #12]
 8007204:	4605      	mov	r5, r0
 8007206:	0718      	lsls	r0, r3, #28
 8007208:	460c      	mov	r4, r1
 800720a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800720e:	d45e      	bmi.n	80072ce <__sflush_r+0xce>
 8007210:	684b      	ldr	r3, [r1, #4]
 8007212:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007216:	2b00      	cmp	r3, #0
 8007218:	818a      	strh	r2, [r1, #12]
 800721a:	dc04      	bgt.n	8007226 <__sflush_r+0x26>
 800721c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800721e:	2b00      	cmp	r3, #0
 8007220:	dc01      	bgt.n	8007226 <__sflush_r+0x26>
 8007222:	2000      	movs	r0, #0
 8007224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007226:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007228:	2e00      	cmp	r6, #0
 800722a:	d0fa      	beq.n	8007222 <__sflush_r+0x22>
 800722c:	2300      	movs	r3, #0
 800722e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007232:	682f      	ldr	r7, [r5, #0]
 8007234:	602b      	str	r3, [r5, #0]
 8007236:	d036      	beq.n	80072a6 <__sflush_r+0xa6>
 8007238:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800723a:	89a3      	ldrh	r3, [r4, #12]
 800723c:	075a      	lsls	r2, r3, #29
 800723e:	d505      	bpl.n	800724c <__sflush_r+0x4c>
 8007240:	6863      	ldr	r3, [r4, #4]
 8007242:	1ac0      	subs	r0, r0, r3
 8007244:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007246:	b10b      	cbz	r3, 800724c <__sflush_r+0x4c>
 8007248:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800724a:	1ac0      	subs	r0, r0, r3
 800724c:	2300      	movs	r3, #0
 800724e:	4602      	mov	r2, r0
 8007250:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007252:	4628      	mov	r0, r5
 8007254:	69e1      	ldr	r1, [r4, #28]
 8007256:	47b0      	blx	r6
 8007258:	1c43      	adds	r3, r0, #1
 800725a:	89a3      	ldrh	r3, [r4, #12]
 800725c:	d106      	bne.n	800726c <__sflush_r+0x6c>
 800725e:	6829      	ldr	r1, [r5, #0]
 8007260:	291d      	cmp	r1, #29
 8007262:	d830      	bhi.n	80072c6 <__sflush_r+0xc6>
 8007264:	4a2a      	ldr	r2, [pc, #168]	; (8007310 <__sflush_r+0x110>)
 8007266:	40ca      	lsrs	r2, r1
 8007268:	07d6      	lsls	r6, r2, #31
 800726a:	d52c      	bpl.n	80072c6 <__sflush_r+0xc6>
 800726c:	2200      	movs	r2, #0
 800726e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007272:	b21b      	sxth	r3, r3
 8007274:	6062      	str	r2, [r4, #4]
 8007276:	6922      	ldr	r2, [r4, #16]
 8007278:	04d9      	lsls	r1, r3, #19
 800727a:	81a3      	strh	r3, [r4, #12]
 800727c:	6022      	str	r2, [r4, #0]
 800727e:	d504      	bpl.n	800728a <__sflush_r+0x8a>
 8007280:	1c42      	adds	r2, r0, #1
 8007282:	d101      	bne.n	8007288 <__sflush_r+0x88>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b903      	cbnz	r3, 800728a <__sflush_r+0x8a>
 8007288:	6520      	str	r0, [r4, #80]	; 0x50
 800728a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800728c:	602f      	str	r7, [r5, #0]
 800728e:	2900      	cmp	r1, #0
 8007290:	d0c7      	beq.n	8007222 <__sflush_r+0x22>
 8007292:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007296:	4299      	cmp	r1, r3
 8007298:	d002      	beq.n	80072a0 <__sflush_r+0xa0>
 800729a:	4628      	mov	r0, r5
 800729c:	f000 f936 	bl	800750c <_free_r>
 80072a0:	2000      	movs	r0, #0
 80072a2:	6320      	str	r0, [r4, #48]	; 0x30
 80072a4:	e7be      	b.n	8007224 <__sflush_r+0x24>
 80072a6:	69e1      	ldr	r1, [r4, #28]
 80072a8:	2301      	movs	r3, #1
 80072aa:	4628      	mov	r0, r5
 80072ac:	47b0      	blx	r6
 80072ae:	1c41      	adds	r1, r0, #1
 80072b0:	d1c3      	bne.n	800723a <__sflush_r+0x3a>
 80072b2:	682b      	ldr	r3, [r5, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0c0      	beq.n	800723a <__sflush_r+0x3a>
 80072b8:	2b1d      	cmp	r3, #29
 80072ba:	d001      	beq.n	80072c0 <__sflush_r+0xc0>
 80072bc:	2b16      	cmp	r3, #22
 80072be:	d101      	bne.n	80072c4 <__sflush_r+0xc4>
 80072c0:	602f      	str	r7, [r5, #0]
 80072c2:	e7ae      	b.n	8007222 <__sflush_r+0x22>
 80072c4:	89a3      	ldrh	r3, [r4, #12]
 80072c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072ca:	81a3      	strh	r3, [r4, #12]
 80072cc:	e7aa      	b.n	8007224 <__sflush_r+0x24>
 80072ce:	690f      	ldr	r7, [r1, #16]
 80072d0:	2f00      	cmp	r7, #0
 80072d2:	d0a6      	beq.n	8007222 <__sflush_r+0x22>
 80072d4:	079b      	lsls	r3, r3, #30
 80072d6:	bf18      	it	ne
 80072d8:	2300      	movne	r3, #0
 80072da:	680e      	ldr	r6, [r1, #0]
 80072dc:	bf08      	it	eq
 80072de:	694b      	ldreq	r3, [r1, #20]
 80072e0:	1bf6      	subs	r6, r6, r7
 80072e2:	600f      	str	r7, [r1, #0]
 80072e4:	608b      	str	r3, [r1, #8]
 80072e6:	2e00      	cmp	r6, #0
 80072e8:	dd9b      	ble.n	8007222 <__sflush_r+0x22>
 80072ea:	4633      	mov	r3, r6
 80072ec:	463a      	mov	r2, r7
 80072ee:	4628      	mov	r0, r5
 80072f0:	69e1      	ldr	r1, [r4, #28]
 80072f2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80072f6:	47e0      	blx	ip
 80072f8:	2800      	cmp	r0, #0
 80072fa:	dc06      	bgt.n	800730a <__sflush_r+0x10a>
 80072fc:	89a3      	ldrh	r3, [r4, #12]
 80072fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	e78c      	b.n	8007224 <__sflush_r+0x24>
 800730a:	4407      	add	r7, r0
 800730c:	1a36      	subs	r6, r6, r0
 800730e:	e7ea      	b.n	80072e6 <__sflush_r+0xe6>
 8007310:	20400001 	.word	0x20400001

08007314 <_fflush_r>:
 8007314:	b538      	push	{r3, r4, r5, lr}
 8007316:	460c      	mov	r4, r1
 8007318:	4605      	mov	r5, r0
 800731a:	b118      	cbz	r0, 8007324 <_fflush_r+0x10>
 800731c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800731e:	b90b      	cbnz	r3, 8007324 <_fflush_r+0x10>
 8007320:	f000 f864 	bl	80073ec <__sinit>
 8007324:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8007328:	b1b8      	cbz	r0, 800735a <_fflush_r+0x46>
 800732a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800732c:	07db      	lsls	r3, r3, #31
 800732e:	d404      	bmi.n	800733a <_fflush_r+0x26>
 8007330:	0581      	lsls	r1, r0, #22
 8007332:	d402      	bmi.n	800733a <_fflush_r+0x26>
 8007334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007336:	f000 f9cf 	bl	80076d8 <__retarget_lock_acquire_recursive>
 800733a:	4628      	mov	r0, r5
 800733c:	4621      	mov	r1, r4
 800733e:	f7ff ff5f 	bl	8007200 <__sflush_r>
 8007342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007344:	4605      	mov	r5, r0
 8007346:	07da      	lsls	r2, r3, #31
 8007348:	d405      	bmi.n	8007356 <_fflush_r+0x42>
 800734a:	89a3      	ldrh	r3, [r4, #12]
 800734c:	059b      	lsls	r3, r3, #22
 800734e:	d402      	bmi.n	8007356 <_fflush_r+0x42>
 8007350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007352:	f000 f9c2 	bl	80076da <__retarget_lock_release_recursive>
 8007356:	4628      	mov	r0, r5
 8007358:	bd38      	pop	{r3, r4, r5, pc}
 800735a:	4605      	mov	r5, r0
 800735c:	e7fb      	b.n	8007356 <_fflush_r+0x42>
	...

08007360 <std>:
 8007360:	2300      	movs	r3, #0
 8007362:	b510      	push	{r4, lr}
 8007364:	4604      	mov	r4, r0
 8007366:	e9c0 3300 	strd	r3, r3, [r0]
 800736a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800736e:	6083      	str	r3, [r0, #8]
 8007370:	8181      	strh	r1, [r0, #12]
 8007372:	6643      	str	r3, [r0, #100]	; 0x64
 8007374:	81c2      	strh	r2, [r0, #14]
 8007376:	6183      	str	r3, [r0, #24]
 8007378:	4619      	mov	r1, r3
 800737a:	2208      	movs	r2, #8
 800737c:	305c      	adds	r0, #92	; 0x5c
 800737e:	f7ff f86d 	bl	800645c <memset>
 8007382:	4b07      	ldr	r3, [pc, #28]	; (80073a0 <std+0x40>)
 8007384:	61e4      	str	r4, [r4, #28]
 8007386:	6223      	str	r3, [r4, #32]
 8007388:	4b06      	ldr	r3, [pc, #24]	; (80073a4 <std+0x44>)
 800738a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800738e:	6263      	str	r3, [r4, #36]	; 0x24
 8007390:	4b05      	ldr	r3, [pc, #20]	; (80073a8 <std+0x48>)
 8007392:	62a3      	str	r3, [r4, #40]	; 0x28
 8007394:	4b05      	ldr	r3, [pc, #20]	; (80073ac <std+0x4c>)
 8007396:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800739c:	f000 b99a 	b.w	80076d4 <__retarget_lock_init_recursive>
 80073a0:	0800836d 	.word	0x0800836d
 80073a4:	0800838f 	.word	0x0800838f
 80073a8:	080083c7 	.word	0x080083c7
 80073ac:	080083eb 	.word	0x080083eb

080073b0 <_cleanup_r>:
 80073b0:	4901      	ldr	r1, [pc, #4]	; (80073b8 <_cleanup_r+0x8>)
 80073b2:	f000 b96b 	b.w	800768c <_fwalk_reent>
 80073b6:	bf00      	nop
 80073b8:	0800a34d 	.word	0x0800a34d

080073bc <__sfp_lock_acquire>:
 80073bc:	4801      	ldr	r0, [pc, #4]	; (80073c4 <__sfp_lock_acquire+0x8>)
 80073be:	f000 b98b 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 80073c2:	bf00      	nop
 80073c4:	20000e66 	.word	0x20000e66

080073c8 <__sfp_lock_release>:
 80073c8:	4801      	ldr	r0, [pc, #4]	; (80073d0 <__sfp_lock_release+0x8>)
 80073ca:	f000 b986 	b.w	80076da <__retarget_lock_release_recursive>
 80073ce:	bf00      	nop
 80073d0:	20000e66 	.word	0x20000e66

080073d4 <__sinit_lock_acquire>:
 80073d4:	4801      	ldr	r0, [pc, #4]	; (80073dc <__sinit_lock_acquire+0x8>)
 80073d6:	f000 b97f 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 80073da:	bf00      	nop
 80073dc:	20000e67 	.word	0x20000e67

080073e0 <__sinit_lock_release>:
 80073e0:	4801      	ldr	r0, [pc, #4]	; (80073e8 <__sinit_lock_release+0x8>)
 80073e2:	f000 b97a 	b.w	80076da <__retarget_lock_release_recursive>
 80073e6:	bf00      	nop
 80073e8:	20000e67 	.word	0x20000e67

080073ec <__sinit>:
 80073ec:	b510      	push	{r4, lr}
 80073ee:	4604      	mov	r4, r0
 80073f0:	f7ff fff0 	bl	80073d4 <__sinit_lock_acquire>
 80073f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80073f6:	b11a      	cbz	r2, 8007400 <__sinit+0x14>
 80073f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073fc:	f7ff bff0 	b.w	80073e0 <__sinit_lock_release>
 8007400:	4b0d      	ldr	r3, [pc, #52]	; (8007438 <__sinit+0x4c>)
 8007402:	2104      	movs	r1, #4
 8007404:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007406:	2303      	movs	r3, #3
 8007408:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800740c:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8007410:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8007414:	6860      	ldr	r0, [r4, #4]
 8007416:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800741a:	f7ff ffa1 	bl	8007360 <std>
 800741e:	2201      	movs	r2, #1
 8007420:	2109      	movs	r1, #9
 8007422:	68a0      	ldr	r0, [r4, #8]
 8007424:	f7ff ff9c 	bl	8007360 <std>
 8007428:	2202      	movs	r2, #2
 800742a:	2112      	movs	r1, #18
 800742c:	68e0      	ldr	r0, [r4, #12]
 800742e:	f7ff ff97 	bl	8007360 <std>
 8007432:	2301      	movs	r3, #1
 8007434:	63a3      	str	r3, [r4, #56]	; 0x38
 8007436:	e7df      	b.n	80073f8 <__sinit+0xc>
 8007438:	080073b1 	.word	0x080073b1

0800743c <__libc_fini_array>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d07      	ldr	r5, [pc, #28]	; (800745c <__libc_fini_array+0x20>)
 8007440:	4c07      	ldr	r4, [pc, #28]	; (8007460 <__libc_fini_array+0x24>)
 8007442:	1b64      	subs	r4, r4, r5
 8007444:	10a4      	asrs	r4, r4, #2
 8007446:	b91c      	cbnz	r4, 8007450 <__libc_fini_array+0x14>
 8007448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800744c:	f003 bcf4 	b.w	800ae38 <_fini>
 8007450:	3c01      	subs	r4, #1
 8007452:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8007456:	4798      	blx	r3
 8007458:	e7f5      	b.n	8007446 <__libc_fini_array+0xa>
 800745a:	bf00      	nop
 800745c:	0800b2e0 	.word	0x0800b2e0
 8007460:	0800b2e4 	.word	0x0800b2e4

08007464 <_malloc_trim_r>:
 8007464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007468:	4606      	mov	r6, r0
 800746a:	2008      	movs	r0, #8
 800746c:	460c      	mov	r4, r1
 800746e:	f002 f9a7 	bl	80097c0 <sysconf>
 8007472:	4680      	mov	r8, r0
 8007474:	4f22      	ldr	r7, [pc, #136]	; (8007500 <_malloc_trim_r+0x9c>)
 8007476:	4630      	mov	r0, r6
 8007478:	f000 fbf4 	bl	8007c64 <__malloc_lock>
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	685d      	ldr	r5, [r3, #4]
 8007480:	f025 0503 	bic.w	r5, r5, #3
 8007484:	1b2c      	subs	r4, r5, r4
 8007486:	3c11      	subs	r4, #17
 8007488:	4444      	add	r4, r8
 800748a:	fbb4 f4f8 	udiv	r4, r4, r8
 800748e:	3c01      	subs	r4, #1
 8007490:	fb08 f404 	mul.w	r4, r8, r4
 8007494:	45a0      	cmp	r8, r4
 8007496:	dd05      	ble.n	80074a4 <_malloc_trim_r+0x40>
 8007498:	4630      	mov	r0, r6
 800749a:	f000 fbe9 	bl	8007c70 <__malloc_unlock>
 800749e:	2000      	movs	r0, #0
 80074a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074a4:	2100      	movs	r1, #0
 80074a6:	4630      	mov	r0, r6
 80074a8:	f000 ff50 	bl	800834c <_sbrk_r>
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	442b      	add	r3, r5
 80074b0:	4298      	cmp	r0, r3
 80074b2:	d1f1      	bne.n	8007498 <_malloc_trim_r+0x34>
 80074b4:	4630      	mov	r0, r6
 80074b6:	4261      	negs	r1, r4
 80074b8:	f000 ff48 	bl	800834c <_sbrk_r>
 80074bc:	3001      	adds	r0, #1
 80074be:	d110      	bne.n	80074e2 <_malloc_trim_r+0x7e>
 80074c0:	2100      	movs	r1, #0
 80074c2:	4630      	mov	r0, r6
 80074c4:	f000 ff42 	bl	800834c <_sbrk_r>
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	1a83      	subs	r3, r0, r2
 80074cc:	2b0f      	cmp	r3, #15
 80074ce:	dde3      	ble.n	8007498 <_malloc_trim_r+0x34>
 80074d0:	490c      	ldr	r1, [pc, #48]	; (8007504 <_malloc_trim_r+0xa0>)
 80074d2:	f043 0301 	orr.w	r3, r3, #1
 80074d6:	6809      	ldr	r1, [r1, #0]
 80074d8:	6053      	str	r3, [r2, #4]
 80074da:	1a40      	subs	r0, r0, r1
 80074dc:	490a      	ldr	r1, [pc, #40]	; (8007508 <_malloc_trim_r+0xa4>)
 80074de:	6008      	str	r0, [r1, #0]
 80074e0:	e7da      	b.n	8007498 <_malloc_trim_r+0x34>
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	4a08      	ldr	r2, [pc, #32]	; (8007508 <_malloc_trim_r+0xa4>)
 80074e6:	1b2d      	subs	r5, r5, r4
 80074e8:	f045 0501 	orr.w	r5, r5, #1
 80074ec:	605d      	str	r5, [r3, #4]
 80074ee:	6813      	ldr	r3, [r2, #0]
 80074f0:	4630      	mov	r0, r6
 80074f2:	1b1b      	subs	r3, r3, r4
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	f000 fbbb 	bl	8007c70 <__malloc_unlock>
 80074fa:	2001      	movs	r0, #1
 80074fc:	e7d0      	b.n	80074a0 <_malloc_trim_r+0x3c>
 80074fe:	bf00      	nop
 8007500:	20000454 	.word	0x20000454
 8007504:	2000085c 	.word	0x2000085c
 8007508:	20000e68 	.word	0x20000e68

0800750c <_free_r>:
 800750c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750e:	4605      	mov	r5, r0
 8007510:	460f      	mov	r7, r1
 8007512:	2900      	cmp	r1, #0
 8007514:	f000 80b1 	beq.w	800767a <_free_r+0x16e>
 8007518:	f000 fba4 	bl	8007c64 <__malloc_lock>
 800751c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007520:	4856      	ldr	r0, [pc, #344]	; (800767c <_free_r+0x170>)
 8007522:	f022 0401 	bic.w	r4, r2, #1
 8007526:	f1a7 0308 	sub.w	r3, r7, #8
 800752a:	eb03 0c04 	add.w	ip, r3, r4
 800752e:	6881      	ldr	r1, [r0, #8]
 8007530:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007534:	4561      	cmp	r1, ip
 8007536:	f026 0603 	bic.w	r6, r6, #3
 800753a:	f002 0201 	and.w	r2, r2, #1
 800753e:	d11b      	bne.n	8007578 <_free_r+0x6c>
 8007540:	4434      	add	r4, r6
 8007542:	b93a      	cbnz	r2, 8007554 <_free_r+0x48>
 8007544:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007548:	1a9b      	subs	r3, r3, r2
 800754a:	4414      	add	r4, r2
 800754c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007550:	60ca      	str	r2, [r1, #12]
 8007552:	6091      	str	r1, [r2, #8]
 8007554:	f044 0201 	orr.w	r2, r4, #1
 8007558:	605a      	str	r2, [r3, #4]
 800755a:	6083      	str	r3, [r0, #8]
 800755c:	4b48      	ldr	r3, [pc, #288]	; (8007680 <_free_r+0x174>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	42a3      	cmp	r3, r4
 8007562:	d804      	bhi.n	800756e <_free_r+0x62>
 8007564:	4b47      	ldr	r3, [pc, #284]	; (8007684 <_free_r+0x178>)
 8007566:	4628      	mov	r0, r5
 8007568:	6819      	ldr	r1, [r3, #0]
 800756a:	f7ff ff7b 	bl	8007464 <_malloc_trim_r>
 800756e:	4628      	mov	r0, r5
 8007570:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007574:	f000 bb7c 	b.w	8007c70 <__malloc_unlock>
 8007578:	f8cc 6004 	str.w	r6, [ip, #4]
 800757c:	2a00      	cmp	r2, #0
 800757e:	d138      	bne.n	80075f2 <_free_r+0xe6>
 8007580:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007584:	f100 0708 	add.w	r7, r0, #8
 8007588:	1a5b      	subs	r3, r3, r1
 800758a:	440c      	add	r4, r1
 800758c:	6899      	ldr	r1, [r3, #8]
 800758e:	42b9      	cmp	r1, r7
 8007590:	d031      	beq.n	80075f6 <_free_r+0xea>
 8007592:	68df      	ldr	r7, [r3, #12]
 8007594:	60cf      	str	r7, [r1, #12]
 8007596:	60b9      	str	r1, [r7, #8]
 8007598:	eb0c 0106 	add.w	r1, ip, r6
 800759c:	6849      	ldr	r1, [r1, #4]
 800759e:	07c9      	lsls	r1, r1, #31
 80075a0:	d40b      	bmi.n	80075ba <_free_r+0xae>
 80075a2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80075a6:	4434      	add	r4, r6
 80075a8:	bb3a      	cbnz	r2, 80075fa <_free_r+0xee>
 80075aa:	4e37      	ldr	r6, [pc, #220]	; (8007688 <_free_r+0x17c>)
 80075ac:	42b1      	cmp	r1, r6
 80075ae:	d124      	bne.n	80075fa <_free_r+0xee>
 80075b0:	2201      	movs	r2, #1
 80075b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075b6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80075ba:	f044 0101 	orr.w	r1, r4, #1
 80075be:	6059      	str	r1, [r3, #4]
 80075c0:	511c      	str	r4, [r3, r4]
 80075c2:	2a00      	cmp	r2, #0
 80075c4:	d1d3      	bne.n	800756e <_free_r+0x62>
 80075c6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80075ca:	d21b      	bcs.n	8007604 <_free_r+0xf8>
 80075cc:	0961      	lsrs	r1, r4, #5
 80075ce:	08e2      	lsrs	r2, r4, #3
 80075d0:	2401      	movs	r4, #1
 80075d2:	408c      	lsls	r4, r1
 80075d4:	6841      	ldr	r1, [r0, #4]
 80075d6:	3201      	adds	r2, #1
 80075d8:	430c      	orrs	r4, r1
 80075da:	6044      	str	r4, [r0, #4]
 80075dc:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 80075e0:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 80075e4:	3908      	subs	r1, #8
 80075e6:	e9c3 4102 	strd	r4, r1, [r3, #8]
 80075ea:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 80075ee:	60e3      	str	r3, [r4, #12]
 80075f0:	e7bd      	b.n	800756e <_free_r+0x62>
 80075f2:	2200      	movs	r2, #0
 80075f4:	e7d0      	b.n	8007598 <_free_r+0x8c>
 80075f6:	2201      	movs	r2, #1
 80075f8:	e7ce      	b.n	8007598 <_free_r+0x8c>
 80075fa:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80075fe:	60ce      	str	r6, [r1, #12]
 8007600:	60b1      	str	r1, [r6, #8]
 8007602:	e7da      	b.n	80075ba <_free_r+0xae>
 8007604:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8007608:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800760c:	d214      	bcs.n	8007638 <_free_r+0x12c>
 800760e:	09a2      	lsrs	r2, r4, #6
 8007610:	3238      	adds	r2, #56	; 0x38
 8007612:	1c51      	adds	r1, r2, #1
 8007614:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8007618:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800761c:	428e      	cmp	r6, r1
 800761e:	d125      	bne.n	800766c <_free_r+0x160>
 8007620:	2401      	movs	r4, #1
 8007622:	1092      	asrs	r2, r2, #2
 8007624:	fa04 f202 	lsl.w	r2, r4, r2
 8007628:	6844      	ldr	r4, [r0, #4]
 800762a:	4322      	orrs	r2, r4
 800762c:	6042      	str	r2, [r0, #4]
 800762e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8007632:	60b3      	str	r3, [r6, #8]
 8007634:	60cb      	str	r3, [r1, #12]
 8007636:	e79a      	b.n	800756e <_free_r+0x62>
 8007638:	2a14      	cmp	r2, #20
 800763a:	d801      	bhi.n	8007640 <_free_r+0x134>
 800763c:	325b      	adds	r2, #91	; 0x5b
 800763e:	e7e8      	b.n	8007612 <_free_r+0x106>
 8007640:	2a54      	cmp	r2, #84	; 0x54
 8007642:	d802      	bhi.n	800764a <_free_r+0x13e>
 8007644:	0b22      	lsrs	r2, r4, #12
 8007646:	326e      	adds	r2, #110	; 0x6e
 8007648:	e7e3      	b.n	8007612 <_free_r+0x106>
 800764a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800764e:	d802      	bhi.n	8007656 <_free_r+0x14a>
 8007650:	0be2      	lsrs	r2, r4, #15
 8007652:	3277      	adds	r2, #119	; 0x77
 8007654:	e7dd      	b.n	8007612 <_free_r+0x106>
 8007656:	f240 5154 	movw	r1, #1364	; 0x554
 800765a:	428a      	cmp	r2, r1
 800765c:	bf96      	itet	ls
 800765e:	0ca2      	lsrls	r2, r4, #18
 8007660:	227e      	movhi	r2, #126	; 0x7e
 8007662:	327c      	addls	r2, #124	; 0x7c
 8007664:	e7d5      	b.n	8007612 <_free_r+0x106>
 8007666:	6889      	ldr	r1, [r1, #8]
 8007668:	428e      	cmp	r6, r1
 800766a:	d004      	beq.n	8007676 <_free_r+0x16a>
 800766c:	684a      	ldr	r2, [r1, #4]
 800766e:	f022 0203 	bic.w	r2, r2, #3
 8007672:	42a2      	cmp	r2, r4
 8007674:	d8f7      	bhi.n	8007666 <_free_r+0x15a>
 8007676:	68ce      	ldr	r6, [r1, #12]
 8007678:	e7d9      	b.n	800762e <_free_r+0x122>
 800767a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800767c:	20000454 	.word	0x20000454
 8007680:	20000860 	.word	0x20000860
 8007684:	20000e98 	.word	0x20000e98
 8007688:	2000045c 	.word	0x2000045c

0800768c <_fwalk_reent>:
 800768c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007690:	4606      	mov	r6, r0
 8007692:	4688      	mov	r8, r1
 8007694:	2700      	movs	r7, #0
 8007696:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800769a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800769e:	f1b9 0901 	subs.w	r9, r9, #1
 80076a2:	d505      	bpl.n	80076b0 <_fwalk_reent+0x24>
 80076a4:	6824      	ldr	r4, [r4, #0]
 80076a6:	2c00      	cmp	r4, #0
 80076a8:	d1f7      	bne.n	800769a <_fwalk_reent+0xe>
 80076aa:	4638      	mov	r0, r7
 80076ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076b0:	89ab      	ldrh	r3, [r5, #12]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d907      	bls.n	80076c6 <_fwalk_reent+0x3a>
 80076b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076ba:	3301      	adds	r3, #1
 80076bc:	d003      	beq.n	80076c6 <_fwalk_reent+0x3a>
 80076be:	4629      	mov	r1, r5
 80076c0:	4630      	mov	r0, r6
 80076c2:	47c0      	blx	r8
 80076c4:	4307      	orrs	r7, r0
 80076c6:	3568      	adds	r5, #104	; 0x68
 80076c8:	e7e9      	b.n	800769e <_fwalk_reent+0x12>
	...

080076cc <_localeconv_r>:
 80076cc:	4800      	ldr	r0, [pc, #0]	; (80076d0 <_localeconv_r+0x4>)
 80076ce:	4770      	bx	lr
 80076d0:	20000954 	.word	0x20000954

080076d4 <__retarget_lock_init_recursive>:
 80076d4:	4770      	bx	lr

080076d6 <__retarget_lock_close_recursive>:
 80076d6:	4770      	bx	lr

080076d8 <__retarget_lock_acquire_recursive>:
 80076d8:	4770      	bx	lr

080076da <__retarget_lock_release_recursive>:
 80076da:	4770      	bx	lr

080076dc <__swhatbuf_r>:
 80076dc:	b570      	push	{r4, r5, r6, lr}
 80076de:	460e      	mov	r6, r1
 80076e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e4:	4614      	mov	r4, r2
 80076e6:	2900      	cmp	r1, #0
 80076e8:	461d      	mov	r5, r3
 80076ea:	b096      	sub	sp, #88	; 0x58
 80076ec:	da0a      	bge.n	8007704 <__swhatbuf_r+0x28>
 80076ee:	2300      	movs	r3, #0
 80076f0:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 80076fa:	d116      	bne.n	800772a <__swhatbuf_r+0x4e>
 80076fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007700:	6023      	str	r3, [r4, #0]
 8007702:	e015      	b.n	8007730 <__swhatbuf_r+0x54>
 8007704:	466a      	mov	r2, sp
 8007706:	f002 fef5 	bl	800a4f4 <_fstat_r>
 800770a:	2800      	cmp	r0, #0
 800770c:	dbef      	blt.n	80076ee <__swhatbuf_r+0x12>
 800770e:	9a01      	ldr	r2, [sp, #4]
 8007710:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007714:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007718:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800771c:	425a      	negs	r2, r3
 800771e:	415a      	adcs	r2, r3
 8007720:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007724:	602a      	str	r2, [r5, #0]
 8007726:	6023      	str	r3, [r4, #0]
 8007728:	e002      	b.n	8007730 <__swhatbuf_r+0x54>
 800772a:	2240      	movs	r2, #64	; 0x40
 800772c:	4618      	mov	r0, r3
 800772e:	6022      	str	r2, [r4, #0]
 8007730:	b016      	add	sp, #88	; 0x58
 8007732:	bd70      	pop	{r4, r5, r6, pc}

08007734 <__smakebuf_r>:
 8007734:	898b      	ldrh	r3, [r1, #12]
 8007736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007738:	079d      	lsls	r5, r3, #30
 800773a:	4606      	mov	r6, r0
 800773c:	460c      	mov	r4, r1
 800773e:	d507      	bpl.n	8007750 <__smakebuf_r+0x1c>
 8007740:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8007744:	6023      	str	r3, [r4, #0]
 8007746:	6123      	str	r3, [r4, #16]
 8007748:	2301      	movs	r3, #1
 800774a:	6163      	str	r3, [r4, #20]
 800774c:	b002      	add	sp, #8
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	466a      	mov	r2, sp
 8007752:	ab01      	add	r3, sp, #4
 8007754:	f7ff ffc2 	bl	80076dc <__swhatbuf_r>
 8007758:	9900      	ldr	r1, [sp, #0]
 800775a:	4605      	mov	r5, r0
 800775c:	4630      	mov	r0, r6
 800775e:	f000 f829 	bl	80077b4 <_malloc_r>
 8007762:	b948      	cbnz	r0, 8007778 <__smakebuf_r+0x44>
 8007764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007768:	059a      	lsls	r2, r3, #22
 800776a:	d4ef      	bmi.n	800774c <__smakebuf_r+0x18>
 800776c:	f023 0303 	bic.w	r3, r3, #3
 8007770:	f043 0302 	orr.w	r3, r3, #2
 8007774:	81a3      	strh	r3, [r4, #12]
 8007776:	e7e3      	b.n	8007740 <__smakebuf_r+0xc>
 8007778:	4b0d      	ldr	r3, [pc, #52]	; (80077b0 <__smakebuf_r+0x7c>)
 800777a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800777c:	89a3      	ldrh	r3, [r4, #12]
 800777e:	6020      	str	r0, [r4, #0]
 8007780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007784:	81a3      	strh	r3, [r4, #12]
 8007786:	9b00      	ldr	r3, [sp, #0]
 8007788:	6120      	str	r0, [r4, #16]
 800778a:	6163      	str	r3, [r4, #20]
 800778c:	9b01      	ldr	r3, [sp, #4]
 800778e:	b15b      	cbz	r3, 80077a8 <__smakebuf_r+0x74>
 8007790:	4630      	mov	r0, r6
 8007792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007796:	f003 f807 	bl	800a7a8 <_isatty_r>
 800779a:	b128      	cbz	r0, 80077a8 <__smakebuf_r+0x74>
 800779c:	89a3      	ldrh	r3, [r4, #12]
 800779e:	f023 0303 	bic.w	r3, r3, #3
 80077a2:	f043 0301 	orr.w	r3, r3, #1
 80077a6:	81a3      	strh	r3, [r4, #12]
 80077a8:	89a0      	ldrh	r0, [r4, #12]
 80077aa:	4305      	orrs	r5, r0
 80077ac:	81a5      	strh	r5, [r4, #12]
 80077ae:	e7cd      	b.n	800774c <__smakebuf_r+0x18>
 80077b0:	080073b1 	.word	0x080073b1

080077b4 <_malloc_r>:
 80077b4:	f101 030b 	add.w	r3, r1, #11
 80077b8:	2b16      	cmp	r3, #22
 80077ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077be:	4605      	mov	r5, r0
 80077c0:	d906      	bls.n	80077d0 <_malloc_r+0x1c>
 80077c2:	f033 0707 	bics.w	r7, r3, #7
 80077c6:	d504      	bpl.n	80077d2 <_malloc_r+0x1e>
 80077c8:	230c      	movs	r3, #12
 80077ca:	602b      	str	r3, [r5, #0]
 80077cc:	2400      	movs	r4, #0
 80077ce:	e1a3      	b.n	8007b18 <_malloc_r+0x364>
 80077d0:	2710      	movs	r7, #16
 80077d2:	42b9      	cmp	r1, r7
 80077d4:	d8f8      	bhi.n	80077c8 <_malloc_r+0x14>
 80077d6:	4628      	mov	r0, r5
 80077d8:	f000 fa44 	bl	8007c64 <__malloc_lock>
 80077dc:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80077e0:	4eaf      	ldr	r6, [pc, #700]	; (8007aa0 <_malloc_r+0x2ec>)
 80077e2:	d237      	bcs.n	8007854 <_malloc_r+0xa0>
 80077e4:	f107 0208 	add.w	r2, r7, #8
 80077e8:	4432      	add	r2, r6
 80077ea:	6854      	ldr	r4, [r2, #4]
 80077ec:	f1a2 0108 	sub.w	r1, r2, #8
 80077f0:	428c      	cmp	r4, r1
 80077f2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80077f6:	d102      	bne.n	80077fe <_malloc_r+0x4a>
 80077f8:	68d4      	ldr	r4, [r2, #12]
 80077fa:	42a2      	cmp	r2, r4
 80077fc:	d010      	beq.n	8007820 <_malloc_r+0x6c>
 80077fe:	6863      	ldr	r3, [r4, #4]
 8007800:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8007804:	f023 0303 	bic.w	r3, r3, #3
 8007808:	60ca      	str	r2, [r1, #12]
 800780a:	4423      	add	r3, r4
 800780c:	6091      	str	r1, [r2, #8]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	f042 0201 	orr.w	r2, r2, #1
 8007814:	605a      	str	r2, [r3, #4]
 8007816:	4628      	mov	r0, r5
 8007818:	f000 fa2a 	bl	8007c70 <__malloc_unlock>
 800781c:	3408      	adds	r4, #8
 800781e:	e17b      	b.n	8007b18 <_malloc_r+0x364>
 8007820:	3302      	adds	r3, #2
 8007822:	6934      	ldr	r4, [r6, #16]
 8007824:	499f      	ldr	r1, [pc, #636]	; (8007aa4 <_malloc_r+0x2f0>)
 8007826:	428c      	cmp	r4, r1
 8007828:	d077      	beq.n	800791a <_malloc_r+0x166>
 800782a:	6862      	ldr	r2, [r4, #4]
 800782c:	f022 0c03 	bic.w	ip, r2, #3
 8007830:	ebac 0007 	sub.w	r0, ip, r7
 8007834:	280f      	cmp	r0, #15
 8007836:	dd48      	ble.n	80078ca <_malloc_r+0x116>
 8007838:	19e2      	adds	r2, r4, r7
 800783a:	f040 0301 	orr.w	r3, r0, #1
 800783e:	f047 0701 	orr.w	r7, r7, #1
 8007842:	6067      	str	r7, [r4, #4]
 8007844:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007848:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800784c:	6053      	str	r3, [r2, #4]
 800784e:	f844 000c 	str.w	r0, [r4, ip]
 8007852:	e7e0      	b.n	8007816 <_malloc_r+0x62>
 8007854:	0a7b      	lsrs	r3, r7, #9
 8007856:	d02a      	beq.n	80078ae <_malloc_r+0xfa>
 8007858:	2b04      	cmp	r3, #4
 800785a:	d812      	bhi.n	8007882 <_malloc_r+0xce>
 800785c:	09bb      	lsrs	r3, r7, #6
 800785e:	3338      	adds	r3, #56	; 0x38
 8007860:	1c5a      	adds	r2, r3, #1
 8007862:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8007866:	6854      	ldr	r4, [r2, #4]
 8007868:	f1a2 0c08 	sub.w	ip, r2, #8
 800786c:	4564      	cmp	r4, ip
 800786e:	d006      	beq.n	800787e <_malloc_r+0xca>
 8007870:	6862      	ldr	r2, [r4, #4]
 8007872:	f022 0203 	bic.w	r2, r2, #3
 8007876:	1bd0      	subs	r0, r2, r7
 8007878:	280f      	cmp	r0, #15
 800787a:	dd1c      	ble.n	80078b6 <_malloc_r+0x102>
 800787c:	3b01      	subs	r3, #1
 800787e:	3301      	adds	r3, #1
 8007880:	e7cf      	b.n	8007822 <_malloc_r+0x6e>
 8007882:	2b14      	cmp	r3, #20
 8007884:	d801      	bhi.n	800788a <_malloc_r+0xd6>
 8007886:	335b      	adds	r3, #91	; 0x5b
 8007888:	e7ea      	b.n	8007860 <_malloc_r+0xac>
 800788a:	2b54      	cmp	r3, #84	; 0x54
 800788c:	d802      	bhi.n	8007894 <_malloc_r+0xe0>
 800788e:	0b3b      	lsrs	r3, r7, #12
 8007890:	336e      	adds	r3, #110	; 0x6e
 8007892:	e7e5      	b.n	8007860 <_malloc_r+0xac>
 8007894:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007898:	d802      	bhi.n	80078a0 <_malloc_r+0xec>
 800789a:	0bfb      	lsrs	r3, r7, #15
 800789c:	3377      	adds	r3, #119	; 0x77
 800789e:	e7df      	b.n	8007860 <_malloc_r+0xac>
 80078a0:	f240 5254 	movw	r2, #1364	; 0x554
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d804      	bhi.n	80078b2 <_malloc_r+0xfe>
 80078a8:	0cbb      	lsrs	r3, r7, #18
 80078aa:	337c      	adds	r3, #124	; 0x7c
 80078ac:	e7d8      	b.n	8007860 <_malloc_r+0xac>
 80078ae:	233f      	movs	r3, #63	; 0x3f
 80078b0:	e7d6      	b.n	8007860 <_malloc_r+0xac>
 80078b2:	237e      	movs	r3, #126	; 0x7e
 80078b4:	e7d4      	b.n	8007860 <_malloc_r+0xac>
 80078b6:	2800      	cmp	r0, #0
 80078b8:	68e1      	ldr	r1, [r4, #12]
 80078ba:	db04      	blt.n	80078c6 <_malloc_r+0x112>
 80078bc:	68a3      	ldr	r3, [r4, #8]
 80078be:	60d9      	str	r1, [r3, #12]
 80078c0:	608b      	str	r3, [r1, #8]
 80078c2:	18a3      	adds	r3, r4, r2
 80078c4:	e7a3      	b.n	800780e <_malloc_r+0x5a>
 80078c6:	460c      	mov	r4, r1
 80078c8:	e7d0      	b.n	800786c <_malloc_r+0xb8>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80078d0:	db07      	blt.n	80078e2 <_malloc_r+0x12e>
 80078d2:	44a4      	add	ip, r4
 80078d4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80078d8:	f043 0301 	orr.w	r3, r3, #1
 80078dc:	f8cc 3004 	str.w	r3, [ip, #4]
 80078e0:	e799      	b.n	8007816 <_malloc_r+0x62>
 80078e2:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80078e6:	6870      	ldr	r0, [r6, #4]
 80078e8:	f080 8094 	bcs.w	8007a14 <_malloc_r+0x260>
 80078ec:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80078f0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80078f4:	f04f 0c01 	mov.w	ip, #1
 80078f8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80078fc:	ea4c 0000 	orr.w	r0, ip, r0
 8007900:	3201      	adds	r2, #1
 8007902:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8007906:	6070      	str	r0, [r6, #4]
 8007908:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800790c:	3808      	subs	r0, #8
 800790e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8007912:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8007916:	f8cc 400c 	str.w	r4, [ip, #12]
 800791a:	2001      	movs	r0, #1
 800791c:	109a      	asrs	r2, r3, #2
 800791e:	fa00 f202 	lsl.w	r2, r0, r2
 8007922:	6870      	ldr	r0, [r6, #4]
 8007924:	4290      	cmp	r0, r2
 8007926:	d326      	bcc.n	8007976 <_malloc_r+0x1c2>
 8007928:	4210      	tst	r0, r2
 800792a:	d106      	bne.n	800793a <_malloc_r+0x186>
 800792c:	f023 0303 	bic.w	r3, r3, #3
 8007930:	0052      	lsls	r2, r2, #1
 8007932:	4210      	tst	r0, r2
 8007934:	f103 0304 	add.w	r3, r3, #4
 8007938:	d0fa      	beq.n	8007930 <_malloc_r+0x17c>
 800793a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800793e:	46c1      	mov	r9, r8
 8007940:	469e      	mov	lr, r3
 8007942:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8007946:	454c      	cmp	r4, r9
 8007948:	f040 80b8 	bne.w	8007abc <_malloc_r+0x308>
 800794c:	f10e 0e01 	add.w	lr, lr, #1
 8007950:	f01e 0f03 	tst.w	lr, #3
 8007954:	f109 0908 	add.w	r9, r9, #8
 8007958:	d1f3      	bne.n	8007942 <_malloc_r+0x18e>
 800795a:	0798      	lsls	r0, r3, #30
 800795c:	f040 80e2 	bne.w	8007b24 <_malloc_r+0x370>
 8007960:	6873      	ldr	r3, [r6, #4]
 8007962:	ea23 0302 	bic.w	r3, r3, r2
 8007966:	6073      	str	r3, [r6, #4]
 8007968:	6870      	ldr	r0, [r6, #4]
 800796a:	0052      	lsls	r2, r2, #1
 800796c:	4290      	cmp	r0, r2
 800796e:	d302      	bcc.n	8007976 <_malloc_r+0x1c2>
 8007970:	2a00      	cmp	r2, #0
 8007972:	f040 80e3 	bne.w	8007b3c <_malloc_r+0x388>
 8007976:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800797a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800797e:	f023 0903 	bic.w	r9, r3, #3
 8007982:	45b9      	cmp	r9, r7
 8007984:	d304      	bcc.n	8007990 <_malloc_r+0x1dc>
 8007986:	eba9 0207 	sub.w	r2, r9, r7
 800798a:	2a0f      	cmp	r2, #15
 800798c:	f300 8141 	bgt.w	8007c12 <_malloc_r+0x45e>
 8007990:	4b45      	ldr	r3, [pc, #276]	; (8007aa8 <_malloc_r+0x2f4>)
 8007992:	2008      	movs	r0, #8
 8007994:	6819      	ldr	r1, [r3, #0]
 8007996:	eb0a 0b09 	add.w	fp, sl, r9
 800799a:	3110      	adds	r1, #16
 800799c:	4439      	add	r1, r7
 800799e:	9101      	str	r1, [sp, #4]
 80079a0:	f001 ff0e 	bl	80097c0 <sysconf>
 80079a4:	4a41      	ldr	r2, [pc, #260]	; (8007aac <_malloc_r+0x2f8>)
 80079a6:	9901      	ldr	r1, [sp, #4]
 80079a8:	6813      	ldr	r3, [r2, #0]
 80079aa:	4680      	mov	r8, r0
 80079ac:	3301      	adds	r3, #1
 80079ae:	bf1f      	itttt	ne
 80079b0:	f101 31ff 	addne.w	r1, r1, #4294967295
 80079b4:	1809      	addne	r1, r1, r0
 80079b6:	4243      	negne	r3, r0
 80079b8:	4019      	andne	r1, r3
 80079ba:	4628      	mov	r0, r5
 80079bc:	9101      	str	r1, [sp, #4]
 80079be:	f000 fcc5 	bl	800834c <_sbrk_r>
 80079c2:	1c42      	adds	r2, r0, #1
 80079c4:	4604      	mov	r4, r0
 80079c6:	f000 80f7 	beq.w	8007bb8 <_malloc_r+0x404>
 80079ca:	4583      	cmp	fp, r0
 80079cc:	9901      	ldr	r1, [sp, #4]
 80079ce:	4a37      	ldr	r2, [pc, #220]	; (8007aac <_malloc_r+0x2f8>)
 80079d0:	d902      	bls.n	80079d8 <_malloc_r+0x224>
 80079d2:	45b2      	cmp	sl, r6
 80079d4:	f040 80f0 	bne.w	8007bb8 <_malloc_r+0x404>
 80079d8:	4b35      	ldr	r3, [pc, #212]	; (8007ab0 <_malloc_r+0x2fc>)
 80079da:	45a3      	cmp	fp, r4
 80079dc:	6818      	ldr	r0, [r3, #0]
 80079de:	f108 3cff 	add.w	ip, r8, #4294967295
 80079e2:	4408      	add	r0, r1
 80079e4:	6018      	str	r0, [r3, #0]
 80079e6:	f040 80ab 	bne.w	8007b40 <_malloc_r+0x38c>
 80079ea:	ea1b 0f0c 	tst.w	fp, ip
 80079ee:	f040 80a7 	bne.w	8007b40 <_malloc_r+0x38c>
 80079f2:	68b2      	ldr	r2, [r6, #8]
 80079f4:	4449      	add	r1, r9
 80079f6:	f041 0101 	orr.w	r1, r1, #1
 80079fa:	6051      	str	r1, [r2, #4]
 80079fc:	4a2d      	ldr	r2, [pc, #180]	; (8007ab4 <_malloc_r+0x300>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6811      	ldr	r1, [r2, #0]
 8007a02:	428b      	cmp	r3, r1
 8007a04:	bf88      	it	hi
 8007a06:	6013      	strhi	r3, [r2, #0]
 8007a08:	4a2b      	ldr	r2, [pc, #172]	; (8007ab8 <_malloc_r+0x304>)
 8007a0a:	6811      	ldr	r1, [r2, #0]
 8007a0c:	428b      	cmp	r3, r1
 8007a0e:	bf88      	it	hi
 8007a10:	6013      	strhi	r3, [r2, #0]
 8007a12:	e0d1      	b.n	8007bb8 <_malloc_r+0x404>
 8007a14:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8007a18:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8007a1c:	d218      	bcs.n	8007a50 <_malloc_r+0x29c>
 8007a1e:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8007a22:	3238      	adds	r2, #56	; 0x38
 8007a24:	f102 0e01 	add.w	lr, r2, #1
 8007a28:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8007a2c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8007a30:	45f0      	cmp	r8, lr
 8007a32:	d12b      	bne.n	8007a8c <_malloc_r+0x2d8>
 8007a34:	f04f 0c01 	mov.w	ip, #1
 8007a38:	1092      	asrs	r2, r2, #2
 8007a3a:	fa0c f202 	lsl.w	r2, ip, r2
 8007a3e:	4310      	orrs	r0, r2
 8007a40:	6070      	str	r0, [r6, #4]
 8007a42:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8007a46:	f8c8 4008 	str.w	r4, [r8, #8]
 8007a4a:	f8ce 400c 	str.w	r4, [lr, #12]
 8007a4e:	e764      	b.n	800791a <_malloc_r+0x166>
 8007a50:	2a14      	cmp	r2, #20
 8007a52:	d801      	bhi.n	8007a58 <_malloc_r+0x2a4>
 8007a54:	325b      	adds	r2, #91	; 0x5b
 8007a56:	e7e5      	b.n	8007a24 <_malloc_r+0x270>
 8007a58:	2a54      	cmp	r2, #84	; 0x54
 8007a5a:	d803      	bhi.n	8007a64 <_malloc_r+0x2b0>
 8007a5c:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8007a60:	326e      	adds	r2, #110	; 0x6e
 8007a62:	e7df      	b.n	8007a24 <_malloc_r+0x270>
 8007a64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007a68:	d803      	bhi.n	8007a72 <_malloc_r+0x2be>
 8007a6a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8007a6e:	3277      	adds	r2, #119	; 0x77
 8007a70:	e7d8      	b.n	8007a24 <_malloc_r+0x270>
 8007a72:	f240 5e54 	movw	lr, #1364	; 0x554
 8007a76:	4572      	cmp	r2, lr
 8007a78:	bf96      	itet	ls
 8007a7a:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8007a7e:	227e      	movhi	r2, #126	; 0x7e
 8007a80:	327c      	addls	r2, #124	; 0x7c
 8007a82:	e7cf      	b.n	8007a24 <_malloc_r+0x270>
 8007a84:	f8de e008 	ldr.w	lr, [lr, #8]
 8007a88:	45f0      	cmp	r8, lr
 8007a8a:	d005      	beq.n	8007a98 <_malloc_r+0x2e4>
 8007a8c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8007a90:	f022 0203 	bic.w	r2, r2, #3
 8007a94:	4562      	cmp	r2, ip
 8007a96:	d8f5      	bhi.n	8007a84 <_malloc_r+0x2d0>
 8007a98:	f8de 800c 	ldr.w	r8, [lr, #12]
 8007a9c:	e7d1      	b.n	8007a42 <_malloc_r+0x28e>
 8007a9e:	bf00      	nop
 8007aa0:	20000454 	.word	0x20000454
 8007aa4:	2000045c 	.word	0x2000045c
 8007aa8:	20000e98 	.word	0x20000e98
 8007aac:	2000085c 	.word	0x2000085c
 8007ab0:	20000e68 	.word	0x20000e68
 8007ab4:	20000e90 	.word	0x20000e90
 8007ab8:	20000e94 	.word	0x20000e94
 8007abc:	6860      	ldr	r0, [r4, #4]
 8007abe:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007ac2:	f020 0003 	bic.w	r0, r0, #3
 8007ac6:	eba0 0a07 	sub.w	sl, r0, r7
 8007aca:	f1ba 0f0f 	cmp.w	sl, #15
 8007ace:	dd12      	ble.n	8007af6 <_malloc_r+0x342>
 8007ad0:	68a3      	ldr	r3, [r4, #8]
 8007ad2:	19e2      	adds	r2, r4, r7
 8007ad4:	f047 0701 	orr.w	r7, r7, #1
 8007ad8:	6067      	str	r7, [r4, #4]
 8007ada:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007ade:	f8cc 3008 	str.w	r3, [ip, #8]
 8007ae2:	f04a 0301 	orr.w	r3, sl, #1
 8007ae6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8007aea:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8007aee:	6053      	str	r3, [r2, #4]
 8007af0:	f844 a000 	str.w	sl, [r4, r0]
 8007af4:	e68f      	b.n	8007816 <_malloc_r+0x62>
 8007af6:	f1ba 0f00 	cmp.w	sl, #0
 8007afa:	db11      	blt.n	8007b20 <_malloc_r+0x36c>
 8007afc:	4420      	add	r0, r4
 8007afe:	6843      	ldr	r3, [r0, #4]
 8007b00:	f043 0301 	orr.w	r3, r3, #1
 8007b04:	6043      	str	r3, [r0, #4]
 8007b06:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8007b10:	f8cc 3008 	str.w	r3, [ip, #8]
 8007b14:	f000 f8ac 	bl	8007c70 <__malloc_unlock>
 8007b18:	4620      	mov	r0, r4
 8007b1a:	b003      	add	sp, #12
 8007b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b20:	4664      	mov	r4, ip
 8007b22:	e710      	b.n	8007946 <_malloc_r+0x192>
 8007b24:	f858 0908 	ldr.w	r0, [r8], #-8
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	4540      	cmp	r0, r8
 8007b2c:	f43f af15 	beq.w	800795a <_malloc_r+0x1a6>
 8007b30:	e71a      	b.n	8007968 <_malloc_r+0x1b4>
 8007b32:	3304      	adds	r3, #4
 8007b34:	0052      	lsls	r2, r2, #1
 8007b36:	4210      	tst	r0, r2
 8007b38:	d0fb      	beq.n	8007b32 <_malloc_r+0x37e>
 8007b3a:	e6fe      	b.n	800793a <_malloc_r+0x186>
 8007b3c:	4673      	mov	r3, lr
 8007b3e:	e7fa      	b.n	8007b36 <_malloc_r+0x382>
 8007b40:	f8d2 e000 	ldr.w	lr, [r2]
 8007b44:	f1be 3fff 	cmp.w	lr, #4294967295
 8007b48:	bf1b      	ittet	ne
 8007b4a:	eba4 0b0b 	subne.w	fp, r4, fp
 8007b4e:	eb0b 0200 	addne.w	r2, fp, r0
 8007b52:	6014      	streq	r4, [r2, #0]
 8007b54:	601a      	strne	r2, [r3, #0]
 8007b56:	f014 0b07 	ands.w	fp, r4, #7
 8007b5a:	bf0e      	itee	eq
 8007b5c:	4658      	moveq	r0, fp
 8007b5e:	f1cb 0008 	rsbne	r0, fp, #8
 8007b62:	1824      	addne	r4, r4, r0
 8007b64:	1862      	adds	r2, r4, r1
 8007b66:	ea02 010c 	and.w	r1, r2, ip
 8007b6a:	4480      	add	r8, r0
 8007b6c:	eba8 0801 	sub.w	r8, r8, r1
 8007b70:	ea08 080c 	and.w	r8, r8, ip
 8007b74:	4641      	mov	r1, r8
 8007b76:	4628      	mov	r0, r5
 8007b78:	9201      	str	r2, [sp, #4]
 8007b7a:	f000 fbe7 	bl	800834c <_sbrk_r>
 8007b7e:	1c43      	adds	r3, r0, #1
 8007b80:	9a01      	ldr	r2, [sp, #4]
 8007b82:	4b29      	ldr	r3, [pc, #164]	; (8007c28 <_malloc_r+0x474>)
 8007b84:	d107      	bne.n	8007b96 <_malloc_r+0x3e2>
 8007b86:	f1bb 0f00 	cmp.w	fp, #0
 8007b8a:	d023      	beq.n	8007bd4 <_malloc_r+0x420>
 8007b8c:	f04f 0800 	mov.w	r8, #0
 8007b90:	f1ab 0008 	sub.w	r0, fp, #8
 8007b94:	4410      	add	r0, r2
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	1b00      	subs	r0, r0, r4
 8007b9a:	4440      	add	r0, r8
 8007b9c:	4442      	add	r2, r8
 8007b9e:	f040 0001 	orr.w	r0, r0, #1
 8007ba2:	45b2      	cmp	sl, r6
 8007ba4:	60b4      	str	r4, [r6, #8]
 8007ba6:	601a      	str	r2, [r3, #0]
 8007ba8:	6060      	str	r0, [r4, #4]
 8007baa:	f43f af27 	beq.w	80079fc <_malloc_r+0x248>
 8007bae:	f1b9 0f0f 	cmp.w	r9, #15
 8007bb2:	d812      	bhi.n	8007bda <_malloc_r+0x426>
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	6063      	str	r3, [r4, #4]
 8007bb8:	68b3      	ldr	r3, [r6, #8]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	f023 0303 	bic.w	r3, r3, #3
 8007bc0:	42bb      	cmp	r3, r7
 8007bc2:	eba3 0207 	sub.w	r2, r3, r7
 8007bc6:	d301      	bcc.n	8007bcc <_malloc_r+0x418>
 8007bc8:	2a0f      	cmp	r2, #15
 8007bca:	dc22      	bgt.n	8007c12 <_malloc_r+0x45e>
 8007bcc:	4628      	mov	r0, r5
 8007bce:	f000 f84f 	bl	8007c70 <__malloc_unlock>
 8007bd2:	e5fb      	b.n	80077cc <_malloc_r+0x18>
 8007bd4:	4610      	mov	r0, r2
 8007bd6:	46d8      	mov	r8, fp
 8007bd8:	e7dd      	b.n	8007b96 <_malloc_r+0x3e2>
 8007bda:	2105      	movs	r1, #5
 8007bdc:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007be0:	f1a9 090c 	sub.w	r9, r9, #12
 8007be4:	f029 0907 	bic.w	r9, r9, #7
 8007be8:	f002 0201 	and.w	r2, r2, #1
 8007bec:	ea42 0209 	orr.w	r2, r2, r9
 8007bf0:	f8ca 2004 	str.w	r2, [sl, #4]
 8007bf4:	f1b9 0f0f 	cmp.w	r9, #15
 8007bf8:	eb0a 0209 	add.w	r2, sl, r9
 8007bfc:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8007c00:	f67f aefc 	bls.w	80079fc <_malloc_r+0x248>
 8007c04:	4628      	mov	r0, r5
 8007c06:	f10a 0108 	add.w	r1, sl, #8
 8007c0a:	f7ff fc7f 	bl	800750c <_free_r>
 8007c0e:	4b06      	ldr	r3, [pc, #24]	; (8007c28 <_malloc_r+0x474>)
 8007c10:	e6f4      	b.n	80079fc <_malloc_r+0x248>
 8007c12:	68b4      	ldr	r4, [r6, #8]
 8007c14:	f047 0301 	orr.w	r3, r7, #1
 8007c18:	f042 0201 	orr.w	r2, r2, #1
 8007c1c:	4427      	add	r7, r4
 8007c1e:	6063      	str	r3, [r4, #4]
 8007c20:	60b7      	str	r7, [r6, #8]
 8007c22:	607a      	str	r2, [r7, #4]
 8007c24:	e5f7      	b.n	8007816 <_malloc_r+0x62>
 8007c26:	bf00      	nop
 8007c28:	20000e68 	.word	0x20000e68

08007c2c <memchr>:
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	b510      	push	{r4, lr}
 8007c30:	b2c9      	uxtb	r1, r1
 8007c32:	4402      	add	r2, r0
 8007c34:	4293      	cmp	r3, r2
 8007c36:	4618      	mov	r0, r3
 8007c38:	d101      	bne.n	8007c3e <memchr+0x12>
 8007c3a:	2000      	movs	r0, #0
 8007c3c:	e003      	b.n	8007c46 <memchr+0x1a>
 8007c3e:	7804      	ldrb	r4, [r0, #0]
 8007c40:	3301      	adds	r3, #1
 8007c42:	428c      	cmp	r4, r1
 8007c44:	d1f6      	bne.n	8007c34 <memchr+0x8>
 8007c46:	bd10      	pop	{r4, pc}

08007c48 <memcpy>:
 8007c48:	440a      	add	r2, r1
 8007c4a:	4291      	cmp	r1, r2
 8007c4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c50:	d100      	bne.n	8007c54 <memcpy+0xc>
 8007c52:	4770      	bx	lr
 8007c54:	b510      	push	{r4, lr}
 8007c56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c5a:	4291      	cmp	r1, r2
 8007c5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c60:	d1f9      	bne.n	8007c56 <memcpy+0xe>
 8007c62:	bd10      	pop	{r4, pc}

08007c64 <__malloc_lock>:
 8007c64:	4801      	ldr	r0, [pc, #4]	; (8007c6c <__malloc_lock+0x8>)
 8007c66:	f7ff bd37 	b.w	80076d8 <__retarget_lock_acquire_recursive>
 8007c6a:	bf00      	nop
 8007c6c:	20000e65 	.word	0x20000e65

08007c70 <__malloc_unlock>:
 8007c70:	4801      	ldr	r0, [pc, #4]	; (8007c78 <__malloc_unlock+0x8>)
 8007c72:	f7ff bd32 	b.w	80076da <__retarget_lock_release_recursive>
 8007c76:	bf00      	nop
 8007c78:	20000e65 	.word	0x20000e65

08007c7c <_Balloc>:
 8007c7c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007c7e:	b570      	push	{r4, r5, r6, lr}
 8007c80:	4605      	mov	r5, r0
 8007c82:	460c      	mov	r4, r1
 8007c84:	b17b      	cbz	r3, 8007ca6 <_Balloc+0x2a>
 8007c86:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8007c88:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007c8c:	b9a0      	cbnz	r0, 8007cb8 <_Balloc+0x3c>
 8007c8e:	2101      	movs	r1, #1
 8007c90:	fa01 f604 	lsl.w	r6, r1, r4
 8007c94:	1d72      	adds	r2, r6, #5
 8007c96:	4628      	mov	r0, r5
 8007c98:	0092      	lsls	r2, r2, #2
 8007c9a:	f002 fb11 	bl	800a2c0 <_calloc_r>
 8007c9e:	b148      	cbz	r0, 8007cb4 <_Balloc+0x38>
 8007ca0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007ca4:	e00b      	b.n	8007cbe <_Balloc+0x42>
 8007ca6:	2221      	movs	r2, #33	; 0x21
 8007ca8:	2104      	movs	r1, #4
 8007caa:	f002 fb09 	bl	800a2c0 <_calloc_r>
 8007cae:	64e8      	str	r0, [r5, #76]	; 0x4c
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	d1e8      	bne.n	8007c86 <_Balloc+0xa>
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	bd70      	pop	{r4, r5, r6, pc}
 8007cb8:	6802      	ldr	r2, [r0, #0]
 8007cba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cc4:	e7f7      	b.n	8007cb6 <_Balloc+0x3a>

08007cc6 <_Bfree>:
 8007cc6:	b131      	cbz	r1, 8007cd6 <_Bfree+0x10>
 8007cc8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007cca:	684a      	ldr	r2, [r1, #4]
 8007ccc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007cd0:	6008      	str	r0, [r1, #0]
 8007cd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007cd6:	4770      	bx	lr

08007cd8 <__multadd>:
 8007cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cdc:	4607      	mov	r7, r0
 8007cde:	460c      	mov	r4, r1
 8007ce0:	461e      	mov	r6, r3
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	690d      	ldr	r5, [r1, #16]
 8007ce6:	f101 0c14 	add.w	ip, r1, #20
 8007cea:	f8dc 3000 	ldr.w	r3, [ip]
 8007cee:	3001      	adds	r0, #1
 8007cf0:	b299      	uxth	r1, r3
 8007cf2:	fb02 6101 	mla	r1, r2, r1, r6
 8007cf6:	0c1e      	lsrs	r6, r3, #16
 8007cf8:	0c0b      	lsrs	r3, r1, #16
 8007cfa:	fb02 3306 	mla	r3, r2, r6, r3
 8007cfe:	b289      	uxth	r1, r1
 8007d00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d04:	4285      	cmp	r5, r0
 8007d06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d0e:	dcec      	bgt.n	8007cea <__multadd+0x12>
 8007d10:	b30e      	cbz	r6, 8007d56 <__multadd+0x7e>
 8007d12:	68a3      	ldr	r3, [r4, #8]
 8007d14:	42ab      	cmp	r3, r5
 8007d16:	dc19      	bgt.n	8007d4c <__multadd+0x74>
 8007d18:	6861      	ldr	r1, [r4, #4]
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	3101      	adds	r1, #1
 8007d1e:	f7ff ffad 	bl	8007c7c <_Balloc>
 8007d22:	4680      	mov	r8, r0
 8007d24:	b928      	cbnz	r0, 8007d32 <__multadd+0x5a>
 8007d26:	4602      	mov	r2, r0
 8007d28:	21b5      	movs	r1, #181	; 0xb5
 8007d2a:	4b0c      	ldr	r3, [pc, #48]	; (8007d5c <__multadd+0x84>)
 8007d2c:	480c      	ldr	r0, [pc, #48]	; (8007d60 <__multadd+0x88>)
 8007d2e:	f002 faa9 	bl	800a284 <__assert_func>
 8007d32:	6922      	ldr	r2, [r4, #16]
 8007d34:	f104 010c 	add.w	r1, r4, #12
 8007d38:	3202      	adds	r2, #2
 8007d3a:	0092      	lsls	r2, r2, #2
 8007d3c:	300c      	adds	r0, #12
 8007d3e:	f7ff ff83 	bl	8007c48 <memcpy>
 8007d42:	4621      	mov	r1, r4
 8007d44:	4638      	mov	r0, r7
 8007d46:	f7ff ffbe 	bl	8007cc6 <_Bfree>
 8007d4a:	4644      	mov	r4, r8
 8007d4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d50:	3501      	adds	r5, #1
 8007d52:	615e      	str	r6, [r3, #20]
 8007d54:	6125      	str	r5, [r4, #16]
 8007d56:	4620      	mov	r0, r4
 8007d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d5c:	0800af4b 	.word	0x0800af4b
 8007d60:	0800afb7 	.word	0x0800afb7

08007d64 <__hi0bits>:
 8007d64:	0c02      	lsrs	r2, r0, #16
 8007d66:	0412      	lsls	r2, r2, #16
 8007d68:	4603      	mov	r3, r0
 8007d6a:	b9ca      	cbnz	r2, 8007da0 <__hi0bits+0x3c>
 8007d6c:	0403      	lsls	r3, r0, #16
 8007d6e:	2010      	movs	r0, #16
 8007d70:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d74:	bf04      	itt	eq
 8007d76:	021b      	lsleq	r3, r3, #8
 8007d78:	3008      	addeq	r0, #8
 8007d7a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007d7e:	bf04      	itt	eq
 8007d80:	011b      	lsleq	r3, r3, #4
 8007d82:	3004      	addeq	r0, #4
 8007d84:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d88:	bf04      	itt	eq
 8007d8a:	009b      	lsleq	r3, r3, #2
 8007d8c:	3002      	addeq	r0, #2
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	db05      	blt.n	8007d9e <__hi0bits+0x3a>
 8007d92:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007d96:	f100 0001 	add.w	r0, r0, #1
 8007d9a:	bf08      	it	eq
 8007d9c:	2020      	moveq	r0, #32
 8007d9e:	4770      	bx	lr
 8007da0:	2000      	movs	r0, #0
 8007da2:	e7e5      	b.n	8007d70 <__hi0bits+0xc>

08007da4 <__lo0bits>:
 8007da4:	6803      	ldr	r3, [r0, #0]
 8007da6:	4602      	mov	r2, r0
 8007da8:	f013 0007 	ands.w	r0, r3, #7
 8007dac:	d00b      	beq.n	8007dc6 <__lo0bits+0x22>
 8007dae:	07d9      	lsls	r1, r3, #31
 8007db0:	d421      	bmi.n	8007df6 <__lo0bits+0x52>
 8007db2:	0798      	lsls	r0, r3, #30
 8007db4:	bf49      	itett	mi
 8007db6:	085b      	lsrmi	r3, r3, #1
 8007db8:	089b      	lsrpl	r3, r3, #2
 8007dba:	2001      	movmi	r0, #1
 8007dbc:	6013      	strmi	r3, [r2, #0]
 8007dbe:	bf5c      	itt	pl
 8007dc0:	2002      	movpl	r0, #2
 8007dc2:	6013      	strpl	r3, [r2, #0]
 8007dc4:	4770      	bx	lr
 8007dc6:	b299      	uxth	r1, r3
 8007dc8:	b909      	cbnz	r1, 8007dce <__lo0bits+0x2a>
 8007dca:	2010      	movs	r0, #16
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	b2d9      	uxtb	r1, r3
 8007dd0:	b909      	cbnz	r1, 8007dd6 <__lo0bits+0x32>
 8007dd2:	3008      	adds	r0, #8
 8007dd4:	0a1b      	lsrs	r3, r3, #8
 8007dd6:	0719      	lsls	r1, r3, #28
 8007dd8:	bf04      	itt	eq
 8007dda:	091b      	lsreq	r3, r3, #4
 8007ddc:	3004      	addeq	r0, #4
 8007dde:	0799      	lsls	r1, r3, #30
 8007de0:	bf04      	itt	eq
 8007de2:	089b      	lsreq	r3, r3, #2
 8007de4:	3002      	addeq	r0, #2
 8007de6:	07d9      	lsls	r1, r3, #31
 8007de8:	d403      	bmi.n	8007df2 <__lo0bits+0x4e>
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	f100 0001 	add.w	r0, r0, #1
 8007df0:	d003      	beq.n	8007dfa <__lo0bits+0x56>
 8007df2:	6013      	str	r3, [r2, #0]
 8007df4:	4770      	bx	lr
 8007df6:	2000      	movs	r0, #0
 8007df8:	4770      	bx	lr
 8007dfa:	2020      	movs	r0, #32
 8007dfc:	4770      	bx	lr
	...

08007e00 <__i2b>:
 8007e00:	b510      	push	{r4, lr}
 8007e02:	460c      	mov	r4, r1
 8007e04:	2101      	movs	r1, #1
 8007e06:	f7ff ff39 	bl	8007c7c <_Balloc>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <__i2b+0x1a>
 8007e0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007e12:	4b04      	ldr	r3, [pc, #16]	; (8007e24 <__i2b+0x24>)
 8007e14:	4804      	ldr	r0, [pc, #16]	; (8007e28 <__i2b+0x28>)
 8007e16:	f002 fa35 	bl	800a284 <__assert_func>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	6144      	str	r4, [r0, #20]
 8007e1e:	6103      	str	r3, [r0, #16]
 8007e20:	bd10      	pop	{r4, pc}
 8007e22:	bf00      	nop
 8007e24:	0800af4b 	.word	0x0800af4b
 8007e28:	0800afb7 	.word	0x0800afb7

08007e2c <__multiply>:
 8007e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e30:	4691      	mov	r9, r2
 8007e32:	690a      	ldr	r2, [r1, #16]
 8007e34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007e38:	460c      	mov	r4, r1
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	bfbe      	ittt	lt
 8007e3e:	460b      	movlt	r3, r1
 8007e40:	464c      	movlt	r4, r9
 8007e42:	4699      	movlt	r9, r3
 8007e44:	6927      	ldr	r7, [r4, #16]
 8007e46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e4a:	68a3      	ldr	r3, [r4, #8]
 8007e4c:	6861      	ldr	r1, [r4, #4]
 8007e4e:	eb07 060a 	add.w	r6, r7, sl
 8007e52:	42b3      	cmp	r3, r6
 8007e54:	b085      	sub	sp, #20
 8007e56:	bfb8      	it	lt
 8007e58:	3101      	addlt	r1, #1
 8007e5a:	f7ff ff0f 	bl	8007c7c <_Balloc>
 8007e5e:	b930      	cbnz	r0, 8007e6e <__multiply+0x42>
 8007e60:	4602      	mov	r2, r0
 8007e62:	f240 115d 	movw	r1, #349	; 0x15d
 8007e66:	4b43      	ldr	r3, [pc, #268]	; (8007f74 <__multiply+0x148>)
 8007e68:	4843      	ldr	r0, [pc, #268]	; (8007f78 <__multiply+0x14c>)
 8007e6a:	f002 fa0b 	bl	800a284 <__assert_func>
 8007e6e:	f100 0514 	add.w	r5, r0, #20
 8007e72:	462b      	mov	r3, r5
 8007e74:	2200      	movs	r2, #0
 8007e76:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e7a:	4543      	cmp	r3, r8
 8007e7c:	d321      	bcc.n	8007ec2 <__multiply+0x96>
 8007e7e:	f104 0314 	add.w	r3, r4, #20
 8007e82:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e86:	f109 0314 	add.w	r3, r9, #20
 8007e8a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e8e:	9202      	str	r2, [sp, #8]
 8007e90:	1b3a      	subs	r2, r7, r4
 8007e92:	3a15      	subs	r2, #21
 8007e94:	f022 0203 	bic.w	r2, r2, #3
 8007e98:	3204      	adds	r2, #4
 8007e9a:	f104 0115 	add.w	r1, r4, #21
 8007e9e:	428f      	cmp	r7, r1
 8007ea0:	bf38      	it	cc
 8007ea2:	2204      	movcc	r2, #4
 8007ea4:	9201      	str	r2, [sp, #4]
 8007ea6:	9a02      	ldr	r2, [sp, #8]
 8007ea8:	9303      	str	r3, [sp, #12]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d80c      	bhi.n	8007ec8 <__multiply+0x9c>
 8007eae:	2e00      	cmp	r6, #0
 8007eb0:	dd03      	ble.n	8007eba <__multiply+0x8e>
 8007eb2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d059      	beq.n	8007f6e <__multiply+0x142>
 8007eba:	6106      	str	r6, [r0, #16]
 8007ebc:	b005      	add	sp, #20
 8007ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec2:	f843 2b04 	str.w	r2, [r3], #4
 8007ec6:	e7d8      	b.n	8007e7a <__multiply+0x4e>
 8007ec8:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ecc:	f1ba 0f00 	cmp.w	sl, #0
 8007ed0:	d023      	beq.n	8007f1a <__multiply+0xee>
 8007ed2:	46a9      	mov	r9, r5
 8007ed4:	f04f 0c00 	mov.w	ip, #0
 8007ed8:	f104 0e14 	add.w	lr, r4, #20
 8007edc:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007ee0:	f8d9 1000 	ldr.w	r1, [r9]
 8007ee4:	fa1f fb82 	uxth.w	fp, r2
 8007ee8:	b289      	uxth	r1, r1
 8007eea:	fb0a 110b 	mla	r1, sl, fp, r1
 8007eee:	4461      	add	r1, ip
 8007ef0:	f8d9 c000 	ldr.w	ip, [r9]
 8007ef4:	0c12      	lsrs	r2, r2, #16
 8007ef6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007efa:	fb0a c202 	mla	r2, sl, r2, ip
 8007efe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007f02:	b289      	uxth	r1, r1
 8007f04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007f08:	4577      	cmp	r7, lr
 8007f0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007f0e:	f849 1b04 	str.w	r1, [r9], #4
 8007f12:	d8e3      	bhi.n	8007edc <__multiply+0xb0>
 8007f14:	9a01      	ldr	r2, [sp, #4]
 8007f16:	f845 c002 	str.w	ip, [r5, r2]
 8007f1a:	9a03      	ldr	r2, [sp, #12]
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007f22:	f1b9 0f00 	cmp.w	r9, #0
 8007f26:	d020      	beq.n	8007f6a <__multiply+0x13e>
 8007f28:	46ae      	mov	lr, r5
 8007f2a:	f04f 0a00 	mov.w	sl, #0
 8007f2e:	6829      	ldr	r1, [r5, #0]
 8007f30:	f104 0c14 	add.w	ip, r4, #20
 8007f34:	f8bc b000 	ldrh.w	fp, [ip]
 8007f38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007f3c:	b289      	uxth	r1, r1
 8007f3e:	fb09 220b 	mla	r2, r9, fp, r2
 8007f42:	4492      	add	sl, r2
 8007f44:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007f48:	f84e 1b04 	str.w	r1, [lr], #4
 8007f4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f50:	f8be 1000 	ldrh.w	r1, [lr]
 8007f54:	0c12      	lsrs	r2, r2, #16
 8007f56:	fb09 1102 	mla	r1, r9, r2, r1
 8007f5a:	4567      	cmp	r7, ip
 8007f5c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007f60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f64:	d8e6      	bhi.n	8007f34 <__multiply+0x108>
 8007f66:	9a01      	ldr	r2, [sp, #4]
 8007f68:	50a9      	str	r1, [r5, r2]
 8007f6a:	3504      	adds	r5, #4
 8007f6c:	e79b      	b.n	8007ea6 <__multiply+0x7a>
 8007f6e:	3e01      	subs	r6, #1
 8007f70:	e79d      	b.n	8007eae <__multiply+0x82>
 8007f72:	bf00      	nop
 8007f74:	0800af4b 	.word	0x0800af4b
 8007f78:	0800afb7 	.word	0x0800afb7

08007f7c <__pow5mult>:
 8007f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f80:	4615      	mov	r5, r2
 8007f82:	f012 0203 	ands.w	r2, r2, #3
 8007f86:	4606      	mov	r6, r0
 8007f88:	460f      	mov	r7, r1
 8007f8a:	d007      	beq.n	8007f9c <__pow5mult+0x20>
 8007f8c:	4c1a      	ldr	r4, [pc, #104]	; (8007ff8 <__pow5mult+0x7c>)
 8007f8e:	3a01      	subs	r2, #1
 8007f90:	2300      	movs	r3, #0
 8007f92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f96:	f7ff fe9f 	bl	8007cd8 <__multadd>
 8007f9a:	4607      	mov	r7, r0
 8007f9c:	10ad      	asrs	r5, r5, #2
 8007f9e:	d027      	beq.n	8007ff0 <__pow5mult+0x74>
 8007fa0:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8007fa2:	b944      	cbnz	r4, 8007fb6 <__pow5mult+0x3a>
 8007fa4:	f240 2171 	movw	r1, #625	; 0x271
 8007fa8:	4630      	mov	r0, r6
 8007faa:	f7ff ff29 	bl	8007e00 <__i2b>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	4604      	mov	r4, r0
 8007fb2:	64b0      	str	r0, [r6, #72]	; 0x48
 8007fb4:	6003      	str	r3, [r0, #0]
 8007fb6:	f04f 0900 	mov.w	r9, #0
 8007fba:	07eb      	lsls	r3, r5, #31
 8007fbc:	d50a      	bpl.n	8007fd4 <__pow5mult+0x58>
 8007fbe:	4639      	mov	r1, r7
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f7ff ff32 	bl	8007e2c <__multiply>
 8007fc8:	4680      	mov	r8, r0
 8007fca:	4639      	mov	r1, r7
 8007fcc:	4630      	mov	r0, r6
 8007fce:	f7ff fe7a 	bl	8007cc6 <_Bfree>
 8007fd2:	4647      	mov	r7, r8
 8007fd4:	106d      	asrs	r5, r5, #1
 8007fd6:	d00b      	beq.n	8007ff0 <__pow5mult+0x74>
 8007fd8:	6820      	ldr	r0, [r4, #0]
 8007fda:	b938      	cbnz	r0, 8007fec <__pow5mult+0x70>
 8007fdc:	4622      	mov	r2, r4
 8007fde:	4621      	mov	r1, r4
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f7ff ff23 	bl	8007e2c <__multiply>
 8007fe6:	6020      	str	r0, [r4, #0]
 8007fe8:	f8c0 9000 	str.w	r9, [r0]
 8007fec:	4604      	mov	r4, r0
 8007fee:	e7e4      	b.n	8007fba <__pow5mult+0x3e>
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff6:	bf00      	nop
 8007ff8:	0800b108 	.word	0x0800b108

08007ffc <__lshift>:
 8007ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008000:	460c      	mov	r4, r1
 8008002:	4607      	mov	r7, r0
 8008004:	4691      	mov	r9, r2
 8008006:	6923      	ldr	r3, [r4, #16]
 8008008:	6849      	ldr	r1, [r1, #4]
 800800a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800800e:	68a3      	ldr	r3, [r4, #8]
 8008010:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008014:	f108 0601 	add.w	r6, r8, #1
 8008018:	42b3      	cmp	r3, r6
 800801a:	db0b      	blt.n	8008034 <__lshift+0x38>
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff fe2d 	bl	8007c7c <_Balloc>
 8008022:	4605      	mov	r5, r0
 8008024:	b948      	cbnz	r0, 800803a <__lshift+0x3e>
 8008026:	4602      	mov	r2, r0
 8008028:	f240 11d9 	movw	r1, #473	; 0x1d9
 800802c:	4b29      	ldr	r3, [pc, #164]	; (80080d4 <__lshift+0xd8>)
 800802e:	482a      	ldr	r0, [pc, #168]	; (80080d8 <__lshift+0xdc>)
 8008030:	f002 f928 	bl	800a284 <__assert_func>
 8008034:	3101      	adds	r1, #1
 8008036:	005b      	lsls	r3, r3, #1
 8008038:	e7ee      	b.n	8008018 <__lshift+0x1c>
 800803a:	2300      	movs	r3, #0
 800803c:	f100 0114 	add.w	r1, r0, #20
 8008040:	f100 0210 	add.w	r2, r0, #16
 8008044:	4618      	mov	r0, r3
 8008046:	4553      	cmp	r3, sl
 8008048:	db37      	blt.n	80080ba <__lshift+0xbe>
 800804a:	6920      	ldr	r0, [r4, #16]
 800804c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008050:	f104 0314 	add.w	r3, r4, #20
 8008054:	f019 091f 	ands.w	r9, r9, #31
 8008058:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800805c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008060:	d02f      	beq.n	80080c2 <__lshift+0xc6>
 8008062:	468a      	mov	sl, r1
 8008064:	f04f 0c00 	mov.w	ip, #0
 8008068:	f1c9 0e20 	rsb	lr, r9, #32
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	fa02 f209 	lsl.w	r2, r2, r9
 8008072:	ea42 020c 	orr.w	r2, r2, ip
 8008076:	f84a 2b04 	str.w	r2, [sl], #4
 800807a:	f853 2b04 	ldr.w	r2, [r3], #4
 800807e:	4298      	cmp	r0, r3
 8008080:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008084:	d8f2      	bhi.n	800806c <__lshift+0x70>
 8008086:	1b03      	subs	r3, r0, r4
 8008088:	3b15      	subs	r3, #21
 800808a:	f023 0303 	bic.w	r3, r3, #3
 800808e:	3304      	adds	r3, #4
 8008090:	f104 0215 	add.w	r2, r4, #21
 8008094:	4290      	cmp	r0, r2
 8008096:	bf38      	it	cc
 8008098:	2304      	movcc	r3, #4
 800809a:	f841 c003 	str.w	ip, [r1, r3]
 800809e:	f1bc 0f00 	cmp.w	ip, #0
 80080a2:	d001      	beq.n	80080a8 <__lshift+0xac>
 80080a4:	f108 0602 	add.w	r6, r8, #2
 80080a8:	3e01      	subs	r6, #1
 80080aa:	4638      	mov	r0, r7
 80080ac:	4621      	mov	r1, r4
 80080ae:	612e      	str	r6, [r5, #16]
 80080b0:	f7ff fe09 	bl	8007cc6 <_Bfree>
 80080b4:	4628      	mov	r0, r5
 80080b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80080be:	3301      	adds	r3, #1
 80080c0:	e7c1      	b.n	8008046 <__lshift+0x4a>
 80080c2:	3904      	subs	r1, #4
 80080c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c8:	4298      	cmp	r0, r3
 80080ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80080ce:	d8f9      	bhi.n	80080c4 <__lshift+0xc8>
 80080d0:	e7ea      	b.n	80080a8 <__lshift+0xac>
 80080d2:	bf00      	nop
 80080d4:	0800af4b 	.word	0x0800af4b
 80080d8:	0800afb7 	.word	0x0800afb7

080080dc <__mcmp>:
 80080dc:	4603      	mov	r3, r0
 80080de:	690a      	ldr	r2, [r1, #16]
 80080e0:	6900      	ldr	r0, [r0, #16]
 80080e2:	b530      	push	{r4, r5, lr}
 80080e4:	1a80      	subs	r0, r0, r2
 80080e6:	d10d      	bne.n	8008104 <__mcmp+0x28>
 80080e8:	3314      	adds	r3, #20
 80080ea:	3114      	adds	r1, #20
 80080ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080fc:	4295      	cmp	r5, r2
 80080fe:	d002      	beq.n	8008106 <__mcmp+0x2a>
 8008100:	d304      	bcc.n	800810c <__mcmp+0x30>
 8008102:	2001      	movs	r0, #1
 8008104:	bd30      	pop	{r4, r5, pc}
 8008106:	42a3      	cmp	r3, r4
 8008108:	d3f4      	bcc.n	80080f4 <__mcmp+0x18>
 800810a:	e7fb      	b.n	8008104 <__mcmp+0x28>
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	e7f8      	b.n	8008104 <__mcmp+0x28>
	...

08008114 <__mdiff>:
 8008114:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008118:	460d      	mov	r5, r1
 800811a:	4607      	mov	r7, r0
 800811c:	4611      	mov	r1, r2
 800811e:	4628      	mov	r0, r5
 8008120:	4614      	mov	r4, r2
 8008122:	f7ff ffdb 	bl	80080dc <__mcmp>
 8008126:	1e06      	subs	r6, r0, #0
 8008128:	d111      	bne.n	800814e <__mdiff+0x3a>
 800812a:	4631      	mov	r1, r6
 800812c:	4638      	mov	r0, r7
 800812e:	f7ff fda5 	bl	8007c7c <_Balloc>
 8008132:	4602      	mov	r2, r0
 8008134:	b928      	cbnz	r0, 8008142 <__mdiff+0x2e>
 8008136:	f240 2132 	movw	r1, #562	; 0x232
 800813a:	4b3a      	ldr	r3, [pc, #232]	; (8008224 <__mdiff+0x110>)
 800813c:	483a      	ldr	r0, [pc, #232]	; (8008228 <__mdiff+0x114>)
 800813e:	f002 f8a1 	bl	800a284 <__assert_func>
 8008142:	2301      	movs	r3, #1
 8008144:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008148:	4610      	mov	r0, r2
 800814a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814e:	bfa4      	itt	ge
 8008150:	4623      	movge	r3, r4
 8008152:	462c      	movge	r4, r5
 8008154:	4638      	mov	r0, r7
 8008156:	6861      	ldr	r1, [r4, #4]
 8008158:	bfa6      	itte	ge
 800815a:	461d      	movge	r5, r3
 800815c:	2600      	movge	r6, #0
 800815e:	2601      	movlt	r6, #1
 8008160:	f7ff fd8c 	bl	8007c7c <_Balloc>
 8008164:	4602      	mov	r2, r0
 8008166:	b918      	cbnz	r0, 8008170 <__mdiff+0x5c>
 8008168:	f44f 7110 	mov.w	r1, #576	; 0x240
 800816c:	4b2d      	ldr	r3, [pc, #180]	; (8008224 <__mdiff+0x110>)
 800816e:	e7e5      	b.n	800813c <__mdiff+0x28>
 8008170:	f102 0814 	add.w	r8, r2, #20
 8008174:	46c2      	mov	sl, r8
 8008176:	f04f 0c00 	mov.w	ip, #0
 800817a:	6927      	ldr	r7, [r4, #16]
 800817c:	60c6      	str	r6, [r0, #12]
 800817e:	692e      	ldr	r6, [r5, #16]
 8008180:	f104 0014 	add.w	r0, r4, #20
 8008184:	f105 0914 	add.w	r9, r5, #20
 8008188:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800818c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008190:	3410      	adds	r4, #16
 8008192:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008196:	f859 3b04 	ldr.w	r3, [r9], #4
 800819a:	fa1f f18b 	uxth.w	r1, fp
 800819e:	448c      	add	ip, r1
 80081a0:	b299      	uxth	r1, r3
 80081a2:	0c1b      	lsrs	r3, r3, #16
 80081a4:	ebac 0101 	sub.w	r1, ip, r1
 80081a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80081ac:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80081b0:	b289      	uxth	r1, r1
 80081b2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80081b6:	454e      	cmp	r6, r9
 80081b8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80081bc:	f84a 3b04 	str.w	r3, [sl], #4
 80081c0:	d8e7      	bhi.n	8008192 <__mdiff+0x7e>
 80081c2:	1b73      	subs	r3, r6, r5
 80081c4:	3b15      	subs	r3, #21
 80081c6:	f023 0303 	bic.w	r3, r3, #3
 80081ca:	3515      	adds	r5, #21
 80081cc:	3304      	adds	r3, #4
 80081ce:	42ae      	cmp	r6, r5
 80081d0:	bf38      	it	cc
 80081d2:	2304      	movcc	r3, #4
 80081d4:	4418      	add	r0, r3
 80081d6:	4443      	add	r3, r8
 80081d8:	461e      	mov	r6, r3
 80081da:	4605      	mov	r5, r0
 80081dc:	4575      	cmp	r5, lr
 80081de:	d30e      	bcc.n	80081fe <__mdiff+0xea>
 80081e0:	f10e 0103 	add.w	r1, lr, #3
 80081e4:	1a09      	subs	r1, r1, r0
 80081e6:	f021 0103 	bic.w	r1, r1, #3
 80081ea:	3803      	subs	r0, #3
 80081ec:	4586      	cmp	lr, r0
 80081ee:	bf38      	it	cc
 80081f0:	2100      	movcc	r1, #0
 80081f2:	4419      	add	r1, r3
 80081f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80081f8:	b18b      	cbz	r3, 800821e <__mdiff+0x10a>
 80081fa:	6117      	str	r7, [r2, #16]
 80081fc:	e7a4      	b.n	8008148 <__mdiff+0x34>
 80081fe:	f855 8b04 	ldr.w	r8, [r5], #4
 8008202:	fa1f f188 	uxth.w	r1, r8
 8008206:	4461      	add	r1, ip
 8008208:	140c      	asrs	r4, r1, #16
 800820a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800820e:	b289      	uxth	r1, r1
 8008210:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008214:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008218:	f846 1b04 	str.w	r1, [r6], #4
 800821c:	e7de      	b.n	80081dc <__mdiff+0xc8>
 800821e:	3f01      	subs	r7, #1
 8008220:	e7e8      	b.n	80081f4 <__mdiff+0xe0>
 8008222:	bf00      	nop
 8008224:	0800af4b 	.word	0x0800af4b
 8008228:	0800afb7 	.word	0x0800afb7

0800822c <__d2b>:
 800822c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008230:	2101      	movs	r1, #1
 8008232:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008236:	4690      	mov	r8, r2
 8008238:	461d      	mov	r5, r3
 800823a:	f7ff fd1f 	bl	8007c7c <_Balloc>
 800823e:	4604      	mov	r4, r0
 8008240:	b930      	cbnz	r0, 8008250 <__d2b+0x24>
 8008242:	4602      	mov	r2, r0
 8008244:	f240 310a 	movw	r1, #778	; 0x30a
 8008248:	4b24      	ldr	r3, [pc, #144]	; (80082dc <__d2b+0xb0>)
 800824a:	4825      	ldr	r0, [pc, #148]	; (80082e0 <__d2b+0xb4>)
 800824c:	f002 f81a 	bl	800a284 <__assert_func>
 8008250:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008254:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008258:	bb2d      	cbnz	r5, 80082a6 <__d2b+0x7a>
 800825a:	9301      	str	r3, [sp, #4]
 800825c:	f1b8 0300 	subs.w	r3, r8, #0
 8008260:	d026      	beq.n	80082b0 <__d2b+0x84>
 8008262:	4668      	mov	r0, sp
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	f7ff fd9d 	bl	8007da4 <__lo0bits>
 800826a:	9900      	ldr	r1, [sp, #0]
 800826c:	b1f0      	cbz	r0, 80082ac <__d2b+0x80>
 800826e:	9a01      	ldr	r2, [sp, #4]
 8008270:	f1c0 0320 	rsb	r3, r0, #32
 8008274:	fa02 f303 	lsl.w	r3, r2, r3
 8008278:	430b      	orrs	r3, r1
 800827a:	40c2      	lsrs	r2, r0
 800827c:	6163      	str	r3, [r4, #20]
 800827e:	9201      	str	r2, [sp, #4]
 8008280:	9b01      	ldr	r3, [sp, #4]
 8008282:	2b00      	cmp	r3, #0
 8008284:	bf14      	ite	ne
 8008286:	2102      	movne	r1, #2
 8008288:	2101      	moveq	r1, #1
 800828a:	61a3      	str	r3, [r4, #24]
 800828c:	6121      	str	r1, [r4, #16]
 800828e:	b1c5      	cbz	r5, 80082c2 <__d2b+0x96>
 8008290:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008294:	4405      	add	r5, r0
 8008296:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800829a:	603d      	str	r5, [r7, #0]
 800829c:	6030      	str	r0, [r6, #0]
 800829e:	4620      	mov	r0, r4
 80082a0:	b002      	add	sp, #8
 80082a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082aa:	e7d6      	b.n	800825a <__d2b+0x2e>
 80082ac:	6161      	str	r1, [r4, #20]
 80082ae:	e7e7      	b.n	8008280 <__d2b+0x54>
 80082b0:	a801      	add	r0, sp, #4
 80082b2:	f7ff fd77 	bl	8007da4 <__lo0bits>
 80082b6:	2101      	movs	r1, #1
 80082b8:	9b01      	ldr	r3, [sp, #4]
 80082ba:	6121      	str	r1, [r4, #16]
 80082bc:	6163      	str	r3, [r4, #20]
 80082be:	3020      	adds	r0, #32
 80082c0:	e7e5      	b.n	800828e <__d2b+0x62>
 80082c2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80082c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80082ca:	6038      	str	r0, [r7, #0]
 80082cc:	6918      	ldr	r0, [r3, #16]
 80082ce:	f7ff fd49 	bl	8007d64 <__hi0bits>
 80082d2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80082d6:	6031      	str	r1, [r6, #0]
 80082d8:	e7e1      	b.n	800829e <__d2b+0x72>
 80082da:	bf00      	nop
 80082dc:	0800af4b 	.word	0x0800af4b
 80082e0:	0800afb7 	.word	0x0800afb7

080082e4 <frexp>:
 80082e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e6:	4617      	mov	r7, r2
 80082e8:	2200      	movs	r2, #0
 80082ea:	603a      	str	r2, [r7, #0]
 80082ec:	4a14      	ldr	r2, [pc, #80]	; (8008340 <frexp+0x5c>)
 80082ee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80082f2:	4296      	cmp	r6, r2
 80082f4:	4604      	mov	r4, r0
 80082f6:	460d      	mov	r5, r1
 80082f8:	460b      	mov	r3, r1
 80082fa:	dc1e      	bgt.n	800833a <frexp+0x56>
 80082fc:	4602      	mov	r2, r0
 80082fe:	4332      	orrs	r2, r6
 8008300:	d01b      	beq.n	800833a <frexp+0x56>
 8008302:	4a10      	ldr	r2, [pc, #64]	; (8008344 <frexp+0x60>)
 8008304:	400a      	ands	r2, r1
 8008306:	b952      	cbnz	r2, 800831e <frexp+0x3a>
 8008308:	2200      	movs	r2, #0
 800830a:	4b0f      	ldr	r3, [pc, #60]	; (8008348 <frexp+0x64>)
 800830c:	f7f8 f950 	bl	80005b0 <__aeabi_dmul>
 8008310:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8008314:	4604      	mov	r4, r0
 8008316:	460b      	mov	r3, r1
 8008318:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800831c:	603a      	str	r2, [r7, #0]
 800831e:	683a      	ldr	r2, [r7, #0]
 8008320:	1536      	asrs	r6, r6, #20
 8008322:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008326:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800832a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800832e:	4416      	add	r6, r2
 8008330:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8008334:	603e      	str	r6, [r7, #0]
 8008336:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800833a:	4620      	mov	r0, r4
 800833c:	4629      	mov	r1, r5
 800833e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008340:	7fefffff 	.word	0x7fefffff
 8008344:	7ff00000 	.word	0x7ff00000
 8008348:	43500000 	.word	0x43500000

0800834c <_sbrk_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	2300      	movs	r3, #0
 8008350:	4d05      	ldr	r5, [pc, #20]	; (8008368 <_sbrk_r+0x1c>)
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	602b      	str	r3, [r5, #0]
 8008358:	f7f9 fd54 	bl	8001e04 <_sbrk>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_sbrk_r+0x1a>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_sbrk_r+0x1a>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20000e9c 	.word	0x20000e9c

0800836c <__sread>:
 800836c:	b510      	push	{r4, lr}
 800836e:	460c      	mov	r4, r1
 8008370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008374:	f002 fa6c 	bl	800a850 <_read_r>
 8008378:	2800      	cmp	r0, #0
 800837a:	bfab      	itete	ge
 800837c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800837e:	89a3      	ldrhlt	r3, [r4, #12]
 8008380:	181b      	addge	r3, r3, r0
 8008382:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008386:	bfac      	ite	ge
 8008388:	6523      	strge	r3, [r4, #80]	; 0x50
 800838a:	81a3      	strhlt	r3, [r4, #12]
 800838c:	bd10      	pop	{r4, pc}

0800838e <__swrite>:
 800838e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008392:	461f      	mov	r7, r3
 8008394:	898b      	ldrh	r3, [r1, #12]
 8008396:	4605      	mov	r5, r0
 8008398:	05db      	lsls	r3, r3, #23
 800839a:	460c      	mov	r4, r1
 800839c:	4616      	mov	r6, r2
 800839e:	d505      	bpl.n	80083ac <__swrite+0x1e>
 80083a0:	2302      	movs	r3, #2
 80083a2:	2200      	movs	r2, #0
 80083a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083a8:	f002 fa14 	bl	800a7d4 <_lseek_r>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	4632      	mov	r2, r6
 80083b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	4628      	mov	r0, r5
 80083b8:	463b      	mov	r3, r7
 80083ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083c2:	f001 bf0b 	b.w	800a1dc <_write_r>

080083c6 <__sseek>:
 80083c6:	b510      	push	{r4, lr}
 80083c8:	460c      	mov	r4, r1
 80083ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ce:	f002 fa01 	bl	800a7d4 <_lseek_r>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	bf15      	itete	ne
 80083d8:	6520      	strne	r0, [r4, #80]	; 0x50
 80083da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80083de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80083e2:	81a3      	strheq	r3, [r4, #12]
 80083e4:	bf18      	it	ne
 80083e6:	81a3      	strhne	r3, [r4, #12]
 80083e8:	bd10      	pop	{r4, pc}

080083ea <__sclose>:
 80083ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ee:	f001 bf9d 	b.w	800a32c <_close_r>

080083f2 <strncpy>:
 80083f2:	4603      	mov	r3, r0
 80083f4:	b510      	push	{r4, lr}
 80083f6:	3901      	subs	r1, #1
 80083f8:	b132      	cbz	r2, 8008408 <strncpy+0x16>
 80083fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80083fe:	3a01      	subs	r2, #1
 8008400:	f803 4b01 	strb.w	r4, [r3], #1
 8008404:	2c00      	cmp	r4, #0
 8008406:	d1f7      	bne.n	80083f8 <strncpy+0x6>
 8008408:	2100      	movs	r1, #0
 800840a:	441a      	add	r2, r3
 800840c:	4293      	cmp	r3, r2
 800840e:	d100      	bne.n	8008412 <strncpy+0x20>
 8008410:	bd10      	pop	{r4, pc}
 8008412:	f803 1b01 	strb.w	r1, [r3], #1
 8008416:	e7f9      	b.n	800840c <strncpy+0x1a>

08008418 <_svfprintf_r>:
 8008418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800841c:	b0d3      	sub	sp, #332	; 0x14c
 800841e:	468b      	mov	fp, r1
 8008420:	4692      	mov	sl, r2
 8008422:	461e      	mov	r6, r3
 8008424:	4681      	mov	r9, r0
 8008426:	f7ff f951 	bl	80076cc <_localeconv_r>
 800842a:	6803      	ldr	r3, [r0, #0]
 800842c:	4618      	mov	r0, r3
 800842e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008430:	f7f7 fefa 	bl	8000228 <strlen>
 8008434:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008438:	9012      	str	r0, [sp, #72]	; 0x48
 800843a:	0618      	lsls	r0, r3, #24
 800843c:	d518      	bpl.n	8008470 <_svfprintf_r+0x58>
 800843e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008442:	b9ab      	cbnz	r3, 8008470 <_svfprintf_r+0x58>
 8008444:	2140      	movs	r1, #64	; 0x40
 8008446:	4648      	mov	r0, r9
 8008448:	f7ff f9b4 	bl	80077b4 <_malloc_r>
 800844c:	f8cb 0000 	str.w	r0, [fp]
 8008450:	f8cb 0010 	str.w	r0, [fp, #16]
 8008454:	b948      	cbnz	r0, 800846a <_svfprintf_r+0x52>
 8008456:	230c      	movs	r3, #12
 8008458:	f8c9 3000 	str.w	r3, [r9]
 800845c:	f04f 33ff 	mov.w	r3, #4294967295
 8008460:	930f      	str	r3, [sp, #60]	; 0x3c
 8008462:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8008464:	b053      	add	sp, #332	; 0x14c
 8008466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846a:	2340      	movs	r3, #64	; 0x40
 800846c:	f8cb 3014 	str.w	r3, [fp, #20]
 8008470:	2500      	movs	r5, #0
 8008472:	2200      	movs	r2, #0
 8008474:	2300      	movs	r3, #0
 8008476:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800847a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800847e:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
 8008482:	ac29      	add	r4, sp, #164	; 0xa4
 8008484:	9426      	str	r4, [sp, #152]	; 0x98
 8008486:	9509      	str	r5, [sp, #36]	; 0x24
 8008488:	950d      	str	r5, [sp, #52]	; 0x34
 800848a:	9515      	str	r5, [sp, #84]	; 0x54
 800848c:	9518      	str	r5, [sp, #96]	; 0x60
 800848e:	950f      	str	r5, [sp, #60]	; 0x3c
 8008490:	4653      	mov	r3, sl
 8008492:	461d      	mov	r5, r3
 8008494:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008498:	b10a      	cbz	r2, 800849e <_svfprintf_r+0x86>
 800849a:	2a25      	cmp	r2, #37	; 0x25
 800849c:	d1f9      	bne.n	8008492 <_svfprintf_r+0x7a>
 800849e:	ebb5 070a 	subs.w	r7, r5, sl
 80084a2:	d00d      	beq.n	80084c0 <_svfprintf_r+0xa8>
 80084a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084a6:	e9c4 a700 	strd	sl, r7, [r4]
 80084aa:	443b      	add	r3, r7
 80084ac:	9328      	str	r3, [sp, #160]	; 0xa0
 80084ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084b0:	3301      	adds	r3, #1
 80084b2:	2b07      	cmp	r3, #7
 80084b4:	9327      	str	r3, [sp, #156]	; 0x9c
 80084b6:	dc79      	bgt.n	80085ac <_svfprintf_r+0x194>
 80084b8:	3408      	adds	r4, #8
 80084ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084bc:	443b      	add	r3, r7
 80084be:	930f      	str	r3, [sp, #60]	; 0x3c
 80084c0:	782b      	ldrb	r3, [r5, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	f001 813a 	beq.w	800973c <_svfprintf_r+0x1324>
 80084c8:	2300      	movs	r3, #0
 80084ca:	f04f 32ff 	mov.w	r2, #4294967295
 80084ce:	4698      	mov	r8, r3
 80084d0:	9207      	str	r2, [sp, #28]
 80084d2:	270a      	movs	r7, #10
 80084d4:	222b      	movs	r2, #43	; 0x2b
 80084d6:	3501      	adds	r5, #1
 80084d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80084dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80084de:	462b      	mov	r3, r5
 80084e0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80084e4:	910a      	str	r1, [sp, #40]	; 0x28
 80084e6:	930e      	str	r3, [sp, #56]	; 0x38
 80084e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ea:	3b20      	subs	r3, #32
 80084ec:	2b5a      	cmp	r3, #90	; 0x5a
 80084ee:	f200 85ac 	bhi.w	800904a <_svfprintf_r+0xc32>
 80084f2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80084f6:	007e      	.short	0x007e
 80084f8:	05aa05aa 	.word	0x05aa05aa
 80084fc:	05aa0086 	.word	0x05aa0086
 8008500:	05aa05aa 	.word	0x05aa05aa
 8008504:	05aa0065 	.word	0x05aa0065
 8008508:	008905aa 	.word	0x008905aa
 800850c:	05aa0093 	.word	0x05aa0093
 8008510:	00960090 	.word	0x00960090
 8008514:	00b305aa 	.word	0x00b305aa
 8008518:	00b600b6 	.word	0x00b600b6
 800851c:	00b600b6 	.word	0x00b600b6
 8008520:	00b600b6 	.word	0x00b600b6
 8008524:	00b600b6 	.word	0x00b600b6
 8008528:	05aa00b6 	.word	0x05aa00b6
 800852c:	05aa05aa 	.word	0x05aa05aa
 8008530:	05aa05aa 	.word	0x05aa05aa
 8008534:	05aa05aa 	.word	0x05aa05aa
 8008538:	05aa0125 	.word	0x05aa0125
 800853c:	00f600e3 	.word	0x00f600e3
 8008540:	01250125 	.word	0x01250125
 8008544:	05aa0125 	.word	0x05aa0125
 8008548:	05aa05aa 	.word	0x05aa05aa
 800854c:	00c605aa 	.word	0x00c605aa
 8008550:	05aa05aa 	.word	0x05aa05aa
 8008554:	05aa0482 	.word	0x05aa0482
 8008558:	05aa05aa 	.word	0x05aa05aa
 800855c:	05aa04cd 	.word	0x05aa04cd
 8008560:	05aa04ee 	.word	0x05aa04ee
 8008564:	051005aa 	.word	0x051005aa
 8008568:	05aa05aa 	.word	0x05aa05aa
 800856c:	05aa05aa 	.word	0x05aa05aa
 8008570:	05aa05aa 	.word	0x05aa05aa
 8008574:	05aa05aa 	.word	0x05aa05aa
 8008578:	05aa0125 	.word	0x05aa0125
 800857c:	00f800e3 	.word	0x00f800e3
 8008580:	01250125 	.word	0x01250125
 8008584:	00c90125 	.word	0x00c90125
 8008588:	00dd00f8 	.word	0x00dd00f8
 800858c:	00d605aa 	.word	0x00d605aa
 8008590:	045d05aa 	.word	0x045d05aa
 8008594:	04bb0484 	.word	0x04bb0484
 8008598:	05aa00dd 	.word	0x05aa00dd
 800859c:	007c04cd 	.word	0x007c04cd
 80085a0:	05aa04f0 	.word	0x05aa04f0
 80085a4:	052f05aa 	.word	0x052f05aa
 80085a8:	007c05aa 	.word	0x007c05aa
 80085ac:	4659      	mov	r1, fp
 80085ae:	4648      	mov	r0, r9
 80085b0:	aa26      	add	r2, sp, #152	; 0x98
 80085b2:	f002 fb07 	bl	800abc4 <__ssprint_r>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f040 812f 	bne.w	800881a <_svfprintf_r+0x402>
 80085bc:	ac29      	add	r4, sp, #164	; 0xa4
 80085be:	e77c      	b.n	80084ba <_svfprintf_r+0xa2>
 80085c0:	4648      	mov	r0, r9
 80085c2:	f7ff f883 	bl	80076cc <_localeconv_r>
 80085c6:	6843      	ldr	r3, [r0, #4]
 80085c8:	4618      	mov	r0, r3
 80085ca:	9318      	str	r3, [sp, #96]	; 0x60
 80085cc:	f7f7 fe2c 	bl	8000228 <strlen>
 80085d0:	9015      	str	r0, [sp, #84]	; 0x54
 80085d2:	4648      	mov	r0, r9
 80085d4:	f7ff f87a 	bl	80076cc <_localeconv_r>
 80085d8:	6883      	ldr	r3, [r0, #8]
 80085da:	222b      	movs	r2, #43	; 0x2b
 80085dc:	930d      	str	r3, [sp, #52]	; 0x34
 80085de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085e0:	b12b      	cbz	r3, 80085ee <_svfprintf_r+0x1d6>
 80085e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085e4:	b11b      	cbz	r3, 80085ee <_svfprintf_r+0x1d6>
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	b10b      	cbz	r3, 80085ee <_svfprintf_r+0x1d6>
 80085ea:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80085ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80085f0:	e775      	b.n	80084de <_svfprintf_r+0xc6>
 80085f2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1f9      	bne.n	80085ee <_svfprintf_r+0x1d6>
 80085fa:	2320      	movs	r3, #32
 80085fc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008600:	e7f5      	b.n	80085ee <_svfprintf_r+0x1d6>
 8008602:	f048 0801 	orr.w	r8, r8, #1
 8008606:	e7f2      	b.n	80085ee <_svfprintf_r+0x1d6>
 8008608:	f856 3b04 	ldr.w	r3, [r6], #4
 800860c:	2b00      	cmp	r3, #0
 800860e:	9313      	str	r3, [sp, #76]	; 0x4c
 8008610:	daed      	bge.n	80085ee <_svfprintf_r+0x1d6>
 8008612:	425b      	negs	r3, r3
 8008614:	9313      	str	r3, [sp, #76]	; 0x4c
 8008616:	f048 0804 	orr.w	r8, r8, #4
 800861a:	e7e8      	b.n	80085ee <_svfprintf_r+0x1d6>
 800861c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008620:	e7e5      	b.n	80085ee <_svfprintf_r+0x1d6>
 8008622:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008624:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008628:	2b2a      	cmp	r3, #42	; 0x2a
 800862a:	930a      	str	r3, [sp, #40]	; 0x28
 800862c:	d113      	bne.n	8008656 <_svfprintf_r+0x23e>
 800862e:	f856 0b04 	ldr.w	r0, [r6], #4
 8008632:	950e      	str	r5, [sp, #56]	; 0x38
 8008634:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8008638:	9307      	str	r3, [sp, #28]
 800863a:	e7d8      	b.n	80085ee <_svfprintf_r+0x1d6>
 800863c:	9907      	ldr	r1, [sp, #28]
 800863e:	fb07 3301 	mla	r3, r7, r1, r3
 8008642:	9307      	str	r3, [sp, #28]
 8008644:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008648:	930a      	str	r3, [sp, #40]	; 0x28
 800864a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800864c:	3b30      	subs	r3, #48	; 0x30
 800864e:	2b09      	cmp	r3, #9
 8008650:	d9f4      	bls.n	800863c <_svfprintf_r+0x224>
 8008652:	950e      	str	r5, [sp, #56]	; 0x38
 8008654:	e748      	b.n	80084e8 <_svfprintf_r+0xd0>
 8008656:	2300      	movs	r3, #0
 8008658:	9307      	str	r3, [sp, #28]
 800865a:	e7f6      	b.n	800864a <_svfprintf_r+0x232>
 800865c:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008660:	e7c5      	b.n	80085ee <_svfprintf_r+0x1d6>
 8008662:	2300      	movs	r3, #0
 8008664:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008666:	9313      	str	r3, [sp, #76]	; 0x4c
 8008668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800866a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800866c:	3b30      	subs	r3, #48	; 0x30
 800866e:	fb07 3301 	mla	r3, r7, r1, r3
 8008672:	9313      	str	r3, [sp, #76]	; 0x4c
 8008674:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008678:	930a      	str	r3, [sp, #40]	; 0x28
 800867a:	3b30      	subs	r3, #48	; 0x30
 800867c:	2b09      	cmp	r3, #9
 800867e:	d9f3      	bls.n	8008668 <_svfprintf_r+0x250>
 8008680:	e7e7      	b.n	8008652 <_svfprintf_r+0x23a>
 8008682:	f048 0808 	orr.w	r8, r8, #8
 8008686:	e7b2      	b.n	80085ee <_svfprintf_r+0x1d6>
 8008688:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	2b68      	cmp	r3, #104	; 0x68
 800868e:	bf01      	itttt	eq
 8008690:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8008692:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008696:	3301      	addeq	r3, #1
 8008698:	930e      	streq	r3, [sp, #56]	; 0x38
 800869a:	bf18      	it	ne
 800869c:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80086a0:	e7a5      	b.n	80085ee <_svfprintf_r+0x1d6>
 80086a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	2b6c      	cmp	r3, #108	; 0x6c
 80086a8:	d105      	bne.n	80086b6 <_svfprintf_r+0x29e>
 80086aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086ac:	3301      	adds	r3, #1
 80086ae:	930e      	str	r3, [sp, #56]	; 0x38
 80086b0:	f048 0820 	orr.w	r8, r8, #32
 80086b4:	e79b      	b.n	80085ee <_svfprintf_r+0x1d6>
 80086b6:	f048 0810 	orr.w	r8, r8, #16
 80086ba:	e798      	b.n	80085ee <_svfprintf_r+0x1d6>
 80086bc:	4632      	mov	r2, r6
 80086be:	2000      	movs	r0, #0
 80086c0:	f852 3b04 	ldr.w	r3, [r2], #4
 80086c4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80086c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80086ca:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80086ce:	2301      	movs	r3, #1
 80086d0:	4607      	mov	r7, r0
 80086d2:	4606      	mov	r6, r0
 80086d4:	4605      	mov	r5, r0
 80086d6:	9008      	str	r0, [sp, #32]
 80086d8:	9307      	str	r3, [sp, #28]
 80086da:	900c      	str	r0, [sp, #48]	; 0x30
 80086dc:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 80086e0:	e1b0      	b.n	8008a44 <_svfprintf_r+0x62c>
 80086e2:	f048 0810 	orr.w	r8, r8, #16
 80086e6:	f018 0f20 	tst.w	r8, #32
 80086ea:	d011      	beq.n	8008710 <_svfprintf_r+0x2f8>
 80086ec:	1df3      	adds	r3, r6, #7
 80086ee:	f023 0307 	bic.w	r3, r3, #7
 80086f2:	461a      	mov	r2, r3
 80086f4:	f852 6b08 	ldr.w	r6, [r2], #8
 80086f8:	685f      	ldr	r7, [r3, #4]
 80086fa:	920b      	str	r2, [sp, #44]	; 0x2c
 80086fc:	2f00      	cmp	r7, #0
 80086fe:	da05      	bge.n	800870c <_svfprintf_r+0x2f4>
 8008700:	232d      	movs	r3, #45	; 0x2d
 8008702:	4276      	negs	r6, r6
 8008704:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008708:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800870c:	2301      	movs	r3, #1
 800870e:	e387      	b.n	8008e20 <_svfprintf_r+0xa08>
 8008710:	4633      	mov	r3, r6
 8008712:	f853 7b04 	ldr.w	r7, [r3], #4
 8008716:	f018 0f10 	tst.w	r8, #16
 800871a:	930b      	str	r3, [sp, #44]	; 0x2c
 800871c:	d002      	beq.n	8008724 <_svfprintf_r+0x30c>
 800871e:	463e      	mov	r6, r7
 8008720:	17ff      	asrs	r7, r7, #31
 8008722:	e7eb      	b.n	80086fc <_svfprintf_r+0x2e4>
 8008724:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008728:	d003      	beq.n	8008732 <_svfprintf_r+0x31a>
 800872a:	b23e      	sxth	r6, r7
 800872c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8008730:	e7e4      	b.n	80086fc <_svfprintf_r+0x2e4>
 8008732:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008736:	d0f2      	beq.n	800871e <_svfprintf_r+0x306>
 8008738:	b27e      	sxtb	r6, r7
 800873a:	f347 17c0 	sbfx	r7, r7, #7, #1
 800873e:	e7dd      	b.n	80086fc <_svfprintf_r+0x2e4>
 8008740:	3607      	adds	r6, #7
 8008742:	f026 0307 	bic.w	r3, r6, #7
 8008746:	4619      	mov	r1, r3
 8008748:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800874c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008750:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008754:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008758:	910b      	str	r1, [sp, #44]	; 0x2c
 800875a:	f04f 32ff 	mov.w	r2, #4294967295
 800875e:	4630      	mov	r0, r6
 8008760:	4629      	mov	r1, r5
 8008762:	4b3a      	ldr	r3, [pc, #232]	; (800884c <_svfprintf_r+0x434>)
 8008764:	f7f8 f9be 	bl	8000ae4 <__aeabi_dcmpun>
 8008768:	bb18      	cbnz	r0, 80087b2 <_svfprintf_r+0x39a>
 800876a:	f04f 32ff 	mov.w	r2, #4294967295
 800876e:	4630      	mov	r0, r6
 8008770:	4629      	mov	r1, r5
 8008772:	4b36      	ldr	r3, [pc, #216]	; (800884c <_svfprintf_r+0x434>)
 8008774:	f7f8 f998 	bl	8000aa8 <__aeabi_dcmple>
 8008778:	b9d8      	cbnz	r0, 80087b2 <_svfprintf_r+0x39a>
 800877a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800877e:	2200      	movs	r2, #0
 8008780:	2300      	movs	r3, #0
 8008782:	f7f8 f987 	bl	8000a94 <__aeabi_dcmplt>
 8008786:	b110      	cbz	r0, 800878e <_svfprintf_r+0x376>
 8008788:	232d      	movs	r3, #45	; 0x2d
 800878a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800878e:	4a30      	ldr	r2, [pc, #192]	; (8008850 <_svfprintf_r+0x438>)
 8008790:	4830      	ldr	r0, [pc, #192]	; (8008854 <_svfprintf_r+0x43c>)
 8008792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008794:	2100      	movs	r1, #0
 8008796:	2b47      	cmp	r3, #71	; 0x47
 8008798:	bfd4      	ite	le
 800879a:	4692      	movle	sl, r2
 800879c:	4682      	movgt	sl, r0
 800879e:	2303      	movs	r3, #3
 80087a0:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80087a4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80087a8:	2700      	movs	r7, #0
 80087aa:	463e      	mov	r6, r7
 80087ac:	463b      	mov	r3, r7
 80087ae:	f000 bfff 	b.w	80097b0 <_svfprintf_r+0x1398>
 80087b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087b6:	4610      	mov	r0, r2
 80087b8:	4619      	mov	r1, r3
 80087ba:	f7f8 f993 	bl	8000ae4 <__aeabi_dcmpun>
 80087be:	b148      	cbz	r0, 80087d4 <_svfprintf_r+0x3bc>
 80087c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087c2:	4a25      	ldr	r2, [pc, #148]	; (8008858 <_svfprintf_r+0x440>)
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	bfb8      	it	lt
 80087c8:	232d      	movlt	r3, #45	; 0x2d
 80087ca:	4824      	ldr	r0, [pc, #144]	; (800885c <_svfprintf_r+0x444>)
 80087cc:	bfb8      	it	lt
 80087ce:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80087d2:	e7de      	b.n	8008792 <_svfprintf_r+0x37a>
 80087d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d6:	f023 0320 	bic.w	r3, r3, #32
 80087da:	2b41      	cmp	r3, #65	; 0x41
 80087dc:	930c      	str	r3, [sp, #48]	; 0x30
 80087de:	d125      	bne.n	800882c <_svfprintf_r+0x414>
 80087e0:	2330      	movs	r3, #48	; 0x30
 80087e2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80087e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e8:	f048 0802 	orr.w	r8, r8, #2
 80087ec:	2b61      	cmp	r3, #97	; 0x61
 80087ee:	bf0c      	ite	eq
 80087f0:	2378      	moveq	r3, #120	; 0x78
 80087f2:	2358      	movne	r3, #88	; 0x58
 80087f4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80087f8:	9b07      	ldr	r3, [sp, #28]
 80087fa:	2b63      	cmp	r3, #99	; 0x63
 80087fc:	dd30      	ble.n	8008860 <_svfprintf_r+0x448>
 80087fe:	4648      	mov	r0, r9
 8008800:	1c59      	adds	r1, r3, #1
 8008802:	f7fe ffd7 	bl	80077b4 <_malloc_r>
 8008806:	4682      	mov	sl, r0
 8008808:	2800      	cmp	r0, #0
 800880a:	f040 81f7 	bne.w	8008bfc <_svfprintf_r+0x7e4>
 800880e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008816:	f8ab 300c 	strh.w	r3, [fp, #12]
 800881a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800881e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008822:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008824:	bf18      	it	ne
 8008826:	f04f 33ff 	movne.w	r3, #4294967295
 800882a:	e619      	b.n	8008460 <_svfprintf_r+0x48>
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	3301      	adds	r3, #1
 8008830:	f000 81e6 	beq.w	8008c00 <_svfprintf_r+0x7e8>
 8008834:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008836:	2b47      	cmp	r3, #71	; 0x47
 8008838:	f040 81e5 	bne.w	8008c06 <_svfprintf_r+0x7ee>
 800883c:	9b07      	ldr	r3, [sp, #28]
 800883e:	2b00      	cmp	r3, #0
 8008840:	f040 81e1 	bne.w	8008c06 <_svfprintf_r+0x7ee>
 8008844:	9308      	str	r3, [sp, #32]
 8008846:	2301      	movs	r3, #1
 8008848:	9307      	str	r3, [sp, #28]
 800884a:	e00c      	b.n	8008866 <_svfprintf_r+0x44e>
 800884c:	7fefffff 	.word	0x7fefffff
 8008850:	0800b114 	.word	0x0800b114
 8008854:	0800b118 	.word	0x0800b118
 8008858:	0800b11c 	.word	0x0800b11c
 800885c:	0800b120 	.word	0x0800b120
 8008860:	9008      	str	r0, [sp, #32]
 8008862:	f10d 0ae4 	add.w	sl, sp, #228	; 0xe4
 8008866:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800886a:	9314      	str	r3, [sp, #80]	; 0x50
 800886c:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8008870:	1e1d      	subs	r5, r3, #0
 8008872:	bfae      	itee	ge
 8008874:	2300      	movge	r3, #0
 8008876:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800887a:	232d      	movlt	r3, #45	; 0x2d
 800887c:	931c      	str	r3, [sp, #112]	; 0x70
 800887e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008880:	2b41      	cmp	r3, #65	; 0x41
 8008882:	f040 81d8 	bne.w	8008c36 <_svfprintf_r+0x81e>
 8008886:	4638      	mov	r0, r7
 8008888:	aa20      	add	r2, sp, #128	; 0x80
 800888a:	4629      	mov	r1, r5
 800888c:	f7ff fd2a 	bl	80082e4 <frexp>
 8008890:	2200      	movs	r2, #0
 8008892:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008896:	f7f7 fe8b 	bl	80005b0 <__aeabi_dmul>
 800889a:	2200      	movs	r2, #0
 800889c:	2300      	movs	r3, #0
 800889e:	4606      	mov	r6, r0
 80088a0:	460f      	mov	r7, r1
 80088a2:	f7f8 f8ed 	bl	8000a80 <__aeabi_dcmpeq>
 80088a6:	b108      	cbz	r0, 80088ac <_svfprintf_r+0x494>
 80088a8:	2301      	movs	r3, #1
 80088aa:	9320      	str	r3, [sp, #128]	; 0x80
 80088ac:	4bad      	ldr	r3, [pc, #692]	; (8008b64 <_svfprintf_r+0x74c>)
 80088ae:	4aae      	ldr	r2, [pc, #696]	; (8008b68 <_svfprintf_r+0x750>)
 80088b0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80088b2:	4655      	mov	r5, sl
 80088b4:	2961      	cmp	r1, #97	; 0x61
 80088b6:	bf18      	it	ne
 80088b8:	461a      	movne	r2, r3
 80088ba:	9b07      	ldr	r3, [sp, #28]
 80088bc:	921b      	str	r2, [sp, #108]	; 0x6c
 80088be:	3b01      	subs	r3, #1
 80088c0:	9309      	str	r3, [sp, #36]	; 0x24
 80088c2:	2200      	movs	r2, #0
 80088c4:	4ba9      	ldr	r3, [pc, #676]	; (8008b6c <_svfprintf_r+0x754>)
 80088c6:	4630      	mov	r0, r6
 80088c8:	4639      	mov	r1, r7
 80088ca:	f7f7 fe71 	bl	80005b0 <__aeabi_dmul>
 80088ce:	460f      	mov	r7, r1
 80088d0:	4606      	mov	r6, r0
 80088d2:	f7f8 f91d 	bl	8000b10 <__aeabi_d2iz>
 80088d6:	901d      	str	r0, [sp, #116]	; 0x74
 80088d8:	f7f7 fe00 	bl	80004dc <__aeabi_i2d>
 80088dc:	4602      	mov	r2, r0
 80088de:	460b      	mov	r3, r1
 80088e0:	4630      	mov	r0, r6
 80088e2:	4639      	mov	r1, r7
 80088e4:	f7f7 fcac 	bl	8000240 <__aeabi_dsub>
 80088e8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80088ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80088ec:	4606      	mov	r6, r0
 80088ee:	5c9b      	ldrb	r3, [r3, r2]
 80088f0:	460f      	mov	r7, r1
 80088f2:	f805 3b01 	strb.w	r3, [r5], #1
 80088f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	9316      	str	r3, [sp, #88]	; 0x58
 80088fc:	d007      	beq.n	800890e <_svfprintf_r+0x4f6>
 80088fe:	3b01      	subs	r3, #1
 8008900:	9309      	str	r3, [sp, #36]	; 0x24
 8008902:	2200      	movs	r2, #0
 8008904:	2300      	movs	r3, #0
 8008906:	f7f8 f8bb 	bl	8000a80 <__aeabi_dcmpeq>
 800890a:	2800      	cmp	r0, #0
 800890c:	d0d9      	beq.n	80088c2 <_svfprintf_r+0x4aa>
 800890e:	2200      	movs	r2, #0
 8008910:	4630      	mov	r0, r6
 8008912:	4639      	mov	r1, r7
 8008914:	4b96      	ldr	r3, [pc, #600]	; (8008b70 <_svfprintf_r+0x758>)
 8008916:	f7f8 f8db 	bl	8000ad0 <__aeabi_dcmpgt>
 800891a:	b960      	cbnz	r0, 8008936 <_svfprintf_r+0x51e>
 800891c:	2200      	movs	r2, #0
 800891e:	4630      	mov	r0, r6
 8008920:	4639      	mov	r1, r7
 8008922:	4b93      	ldr	r3, [pc, #588]	; (8008b70 <_svfprintf_r+0x758>)
 8008924:	f7f8 f8ac 	bl	8000a80 <__aeabi_dcmpeq>
 8008928:	2800      	cmp	r0, #0
 800892a:	f000 817f 	beq.w	8008c2c <_svfprintf_r+0x814>
 800892e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008930:	07db      	lsls	r3, r3, #31
 8008932:	f140 817b 	bpl.w	8008c2c <_svfprintf_r+0x814>
 8008936:	2030      	movs	r0, #48	; 0x30
 8008938:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800893a:	9524      	str	r5, [sp, #144]	; 0x90
 800893c:	7bd9      	ldrb	r1, [r3, #15]
 800893e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008940:	1e53      	subs	r3, r2, #1
 8008942:	9324      	str	r3, [sp, #144]	; 0x90
 8008944:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008948:	428b      	cmp	r3, r1
 800894a:	f000 815e 	beq.w	8008c0a <_svfprintf_r+0x7f2>
 800894e:	2b39      	cmp	r3, #57	; 0x39
 8008950:	bf0b      	itete	eq
 8008952:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8008954:	3301      	addne	r3, #1
 8008956:	7a9b      	ldrbeq	r3, [r3, #10]
 8008958:	b2db      	uxtbne	r3, r3
 800895a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800895e:	eba5 030a 	sub.w	r3, r5, sl
 8008962:	9309      	str	r3, [sp, #36]	; 0x24
 8008964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008966:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008968:	2b47      	cmp	r3, #71	; 0x47
 800896a:	f040 81b1 	bne.w	8008cd0 <_svfprintf_r+0x8b8>
 800896e:	1cef      	adds	r7, r5, #3
 8008970:	db03      	blt.n	800897a <_svfprintf_r+0x562>
 8008972:	9b07      	ldr	r3, [sp, #28]
 8008974:	42ab      	cmp	r3, r5
 8008976:	f280 81d6 	bge.w	8008d26 <_svfprintf_r+0x90e>
 800897a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800897c:	3b02      	subs	r3, #2
 800897e:	930a      	str	r3, [sp, #40]	; 0x28
 8008980:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008982:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8008986:	f021 0120 	bic.w	r1, r1, #32
 800898a:	2941      	cmp	r1, #65	; 0x41
 800898c:	bf08      	it	eq
 800898e:	320f      	addeq	r2, #15
 8008990:	f105 33ff 	add.w	r3, r5, #4294967295
 8008994:	bf06      	itte	eq
 8008996:	b2d2      	uxtbeq	r2, r2
 8008998:	2101      	moveq	r1, #1
 800899a:	2100      	movne	r1, #0
 800899c:	2b00      	cmp	r3, #0
 800899e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80089a2:	bfb4      	ite	lt
 80089a4:	222d      	movlt	r2, #45	; 0x2d
 80089a6:	222b      	movge	r2, #43	; 0x2b
 80089a8:	9320      	str	r3, [sp, #128]	; 0x80
 80089aa:	bfb8      	it	lt
 80089ac:	f1c5 0301 	rsblt	r3, r5, #1
 80089b0:	2b09      	cmp	r3, #9
 80089b2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80089b6:	f340 81a4 	ble.w	8008d02 <_svfprintf_r+0x8ea>
 80089ba:	260a      	movs	r6, #10
 80089bc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80089c0:	fb93 f5f6 	sdiv	r5, r3, r6
 80089c4:	4611      	mov	r1, r2
 80089c6:	fb06 3015 	mls	r0, r6, r5, r3
 80089ca:	3030      	adds	r0, #48	; 0x30
 80089cc:	f801 0c01 	strb.w	r0, [r1, #-1]
 80089d0:	4618      	mov	r0, r3
 80089d2:	2863      	cmp	r0, #99	; 0x63
 80089d4:	462b      	mov	r3, r5
 80089d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80089da:	dcf1      	bgt.n	80089c0 <_svfprintf_r+0x5a8>
 80089dc:	3330      	adds	r3, #48	; 0x30
 80089de:	1e88      	subs	r0, r1, #2
 80089e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089e4:	4603      	mov	r3, r0
 80089e6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80089ea:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80089ee:	42ab      	cmp	r3, r5
 80089f0:	f0c0 8182 	bcc.w	8008cf8 <_svfprintf_r+0x8e0>
 80089f4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80089f8:	1a52      	subs	r2, r2, r1
 80089fa:	42a8      	cmp	r0, r5
 80089fc:	bf88      	it	hi
 80089fe:	2200      	movhi	r2, #0
 8008a00:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008a04:	441a      	add	r2, r3
 8008a06:	ab22      	add	r3, sp, #136	; 0x88
 8008a08:	1ad3      	subs	r3, r2, r3
 8008a0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a0c:	9319      	str	r3, [sp, #100]	; 0x64
 8008a0e:	2a01      	cmp	r2, #1
 8008a10:	4413      	add	r3, r2
 8008a12:	9307      	str	r3, [sp, #28]
 8008a14:	dc02      	bgt.n	8008a1c <_svfprintf_r+0x604>
 8008a16:	f018 0f01 	tst.w	r8, #1
 8008a1a:	d003      	beq.n	8008a24 <_svfprintf_r+0x60c>
 8008a1c:	9b07      	ldr	r3, [sp, #28]
 8008a1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a20:	4413      	add	r3, r2
 8008a22:	9307      	str	r3, [sp, #28]
 8008a24:	2600      	movs	r6, #0
 8008a26:	4635      	mov	r5, r6
 8008a28:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a30:	9314      	str	r3, [sp, #80]	; 0x50
 8008a32:	960c      	str	r6, [sp, #48]	; 0x30
 8008a34:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008a36:	b113      	cbz	r3, 8008a3e <_svfprintf_r+0x626>
 8008a38:	232d      	movs	r3, #45	; 0x2d
 8008a3a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008a3e:	2700      	movs	r7, #0
 8008a40:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008a44:	9b07      	ldr	r3, [sp, #28]
 8008a46:	42bb      	cmp	r3, r7
 8008a48:	bfb8      	it	lt
 8008a4a:	463b      	movlt	r3, r7
 8008a4c:	9314      	str	r3, [sp, #80]	; 0x50
 8008a4e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008a52:	b113      	cbz	r3, 8008a5a <_svfprintf_r+0x642>
 8008a54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a56:	3301      	adds	r3, #1
 8008a58:	9314      	str	r3, [sp, #80]	; 0x50
 8008a5a:	f018 0302 	ands.w	r3, r8, #2
 8008a5e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008a60:	bf1e      	ittt	ne
 8008a62:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8008a64:	3302      	addne	r3, #2
 8008a66:	9314      	strne	r3, [sp, #80]	; 0x50
 8008a68:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8008a6c:	931c      	str	r3, [sp, #112]	; 0x70
 8008a6e:	d121      	bne.n	8008ab4 <_svfprintf_r+0x69c>
 8008a70:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008a74:	1a9b      	subs	r3, r3, r2
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	9316      	str	r3, [sp, #88]	; 0x58
 8008a7a:	dd1b      	ble.n	8008ab4 <_svfprintf_r+0x69c>
 8008a7c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008a80:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008a82:	3201      	adds	r2, #1
 8008a84:	2810      	cmp	r0, #16
 8008a86:	483b      	ldr	r0, [pc, #236]	; (8008b74 <_svfprintf_r+0x75c>)
 8008a88:	f104 0108 	add.w	r1, r4, #8
 8008a8c:	6020      	str	r0, [r4, #0]
 8008a8e:	f300 82eb 	bgt.w	8009068 <_svfprintf_r+0xc50>
 8008a92:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008a94:	2a07      	cmp	r2, #7
 8008a96:	4403      	add	r3, r0
 8008a98:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008a9c:	6060      	str	r0, [r4, #4]
 8008a9e:	f340 82f8 	ble.w	8009092 <_svfprintf_r+0xc7a>
 8008aa2:	4659      	mov	r1, fp
 8008aa4:	4648      	mov	r0, r9
 8008aa6:	aa26      	add	r2, sp, #152	; 0x98
 8008aa8:	f002 f88c 	bl	800abc4 <__ssprint_r>
 8008aac:	2800      	cmp	r0, #0
 8008aae:	f040 8623 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8008ab2:	ac29      	add	r4, sp, #164	; 0xa4
 8008ab4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008ab8:	b173      	cbz	r3, 8008ad8 <_svfprintf_r+0x6c0>
 8008aba:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008abe:	6023      	str	r3, [r4, #0]
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	6063      	str	r3, [r4, #4]
 8008ac4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	9328      	str	r3, [sp, #160]	; 0xa0
 8008aca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008acc:	3301      	adds	r3, #1
 8008ace:	2b07      	cmp	r3, #7
 8008ad0:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ad2:	f300 82e0 	bgt.w	8009096 <_svfprintf_r+0xc7e>
 8008ad6:	3408      	adds	r4, #8
 8008ad8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ada:	b16b      	cbz	r3, 8008af8 <_svfprintf_r+0x6e0>
 8008adc:	ab1f      	add	r3, sp, #124	; 0x7c
 8008ade:	6023      	str	r3, [r4, #0]
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	6063      	str	r3, [r4, #4]
 8008ae4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ae6:	3302      	adds	r3, #2
 8008ae8:	9328      	str	r3, [sp, #160]	; 0xa0
 8008aea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008aec:	3301      	adds	r3, #1
 8008aee:	2b07      	cmp	r3, #7
 8008af0:	9327      	str	r3, [sp, #156]	; 0x9c
 8008af2:	f300 82da 	bgt.w	80090aa <_svfprintf_r+0xc92>
 8008af6:	3408      	adds	r4, #8
 8008af8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008afa:	2b80      	cmp	r3, #128	; 0x80
 8008afc:	d121      	bne.n	8008b42 <_svfprintf_r+0x72a>
 8008afe:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008b02:	1a9b      	subs	r3, r3, r2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	9316      	str	r3, [sp, #88]	; 0x58
 8008b08:	dd1b      	ble.n	8008b42 <_svfprintf_r+0x72a>
 8008b0a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008b0e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008b10:	3201      	adds	r2, #1
 8008b12:	2810      	cmp	r0, #16
 8008b14:	4818      	ldr	r0, [pc, #96]	; (8008b78 <_svfprintf_r+0x760>)
 8008b16:	f104 0108 	add.w	r1, r4, #8
 8008b1a:	6020      	str	r0, [r4, #0]
 8008b1c:	f300 82cf 	bgt.w	80090be <_svfprintf_r+0xca6>
 8008b20:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008b22:	2a07      	cmp	r2, #7
 8008b24:	4403      	add	r3, r0
 8008b26:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008b2a:	6060      	str	r0, [r4, #4]
 8008b2c:	f340 82dc 	ble.w	80090e8 <_svfprintf_r+0xcd0>
 8008b30:	4659      	mov	r1, fp
 8008b32:	4648      	mov	r0, r9
 8008b34:	aa26      	add	r2, sp, #152	; 0x98
 8008b36:	f002 f845 	bl	800abc4 <__ssprint_r>
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	f040 85dc 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8008b40:	ac29      	add	r4, sp, #164	; 0xa4
 8008b42:	9b07      	ldr	r3, [sp, #28]
 8008b44:	1aff      	subs	r7, r7, r3
 8008b46:	2f00      	cmp	r7, #0
 8008b48:	dd28      	ble.n	8008b9c <_svfprintf_r+0x784>
 8008b4a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b4e:	480a      	ldr	r0, [pc, #40]	; (8008b78 <_svfprintf_r+0x760>)
 8008b50:	2f10      	cmp	r7, #16
 8008b52:	f103 0301 	add.w	r3, r3, #1
 8008b56:	f104 0108 	add.w	r1, r4, #8
 8008b5a:	6020      	str	r0, [r4, #0]
 8008b5c:	f300 82c6 	bgt.w	80090ec <_svfprintf_r+0xcd4>
 8008b60:	e00c      	b.n	8008b7c <_svfprintf_r+0x764>
 8008b62:	bf00      	nop
 8008b64:	0800b135 	.word	0x0800b135
 8008b68:	0800b124 	.word	0x0800b124
 8008b6c:	40300000 	.word	0x40300000
 8008b70:	3fe00000 	.word	0x3fe00000
 8008b74:	0800b146 	.word	0x0800b146
 8008b78:	0800b156 	.word	0x0800b156
 8008b7c:	6067      	str	r7, [r4, #4]
 8008b7e:	2b07      	cmp	r3, #7
 8008b80:	4417      	add	r7, r2
 8008b82:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008b86:	f340 82c4 	ble.w	8009112 <_svfprintf_r+0xcfa>
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	4648      	mov	r0, r9
 8008b8e:	aa26      	add	r2, sp, #152	; 0x98
 8008b90:	f002 f818 	bl	800abc4 <__ssprint_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 85af 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8008b9a:	ac29      	add	r4, sp, #164	; 0xa4
 8008b9c:	f418 7f80 	tst.w	r8, #256	; 0x100
 8008ba0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8008ba2:	f040 82bd 	bne.w	8009120 <_svfprintf_r+0xd08>
 8008ba6:	9b07      	ldr	r3, [sp, #28]
 8008ba8:	f8c4 a000 	str.w	sl, [r4]
 8008bac:	441f      	add	r7, r3
 8008bae:	6063      	str	r3, [r4, #4]
 8008bb0:	9728      	str	r7, [sp, #160]	; 0xa0
 8008bb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	2b07      	cmp	r3, #7
 8008bb8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bba:	f300 82f6 	bgt.w	80091aa <_svfprintf_r+0xd92>
 8008bbe:	3408      	adds	r4, #8
 8008bc0:	f018 0f04 	tst.w	r8, #4
 8008bc4:	f040 857a 	bne.w	80096bc <_svfprintf_r+0x12a4>
 8008bc8:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 8008bcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bce:	428a      	cmp	r2, r1
 8008bd0:	bfac      	ite	ge
 8008bd2:	189b      	addge	r3, r3, r2
 8008bd4:	185b      	addlt	r3, r3, r1
 8008bd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bd8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bda:	b13b      	cbz	r3, 8008bec <_svfprintf_r+0x7d4>
 8008bdc:	4659      	mov	r1, fp
 8008bde:	4648      	mov	r0, r9
 8008be0:	aa26      	add	r2, sp, #152	; 0x98
 8008be2:	f001 ffef 	bl	800abc4 <__ssprint_r>
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f040 8586 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8008bec:	2300      	movs	r3, #0
 8008bee:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bf0:	9b08      	ldr	r3, [sp, #32]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f040 859c 	bne.w	8009730 <_svfprintf_r+0x1318>
 8008bf8:	ac29      	add	r4, sp, #164	; 0xa4
 8008bfa:	e0e4      	b.n	8008dc6 <_svfprintf_r+0x9ae>
 8008bfc:	9008      	str	r0, [sp, #32]
 8008bfe:	e632      	b.n	8008866 <_svfprintf_r+0x44e>
 8008c00:	2306      	movs	r3, #6
 8008c02:	9008      	str	r0, [sp, #32]
 8008c04:	e620      	b.n	8008848 <_svfprintf_r+0x430>
 8008c06:	9008      	str	r0, [sp, #32]
 8008c08:	e62d      	b.n	8008866 <_svfprintf_r+0x44e>
 8008c0a:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008c0e:	e696      	b.n	800893e <_svfprintf_r+0x526>
 8008c10:	f803 0b01 	strb.w	r0, [r3], #1
 8008c14:	1aca      	subs	r2, r1, r3
 8008c16:	2a00      	cmp	r2, #0
 8008c18:	dafa      	bge.n	8008c10 <_svfprintf_r+0x7f8>
 8008c1a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008c1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c1e:	3201      	adds	r2, #1
 8008c20:	f103 0301 	add.w	r3, r3, #1
 8008c24:	bfb8      	it	lt
 8008c26:	2300      	movlt	r3, #0
 8008c28:	441d      	add	r5, r3
 8008c2a:	e698      	b.n	800895e <_svfprintf_r+0x546>
 8008c2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008c2e:	462b      	mov	r3, r5
 8008c30:	2030      	movs	r0, #48	; 0x30
 8008c32:	18a9      	adds	r1, r5, r2
 8008c34:	e7ee      	b.n	8008c14 <_svfprintf_r+0x7fc>
 8008c36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c38:	2b46      	cmp	r3, #70	; 0x46
 8008c3a:	d005      	beq.n	8008c48 <_svfprintf_r+0x830>
 8008c3c:	2b45      	cmp	r3, #69	; 0x45
 8008c3e:	d11b      	bne.n	8008c78 <_svfprintf_r+0x860>
 8008c40:	9b07      	ldr	r3, [sp, #28]
 8008c42:	1c5e      	adds	r6, r3, #1
 8008c44:	2302      	movs	r3, #2
 8008c46:	e001      	b.n	8008c4c <_svfprintf_r+0x834>
 8008c48:	2303      	movs	r3, #3
 8008c4a:	9e07      	ldr	r6, [sp, #28]
 8008c4c:	aa24      	add	r2, sp, #144	; 0x90
 8008c4e:	9204      	str	r2, [sp, #16]
 8008c50:	aa21      	add	r2, sp, #132	; 0x84
 8008c52:	9203      	str	r2, [sp, #12]
 8008c54:	aa20      	add	r2, sp, #128	; 0x80
 8008c56:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	463a      	mov	r2, r7
 8008c5e:	462b      	mov	r3, r5
 8008c60:	4648      	mov	r0, r9
 8008c62:	f7fd fd19 	bl	8006698 <_dtoa_r>
 8008c66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c68:	4682      	mov	sl, r0
 8008c6a:	2b47      	cmp	r3, #71	; 0x47
 8008c6c:	d106      	bne.n	8008c7c <_svfprintf_r+0x864>
 8008c6e:	f018 0f01 	tst.w	r8, #1
 8008c72:	d103      	bne.n	8008c7c <_svfprintf_r+0x864>
 8008c74:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008c76:	e672      	b.n	800895e <_svfprintf_r+0x546>
 8008c78:	9e07      	ldr	r6, [sp, #28]
 8008c7a:	e7e3      	b.n	8008c44 <_svfprintf_r+0x82c>
 8008c7c:	eb0a 0306 	add.w	r3, sl, r6
 8008c80:	9309      	str	r3, [sp, #36]	; 0x24
 8008c82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c84:	2b46      	cmp	r3, #70	; 0x46
 8008c86:	d111      	bne.n	8008cac <_svfprintf_r+0x894>
 8008c88:	f89a 3000 	ldrb.w	r3, [sl]
 8008c8c:	2b30      	cmp	r3, #48	; 0x30
 8008c8e:	d109      	bne.n	8008ca4 <_svfprintf_r+0x88c>
 8008c90:	2200      	movs	r2, #0
 8008c92:	2300      	movs	r3, #0
 8008c94:	4638      	mov	r0, r7
 8008c96:	4629      	mov	r1, r5
 8008c98:	f7f7 fef2 	bl	8000a80 <__aeabi_dcmpeq>
 8008c9c:	b910      	cbnz	r0, 8008ca4 <_svfprintf_r+0x88c>
 8008c9e:	f1c6 0601 	rsb	r6, r6, #1
 8008ca2:	9620      	str	r6, [sp, #128]	; 0x80
 8008ca4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ca6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ca8:	441a      	add	r2, r3
 8008caa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cac:	2200      	movs	r2, #0
 8008cae:	2300      	movs	r3, #0
 8008cb0:	4638      	mov	r0, r7
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f7 fee4 	bl	8000a80 <__aeabi_dcmpeq>
 8008cb8:	b108      	cbz	r0, 8008cbe <_svfprintf_r+0x8a6>
 8008cba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cbc:	9324      	str	r3, [sp, #144]	; 0x90
 8008cbe:	2230      	movs	r2, #48	; 0x30
 8008cc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008cc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008cc4:	4299      	cmp	r1, r3
 8008cc6:	d9d5      	bls.n	8008c74 <_svfprintf_r+0x85c>
 8008cc8:	1c59      	adds	r1, r3, #1
 8008cca:	9124      	str	r1, [sp, #144]	; 0x90
 8008ccc:	701a      	strb	r2, [r3, #0]
 8008cce:	e7f7      	b.n	8008cc0 <_svfprintf_r+0x8a8>
 8008cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cd2:	2b46      	cmp	r3, #70	; 0x46
 8008cd4:	f47f ae54 	bne.w	8008980 <_svfprintf_r+0x568>
 8008cd8:	9a07      	ldr	r2, [sp, #28]
 8008cda:	f008 0301 	and.w	r3, r8, #1
 8008cde:	2d00      	cmp	r5, #0
 8008ce0:	ea43 0302 	orr.w	r3, r3, r2
 8008ce4:	dd1a      	ble.n	8008d1c <_svfprintf_r+0x904>
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d034      	beq.n	8008d54 <_svfprintf_r+0x93c>
 8008cea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cec:	18eb      	adds	r3, r5, r3
 8008cee:	441a      	add	r2, r3
 8008cf0:	9207      	str	r2, [sp, #28]
 8008cf2:	2366      	movs	r3, #102	; 0x66
 8008cf4:	930a      	str	r3, [sp, #40]	; 0x28
 8008cf6:	e033      	b.n	8008d60 <_svfprintf_r+0x948>
 8008cf8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008cfc:	f802 6b01 	strb.w	r6, [r2], #1
 8008d00:	e675      	b.n	80089ee <_svfprintf_r+0x5d6>
 8008d02:	b941      	cbnz	r1, 8008d16 <_svfprintf_r+0x8fe>
 8008d04:	2230      	movs	r2, #48	; 0x30
 8008d06:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008d0a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8008d0e:	3330      	adds	r3, #48	; 0x30
 8008d10:	f802 3b01 	strb.w	r3, [r2], #1
 8008d14:	e677      	b.n	8008a06 <_svfprintf_r+0x5ee>
 8008d16:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008d1a:	e7f8      	b.n	8008d0e <_svfprintf_r+0x8f6>
 8008d1c:	b1e3      	cbz	r3, 8008d58 <_svfprintf_r+0x940>
 8008d1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d20:	9a07      	ldr	r2, [sp, #28]
 8008d22:	3301      	adds	r3, #1
 8008d24:	e7e3      	b.n	8008cee <_svfprintf_r+0x8d6>
 8008d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d28:	429d      	cmp	r5, r3
 8008d2a:	db07      	blt.n	8008d3c <_svfprintf_r+0x924>
 8008d2c:	f018 0f01 	tst.w	r8, #1
 8008d30:	d02b      	beq.n	8008d8a <_svfprintf_r+0x972>
 8008d32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d34:	18eb      	adds	r3, r5, r3
 8008d36:	9307      	str	r3, [sp, #28]
 8008d38:	2367      	movs	r3, #103	; 0x67
 8008d3a:	e7db      	b.n	8008cf4 <_svfprintf_r+0x8dc>
 8008d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d40:	2d00      	cmp	r5, #0
 8008d42:	4413      	add	r3, r2
 8008d44:	9307      	str	r3, [sp, #28]
 8008d46:	dcf7      	bgt.n	8008d38 <_svfprintf_r+0x920>
 8008d48:	9a07      	ldr	r2, [sp, #28]
 8008d4a:	f1c5 0301 	rsb	r3, r5, #1
 8008d4e:	441a      	add	r2, r3
 8008d50:	9207      	str	r2, [sp, #28]
 8008d52:	e7f1      	b.n	8008d38 <_svfprintf_r+0x920>
 8008d54:	9507      	str	r5, [sp, #28]
 8008d56:	e7cc      	b.n	8008cf2 <_svfprintf_r+0x8da>
 8008d58:	2366      	movs	r3, #102	; 0x66
 8008d5a:	930a      	str	r3, [sp, #40]	; 0x28
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	9307      	str	r3, [sp, #28]
 8008d60:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008d64:	930c      	str	r3, [sp, #48]	; 0x30
 8008d66:	d021      	beq.n	8008dac <_svfprintf_r+0x994>
 8008d68:	2600      	movs	r6, #0
 8008d6a:	2d00      	cmp	r5, #0
 8008d6c:	960c      	str	r6, [sp, #48]	; 0x30
 8008d6e:	f77f ae61 	ble.w	8008a34 <_svfprintf_r+0x61c>
 8008d72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	2bff      	cmp	r3, #255	; 0xff
 8008d78:	d109      	bne.n	8008d8e <_svfprintf_r+0x976>
 8008d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d7c:	9a07      	ldr	r2, [sp, #28]
 8008d7e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008d80:	4433      	add	r3, r6
 8008d82:	fb01 2303 	mla	r3, r1, r3, r2
 8008d86:	9307      	str	r3, [sp, #28]
 8008d88:	e654      	b.n	8008a34 <_svfprintf_r+0x61c>
 8008d8a:	9507      	str	r5, [sp, #28]
 8008d8c:	e7d4      	b.n	8008d38 <_svfprintf_r+0x920>
 8008d8e:	42ab      	cmp	r3, r5
 8008d90:	daf3      	bge.n	8008d7a <_svfprintf_r+0x962>
 8008d92:	1aed      	subs	r5, r5, r3
 8008d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d96:	785b      	ldrb	r3, [r3, #1]
 8008d98:	b133      	cbz	r3, 8008da8 <_svfprintf_r+0x990>
 8008d9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d9c:	3301      	adds	r3, #1
 8008d9e:	930c      	str	r3, [sp, #48]	; 0x30
 8008da0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008da2:	3301      	adds	r3, #1
 8008da4:	930d      	str	r3, [sp, #52]	; 0x34
 8008da6:	e7e4      	b.n	8008d72 <_svfprintf_r+0x95a>
 8008da8:	3601      	adds	r6, #1
 8008daa:	e7e2      	b.n	8008d72 <_svfprintf_r+0x95a>
 8008dac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008dae:	e641      	b.n	8008a34 <_svfprintf_r+0x61c>
 8008db0:	1d33      	adds	r3, r6, #4
 8008db2:	f018 0f20 	tst.w	r8, #32
 8008db6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008db8:	d00a      	beq.n	8008dd0 <_svfprintf_r+0x9b8>
 8008dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008dbc:	6833      	ldr	r3, [r6, #0]
 8008dbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008dc0:	17d2      	asrs	r2, r2, #31
 8008dc2:	e9c3 1200 	strd	r1, r2, [r3]
 8008dc6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008dc8:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8008dcc:	f7ff bb60 	b.w	8008490 <_svfprintf_r+0x78>
 8008dd0:	f018 0f10 	tst.w	r8, #16
 8008dd4:	d003      	beq.n	8008dde <_svfprintf_r+0x9c6>
 8008dd6:	6833      	ldr	r3, [r6, #0]
 8008dd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008dda:	601a      	str	r2, [r3, #0]
 8008ddc:	e7f3      	b.n	8008dc6 <_svfprintf_r+0x9ae>
 8008dde:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008de2:	d003      	beq.n	8008dec <_svfprintf_r+0x9d4>
 8008de4:	6833      	ldr	r3, [r6, #0]
 8008de6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008de8:	801a      	strh	r2, [r3, #0]
 8008dea:	e7ec      	b.n	8008dc6 <_svfprintf_r+0x9ae>
 8008dec:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008df0:	d0f1      	beq.n	8008dd6 <_svfprintf_r+0x9be>
 8008df2:	6833      	ldr	r3, [r6, #0]
 8008df4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008df6:	701a      	strb	r2, [r3, #0]
 8008df8:	e7e5      	b.n	8008dc6 <_svfprintf_r+0x9ae>
 8008dfa:	f048 0810 	orr.w	r8, r8, #16
 8008dfe:	f018 0320 	ands.w	r3, r8, #32
 8008e02:	d020      	beq.n	8008e46 <_svfprintf_r+0xa2e>
 8008e04:	1df3      	adds	r3, r6, #7
 8008e06:	f023 0307 	bic.w	r3, r3, #7
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f852 6b08 	ldr.w	r6, [r2], #8
 8008e10:	685f      	ldr	r7, [r3, #4]
 8008e12:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e14:	2300      	movs	r3, #0
 8008e16:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008e20:	9a07      	ldr	r2, [sp, #28]
 8008e22:	3201      	adds	r2, #1
 8008e24:	f000 8495 	beq.w	8009752 <_svfprintf_r+0x133a>
 8008e28:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8008e2c:	9208      	str	r2, [sp, #32]
 8008e2e:	ea56 0207 	orrs.w	r2, r6, r7
 8008e32:	f040 8494 	bne.w	800975e <_svfprintf_r+0x1346>
 8008e36:	9a07      	ldr	r2, [sp, #28]
 8008e38:	2a00      	cmp	r2, #0
 8008e3a:	f000 80fb 	beq.w	8009034 <_svfprintf_r+0xc1c>
 8008e3e:	2b01      	cmp	r3, #1
 8008e40:	f040 8490 	bne.w	8009764 <_svfprintf_r+0x134c>
 8008e44:	e09f      	b.n	8008f86 <_svfprintf_r+0xb6e>
 8008e46:	4632      	mov	r2, r6
 8008e48:	f852 6b04 	ldr.w	r6, [r2], #4
 8008e4c:	f018 0710 	ands.w	r7, r8, #16
 8008e50:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e52:	d001      	beq.n	8008e58 <_svfprintf_r+0xa40>
 8008e54:	461f      	mov	r7, r3
 8008e56:	e7dd      	b.n	8008e14 <_svfprintf_r+0x9fc>
 8008e58:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008e5c:	d001      	beq.n	8008e62 <_svfprintf_r+0xa4a>
 8008e5e:	b2b6      	uxth	r6, r6
 8008e60:	e7d8      	b.n	8008e14 <_svfprintf_r+0x9fc>
 8008e62:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008e66:	d0d5      	beq.n	8008e14 <_svfprintf_r+0x9fc>
 8008e68:	b2f6      	uxtb	r6, r6
 8008e6a:	e7f3      	b.n	8008e54 <_svfprintf_r+0xa3c>
 8008e6c:	4633      	mov	r3, r6
 8008e6e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008e72:	2278      	movs	r2, #120	; 0x78
 8008e74:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e76:	2330      	movs	r3, #48	; 0x30
 8008e78:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008e7c:	4ba6      	ldr	r3, [pc, #664]	; (8009118 <_svfprintf_r+0xd00>)
 8008e7e:	2700      	movs	r7, #0
 8008e80:	931a      	str	r3, [sp, #104]	; 0x68
 8008e82:	f048 0802 	orr.w	r8, r8, #2
 8008e86:	2302      	movs	r3, #2
 8008e88:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
 8008e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8008e8e:	e7c4      	b.n	8008e1a <_svfprintf_r+0xa02>
 8008e90:	4633      	mov	r3, r6
 8008e92:	2500      	movs	r5, #0
 8008e94:	f853 ab04 	ldr.w	sl, [r3], #4
 8008e98:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008e9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e9e:	9b07      	ldr	r3, [sp, #28]
 8008ea0:	1c58      	adds	r0, r3, #1
 8008ea2:	d010      	beq.n	8008ec6 <_svfprintf_r+0xaae>
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	4650      	mov	r0, sl
 8008eaa:	f7fe febf 	bl	8007c2c <memchr>
 8008eae:	9008      	str	r0, [sp, #32]
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	f000 80d6 	beq.w	8009062 <_svfprintf_r+0xc4a>
 8008eb6:	eba0 030a 	sub.w	r3, r0, sl
 8008eba:	462f      	mov	r7, r5
 8008ebc:	462e      	mov	r6, r5
 8008ebe:	e9cd 3507 	strd	r3, r5, [sp, #28]
 8008ec2:	950c      	str	r5, [sp, #48]	; 0x30
 8008ec4:	e5be      	b.n	8008a44 <_svfprintf_r+0x62c>
 8008ec6:	4650      	mov	r0, sl
 8008ec8:	f7f7 f9ae 	bl	8000228 <strlen>
 8008ecc:	e9cd 0507 	strd	r0, r5, [sp, #28]
 8008ed0:	e46a      	b.n	80087a8 <_svfprintf_r+0x390>
 8008ed2:	f048 0810 	orr.w	r8, r8, #16
 8008ed6:	f018 0320 	ands.w	r3, r8, #32
 8008eda:	d009      	beq.n	8008ef0 <_svfprintf_r+0xad8>
 8008edc:	1df3      	adds	r3, r6, #7
 8008ede:	f023 0307 	bic.w	r3, r3, #7
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f852 6b08 	ldr.w	r6, [r2], #8
 8008ee8:	685f      	ldr	r7, [r3, #4]
 8008eea:	920b      	str	r2, [sp, #44]	; 0x2c
 8008eec:	2301      	movs	r3, #1
 8008eee:	e794      	b.n	8008e1a <_svfprintf_r+0xa02>
 8008ef0:	4632      	mov	r2, r6
 8008ef2:	f852 6b04 	ldr.w	r6, [r2], #4
 8008ef6:	f018 0710 	ands.w	r7, r8, #16
 8008efa:	920b      	str	r2, [sp, #44]	; 0x2c
 8008efc:	d001      	beq.n	8008f02 <_svfprintf_r+0xaea>
 8008efe:	461f      	mov	r7, r3
 8008f00:	e7f4      	b.n	8008eec <_svfprintf_r+0xad4>
 8008f02:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008f06:	d001      	beq.n	8008f0c <_svfprintf_r+0xaf4>
 8008f08:	b2b6      	uxth	r6, r6
 8008f0a:	e7ef      	b.n	8008eec <_svfprintf_r+0xad4>
 8008f0c:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008f10:	d0ec      	beq.n	8008eec <_svfprintf_r+0xad4>
 8008f12:	b2f6      	uxtb	r6, r6
 8008f14:	e7f3      	b.n	8008efe <_svfprintf_r+0xae6>
 8008f16:	4b81      	ldr	r3, [pc, #516]	; (800911c <_svfprintf_r+0xd04>)
 8008f18:	931a      	str	r3, [sp, #104]	; 0x68
 8008f1a:	f018 0320 	ands.w	r3, r8, #32
 8008f1e:	d01b      	beq.n	8008f58 <_svfprintf_r+0xb40>
 8008f20:	1df3      	adds	r3, r6, #7
 8008f22:	f023 0307 	bic.w	r3, r3, #7
 8008f26:	461a      	mov	r2, r3
 8008f28:	f852 6b08 	ldr.w	r6, [r2], #8
 8008f2c:	685f      	ldr	r7, [r3, #4]
 8008f2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f30:	f018 0f01 	tst.w	r8, #1
 8008f34:	d00a      	beq.n	8008f4c <_svfprintf_r+0xb34>
 8008f36:	ea56 0307 	orrs.w	r3, r6, r7
 8008f3a:	d007      	beq.n	8008f4c <_svfprintf_r+0xb34>
 8008f3c:	2330      	movs	r3, #48	; 0x30
 8008f3e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f44:	f048 0802 	orr.w	r8, r8, #2
 8008f48:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008f52:	e762      	b.n	8008e1a <_svfprintf_r+0xa02>
 8008f54:	4b70      	ldr	r3, [pc, #448]	; (8009118 <_svfprintf_r+0xd00>)
 8008f56:	e7df      	b.n	8008f18 <_svfprintf_r+0xb00>
 8008f58:	4632      	mov	r2, r6
 8008f5a:	f852 6b04 	ldr.w	r6, [r2], #4
 8008f5e:	f018 0710 	ands.w	r7, r8, #16
 8008f62:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f64:	d001      	beq.n	8008f6a <_svfprintf_r+0xb52>
 8008f66:	461f      	mov	r7, r3
 8008f68:	e7e2      	b.n	8008f30 <_svfprintf_r+0xb18>
 8008f6a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008f6e:	d001      	beq.n	8008f74 <_svfprintf_r+0xb5c>
 8008f70:	b2b6      	uxth	r6, r6
 8008f72:	e7dd      	b.n	8008f30 <_svfprintf_r+0xb18>
 8008f74:	f418 7700 	ands.w	r7, r8, #512	; 0x200
 8008f78:	d0da      	beq.n	8008f30 <_svfprintf_r+0xb18>
 8008f7a:	b2f6      	uxtb	r6, r6
 8008f7c:	e7f3      	b.n	8008f66 <_svfprintf_r+0xb4e>
 8008f7e:	2e0a      	cmp	r6, #10
 8008f80:	f177 0300 	sbcs.w	r3, r7, #0
 8008f84:	d206      	bcs.n	8008f94 <_svfprintf_r+0xb7c>
 8008f86:	3630      	adds	r6, #48	; 0x30
 8008f88:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008f8c:	f20d 1a47 	addw	sl, sp, #327	; 0x147
 8008f90:	f000 bc04 	b.w	800979c <_svfprintf_r+0x1384>
 8008f94:	2300      	movs	r3, #0
 8008f96:	9309      	str	r3, [sp, #36]	; 0x24
 8008f98:	9b08      	ldr	r3, [sp, #32]
 8008f9a:	ad52      	add	r5, sp, #328	; 0x148
 8008f9c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8008fa0:	220a      	movs	r2, #10
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	f7f8 f924 	bl	80011f4 <__aeabi_uldivmod>
 8008fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fae:	3230      	adds	r2, #48	; 0x30
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	f105 3aff 	add.w	sl, r5, #4294967295
 8008fb6:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008fba:	9309      	str	r3, [sp, #36]	; 0x24
 8008fbc:	f1b8 0f00 	cmp.w	r8, #0
 8008fc0:	d019      	beq.n	8008ff6 <_svfprintf_r+0xbde>
 8008fc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d114      	bne.n	8008ff6 <_svfprintf_r+0xbde>
 8008fcc:	2aff      	cmp	r2, #255	; 0xff
 8008fce:	d012      	beq.n	8008ff6 <_svfprintf_r+0xbde>
 8008fd0:	2e0a      	cmp	r6, #10
 8008fd2:	f177 0300 	sbcs.w	r3, r7, #0
 8008fd6:	d30e      	bcc.n	8008ff6 <_svfprintf_r+0xbde>
 8008fd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fda:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008fdc:	ebaa 0a03 	sub.w	sl, sl, r3
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	4650      	mov	r0, sl
 8008fe4:	f7ff fa05 	bl	80083f2 <strncpy>
 8008fe8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fea:	785d      	ldrb	r5, [r3, #1]
 8008fec:	b195      	cbz	r5, 8009014 <_svfprintf_r+0xbfc>
 8008fee:	3301      	adds	r3, #1
 8008ff0:	930d      	str	r3, [sp, #52]	; 0x34
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	220a      	movs	r2, #10
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	4639      	mov	r1, r7
 8008ffe:	f7f8 f8f9 	bl	80011f4 <__aeabi_uldivmod>
 8009002:	2e0a      	cmp	r6, #10
 8009004:	f177 0300 	sbcs.w	r3, r7, #0
 8009008:	f0c0 83c8 	bcc.w	800979c <_svfprintf_r+0x1384>
 800900c:	4606      	mov	r6, r0
 800900e:	460f      	mov	r7, r1
 8009010:	4655      	mov	r5, sl
 8009012:	e7c5      	b.n	8008fa0 <_svfprintf_r+0xb88>
 8009014:	9509      	str	r5, [sp, #36]	; 0x24
 8009016:	e7ee      	b.n	8008ff6 <_svfprintf_r+0xbde>
 8009018:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800901a:	f006 030f 	and.w	r3, r6, #15
 800901e:	5cd3      	ldrb	r3, [r2, r3]
 8009020:	0936      	lsrs	r6, r6, #4
 8009022:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8009026:	093f      	lsrs	r7, r7, #4
 8009028:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800902c:	ea56 0307 	orrs.w	r3, r6, r7
 8009030:	d1f2      	bne.n	8009018 <_svfprintf_r+0xc00>
 8009032:	e3b3      	b.n	800979c <_svfprintf_r+0x1384>
 8009034:	b933      	cbnz	r3, 8009044 <_svfprintf_r+0xc2c>
 8009036:	f018 0f01 	tst.w	r8, #1
 800903a:	d003      	beq.n	8009044 <_svfprintf_r+0xc2c>
 800903c:	2330      	movs	r3, #48	; 0x30
 800903e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009042:	e7a3      	b.n	8008f8c <_svfprintf_r+0xb74>
 8009044:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 8009048:	e3a8      	b.n	800979c <_svfprintf_r+0x1384>
 800904a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800904c:	2b00      	cmp	r3, #0
 800904e:	f000 8375 	beq.w	800973c <_svfprintf_r+0x1324>
 8009052:	2000      	movs	r0, #0
 8009054:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009058:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800905c:	960b      	str	r6, [sp, #44]	; 0x2c
 800905e:	f7ff bb36 	b.w	80086ce <_svfprintf_r+0x2b6>
 8009062:	9f08      	ldr	r7, [sp, #32]
 8009064:	f7ff bba1 	b.w	80087aa <_svfprintf_r+0x392>
 8009068:	2010      	movs	r0, #16
 800906a:	2a07      	cmp	r2, #7
 800906c:	4403      	add	r3, r0
 800906e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009072:	6060      	str	r0, [r4, #4]
 8009074:	dd08      	ble.n	8009088 <_svfprintf_r+0xc70>
 8009076:	4659      	mov	r1, fp
 8009078:	4648      	mov	r0, r9
 800907a:	aa26      	add	r2, sp, #152	; 0x98
 800907c:	f001 fda2 	bl	800abc4 <__ssprint_r>
 8009080:	2800      	cmp	r0, #0
 8009082:	f040 8339 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8009086:	a929      	add	r1, sp, #164	; 0xa4
 8009088:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800908a:	460c      	mov	r4, r1
 800908c:	3b10      	subs	r3, #16
 800908e:	9316      	str	r3, [sp, #88]	; 0x58
 8009090:	e4f4      	b.n	8008a7c <_svfprintf_r+0x664>
 8009092:	460c      	mov	r4, r1
 8009094:	e50e      	b.n	8008ab4 <_svfprintf_r+0x69c>
 8009096:	4659      	mov	r1, fp
 8009098:	4648      	mov	r0, r9
 800909a:	aa26      	add	r2, sp, #152	; 0x98
 800909c:	f001 fd92 	bl	800abc4 <__ssprint_r>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	f040 8329 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80090a6:	ac29      	add	r4, sp, #164	; 0xa4
 80090a8:	e516      	b.n	8008ad8 <_svfprintf_r+0x6c0>
 80090aa:	4659      	mov	r1, fp
 80090ac:	4648      	mov	r0, r9
 80090ae:	aa26      	add	r2, sp, #152	; 0x98
 80090b0:	f001 fd88 	bl	800abc4 <__ssprint_r>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	f040 831f 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80090ba:	ac29      	add	r4, sp, #164	; 0xa4
 80090bc:	e51c      	b.n	8008af8 <_svfprintf_r+0x6e0>
 80090be:	2010      	movs	r0, #16
 80090c0:	2a07      	cmp	r2, #7
 80090c2:	4403      	add	r3, r0
 80090c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80090c8:	6060      	str	r0, [r4, #4]
 80090ca:	dd08      	ble.n	80090de <_svfprintf_r+0xcc6>
 80090cc:	4659      	mov	r1, fp
 80090ce:	4648      	mov	r0, r9
 80090d0:	aa26      	add	r2, sp, #152	; 0x98
 80090d2:	f001 fd77 	bl	800abc4 <__ssprint_r>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	f040 830e 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80090dc:	a929      	add	r1, sp, #164	; 0xa4
 80090de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80090e0:	460c      	mov	r4, r1
 80090e2:	3b10      	subs	r3, #16
 80090e4:	9316      	str	r3, [sp, #88]	; 0x58
 80090e6:	e510      	b.n	8008b0a <_svfprintf_r+0x6f2>
 80090e8:	460c      	mov	r4, r1
 80090ea:	e52a      	b.n	8008b42 <_svfprintf_r+0x72a>
 80090ec:	2010      	movs	r0, #16
 80090ee:	2b07      	cmp	r3, #7
 80090f0:	4402      	add	r2, r0
 80090f2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090f6:	6060      	str	r0, [r4, #4]
 80090f8:	dd08      	ble.n	800910c <_svfprintf_r+0xcf4>
 80090fa:	4659      	mov	r1, fp
 80090fc:	4648      	mov	r0, r9
 80090fe:	aa26      	add	r2, sp, #152	; 0x98
 8009100:	f001 fd60 	bl	800abc4 <__ssprint_r>
 8009104:	2800      	cmp	r0, #0
 8009106:	f040 82f7 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800910a:	a929      	add	r1, sp, #164	; 0xa4
 800910c:	460c      	mov	r4, r1
 800910e:	3f10      	subs	r7, #16
 8009110:	e51b      	b.n	8008b4a <_svfprintf_r+0x732>
 8009112:	460c      	mov	r4, r1
 8009114:	e542      	b.n	8008b9c <_svfprintf_r+0x784>
 8009116:	bf00      	nop
 8009118:	0800b124 	.word	0x0800b124
 800911c:	0800b135 	.word	0x0800b135
 8009120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009122:	2b65      	cmp	r3, #101	; 0x65
 8009124:	f340 8230 	ble.w	8009588 <_svfprintf_r+0x1170>
 8009128:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800912c:	2200      	movs	r2, #0
 800912e:	2300      	movs	r3, #0
 8009130:	f7f7 fca6 	bl	8000a80 <__aeabi_dcmpeq>
 8009134:	2800      	cmp	r0, #0
 8009136:	d068      	beq.n	800920a <_svfprintf_r+0xdf2>
 8009138:	4b6d      	ldr	r3, [pc, #436]	; (80092f0 <_svfprintf_r+0xed8>)
 800913a:	6023      	str	r3, [r4, #0]
 800913c:	2301      	movs	r3, #1
 800913e:	441f      	add	r7, r3
 8009140:	6063      	str	r3, [r4, #4]
 8009142:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009144:	9728      	str	r7, [sp, #160]	; 0xa0
 8009146:	3301      	adds	r3, #1
 8009148:	2b07      	cmp	r3, #7
 800914a:	9327      	str	r3, [sp, #156]	; 0x9c
 800914c:	dc37      	bgt.n	80091be <_svfprintf_r+0xda6>
 800914e:	3408      	adds	r4, #8
 8009150:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009154:	4293      	cmp	r3, r2
 8009156:	db03      	blt.n	8009160 <_svfprintf_r+0xd48>
 8009158:	f018 0f01 	tst.w	r8, #1
 800915c:	f43f ad30 	beq.w	8008bc0 <_svfprintf_r+0x7a8>
 8009160:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009162:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009164:	6023      	str	r3, [r4, #0]
 8009166:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009168:	6063      	str	r3, [r4, #4]
 800916a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800916c:	4413      	add	r3, r2
 800916e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009170:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009172:	3301      	adds	r3, #1
 8009174:	2b07      	cmp	r3, #7
 8009176:	9327      	str	r3, [sp, #156]	; 0x9c
 8009178:	dc2b      	bgt.n	80091d2 <_svfprintf_r+0xdba>
 800917a:	3408      	adds	r4, #8
 800917c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800917e:	1e5d      	subs	r5, r3, #1
 8009180:	2d00      	cmp	r5, #0
 8009182:	f77f ad1d 	ble.w	8008bc0 <_svfprintf_r+0x7a8>
 8009186:	2710      	movs	r7, #16
 8009188:	4e5a      	ldr	r6, [pc, #360]	; (80092f4 <_svfprintf_r+0xedc>)
 800918a:	2d10      	cmp	r5, #16
 800918c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009190:	f104 0108 	add.w	r1, r4, #8
 8009194:	f103 0301 	add.w	r3, r3, #1
 8009198:	6026      	str	r6, [r4, #0]
 800919a:	dc24      	bgt.n	80091e6 <_svfprintf_r+0xdce>
 800919c:	6065      	str	r5, [r4, #4]
 800919e:	2b07      	cmp	r3, #7
 80091a0:	4415      	add	r5, r2
 80091a2:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80091a6:	f340 8286 	ble.w	80096b6 <_svfprintf_r+0x129e>
 80091aa:	4659      	mov	r1, fp
 80091ac:	4648      	mov	r0, r9
 80091ae:	aa26      	add	r2, sp, #152	; 0x98
 80091b0:	f001 fd08 	bl	800abc4 <__ssprint_r>
 80091b4:	2800      	cmp	r0, #0
 80091b6:	f040 829f 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80091ba:	ac29      	add	r4, sp, #164	; 0xa4
 80091bc:	e500      	b.n	8008bc0 <_svfprintf_r+0x7a8>
 80091be:	4659      	mov	r1, fp
 80091c0:	4648      	mov	r0, r9
 80091c2:	aa26      	add	r2, sp, #152	; 0x98
 80091c4:	f001 fcfe 	bl	800abc4 <__ssprint_r>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	f040 8295 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80091ce:	ac29      	add	r4, sp, #164	; 0xa4
 80091d0:	e7be      	b.n	8009150 <_svfprintf_r+0xd38>
 80091d2:	4659      	mov	r1, fp
 80091d4:	4648      	mov	r0, r9
 80091d6:	aa26      	add	r2, sp, #152	; 0x98
 80091d8:	f001 fcf4 	bl	800abc4 <__ssprint_r>
 80091dc:	2800      	cmp	r0, #0
 80091de:	f040 828b 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80091e2:	ac29      	add	r4, sp, #164	; 0xa4
 80091e4:	e7ca      	b.n	800917c <_svfprintf_r+0xd64>
 80091e6:	3210      	adds	r2, #16
 80091e8:	2b07      	cmp	r3, #7
 80091ea:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091ee:	6067      	str	r7, [r4, #4]
 80091f0:	dd08      	ble.n	8009204 <_svfprintf_r+0xdec>
 80091f2:	4659      	mov	r1, fp
 80091f4:	4648      	mov	r0, r9
 80091f6:	aa26      	add	r2, sp, #152	; 0x98
 80091f8:	f001 fce4 	bl	800abc4 <__ssprint_r>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	f040 827b 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8009202:	a929      	add	r1, sp, #164	; 0xa4
 8009204:	460c      	mov	r4, r1
 8009206:	3d10      	subs	r5, #16
 8009208:	e7bf      	b.n	800918a <_svfprintf_r+0xd72>
 800920a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc73      	bgt.n	80092f8 <_svfprintf_r+0xee0>
 8009210:	4b37      	ldr	r3, [pc, #220]	; (80092f0 <_svfprintf_r+0xed8>)
 8009212:	6023      	str	r3, [r4, #0]
 8009214:	2301      	movs	r3, #1
 8009216:	441f      	add	r7, r3
 8009218:	6063      	str	r3, [r4, #4]
 800921a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800921c:	9728      	str	r7, [sp, #160]	; 0xa0
 800921e:	3301      	adds	r3, #1
 8009220:	2b07      	cmp	r3, #7
 8009222:	9327      	str	r3, [sp, #156]	; 0x9c
 8009224:	dc3d      	bgt.n	80092a2 <_svfprintf_r+0xe8a>
 8009226:	3408      	adds	r4, #8
 8009228:	9909      	ldr	r1, [sp, #36]	; 0x24
 800922a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800922c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800922e:	430a      	orrs	r2, r1
 8009230:	f008 0101 	and.w	r1, r8, #1
 8009234:	430a      	orrs	r2, r1
 8009236:	f43f acc3 	beq.w	8008bc0 <_svfprintf_r+0x7a8>
 800923a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800923c:	6022      	str	r2, [r4, #0]
 800923e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009240:	4413      	add	r3, r2
 8009242:	9328      	str	r3, [sp, #160]	; 0xa0
 8009244:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009246:	6062      	str	r2, [r4, #4]
 8009248:	3301      	adds	r3, #1
 800924a:	2b07      	cmp	r3, #7
 800924c:	9327      	str	r3, [sp, #156]	; 0x9c
 800924e:	dc32      	bgt.n	80092b6 <_svfprintf_r+0xe9e>
 8009250:	3408      	adds	r4, #8
 8009252:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009254:	2d00      	cmp	r5, #0
 8009256:	da1b      	bge.n	8009290 <_svfprintf_r+0xe78>
 8009258:	4623      	mov	r3, r4
 800925a:	2710      	movs	r7, #16
 800925c:	4e25      	ldr	r6, [pc, #148]	; (80092f4 <_svfprintf_r+0xedc>)
 800925e:	426d      	negs	r5, r5
 8009260:	2d10      	cmp	r5, #16
 8009262:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009266:	f104 0408 	add.w	r4, r4, #8
 800926a:	f102 0201 	add.w	r2, r2, #1
 800926e:	601e      	str	r6, [r3, #0]
 8009270:	dc2b      	bgt.n	80092ca <_svfprintf_r+0xeb2>
 8009272:	605d      	str	r5, [r3, #4]
 8009274:	2a07      	cmp	r2, #7
 8009276:	440d      	add	r5, r1
 8009278:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800927c:	dd08      	ble.n	8009290 <_svfprintf_r+0xe78>
 800927e:	4659      	mov	r1, fp
 8009280:	4648      	mov	r0, r9
 8009282:	aa26      	add	r2, sp, #152	; 0x98
 8009284:	f001 fc9e 	bl	800abc4 <__ssprint_r>
 8009288:	2800      	cmp	r0, #0
 800928a:	f040 8235 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800928e:	ac29      	add	r4, sp, #164	; 0xa4
 8009290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009294:	6063      	str	r3, [r4, #4]
 8009296:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009298:	f8c4 a000 	str.w	sl, [r4]
 800929c:	4413      	add	r3, r2
 800929e:	9328      	str	r3, [sp, #160]	; 0xa0
 80092a0:	e487      	b.n	8008bb2 <_svfprintf_r+0x79a>
 80092a2:	4659      	mov	r1, fp
 80092a4:	4648      	mov	r0, r9
 80092a6:	aa26      	add	r2, sp, #152	; 0x98
 80092a8:	f001 fc8c 	bl	800abc4 <__ssprint_r>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	f040 8223 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80092b2:	ac29      	add	r4, sp, #164	; 0xa4
 80092b4:	e7b8      	b.n	8009228 <_svfprintf_r+0xe10>
 80092b6:	4659      	mov	r1, fp
 80092b8:	4648      	mov	r0, r9
 80092ba:	aa26      	add	r2, sp, #152	; 0x98
 80092bc:	f001 fc82 	bl	800abc4 <__ssprint_r>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	f040 8219 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80092c6:	ac29      	add	r4, sp, #164	; 0xa4
 80092c8:	e7c3      	b.n	8009252 <_svfprintf_r+0xe3a>
 80092ca:	3110      	adds	r1, #16
 80092cc:	2a07      	cmp	r2, #7
 80092ce:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80092d2:	605f      	str	r7, [r3, #4]
 80092d4:	dd08      	ble.n	80092e8 <_svfprintf_r+0xed0>
 80092d6:	4659      	mov	r1, fp
 80092d8:	4648      	mov	r0, r9
 80092da:	aa26      	add	r2, sp, #152	; 0x98
 80092dc:	f001 fc72 	bl	800abc4 <__ssprint_r>
 80092e0:	2800      	cmp	r0, #0
 80092e2:	f040 8209 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80092e6:	ac29      	add	r4, sp, #164	; 0xa4
 80092e8:	4623      	mov	r3, r4
 80092ea:	3d10      	subs	r5, #16
 80092ec:	e7b8      	b.n	8009260 <_svfprintf_r+0xe48>
 80092ee:	bf00      	nop
 80092f0:	0800af49 	.word	0x0800af49
 80092f4:	0800b156 	.word	0x0800b156
 80092f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092fa:	42ab      	cmp	r3, r5
 80092fc:	bfa8      	it	ge
 80092fe:	462b      	movge	r3, r5
 8009300:	2b00      	cmp	r3, #0
 8009302:	9307      	str	r3, [sp, #28]
 8009304:	dd0a      	ble.n	800931c <_svfprintf_r+0xf04>
 8009306:	441f      	add	r7, r3
 8009308:	e9c4 a300 	strd	sl, r3, [r4]
 800930c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800930e:	9728      	str	r7, [sp, #160]	; 0xa0
 8009310:	3301      	adds	r3, #1
 8009312:	2b07      	cmp	r3, #7
 8009314:	9327      	str	r3, [sp, #156]	; 0x9c
 8009316:	f300 8085 	bgt.w	8009424 <_svfprintf_r+0x100c>
 800931a:	3408      	adds	r4, #8
 800931c:	9b07      	ldr	r3, [sp, #28]
 800931e:	2b00      	cmp	r3, #0
 8009320:	bfb4      	ite	lt
 8009322:	462f      	movlt	r7, r5
 8009324:	1aef      	subge	r7, r5, r3
 8009326:	2f00      	cmp	r7, #0
 8009328:	dd19      	ble.n	800935e <_svfprintf_r+0xf46>
 800932a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800932e:	4895      	ldr	r0, [pc, #596]	; (8009584 <_svfprintf_r+0x116c>)
 8009330:	2f10      	cmp	r7, #16
 8009332:	f103 0301 	add.w	r3, r3, #1
 8009336:	f104 0108 	add.w	r1, r4, #8
 800933a:	6020      	str	r0, [r4, #0]
 800933c:	dc7c      	bgt.n	8009438 <_svfprintf_r+0x1020>
 800933e:	6067      	str	r7, [r4, #4]
 8009340:	2b07      	cmp	r3, #7
 8009342:	4417      	add	r7, r2
 8009344:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8009348:	f340 8089 	ble.w	800945e <_svfprintf_r+0x1046>
 800934c:	4659      	mov	r1, fp
 800934e:	4648      	mov	r0, r9
 8009350:	aa26      	add	r2, sp, #152	; 0x98
 8009352:	f001 fc37 	bl	800abc4 <__ssprint_r>
 8009356:	2800      	cmp	r0, #0
 8009358:	f040 81ce 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800935c:	ac29      	add	r4, sp, #164	; 0xa4
 800935e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009362:	4455      	add	r5, sl
 8009364:	d009      	beq.n	800937a <_svfprintf_r+0xf62>
 8009366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009368:	2b00      	cmp	r3, #0
 800936a:	d17a      	bne.n	8009462 <_svfprintf_r+0x104a>
 800936c:	2e00      	cmp	r6, #0
 800936e:	d17a      	bne.n	8009466 <_svfprintf_r+0x104e>
 8009370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009372:	4453      	add	r3, sl
 8009374:	429d      	cmp	r5, r3
 8009376:	bf28      	it	cs
 8009378:	461d      	movcs	r5, r3
 800937a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800937c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800937e:	4293      	cmp	r3, r2
 8009380:	db02      	blt.n	8009388 <_svfprintf_r+0xf70>
 8009382:	f018 0f01 	tst.w	r8, #1
 8009386:	d00e      	beq.n	80093a6 <_svfprintf_r+0xf8e>
 8009388:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800938a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800938c:	6023      	str	r3, [r4, #0]
 800938e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009390:	6063      	str	r3, [r4, #4]
 8009392:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009394:	4413      	add	r3, r2
 8009396:	9328      	str	r3, [sp, #160]	; 0xa0
 8009398:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800939a:	3301      	adds	r3, #1
 800939c:	2b07      	cmp	r3, #7
 800939e:	9327      	str	r3, [sp, #156]	; 0x9c
 80093a0:	f300 80db 	bgt.w	800955a <_svfprintf_r+0x1142>
 80093a4:	3408      	adds	r4, #8
 80093a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80093aa:	eb0a 0203 	add.w	r2, sl, r3
 80093ae:	1b9e      	subs	r6, r3, r6
 80093b0:	1b52      	subs	r2, r2, r5
 80093b2:	4296      	cmp	r6, r2
 80093b4:	bfa8      	it	ge
 80093b6:	4616      	movge	r6, r2
 80093b8:	2e00      	cmp	r6, #0
 80093ba:	dd0b      	ble.n	80093d4 <_svfprintf_r+0xfbc>
 80093bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80093be:	e9c4 5600 	strd	r5, r6, [r4]
 80093c2:	4433      	add	r3, r6
 80093c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80093c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80093c8:	3301      	adds	r3, #1
 80093ca:	2b07      	cmp	r3, #7
 80093cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80093ce:	f300 80ce 	bgt.w	800956e <_svfprintf_r+0x1156>
 80093d2:	3408      	adds	r4, #8
 80093d4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80093d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d8:	2e00      	cmp	r6, #0
 80093da:	eba3 0505 	sub.w	r5, r3, r5
 80093de:	bfa8      	it	ge
 80093e0:	1bad      	subge	r5, r5, r6
 80093e2:	2d00      	cmp	r5, #0
 80093e4:	f77f abec 	ble.w	8008bc0 <_svfprintf_r+0x7a8>
 80093e8:	2710      	movs	r7, #16
 80093ea:	4e66      	ldr	r6, [pc, #408]	; (8009584 <_svfprintf_r+0x116c>)
 80093ec:	2d10      	cmp	r5, #16
 80093ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80093f2:	f104 0108 	add.w	r1, r4, #8
 80093f6:	f103 0301 	add.w	r3, r3, #1
 80093fa:	6026      	str	r6, [r4, #0]
 80093fc:	f77f aece 	ble.w	800919c <_svfprintf_r+0xd84>
 8009400:	3210      	adds	r2, #16
 8009402:	2b07      	cmp	r3, #7
 8009404:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009408:	6067      	str	r7, [r4, #4]
 800940a:	dd08      	ble.n	800941e <_svfprintf_r+0x1006>
 800940c:	4659      	mov	r1, fp
 800940e:	4648      	mov	r0, r9
 8009410:	aa26      	add	r2, sp, #152	; 0x98
 8009412:	f001 fbd7 	bl	800abc4 <__ssprint_r>
 8009416:	2800      	cmp	r0, #0
 8009418:	f040 816e 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800941c:	a929      	add	r1, sp, #164	; 0xa4
 800941e:	460c      	mov	r4, r1
 8009420:	3d10      	subs	r5, #16
 8009422:	e7e3      	b.n	80093ec <_svfprintf_r+0xfd4>
 8009424:	4659      	mov	r1, fp
 8009426:	4648      	mov	r0, r9
 8009428:	aa26      	add	r2, sp, #152	; 0x98
 800942a:	f001 fbcb 	bl	800abc4 <__ssprint_r>
 800942e:	2800      	cmp	r0, #0
 8009430:	f040 8162 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8009434:	ac29      	add	r4, sp, #164	; 0xa4
 8009436:	e771      	b.n	800931c <_svfprintf_r+0xf04>
 8009438:	2010      	movs	r0, #16
 800943a:	2b07      	cmp	r3, #7
 800943c:	4402      	add	r2, r0
 800943e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009442:	6060      	str	r0, [r4, #4]
 8009444:	dd08      	ble.n	8009458 <_svfprintf_r+0x1040>
 8009446:	4659      	mov	r1, fp
 8009448:	4648      	mov	r0, r9
 800944a:	aa26      	add	r2, sp, #152	; 0x98
 800944c:	f001 fbba 	bl	800abc4 <__ssprint_r>
 8009450:	2800      	cmp	r0, #0
 8009452:	f040 8151 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8009456:	a929      	add	r1, sp, #164	; 0xa4
 8009458:	460c      	mov	r4, r1
 800945a:	3f10      	subs	r7, #16
 800945c:	e765      	b.n	800932a <_svfprintf_r+0xf12>
 800945e:	460c      	mov	r4, r1
 8009460:	e77d      	b.n	800935e <_svfprintf_r+0xf46>
 8009462:	2e00      	cmp	r6, #0
 8009464:	d049      	beq.n	80094fa <_svfprintf_r+0x10e2>
 8009466:	3e01      	subs	r6, #1
 8009468:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800946a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800946c:	6023      	str	r3, [r4, #0]
 800946e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009470:	6063      	str	r3, [r4, #4]
 8009472:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009474:	4413      	add	r3, r2
 8009476:	9328      	str	r3, [sp, #160]	; 0xa0
 8009478:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800947a:	3301      	adds	r3, #1
 800947c:	2b07      	cmp	r3, #7
 800947e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009480:	dc42      	bgt.n	8009508 <_svfprintf_r+0x10f0>
 8009482:	3408      	adds	r4, #8
 8009484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009486:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009488:	4453      	add	r3, sl
 800948a:	7812      	ldrb	r2, [r2, #0]
 800948c:	1b5b      	subs	r3, r3, r5
 800948e:	429a      	cmp	r2, r3
 8009490:	bfa8      	it	ge
 8009492:	461a      	movge	r2, r3
 8009494:	2a00      	cmp	r2, #0
 8009496:	9207      	str	r2, [sp, #28]
 8009498:	dd0a      	ble.n	80094b0 <_svfprintf_r+0x1098>
 800949a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800949c:	e9c4 5200 	strd	r5, r2, [r4]
 80094a0:	4413      	add	r3, r2
 80094a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80094a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80094a6:	3301      	adds	r3, #1
 80094a8:	2b07      	cmp	r3, #7
 80094aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80094ac:	dc36      	bgt.n	800951c <_svfprintf_r+0x1104>
 80094ae:	3408      	adds	r4, #8
 80094b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094b2:	781f      	ldrb	r7, [r3, #0]
 80094b4:	9b07      	ldr	r3, [sp, #28]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	bfa8      	it	ge
 80094ba:	1aff      	subge	r7, r7, r3
 80094bc:	2f00      	cmp	r7, #0
 80094be:	dd18      	ble.n	80094f2 <_svfprintf_r+0x10da>
 80094c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80094c4:	482f      	ldr	r0, [pc, #188]	; (8009584 <_svfprintf_r+0x116c>)
 80094c6:	2f10      	cmp	r7, #16
 80094c8:	f103 0301 	add.w	r3, r3, #1
 80094cc:	f104 0108 	add.w	r1, r4, #8
 80094d0:	6020      	str	r0, [r4, #0]
 80094d2:	dc2d      	bgt.n	8009530 <_svfprintf_r+0x1118>
 80094d4:	443a      	add	r2, r7
 80094d6:	2b07      	cmp	r3, #7
 80094d8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80094dc:	6067      	str	r7, [r4, #4]
 80094de:	dd3a      	ble.n	8009556 <_svfprintf_r+0x113e>
 80094e0:	4659      	mov	r1, fp
 80094e2:	4648      	mov	r0, r9
 80094e4:	aa26      	add	r2, sp, #152	; 0x98
 80094e6:	f001 fb6d 	bl	800abc4 <__ssprint_r>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	f040 8104 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80094f0:	ac29      	add	r4, sp, #164	; 0xa4
 80094f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	441d      	add	r5, r3
 80094f8:	e735      	b.n	8009366 <_svfprintf_r+0xf4e>
 80094fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094fc:	3b01      	subs	r3, #1
 80094fe:	930d      	str	r3, [sp, #52]	; 0x34
 8009500:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009502:	3b01      	subs	r3, #1
 8009504:	930c      	str	r3, [sp, #48]	; 0x30
 8009506:	e7af      	b.n	8009468 <_svfprintf_r+0x1050>
 8009508:	4659      	mov	r1, fp
 800950a:	4648      	mov	r0, r9
 800950c:	aa26      	add	r2, sp, #152	; 0x98
 800950e:	f001 fb59 	bl	800abc4 <__ssprint_r>
 8009512:	2800      	cmp	r0, #0
 8009514:	f040 80f0 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 8009518:	ac29      	add	r4, sp, #164	; 0xa4
 800951a:	e7b3      	b.n	8009484 <_svfprintf_r+0x106c>
 800951c:	4659      	mov	r1, fp
 800951e:	4648      	mov	r0, r9
 8009520:	aa26      	add	r2, sp, #152	; 0x98
 8009522:	f001 fb4f 	bl	800abc4 <__ssprint_r>
 8009526:	2800      	cmp	r0, #0
 8009528:	f040 80e6 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800952c:	ac29      	add	r4, sp, #164	; 0xa4
 800952e:	e7bf      	b.n	80094b0 <_svfprintf_r+0x1098>
 8009530:	2010      	movs	r0, #16
 8009532:	2b07      	cmp	r3, #7
 8009534:	4402      	add	r2, r0
 8009536:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800953a:	6060      	str	r0, [r4, #4]
 800953c:	dd08      	ble.n	8009550 <_svfprintf_r+0x1138>
 800953e:	4659      	mov	r1, fp
 8009540:	4648      	mov	r0, r9
 8009542:	aa26      	add	r2, sp, #152	; 0x98
 8009544:	f001 fb3e 	bl	800abc4 <__ssprint_r>
 8009548:	2800      	cmp	r0, #0
 800954a:	f040 80d5 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800954e:	a929      	add	r1, sp, #164	; 0xa4
 8009550:	460c      	mov	r4, r1
 8009552:	3f10      	subs	r7, #16
 8009554:	e7b4      	b.n	80094c0 <_svfprintf_r+0x10a8>
 8009556:	460c      	mov	r4, r1
 8009558:	e7cb      	b.n	80094f2 <_svfprintf_r+0x10da>
 800955a:	4659      	mov	r1, fp
 800955c:	4648      	mov	r0, r9
 800955e:	aa26      	add	r2, sp, #152	; 0x98
 8009560:	f001 fb30 	bl	800abc4 <__ssprint_r>
 8009564:	2800      	cmp	r0, #0
 8009566:	f040 80c7 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800956a:	ac29      	add	r4, sp, #164	; 0xa4
 800956c:	e71b      	b.n	80093a6 <_svfprintf_r+0xf8e>
 800956e:	4659      	mov	r1, fp
 8009570:	4648      	mov	r0, r9
 8009572:	aa26      	add	r2, sp, #152	; 0x98
 8009574:	f001 fb26 	bl	800abc4 <__ssprint_r>
 8009578:	2800      	cmp	r0, #0
 800957a:	f040 80bd 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 800957e:	ac29      	add	r4, sp, #164	; 0xa4
 8009580:	e728      	b.n	80093d4 <_svfprintf_r+0xfbc>
 8009582:	bf00      	nop
 8009584:	0800b156 	.word	0x0800b156
 8009588:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800958a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800958c:	2a01      	cmp	r2, #1
 800958e:	f107 0701 	add.w	r7, r7, #1
 8009592:	f103 0301 	add.w	r3, r3, #1
 8009596:	f104 0508 	add.w	r5, r4, #8
 800959a:	dc02      	bgt.n	80095a2 <_svfprintf_r+0x118a>
 800959c:	f018 0f01 	tst.w	r8, #1
 80095a0:	d07e      	beq.n	80096a0 <_svfprintf_r+0x1288>
 80095a2:	2201      	movs	r2, #1
 80095a4:	2b07      	cmp	r3, #7
 80095a6:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80095aa:	f8c4 a000 	str.w	sl, [r4]
 80095ae:	6062      	str	r2, [r4, #4]
 80095b0:	dd08      	ble.n	80095c4 <_svfprintf_r+0x11ac>
 80095b2:	4659      	mov	r1, fp
 80095b4:	4648      	mov	r0, r9
 80095b6:	aa26      	add	r2, sp, #152	; 0x98
 80095b8:	f001 fb04 	bl	800abc4 <__ssprint_r>
 80095bc:	2800      	cmp	r0, #0
 80095be:	f040 809b 	bne.w	80096f8 <_svfprintf_r+0x12e0>
 80095c2:	ad29      	add	r5, sp, #164	; 0xa4
 80095c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095c8:	602b      	str	r3, [r5, #0]
 80095ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095cc:	606b      	str	r3, [r5, #4]
 80095ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80095d0:	4413      	add	r3, r2
 80095d2:	9328      	str	r3, [sp, #160]	; 0xa0
 80095d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80095d6:	3301      	adds	r3, #1
 80095d8:	2b07      	cmp	r3, #7
 80095da:	9327      	str	r3, [sp, #156]	; 0x9c
 80095dc:	dc32      	bgt.n	8009644 <_svfprintf_r+0x122c>
 80095de:	3508      	adds	r5, #8
 80095e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e2:	2200      	movs	r2, #0
 80095e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80095e8:	1e5c      	subs	r4, r3, #1
 80095ea:	2300      	movs	r3, #0
 80095ec:	f7f7 fa48 	bl	8000a80 <__aeabi_dcmpeq>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d130      	bne.n	8009656 <_svfprintf_r+0x123e>
 80095f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80095f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80095f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095fa:	3101      	adds	r1, #1
 80095fc:	3b01      	subs	r3, #1
 80095fe:	f10a 0001 	add.w	r0, sl, #1
 8009602:	4413      	add	r3, r2
 8009604:	2907      	cmp	r1, #7
 8009606:	e9c5 0400 	strd	r0, r4, [r5]
 800960a:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800960e:	dd50      	ble.n	80096b2 <_svfprintf_r+0x129a>
 8009610:	4659      	mov	r1, fp
 8009612:	4648      	mov	r0, r9
 8009614:	aa26      	add	r2, sp, #152	; 0x98
 8009616:	f001 fad5 	bl	800abc4 <__ssprint_r>
 800961a:	2800      	cmp	r0, #0
 800961c:	d16c      	bne.n	80096f8 <_svfprintf_r+0x12e0>
 800961e:	ad29      	add	r5, sp, #164	; 0xa4
 8009620:	ab22      	add	r3, sp, #136	; 0x88
 8009622:	602b      	str	r3, [r5, #0]
 8009624:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009626:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009628:	606b      	str	r3, [r5, #4]
 800962a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800962c:	4413      	add	r3, r2
 800962e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009630:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009632:	3301      	adds	r3, #1
 8009634:	2b07      	cmp	r3, #7
 8009636:	9327      	str	r3, [sp, #156]	; 0x9c
 8009638:	f73f adb7 	bgt.w	80091aa <_svfprintf_r+0xd92>
 800963c:	f105 0408 	add.w	r4, r5, #8
 8009640:	f7ff babe 	b.w	8008bc0 <_svfprintf_r+0x7a8>
 8009644:	4659      	mov	r1, fp
 8009646:	4648      	mov	r0, r9
 8009648:	aa26      	add	r2, sp, #152	; 0x98
 800964a:	f001 fabb 	bl	800abc4 <__ssprint_r>
 800964e:	2800      	cmp	r0, #0
 8009650:	d152      	bne.n	80096f8 <_svfprintf_r+0x12e0>
 8009652:	ad29      	add	r5, sp, #164	; 0xa4
 8009654:	e7c4      	b.n	80095e0 <_svfprintf_r+0x11c8>
 8009656:	2c00      	cmp	r4, #0
 8009658:	dde2      	ble.n	8009620 <_svfprintf_r+0x1208>
 800965a:	2710      	movs	r7, #16
 800965c:	4e56      	ldr	r6, [pc, #344]	; (80097b8 <_svfprintf_r+0x13a0>)
 800965e:	2c10      	cmp	r4, #16
 8009660:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009664:	f105 0108 	add.w	r1, r5, #8
 8009668:	f103 0301 	add.w	r3, r3, #1
 800966c:	602e      	str	r6, [r5, #0]
 800966e:	dc07      	bgt.n	8009680 <_svfprintf_r+0x1268>
 8009670:	606c      	str	r4, [r5, #4]
 8009672:	2b07      	cmp	r3, #7
 8009674:	4414      	add	r4, r2
 8009676:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800967a:	dcc9      	bgt.n	8009610 <_svfprintf_r+0x11f8>
 800967c:	460d      	mov	r5, r1
 800967e:	e7cf      	b.n	8009620 <_svfprintf_r+0x1208>
 8009680:	3210      	adds	r2, #16
 8009682:	2b07      	cmp	r3, #7
 8009684:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009688:	606f      	str	r7, [r5, #4]
 800968a:	dd06      	ble.n	800969a <_svfprintf_r+0x1282>
 800968c:	4659      	mov	r1, fp
 800968e:	4648      	mov	r0, r9
 8009690:	aa26      	add	r2, sp, #152	; 0x98
 8009692:	f001 fa97 	bl	800abc4 <__ssprint_r>
 8009696:	bb78      	cbnz	r0, 80096f8 <_svfprintf_r+0x12e0>
 8009698:	a929      	add	r1, sp, #164	; 0xa4
 800969a:	460d      	mov	r5, r1
 800969c:	3c10      	subs	r4, #16
 800969e:	e7de      	b.n	800965e <_svfprintf_r+0x1246>
 80096a0:	2201      	movs	r2, #1
 80096a2:	2b07      	cmp	r3, #7
 80096a4:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80096a8:	f8c4 a000 	str.w	sl, [r4]
 80096ac:	6062      	str	r2, [r4, #4]
 80096ae:	ddb7      	ble.n	8009620 <_svfprintf_r+0x1208>
 80096b0:	e7ae      	b.n	8009610 <_svfprintf_r+0x11f8>
 80096b2:	3508      	adds	r5, #8
 80096b4:	e7b4      	b.n	8009620 <_svfprintf_r+0x1208>
 80096b6:	460c      	mov	r4, r1
 80096b8:	f7ff ba82 	b.w	8008bc0 <_svfprintf_r+0x7a8>
 80096bc:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80096c0:	1a9d      	subs	r5, r3, r2
 80096c2:	2d00      	cmp	r5, #0
 80096c4:	f77f aa80 	ble.w	8008bc8 <_svfprintf_r+0x7b0>
 80096c8:	2710      	movs	r7, #16
 80096ca:	4e3c      	ldr	r6, [pc, #240]	; (80097bc <_svfprintf_r+0x13a4>)
 80096cc:	2d10      	cmp	r5, #16
 80096ce:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80096d2:	6026      	str	r6, [r4, #0]
 80096d4:	f103 0301 	add.w	r3, r3, #1
 80096d8:	dc18      	bgt.n	800970c <_svfprintf_r+0x12f4>
 80096da:	6065      	str	r5, [r4, #4]
 80096dc:	2b07      	cmp	r3, #7
 80096de:	4415      	add	r5, r2
 80096e0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80096e4:	f77f aa70 	ble.w	8008bc8 <_svfprintf_r+0x7b0>
 80096e8:	4659      	mov	r1, fp
 80096ea:	4648      	mov	r0, r9
 80096ec:	aa26      	add	r2, sp, #152	; 0x98
 80096ee:	f001 fa69 	bl	800abc4 <__ssprint_r>
 80096f2:	2800      	cmp	r0, #0
 80096f4:	f43f aa68 	beq.w	8008bc8 <_svfprintf_r+0x7b0>
 80096f8:	9b08      	ldr	r3, [sp, #32]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	f43f a88d 	beq.w	800881a <_svfprintf_r+0x402>
 8009700:	4619      	mov	r1, r3
 8009702:	4648      	mov	r0, r9
 8009704:	f7fd ff02 	bl	800750c <_free_r>
 8009708:	f7ff b887 	b.w	800881a <_svfprintf_r+0x402>
 800970c:	3210      	adds	r2, #16
 800970e:	2b07      	cmp	r3, #7
 8009710:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009714:	6067      	str	r7, [r4, #4]
 8009716:	dc02      	bgt.n	800971e <_svfprintf_r+0x1306>
 8009718:	3408      	adds	r4, #8
 800971a:	3d10      	subs	r5, #16
 800971c:	e7d6      	b.n	80096cc <_svfprintf_r+0x12b4>
 800971e:	4659      	mov	r1, fp
 8009720:	4648      	mov	r0, r9
 8009722:	aa26      	add	r2, sp, #152	; 0x98
 8009724:	f001 fa4e 	bl	800abc4 <__ssprint_r>
 8009728:	2800      	cmp	r0, #0
 800972a:	d1e5      	bne.n	80096f8 <_svfprintf_r+0x12e0>
 800972c:	ac29      	add	r4, sp, #164	; 0xa4
 800972e:	e7f4      	b.n	800971a <_svfprintf_r+0x1302>
 8009730:	4648      	mov	r0, r9
 8009732:	9908      	ldr	r1, [sp, #32]
 8009734:	f7fd feea 	bl	800750c <_free_r>
 8009738:	f7ff ba5e 	b.w	8008bf8 <_svfprintf_r+0x7e0>
 800973c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800973e:	2b00      	cmp	r3, #0
 8009740:	f43f a86b 	beq.w	800881a <_svfprintf_r+0x402>
 8009744:	4659      	mov	r1, fp
 8009746:	4648      	mov	r0, r9
 8009748:	aa26      	add	r2, sp, #152	; 0x98
 800974a:	f001 fa3b 	bl	800abc4 <__ssprint_r>
 800974e:	f7ff b864 	b.w	800881a <_svfprintf_r+0x402>
 8009752:	ea56 0207 	orrs.w	r2, r6, r7
 8009756:	f8cd 8020 	str.w	r8, [sp, #32]
 800975a:	f43f ab70 	beq.w	8008e3e <_svfprintf_r+0xa26>
 800975e:	2b01      	cmp	r3, #1
 8009760:	f43f ac0d 	beq.w	8008f7e <_svfprintf_r+0xb66>
 8009764:	2b02      	cmp	r3, #2
 8009766:	f50d 7aa4 	add.w	sl, sp, #328	; 0x148
 800976a:	f43f ac55 	beq.w	8009018 <_svfprintf_r+0xc00>
 800976e:	f006 0307 	and.w	r3, r6, #7
 8009772:	08f6      	lsrs	r6, r6, #3
 8009774:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8009778:	08ff      	lsrs	r7, r7, #3
 800977a:	3330      	adds	r3, #48	; 0x30
 800977c:	ea56 0107 	orrs.w	r1, r6, r7
 8009780:	4652      	mov	r2, sl
 8009782:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8009786:	d1f2      	bne.n	800976e <_svfprintf_r+0x1356>
 8009788:	9908      	ldr	r1, [sp, #32]
 800978a:	07c9      	lsls	r1, r1, #31
 800978c:	d506      	bpl.n	800979c <_svfprintf_r+0x1384>
 800978e:	2b30      	cmp	r3, #48	; 0x30
 8009790:	d004      	beq.n	800979c <_svfprintf_r+0x1384>
 8009792:	2330      	movs	r3, #48	; 0x30
 8009794:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8009798:	f1a2 0a02 	sub.w	sl, r2, #2
 800979c:	ab52      	add	r3, sp, #328	; 0x148
 800979e:	eba3 030a 	sub.w	r3, r3, sl
 80097a2:	9f07      	ldr	r7, [sp, #28]
 80097a4:	9307      	str	r3, [sp, #28]
 80097a6:	2300      	movs	r3, #0
 80097a8:	461e      	mov	r6, r3
 80097aa:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097ae:	9308      	str	r3, [sp, #32]
 80097b0:	461d      	mov	r5, r3
 80097b2:	930c      	str	r3, [sp, #48]	; 0x30
 80097b4:	f7ff b946 	b.w	8008a44 <_svfprintf_r+0x62c>
 80097b8:	0800b156 	.word	0x0800b156
 80097bc:	0800b146 	.word	0x0800b146

080097c0 <sysconf>:
 80097c0:	2808      	cmp	r0, #8
 80097c2:	b508      	push	{r3, lr}
 80097c4:	d006      	beq.n	80097d4 <sysconf+0x14>
 80097c6:	f7fc fe1f 	bl	8006408 <__errno>
 80097ca:	2316      	movs	r3, #22
 80097cc:	6003      	str	r3, [r0, #0]
 80097ce:	f04f 30ff 	mov.w	r0, #4294967295
 80097d2:	bd08      	pop	{r3, pc}
 80097d4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80097d8:	e7fb      	b.n	80097d2 <sysconf+0x12>

080097da <__sprint_r>:
 80097da:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097de:	6893      	ldr	r3, [r2, #8]
 80097e0:	4680      	mov	r8, r0
 80097e2:	460f      	mov	r7, r1
 80097e4:	4614      	mov	r4, r2
 80097e6:	b91b      	cbnz	r3, 80097f0 <__sprint_r+0x16>
 80097e8:	4618      	mov	r0, r3
 80097ea:	6053      	str	r3, [r2, #4]
 80097ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80097f2:	049d      	lsls	r5, r3, #18
 80097f4:	d520      	bpl.n	8009838 <__sprint_r+0x5e>
 80097f6:	6815      	ldr	r5, [r2, #0]
 80097f8:	3508      	adds	r5, #8
 80097fa:	f04f 0900 	mov.w	r9, #0
 80097fe:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8009802:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009806:	45ca      	cmp	sl, r9
 8009808:	dc0b      	bgt.n	8009822 <__sprint_r+0x48>
 800980a:	68a0      	ldr	r0, [r4, #8]
 800980c:	f026 0603 	bic.w	r6, r6, #3
 8009810:	1b80      	subs	r0, r0, r6
 8009812:	60a0      	str	r0, [r4, #8]
 8009814:	3508      	adds	r5, #8
 8009816:	2800      	cmp	r0, #0
 8009818:	d1ef      	bne.n	80097fa <__sprint_r+0x20>
 800981a:	2300      	movs	r3, #0
 800981c:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8009820:	e7e4      	b.n	80097ec <__sprint_r+0x12>
 8009822:	463a      	mov	r2, r7
 8009824:	4640      	mov	r0, r8
 8009826:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800982a:	f000 fe3a 	bl	800a4a2 <_fputwc_r>
 800982e:	1c43      	adds	r3, r0, #1
 8009830:	d0f3      	beq.n	800981a <__sprint_r+0x40>
 8009832:	f109 0901 	add.w	r9, r9, #1
 8009836:	e7e6      	b.n	8009806 <__sprint_r+0x2c>
 8009838:	f000 fe6e 	bl	800a518 <__sfvwrite_r>
 800983c:	e7ed      	b.n	800981a <__sprint_r+0x40>
	...

08009840 <_vfiprintf_r>:
 8009840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009844:	b0bb      	sub	sp, #236	; 0xec
 8009846:	460f      	mov	r7, r1
 8009848:	461d      	mov	r5, r3
 800984a:	461c      	mov	r4, r3
 800984c:	4681      	mov	r9, r0
 800984e:	9202      	str	r2, [sp, #8]
 8009850:	b118      	cbz	r0, 800985a <_vfiprintf_r+0x1a>
 8009852:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009854:	b90b      	cbnz	r3, 800985a <_vfiprintf_r+0x1a>
 8009856:	f7fd fdc9 	bl	80073ec <__sinit>
 800985a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800985c:	07d8      	lsls	r0, r3, #31
 800985e:	d405      	bmi.n	800986c <_vfiprintf_r+0x2c>
 8009860:	89bb      	ldrh	r3, [r7, #12]
 8009862:	0599      	lsls	r1, r3, #22
 8009864:	d402      	bmi.n	800986c <_vfiprintf_r+0x2c>
 8009866:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009868:	f7fd ff36 	bl	80076d8 <__retarget_lock_acquire_recursive>
 800986c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009870:	049a      	lsls	r2, r3, #18
 8009872:	d406      	bmi.n	8009882 <_vfiprintf_r+0x42>
 8009874:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009878:	81bb      	strh	r3, [r7, #12]
 800987a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800987c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009880:	667b      	str	r3, [r7, #100]	; 0x64
 8009882:	89bb      	ldrh	r3, [r7, #12]
 8009884:	071e      	lsls	r6, r3, #28
 8009886:	d501      	bpl.n	800988c <_vfiprintf_r+0x4c>
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	b9ab      	cbnz	r3, 80098b8 <_vfiprintf_r+0x78>
 800988c:	4639      	mov	r1, r7
 800988e:	4648      	mov	r0, r9
 8009890:	f7fc fe0c 	bl	80064ac <__swsetup_r>
 8009894:	b180      	cbz	r0, 80098b8 <_vfiprintf_r+0x78>
 8009896:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009898:	07d8      	lsls	r0, r3, #31
 800989a:	d506      	bpl.n	80098aa <_vfiprintf_r+0x6a>
 800989c:	f04f 33ff 	mov.w	r3, #4294967295
 80098a0:	9303      	str	r3, [sp, #12]
 80098a2:	9803      	ldr	r0, [sp, #12]
 80098a4:	b03b      	add	sp, #236	; 0xec
 80098a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098aa:	89bb      	ldrh	r3, [r7, #12]
 80098ac:	0599      	lsls	r1, r3, #22
 80098ae:	d4f5      	bmi.n	800989c <_vfiprintf_r+0x5c>
 80098b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80098b2:	f7fd ff12 	bl	80076da <__retarget_lock_release_recursive>
 80098b6:	e7f1      	b.n	800989c <_vfiprintf_r+0x5c>
 80098b8:	89bb      	ldrh	r3, [r7, #12]
 80098ba:	f003 021a 	and.w	r2, r3, #26
 80098be:	2a0a      	cmp	r2, #10
 80098c0:	d114      	bne.n	80098ec <_vfiprintf_r+0xac>
 80098c2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	db10      	blt.n	80098ec <_vfiprintf_r+0xac>
 80098ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80098cc:	07d2      	lsls	r2, r2, #31
 80098ce:	d404      	bmi.n	80098da <_vfiprintf_r+0x9a>
 80098d0:	059e      	lsls	r6, r3, #22
 80098d2:	d402      	bmi.n	80098da <_vfiprintf_r+0x9a>
 80098d4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80098d6:	f7fd ff00 	bl	80076da <__retarget_lock_release_recursive>
 80098da:	462b      	mov	r3, r5
 80098dc:	4639      	mov	r1, r7
 80098de:	4648      	mov	r0, r9
 80098e0:	9a02      	ldr	r2, [sp, #8]
 80098e2:	b03b      	add	sp, #236	; 0xec
 80098e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e8:	f000 bc38 	b.w	800a15c <__sbprintf>
 80098ec:	2300      	movs	r3, #0
 80098ee:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 80098f2:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80098f6:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80098fa:	ae11      	add	r6, sp, #68	; 0x44
 80098fc:	960e      	str	r6, [sp, #56]	; 0x38
 80098fe:	9303      	str	r3, [sp, #12]
 8009900:	9b02      	ldr	r3, [sp, #8]
 8009902:	461d      	mov	r5, r3
 8009904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009908:	b10a      	cbz	r2, 800990e <_vfiprintf_r+0xce>
 800990a:	2a25      	cmp	r2, #37	; 0x25
 800990c:	d1f9      	bne.n	8009902 <_vfiprintf_r+0xc2>
 800990e:	9b02      	ldr	r3, [sp, #8]
 8009910:	ebb5 0803 	subs.w	r8, r5, r3
 8009914:	d00d      	beq.n	8009932 <_vfiprintf_r+0xf2>
 8009916:	e9c6 3800 	strd	r3, r8, [r6]
 800991a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800991c:	4443      	add	r3, r8
 800991e:	9310      	str	r3, [sp, #64]	; 0x40
 8009920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009922:	3301      	adds	r3, #1
 8009924:	2b07      	cmp	r3, #7
 8009926:	930f      	str	r3, [sp, #60]	; 0x3c
 8009928:	dc75      	bgt.n	8009a16 <_vfiprintf_r+0x1d6>
 800992a:	3608      	adds	r6, #8
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	4443      	add	r3, r8
 8009930:	9303      	str	r3, [sp, #12]
 8009932:	782b      	ldrb	r3, [r5, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	f000 83d5 	beq.w	800a0e4 <_vfiprintf_r+0x8a4>
 800993a:	2300      	movs	r3, #0
 800993c:	f04f 31ff 	mov.w	r1, #4294967295
 8009940:	469a      	mov	sl, r3
 8009942:	1c6a      	adds	r2, r5, #1
 8009944:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009948:	9101      	str	r1, [sp, #4]
 800994a:	9304      	str	r3, [sp, #16]
 800994c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009950:	9202      	str	r2, [sp, #8]
 8009952:	f1a3 0220 	sub.w	r2, r3, #32
 8009956:	2a5a      	cmp	r2, #90	; 0x5a
 8009958:	f200 831d 	bhi.w	8009f96 <_vfiprintf_r+0x756>
 800995c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009960:	031b009a 	.word	0x031b009a
 8009964:	00a2031b 	.word	0x00a2031b
 8009968:	031b031b 	.word	0x031b031b
 800996c:	0082031b 	.word	0x0082031b
 8009970:	031b031b 	.word	0x031b031b
 8009974:	00af00a5 	.word	0x00af00a5
 8009978:	00ac031b 	.word	0x00ac031b
 800997c:	031b00b1 	.word	0x031b00b1
 8009980:	00cf00cc 	.word	0x00cf00cc
 8009984:	00cf00cf 	.word	0x00cf00cf
 8009988:	00cf00cf 	.word	0x00cf00cf
 800998c:	00cf00cf 	.word	0x00cf00cf
 8009990:	00cf00cf 	.word	0x00cf00cf
 8009994:	031b031b 	.word	0x031b031b
 8009998:	031b031b 	.word	0x031b031b
 800999c:	031b031b 	.word	0x031b031b
 80099a0:	031b031b 	.word	0x031b031b
 80099a4:	00f9031b 	.word	0x00f9031b
 80099a8:	031b0107 	.word	0x031b0107
 80099ac:	031b031b 	.word	0x031b031b
 80099b0:	031b031b 	.word	0x031b031b
 80099b4:	031b031b 	.word	0x031b031b
 80099b8:	031b031b 	.word	0x031b031b
 80099bc:	0156031b 	.word	0x0156031b
 80099c0:	031b031b 	.word	0x031b031b
 80099c4:	01a0031b 	.word	0x01a0031b
 80099c8:	027d031b 	.word	0x027d031b
 80099cc:	031b031b 	.word	0x031b031b
 80099d0:	031b029d 	.word	0x031b029d
 80099d4:	031b031b 	.word	0x031b031b
 80099d8:	031b031b 	.word	0x031b031b
 80099dc:	031b031b 	.word	0x031b031b
 80099e0:	031b031b 	.word	0x031b031b
 80099e4:	00f9031b 	.word	0x00f9031b
 80099e8:	031b0109 	.word	0x031b0109
 80099ec:	031b031b 	.word	0x031b031b
 80099f0:	010900df 	.word	0x010900df
 80099f4:	031b00f3 	.word	0x031b00f3
 80099f8:	031b00ec 	.word	0x031b00ec
 80099fc:	01580134 	.word	0x01580134
 8009a00:	00f3018d 	.word	0x00f3018d
 8009a04:	01a0031b 	.word	0x01a0031b
 8009a08:	027f0098 	.word	0x027f0098
 8009a0c:	031b031b 	.word	0x031b031b
 8009a10:	031b0065 	.word	0x031b0065
 8009a14:	0098      	.short	0x0098
 8009a16:	4639      	mov	r1, r7
 8009a18:	4648      	mov	r0, r9
 8009a1a:	aa0e      	add	r2, sp, #56	; 0x38
 8009a1c:	f7ff fedd 	bl	80097da <__sprint_r>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	f040 833e 	bne.w	800a0a2 <_vfiprintf_r+0x862>
 8009a26:	ae11      	add	r6, sp, #68	; 0x44
 8009a28:	e780      	b.n	800992c <_vfiprintf_r+0xec>
 8009a2a:	4a9c      	ldr	r2, [pc, #624]	; (8009c9c <_vfiprintf_r+0x45c>)
 8009a2c:	9206      	str	r2, [sp, #24]
 8009a2e:	f01a 0220 	ands.w	r2, sl, #32
 8009a32:	f000 8234 	beq.w	8009e9e <_vfiprintf_r+0x65e>
 8009a36:	3407      	adds	r4, #7
 8009a38:	f024 0207 	bic.w	r2, r4, #7
 8009a3c:	4693      	mov	fp, r2
 8009a3e:	6855      	ldr	r5, [r2, #4]
 8009a40:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009a44:	f01a 0f01 	tst.w	sl, #1
 8009a48:	d009      	beq.n	8009a5e <_vfiprintf_r+0x21e>
 8009a4a:	ea54 0205 	orrs.w	r2, r4, r5
 8009a4e:	bf1f      	itttt	ne
 8009a50:	2230      	movne	r2, #48	; 0x30
 8009a52:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8009a56:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8009a5a:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a5e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009a62:	e118      	b.n	8009c96 <_vfiprintf_r+0x456>
 8009a64:	4648      	mov	r0, r9
 8009a66:	f7fd fe31 	bl	80076cc <_localeconv_r>
 8009a6a:	6843      	ldr	r3, [r0, #4]
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a70:	f7f6 fbda 	bl	8000228 <strlen>
 8009a74:	9008      	str	r0, [sp, #32]
 8009a76:	4648      	mov	r0, r9
 8009a78:	f7fd fe28 	bl	80076cc <_localeconv_r>
 8009a7c:	6883      	ldr	r3, [r0, #8]
 8009a7e:	9307      	str	r3, [sp, #28]
 8009a80:	9b08      	ldr	r3, [sp, #32]
 8009a82:	b12b      	cbz	r3, 8009a90 <_vfiprintf_r+0x250>
 8009a84:	9b07      	ldr	r3, [sp, #28]
 8009a86:	b11b      	cbz	r3, 8009a90 <_vfiprintf_r+0x250>
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	b10b      	cbz	r3, 8009a90 <_vfiprintf_r+0x250>
 8009a8c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8009a90:	9a02      	ldr	r2, [sp, #8]
 8009a92:	e75b      	b.n	800994c <_vfiprintf_r+0x10c>
 8009a94:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d1f9      	bne.n	8009a90 <_vfiprintf_r+0x250>
 8009a9c:	2320      	movs	r3, #32
 8009a9e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009aa2:	e7f5      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009aa4:	f04a 0a01 	orr.w	sl, sl, #1
 8009aa8:	e7f2      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009aaa:	f854 3b04 	ldr.w	r3, [r4], #4
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	9304      	str	r3, [sp, #16]
 8009ab2:	daed      	bge.n	8009a90 <_vfiprintf_r+0x250>
 8009ab4:	425b      	negs	r3, r3
 8009ab6:	9304      	str	r3, [sp, #16]
 8009ab8:	f04a 0a04 	orr.w	sl, sl, #4
 8009abc:	e7e8      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009abe:	232b      	movs	r3, #43	; 0x2b
 8009ac0:	e7ed      	b.n	8009a9e <_vfiprintf_r+0x25e>
 8009ac2:	9a02      	ldr	r2, [sp, #8]
 8009ac4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8009aca:	d112      	bne.n	8009af2 <_vfiprintf_r+0x2b2>
 8009acc:	f854 0b04 	ldr.w	r0, [r4], #4
 8009ad0:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8009ad4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009ad8:	e7da      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009ada:	200a      	movs	r0, #10
 8009adc:	9b01      	ldr	r3, [sp, #4]
 8009ade:	fb00 1303 	mla	r3, r0, r3, r1
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009ae8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009aec:	2909      	cmp	r1, #9
 8009aee:	d9f4      	bls.n	8009ada <_vfiprintf_r+0x29a>
 8009af0:	e72e      	b.n	8009950 <_vfiprintf_r+0x110>
 8009af2:	2100      	movs	r1, #0
 8009af4:	9101      	str	r1, [sp, #4]
 8009af6:	e7f7      	b.n	8009ae8 <_vfiprintf_r+0x2a8>
 8009af8:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8009afc:	e7c8      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009afe:	2100      	movs	r1, #0
 8009b00:	9a02      	ldr	r2, [sp, #8]
 8009b02:	9104      	str	r1, [sp, #16]
 8009b04:	200a      	movs	r0, #10
 8009b06:	9904      	ldr	r1, [sp, #16]
 8009b08:	3b30      	subs	r3, #48	; 0x30
 8009b0a:	fb00 3301 	mla	r3, r0, r1, r3
 8009b0e:	9304      	str	r3, [sp, #16]
 8009b10:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009b14:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009b18:	2909      	cmp	r1, #9
 8009b1a:	d9f3      	bls.n	8009b04 <_vfiprintf_r+0x2c4>
 8009b1c:	e718      	b.n	8009950 <_vfiprintf_r+0x110>
 8009b1e:	9b02      	ldr	r3, [sp, #8]
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	2b68      	cmp	r3, #104	; 0x68
 8009b24:	bf01      	itttt	eq
 8009b26:	9b02      	ldreq	r3, [sp, #8]
 8009b28:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8009b2c:	3301      	addeq	r3, #1
 8009b2e:	9302      	streq	r3, [sp, #8]
 8009b30:	bf18      	it	ne
 8009b32:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009b36:	e7ab      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	2b6c      	cmp	r3, #108	; 0x6c
 8009b3e:	d105      	bne.n	8009b4c <_vfiprintf_r+0x30c>
 8009b40:	9b02      	ldr	r3, [sp, #8]
 8009b42:	3301      	adds	r3, #1
 8009b44:	9302      	str	r3, [sp, #8]
 8009b46:	f04a 0a20 	orr.w	sl, sl, #32
 8009b4a:	e7a1      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009b4c:	f04a 0a10 	orr.w	sl, sl, #16
 8009b50:	e79e      	b.n	8009a90 <_vfiprintf_r+0x250>
 8009b52:	46a3      	mov	fp, r4
 8009b54:	2100      	movs	r1, #0
 8009b56:	f85b 3b04 	ldr.w	r3, [fp], #4
 8009b5a:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8009b5e:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009b62:	2301      	movs	r3, #1
 8009b64:	460d      	mov	r5, r1
 8009b66:	9301      	str	r3, [sp, #4]
 8009b68:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 8009b6c:	e0ad      	b.n	8009cca <_vfiprintf_r+0x48a>
 8009b6e:	f04a 0a10 	orr.w	sl, sl, #16
 8009b72:	f01a 0f20 	tst.w	sl, #32
 8009b76:	d010      	beq.n	8009b9a <_vfiprintf_r+0x35a>
 8009b78:	3407      	adds	r4, #7
 8009b7a:	f024 0307 	bic.w	r3, r4, #7
 8009b7e:	469b      	mov	fp, r3
 8009b80:	685d      	ldr	r5, [r3, #4]
 8009b82:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009b86:	2d00      	cmp	r5, #0
 8009b88:	da05      	bge.n	8009b96 <_vfiprintf_r+0x356>
 8009b8a:	232d      	movs	r3, #45	; 0x2d
 8009b8c:	4264      	negs	r4, r4
 8009b8e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009b92:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009b96:	2301      	movs	r3, #1
 8009b98:	e04a      	b.n	8009c30 <_vfiprintf_r+0x3f0>
 8009b9a:	46a3      	mov	fp, r4
 8009b9c:	f01a 0f10 	tst.w	sl, #16
 8009ba0:	f85b 5b04 	ldr.w	r5, [fp], #4
 8009ba4:	d002      	beq.n	8009bac <_vfiprintf_r+0x36c>
 8009ba6:	462c      	mov	r4, r5
 8009ba8:	17ed      	asrs	r5, r5, #31
 8009baa:	e7ec      	b.n	8009b86 <_vfiprintf_r+0x346>
 8009bac:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009bb0:	d003      	beq.n	8009bba <_vfiprintf_r+0x37a>
 8009bb2:	b22c      	sxth	r4, r5
 8009bb4:	f345 35c0 	sbfx	r5, r5, #15, #1
 8009bb8:	e7e5      	b.n	8009b86 <_vfiprintf_r+0x346>
 8009bba:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009bbe:	d0f2      	beq.n	8009ba6 <_vfiprintf_r+0x366>
 8009bc0:	b26c      	sxtb	r4, r5
 8009bc2:	f345 15c0 	sbfx	r5, r5, #7, #1
 8009bc6:	e7de      	b.n	8009b86 <_vfiprintf_r+0x346>
 8009bc8:	f01a 0f20 	tst.w	sl, #32
 8009bcc:	f104 0b04 	add.w	fp, r4, #4
 8009bd0:	d007      	beq.n	8009be2 <_vfiprintf_r+0x3a2>
 8009bd2:	9a03      	ldr	r2, [sp, #12]
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	9903      	ldr	r1, [sp, #12]
 8009bd8:	17d2      	asrs	r2, r2, #31
 8009bda:	e9c3 1200 	strd	r1, r2, [r3]
 8009bde:	465c      	mov	r4, fp
 8009be0:	e68e      	b.n	8009900 <_vfiprintf_r+0xc0>
 8009be2:	f01a 0f10 	tst.w	sl, #16
 8009be6:	d003      	beq.n	8009bf0 <_vfiprintf_r+0x3b0>
 8009be8:	6823      	ldr	r3, [r4, #0]
 8009bea:	9a03      	ldr	r2, [sp, #12]
 8009bec:	601a      	str	r2, [r3, #0]
 8009bee:	e7f6      	b.n	8009bde <_vfiprintf_r+0x39e>
 8009bf0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009bf4:	d003      	beq.n	8009bfe <_vfiprintf_r+0x3be>
 8009bf6:	6823      	ldr	r3, [r4, #0]
 8009bf8:	9a03      	ldr	r2, [sp, #12]
 8009bfa:	801a      	strh	r2, [r3, #0]
 8009bfc:	e7ef      	b.n	8009bde <_vfiprintf_r+0x39e>
 8009bfe:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009c02:	d0f1      	beq.n	8009be8 <_vfiprintf_r+0x3a8>
 8009c04:	6823      	ldr	r3, [r4, #0]
 8009c06:	9a03      	ldr	r2, [sp, #12]
 8009c08:	701a      	strb	r2, [r3, #0]
 8009c0a:	e7e8      	b.n	8009bde <_vfiprintf_r+0x39e>
 8009c0c:	f04a 0a10 	orr.w	sl, sl, #16
 8009c10:	f01a 0320 	ands.w	r3, sl, #32
 8009c14:	d01f      	beq.n	8009c56 <_vfiprintf_r+0x416>
 8009c16:	3407      	adds	r4, #7
 8009c18:	f024 0307 	bic.w	r3, r4, #7
 8009c1c:	469b      	mov	fp, r3
 8009c1e:	685d      	ldr	r5, [r3, #4]
 8009c20:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009c24:	2300      	movs	r3, #0
 8009c26:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8009c30:	9a01      	ldr	r2, [sp, #4]
 8009c32:	3201      	adds	r2, #1
 8009c34:	f000 8263 	beq.w	800a0fe <_vfiprintf_r+0x8be>
 8009c38:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009c3c:	9205      	str	r2, [sp, #20]
 8009c3e:	ea54 0205 	orrs.w	r2, r4, r5
 8009c42:	f040 8262 	bne.w	800a10a <_vfiprintf_r+0x8ca>
 8009c46:	9a01      	ldr	r2, [sp, #4]
 8009c48:	2a00      	cmp	r2, #0
 8009c4a:	f000 8199 	beq.w	8009f80 <_vfiprintf_r+0x740>
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	f040 825e 	bne.w	800a110 <_vfiprintf_r+0x8d0>
 8009c54:	e13a      	b.n	8009ecc <_vfiprintf_r+0x68c>
 8009c56:	46a3      	mov	fp, r4
 8009c58:	f01a 0510 	ands.w	r5, sl, #16
 8009c5c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009c60:	d001      	beq.n	8009c66 <_vfiprintf_r+0x426>
 8009c62:	461d      	mov	r5, r3
 8009c64:	e7de      	b.n	8009c24 <_vfiprintf_r+0x3e4>
 8009c66:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8009c6a:	d001      	beq.n	8009c70 <_vfiprintf_r+0x430>
 8009c6c:	b2a4      	uxth	r4, r4
 8009c6e:	e7d9      	b.n	8009c24 <_vfiprintf_r+0x3e4>
 8009c70:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009c74:	d0d6      	beq.n	8009c24 <_vfiprintf_r+0x3e4>
 8009c76:	b2e4      	uxtb	r4, r4
 8009c78:	e7f3      	b.n	8009c62 <_vfiprintf_r+0x422>
 8009c7a:	2330      	movs	r3, #48	; 0x30
 8009c7c:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 8009c80:	2378      	movs	r3, #120	; 0x78
 8009c82:	46a3      	mov	fp, r4
 8009c84:	2500      	movs	r5, #0
 8009c86:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8009c8a:	4b04      	ldr	r3, [pc, #16]	; (8009c9c <_vfiprintf_r+0x45c>)
 8009c8c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009c90:	f04a 0a02 	orr.w	sl, sl, #2
 8009c94:	9306      	str	r3, [sp, #24]
 8009c96:	2302      	movs	r3, #2
 8009c98:	e7c7      	b.n	8009c2a <_vfiprintf_r+0x3ea>
 8009c9a:	bf00      	nop
 8009c9c:	0800b124 	.word	0x0800b124
 8009ca0:	46a3      	mov	fp, r4
 8009ca2:	2500      	movs	r5, #0
 8009ca4:	9b01      	ldr	r3, [sp, #4]
 8009ca6:	f85b 8b04 	ldr.w	r8, [fp], #4
 8009caa:	1c5c      	adds	r4, r3, #1
 8009cac:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009cb0:	f000 80ce 	beq.w	8009e50 <_vfiprintf_r+0x610>
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4640      	mov	r0, r8
 8009cba:	f7fd ffb7 	bl	8007c2c <memchr>
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	f000 8173 	beq.w	8009faa <_vfiprintf_r+0x76a>
 8009cc4:	eba0 0308 	sub.w	r3, r0, r8
 8009cc8:	9301      	str	r3, [sp, #4]
 8009cca:	9b01      	ldr	r3, [sp, #4]
 8009ccc:	42ab      	cmp	r3, r5
 8009cce:	bfb8      	it	lt
 8009cd0:	462b      	movlt	r3, r5
 8009cd2:	9305      	str	r3, [sp, #20]
 8009cd4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009cd8:	b113      	cbz	r3, 8009ce0 <_vfiprintf_r+0x4a0>
 8009cda:	9b05      	ldr	r3, [sp, #20]
 8009cdc:	3301      	adds	r3, #1
 8009cde:	9305      	str	r3, [sp, #20]
 8009ce0:	f01a 0302 	ands.w	r3, sl, #2
 8009ce4:	930a      	str	r3, [sp, #40]	; 0x28
 8009ce6:	bf1e      	ittt	ne
 8009ce8:	9b05      	ldrne	r3, [sp, #20]
 8009cea:	3302      	addne	r3, #2
 8009cec:	9305      	strne	r3, [sp, #20]
 8009cee:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cf4:	d11f      	bne.n	8009d36 <_vfiprintf_r+0x4f6>
 8009cf6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009cfa:	1a9c      	subs	r4, r3, r2
 8009cfc:	2c00      	cmp	r4, #0
 8009cfe:	dd1a      	ble.n	8009d36 <_vfiprintf_r+0x4f6>
 8009d00:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009d04:	48aa      	ldr	r0, [pc, #680]	; (8009fb0 <_vfiprintf_r+0x770>)
 8009d06:	2c10      	cmp	r4, #16
 8009d08:	f103 0301 	add.w	r3, r3, #1
 8009d0c:	f106 0108 	add.w	r1, r6, #8
 8009d10:	6030      	str	r0, [r6, #0]
 8009d12:	f300 8153 	bgt.w	8009fbc <_vfiprintf_r+0x77c>
 8009d16:	6074      	str	r4, [r6, #4]
 8009d18:	2b07      	cmp	r3, #7
 8009d1a:	4414      	add	r4, r2
 8009d1c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009d20:	f340 815e 	ble.w	8009fe0 <_vfiprintf_r+0x7a0>
 8009d24:	4639      	mov	r1, r7
 8009d26:	4648      	mov	r0, r9
 8009d28:	aa0e      	add	r2, sp, #56	; 0x38
 8009d2a:	f7ff fd56 	bl	80097da <__sprint_r>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	f040 81b7 	bne.w	800a0a2 <_vfiprintf_r+0x862>
 8009d34:	ae11      	add	r6, sp, #68	; 0x44
 8009d36:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009d3a:	b173      	cbz	r3, 8009d5a <_vfiprintf_r+0x51a>
 8009d3c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009d40:	6032      	str	r2, [r6, #0]
 8009d42:	2201      	movs	r2, #1
 8009d44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d46:	6072      	str	r2, [r6, #4]
 8009d48:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	3201      	adds	r2, #1
 8009d4e:	2b07      	cmp	r3, #7
 8009d50:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009d54:	f300 8146 	bgt.w	8009fe4 <_vfiprintf_r+0x7a4>
 8009d58:	3608      	adds	r6, #8
 8009d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d5c:	b16b      	cbz	r3, 8009d7a <_vfiprintf_r+0x53a>
 8009d5e:	aa0d      	add	r2, sp, #52	; 0x34
 8009d60:	6032      	str	r2, [r6, #0]
 8009d62:	2202      	movs	r2, #2
 8009d64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d66:	6072      	str	r2, [r6, #4]
 8009d68:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009d6a:	3301      	adds	r3, #1
 8009d6c:	3202      	adds	r2, #2
 8009d6e:	2b07      	cmp	r3, #7
 8009d70:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009d74:	f300 813f 	bgt.w	8009ff6 <_vfiprintf_r+0x7b6>
 8009d78:	3608      	adds	r6, #8
 8009d7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d7c:	2b80      	cmp	r3, #128	; 0x80
 8009d7e:	d11f      	bne.n	8009dc0 <_vfiprintf_r+0x580>
 8009d80:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009d84:	1a9c      	subs	r4, r3, r2
 8009d86:	2c00      	cmp	r4, #0
 8009d88:	dd1a      	ble.n	8009dc0 <_vfiprintf_r+0x580>
 8009d8a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009d8e:	4889      	ldr	r0, [pc, #548]	; (8009fb4 <_vfiprintf_r+0x774>)
 8009d90:	2c10      	cmp	r4, #16
 8009d92:	f103 0301 	add.w	r3, r3, #1
 8009d96:	f106 0108 	add.w	r1, r6, #8
 8009d9a:	6030      	str	r0, [r6, #0]
 8009d9c:	f300 8134 	bgt.w	800a008 <_vfiprintf_r+0x7c8>
 8009da0:	6074      	str	r4, [r6, #4]
 8009da2:	2b07      	cmp	r3, #7
 8009da4:	4414      	add	r4, r2
 8009da6:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009daa:	f340 813f 	ble.w	800a02c <_vfiprintf_r+0x7ec>
 8009dae:	4639      	mov	r1, r7
 8009db0:	4648      	mov	r0, r9
 8009db2:	aa0e      	add	r2, sp, #56	; 0x38
 8009db4:	f7ff fd11 	bl	80097da <__sprint_r>
 8009db8:	2800      	cmp	r0, #0
 8009dba:	f040 8172 	bne.w	800a0a2 <_vfiprintf_r+0x862>
 8009dbe:	ae11      	add	r6, sp, #68	; 0x44
 8009dc0:	9b01      	ldr	r3, [sp, #4]
 8009dc2:	1aec      	subs	r4, r5, r3
 8009dc4:	2c00      	cmp	r4, #0
 8009dc6:	dd1a      	ble.n	8009dfe <_vfiprintf_r+0x5be>
 8009dc8:	4d7a      	ldr	r5, [pc, #488]	; (8009fb4 <_vfiprintf_r+0x774>)
 8009dca:	2c10      	cmp	r4, #16
 8009dcc:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8009dd0:	f106 0208 	add.w	r2, r6, #8
 8009dd4:	f103 0301 	add.w	r3, r3, #1
 8009dd8:	6035      	str	r5, [r6, #0]
 8009dda:	f300 8129 	bgt.w	800a030 <_vfiprintf_r+0x7f0>
 8009dde:	6074      	str	r4, [r6, #4]
 8009de0:	2b07      	cmp	r3, #7
 8009de2:	440c      	add	r4, r1
 8009de4:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009de8:	f340 8133 	ble.w	800a052 <_vfiprintf_r+0x812>
 8009dec:	4639      	mov	r1, r7
 8009dee:	4648      	mov	r0, r9
 8009df0:	aa0e      	add	r2, sp, #56	; 0x38
 8009df2:	f7ff fcf2 	bl	80097da <__sprint_r>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	f040 8153 	bne.w	800a0a2 <_vfiprintf_r+0x862>
 8009dfc:	ae11      	add	r6, sp, #68	; 0x44
 8009dfe:	9b01      	ldr	r3, [sp, #4]
 8009e00:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009e02:	6073      	str	r3, [r6, #4]
 8009e04:	4418      	add	r0, r3
 8009e06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e08:	f8c6 8000 	str.w	r8, [r6]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	2b07      	cmp	r3, #7
 8009e10:	9010      	str	r0, [sp, #64]	; 0x40
 8009e12:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e14:	f300 811f 	bgt.w	800a056 <_vfiprintf_r+0x816>
 8009e18:	f106 0308 	add.w	r3, r6, #8
 8009e1c:	f01a 0f04 	tst.w	sl, #4
 8009e20:	f040 8121 	bne.w	800a066 <_vfiprintf_r+0x826>
 8009e24:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009e28:	9905      	ldr	r1, [sp, #20]
 8009e2a:	428a      	cmp	r2, r1
 8009e2c:	bfac      	ite	ge
 8009e2e:	189b      	addge	r3, r3, r2
 8009e30:	185b      	addlt	r3, r3, r1
 8009e32:	9303      	str	r3, [sp, #12]
 8009e34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e36:	b13b      	cbz	r3, 8009e48 <_vfiprintf_r+0x608>
 8009e38:	4639      	mov	r1, r7
 8009e3a:	4648      	mov	r0, r9
 8009e3c:	aa0e      	add	r2, sp, #56	; 0x38
 8009e3e:	f7ff fccc 	bl	80097da <__sprint_r>
 8009e42:	2800      	cmp	r0, #0
 8009e44:	f040 812d 	bne.w	800a0a2 <_vfiprintf_r+0x862>
 8009e48:	2300      	movs	r3, #0
 8009e4a:	ae11      	add	r6, sp, #68	; 0x44
 8009e4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e4e:	e6c6      	b.n	8009bde <_vfiprintf_r+0x39e>
 8009e50:	4640      	mov	r0, r8
 8009e52:	f7f6 f9e9 	bl	8000228 <strlen>
 8009e56:	9001      	str	r0, [sp, #4]
 8009e58:	e737      	b.n	8009cca <_vfiprintf_r+0x48a>
 8009e5a:	f04a 0a10 	orr.w	sl, sl, #16
 8009e5e:	f01a 0320 	ands.w	r3, sl, #32
 8009e62:	d008      	beq.n	8009e76 <_vfiprintf_r+0x636>
 8009e64:	3407      	adds	r4, #7
 8009e66:	f024 0307 	bic.w	r3, r4, #7
 8009e6a:	469b      	mov	fp, r3
 8009e6c:	685d      	ldr	r5, [r3, #4]
 8009e6e:	f85b 4b08 	ldr.w	r4, [fp], #8
 8009e72:	2301      	movs	r3, #1
 8009e74:	e6d9      	b.n	8009c2a <_vfiprintf_r+0x3ea>
 8009e76:	46a3      	mov	fp, r4
 8009e78:	f01a 0510 	ands.w	r5, sl, #16
 8009e7c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009e80:	d001      	beq.n	8009e86 <_vfiprintf_r+0x646>
 8009e82:	461d      	mov	r5, r3
 8009e84:	e7f5      	b.n	8009e72 <_vfiprintf_r+0x632>
 8009e86:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8009e8a:	d001      	beq.n	8009e90 <_vfiprintf_r+0x650>
 8009e8c:	b2a4      	uxth	r4, r4
 8009e8e:	e7f0      	b.n	8009e72 <_vfiprintf_r+0x632>
 8009e90:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009e94:	d0ed      	beq.n	8009e72 <_vfiprintf_r+0x632>
 8009e96:	b2e4      	uxtb	r4, r4
 8009e98:	e7f3      	b.n	8009e82 <_vfiprintf_r+0x642>
 8009e9a:	4a47      	ldr	r2, [pc, #284]	; (8009fb8 <_vfiprintf_r+0x778>)
 8009e9c:	e5c6      	b.n	8009a2c <_vfiprintf_r+0x1ec>
 8009e9e:	46a3      	mov	fp, r4
 8009ea0:	f01a 0510 	ands.w	r5, sl, #16
 8009ea4:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009ea8:	d001      	beq.n	8009eae <_vfiprintf_r+0x66e>
 8009eaa:	4615      	mov	r5, r2
 8009eac:	e5ca      	b.n	8009a44 <_vfiprintf_r+0x204>
 8009eae:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8009eb2:	d001      	beq.n	8009eb8 <_vfiprintf_r+0x678>
 8009eb4:	b2a4      	uxth	r4, r4
 8009eb6:	e5c5      	b.n	8009a44 <_vfiprintf_r+0x204>
 8009eb8:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009ebc:	f43f adc2 	beq.w	8009a44 <_vfiprintf_r+0x204>
 8009ec0:	b2e4      	uxtb	r4, r4
 8009ec2:	e7f2      	b.n	8009eaa <_vfiprintf_r+0x66a>
 8009ec4:	2c0a      	cmp	r4, #10
 8009ec6:	f175 0300 	sbcs.w	r3, r5, #0
 8009eca:	d205      	bcs.n	8009ed8 <_vfiprintf_r+0x698>
 8009ecc:	3430      	adds	r4, #48	; 0x30
 8009ece:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8009ed2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 8009ed6:	e137      	b.n	800a148 <_vfiprintf_r+0x908>
 8009ed8:	f04f 0a00 	mov.w	sl, #0
 8009edc:	ab3a      	add	r3, sp, #232	; 0xe8
 8009ede:	930a      	str	r3, [sp, #40]	; 0x28
 8009ee0:	9b05      	ldr	r3, [sp, #20]
 8009ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ee6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eea:	220a      	movs	r2, #10
 8009eec:	4620      	mov	r0, r4
 8009eee:	4629      	mov	r1, r5
 8009ef0:	f103 38ff 	add.w	r8, r3, #4294967295
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f7f7 f97d 	bl	80011f4 <__aeabi_uldivmod>
 8009efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009efc:	3230      	adds	r2, #48	; 0x30
 8009efe:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009f02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f04:	f10a 0a01 	add.w	sl, sl, #1
 8009f08:	b1d3      	cbz	r3, 8009f40 <_vfiprintf_r+0x700>
 8009f0a:	9b07      	ldr	r3, [sp, #28]
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	4553      	cmp	r3, sl
 8009f10:	d116      	bne.n	8009f40 <_vfiprintf_r+0x700>
 8009f12:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8009f16:	d013      	beq.n	8009f40 <_vfiprintf_r+0x700>
 8009f18:	2c0a      	cmp	r4, #10
 8009f1a:	f175 0300 	sbcs.w	r3, r5, #0
 8009f1e:	d30f      	bcc.n	8009f40 <_vfiprintf_r+0x700>
 8009f20:	9b08      	ldr	r3, [sp, #32]
 8009f22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f24:	eba8 0803 	sub.w	r8, r8, r3
 8009f28:	461a      	mov	r2, r3
 8009f2a:	4640      	mov	r0, r8
 8009f2c:	f7fe fa61 	bl	80083f2 <strncpy>
 8009f30:	9b07      	ldr	r3, [sp, #28]
 8009f32:	785b      	ldrb	r3, [r3, #1]
 8009f34:	b1a3      	cbz	r3, 8009f60 <_vfiprintf_r+0x720>
 8009f36:	f04f 0a00 	mov.w	sl, #0
 8009f3a:	9b07      	ldr	r3, [sp, #28]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	9307      	str	r3, [sp, #28]
 8009f40:	2300      	movs	r3, #0
 8009f42:	220a      	movs	r2, #10
 8009f44:	4620      	mov	r0, r4
 8009f46:	4629      	mov	r1, r5
 8009f48:	f7f7 f954 	bl	80011f4 <__aeabi_uldivmod>
 8009f4c:	2c0a      	cmp	r4, #10
 8009f4e:	f175 0300 	sbcs.w	r3, r5, #0
 8009f52:	f0c0 80f9 	bcc.w	800a148 <_vfiprintf_r+0x908>
 8009f56:	4604      	mov	r4, r0
 8009f58:	460d      	mov	r5, r1
 8009f5a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009f5e:	e7c3      	b.n	8009ee8 <_vfiprintf_r+0x6a8>
 8009f60:	469a      	mov	sl, r3
 8009f62:	e7ed      	b.n	8009f40 <_vfiprintf_r+0x700>
 8009f64:	9a06      	ldr	r2, [sp, #24]
 8009f66:	f004 030f 	and.w	r3, r4, #15
 8009f6a:	5cd3      	ldrb	r3, [r2, r3]
 8009f6c:	0924      	lsrs	r4, r4, #4
 8009f6e:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8009f72:	092d      	lsrs	r5, r5, #4
 8009f74:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009f78:	ea54 0305 	orrs.w	r3, r4, r5
 8009f7c:	d1f2      	bne.n	8009f64 <_vfiprintf_r+0x724>
 8009f7e:	e0e3      	b.n	800a148 <_vfiprintf_r+0x908>
 8009f80:	b933      	cbnz	r3, 8009f90 <_vfiprintf_r+0x750>
 8009f82:	f01a 0f01 	tst.w	sl, #1
 8009f86:	d003      	beq.n	8009f90 <_vfiprintf_r+0x750>
 8009f88:	2330      	movs	r3, #48	; 0x30
 8009f8a:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8009f8e:	e7a0      	b.n	8009ed2 <_vfiprintf_r+0x692>
 8009f90:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009f94:	e0d8      	b.n	800a148 <_vfiprintf_r+0x908>
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	f000 80a4 	beq.w	800a0e4 <_vfiprintf_r+0x8a4>
 8009f9c:	2100      	movs	r1, #0
 8009f9e:	46a3      	mov	fp, r4
 8009fa0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009fa4:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8009fa8:	e5db      	b.n	8009b62 <_vfiprintf_r+0x322>
 8009faa:	4605      	mov	r5, r0
 8009fac:	e68d      	b.n	8009cca <_vfiprintf_r+0x48a>
 8009fae:	bf00      	nop
 8009fb0:	0800b166 	.word	0x0800b166
 8009fb4:	0800b176 	.word	0x0800b176
 8009fb8:	0800b135 	.word	0x0800b135
 8009fbc:	2010      	movs	r0, #16
 8009fbe:	2b07      	cmp	r3, #7
 8009fc0:	4402      	add	r2, r0
 8009fc2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009fc6:	6070      	str	r0, [r6, #4]
 8009fc8:	dd07      	ble.n	8009fda <_vfiprintf_r+0x79a>
 8009fca:	4639      	mov	r1, r7
 8009fcc:	4648      	mov	r0, r9
 8009fce:	aa0e      	add	r2, sp, #56	; 0x38
 8009fd0:	f7ff fc03 	bl	80097da <__sprint_r>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	d164      	bne.n	800a0a2 <_vfiprintf_r+0x862>
 8009fd8:	a911      	add	r1, sp, #68	; 0x44
 8009fda:	460e      	mov	r6, r1
 8009fdc:	3c10      	subs	r4, #16
 8009fde:	e68f      	b.n	8009d00 <_vfiprintf_r+0x4c0>
 8009fe0:	460e      	mov	r6, r1
 8009fe2:	e6a8      	b.n	8009d36 <_vfiprintf_r+0x4f6>
 8009fe4:	4639      	mov	r1, r7
 8009fe6:	4648      	mov	r0, r9
 8009fe8:	aa0e      	add	r2, sp, #56	; 0x38
 8009fea:	f7ff fbf6 	bl	80097da <__sprint_r>
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	d157      	bne.n	800a0a2 <_vfiprintf_r+0x862>
 8009ff2:	ae11      	add	r6, sp, #68	; 0x44
 8009ff4:	e6b1      	b.n	8009d5a <_vfiprintf_r+0x51a>
 8009ff6:	4639      	mov	r1, r7
 8009ff8:	4648      	mov	r0, r9
 8009ffa:	aa0e      	add	r2, sp, #56	; 0x38
 8009ffc:	f7ff fbed 	bl	80097da <__sprint_r>
 800a000:	2800      	cmp	r0, #0
 800a002:	d14e      	bne.n	800a0a2 <_vfiprintf_r+0x862>
 800a004:	ae11      	add	r6, sp, #68	; 0x44
 800a006:	e6b8      	b.n	8009d7a <_vfiprintf_r+0x53a>
 800a008:	2010      	movs	r0, #16
 800a00a:	2b07      	cmp	r3, #7
 800a00c:	4402      	add	r2, r0
 800a00e:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a012:	6070      	str	r0, [r6, #4]
 800a014:	dd07      	ble.n	800a026 <_vfiprintf_r+0x7e6>
 800a016:	4639      	mov	r1, r7
 800a018:	4648      	mov	r0, r9
 800a01a:	aa0e      	add	r2, sp, #56	; 0x38
 800a01c:	f7ff fbdd 	bl	80097da <__sprint_r>
 800a020:	2800      	cmp	r0, #0
 800a022:	d13e      	bne.n	800a0a2 <_vfiprintf_r+0x862>
 800a024:	a911      	add	r1, sp, #68	; 0x44
 800a026:	460e      	mov	r6, r1
 800a028:	3c10      	subs	r4, #16
 800a02a:	e6ae      	b.n	8009d8a <_vfiprintf_r+0x54a>
 800a02c:	460e      	mov	r6, r1
 800a02e:	e6c7      	b.n	8009dc0 <_vfiprintf_r+0x580>
 800a030:	2010      	movs	r0, #16
 800a032:	2b07      	cmp	r3, #7
 800a034:	4401      	add	r1, r0
 800a036:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800a03a:	6070      	str	r0, [r6, #4]
 800a03c:	dd06      	ble.n	800a04c <_vfiprintf_r+0x80c>
 800a03e:	4639      	mov	r1, r7
 800a040:	4648      	mov	r0, r9
 800a042:	aa0e      	add	r2, sp, #56	; 0x38
 800a044:	f7ff fbc9 	bl	80097da <__sprint_r>
 800a048:	bb58      	cbnz	r0, 800a0a2 <_vfiprintf_r+0x862>
 800a04a:	aa11      	add	r2, sp, #68	; 0x44
 800a04c:	4616      	mov	r6, r2
 800a04e:	3c10      	subs	r4, #16
 800a050:	e6bb      	b.n	8009dca <_vfiprintf_r+0x58a>
 800a052:	4616      	mov	r6, r2
 800a054:	e6d3      	b.n	8009dfe <_vfiprintf_r+0x5be>
 800a056:	4639      	mov	r1, r7
 800a058:	4648      	mov	r0, r9
 800a05a:	aa0e      	add	r2, sp, #56	; 0x38
 800a05c:	f7ff fbbd 	bl	80097da <__sprint_r>
 800a060:	b9f8      	cbnz	r0, 800a0a2 <_vfiprintf_r+0x862>
 800a062:	ab11      	add	r3, sp, #68	; 0x44
 800a064:	e6da      	b.n	8009e1c <_vfiprintf_r+0x5dc>
 800a066:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800a06a:	1a54      	subs	r4, r2, r1
 800a06c:	2c00      	cmp	r4, #0
 800a06e:	f77f aed9 	ble.w	8009e24 <_vfiprintf_r+0x5e4>
 800a072:	2610      	movs	r6, #16
 800a074:	4d38      	ldr	r5, [pc, #224]	; (800a158 <_vfiprintf_r+0x918>)
 800a076:	2c10      	cmp	r4, #16
 800a078:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a07c:	601d      	str	r5, [r3, #0]
 800a07e:	f102 0201 	add.w	r2, r2, #1
 800a082:	dc1d      	bgt.n	800a0c0 <_vfiprintf_r+0x880>
 800a084:	605c      	str	r4, [r3, #4]
 800a086:	2a07      	cmp	r2, #7
 800a088:	440c      	add	r4, r1
 800a08a:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800a08e:	f77f aec9 	ble.w	8009e24 <_vfiprintf_r+0x5e4>
 800a092:	4639      	mov	r1, r7
 800a094:	4648      	mov	r0, r9
 800a096:	aa0e      	add	r2, sp, #56	; 0x38
 800a098:	f7ff fb9f 	bl	80097da <__sprint_r>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	f43f aec1 	beq.w	8009e24 <_vfiprintf_r+0x5e4>
 800a0a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0a4:	07d9      	lsls	r1, r3, #31
 800a0a6:	d405      	bmi.n	800a0b4 <_vfiprintf_r+0x874>
 800a0a8:	89bb      	ldrh	r3, [r7, #12]
 800a0aa:	059a      	lsls	r2, r3, #22
 800a0ac:	d402      	bmi.n	800a0b4 <_vfiprintf_r+0x874>
 800a0ae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a0b0:	f7fd fb13 	bl	80076da <__retarget_lock_release_recursive>
 800a0b4:	89bb      	ldrh	r3, [r7, #12]
 800a0b6:	065b      	lsls	r3, r3, #25
 800a0b8:	f57f abf3 	bpl.w	80098a2 <_vfiprintf_r+0x62>
 800a0bc:	f7ff bbee 	b.w	800989c <_vfiprintf_r+0x5c>
 800a0c0:	3110      	adds	r1, #16
 800a0c2:	2a07      	cmp	r2, #7
 800a0c4:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800a0c8:	605e      	str	r6, [r3, #4]
 800a0ca:	dc02      	bgt.n	800a0d2 <_vfiprintf_r+0x892>
 800a0cc:	3308      	adds	r3, #8
 800a0ce:	3c10      	subs	r4, #16
 800a0d0:	e7d1      	b.n	800a076 <_vfiprintf_r+0x836>
 800a0d2:	4639      	mov	r1, r7
 800a0d4:	4648      	mov	r0, r9
 800a0d6:	aa0e      	add	r2, sp, #56	; 0x38
 800a0d8:	f7ff fb7f 	bl	80097da <__sprint_r>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	d1e0      	bne.n	800a0a2 <_vfiprintf_r+0x862>
 800a0e0:	ab11      	add	r3, sp, #68	; 0x44
 800a0e2:	e7f4      	b.n	800a0ce <_vfiprintf_r+0x88e>
 800a0e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0e6:	b913      	cbnz	r3, 800a0ee <_vfiprintf_r+0x8ae>
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0ec:	e7d9      	b.n	800a0a2 <_vfiprintf_r+0x862>
 800a0ee:	4639      	mov	r1, r7
 800a0f0:	4648      	mov	r0, r9
 800a0f2:	aa0e      	add	r2, sp, #56	; 0x38
 800a0f4:	f7ff fb71 	bl	80097da <__sprint_r>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d0f5      	beq.n	800a0e8 <_vfiprintf_r+0x8a8>
 800a0fc:	e7d1      	b.n	800a0a2 <_vfiprintf_r+0x862>
 800a0fe:	ea54 0205 	orrs.w	r2, r4, r5
 800a102:	f8cd a014 	str.w	sl, [sp, #20]
 800a106:	f43f ada2 	beq.w	8009c4e <_vfiprintf_r+0x40e>
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	f43f aeda 	beq.w	8009ec4 <_vfiprintf_r+0x684>
 800a110:	2b02      	cmp	r3, #2
 800a112:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800a116:	f43f af25 	beq.w	8009f64 <_vfiprintf_r+0x724>
 800a11a:	f004 0307 	and.w	r3, r4, #7
 800a11e:	08e4      	lsrs	r4, r4, #3
 800a120:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800a124:	08ed      	lsrs	r5, r5, #3
 800a126:	3330      	adds	r3, #48	; 0x30
 800a128:	ea54 0105 	orrs.w	r1, r4, r5
 800a12c:	4642      	mov	r2, r8
 800a12e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800a132:	d1f2      	bne.n	800a11a <_vfiprintf_r+0x8da>
 800a134:	9905      	ldr	r1, [sp, #20]
 800a136:	07c8      	lsls	r0, r1, #31
 800a138:	d506      	bpl.n	800a148 <_vfiprintf_r+0x908>
 800a13a:	2b30      	cmp	r3, #48	; 0x30
 800a13c:	d004      	beq.n	800a148 <_vfiprintf_r+0x908>
 800a13e:	2330      	movs	r3, #48	; 0x30
 800a140:	f808 3c01 	strb.w	r3, [r8, #-1]
 800a144:	f1a2 0802 	sub.w	r8, r2, #2
 800a148:	ab3a      	add	r3, sp, #232	; 0xe8
 800a14a:	eba3 0308 	sub.w	r3, r3, r8
 800a14e:	9d01      	ldr	r5, [sp, #4]
 800a150:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	e5b8      	b.n	8009cca <_vfiprintf_r+0x48a>
 800a158:	0800b166 	.word	0x0800b166

0800a15c <__sbprintf>:
 800a15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a15e:	461f      	mov	r7, r3
 800a160:	898b      	ldrh	r3, [r1, #12]
 800a162:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a166:	f023 0302 	bic.w	r3, r3, #2
 800a16a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a16e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a170:	4615      	mov	r5, r2
 800a172:	9319      	str	r3, [sp, #100]	; 0x64
 800a174:	89cb      	ldrh	r3, [r1, #14]
 800a176:	4606      	mov	r6, r0
 800a178:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a17c:	69cb      	ldr	r3, [r1, #28]
 800a17e:	a816      	add	r0, sp, #88	; 0x58
 800a180:	9307      	str	r3, [sp, #28]
 800a182:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a184:	460c      	mov	r4, r1
 800a186:	9309      	str	r3, [sp, #36]	; 0x24
 800a188:	ab1a      	add	r3, sp, #104	; 0x68
 800a18a:	9300      	str	r3, [sp, #0]
 800a18c:	9304      	str	r3, [sp, #16]
 800a18e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a192:	9302      	str	r3, [sp, #8]
 800a194:	9305      	str	r3, [sp, #20]
 800a196:	2300      	movs	r3, #0
 800a198:	9306      	str	r3, [sp, #24]
 800a19a:	f7fd fa9b 	bl	80076d4 <__retarget_lock_init_recursive>
 800a19e:	462a      	mov	r2, r5
 800a1a0:	463b      	mov	r3, r7
 800a1a2:	4669      	mov	r1, sp
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f7ff fb4b 	bl	8009840 <_vfiprintf_r>
 800a1aa:	1e05      	subs	r5, r0, #0
 800a1ac:	db07      	blt.n	800a1be <__sbprintf+0x62>
 800a1ae:	4669      	mov	r1, sp
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	f7fd f8af 	bl	8007314 <_fflush_r>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	bf18      	it	ne
 800a1ba:	f04f 35ff 	movne.w	r5, #4294967295
 800a1be:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a1c2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a1c4:	065b      	lsls	r3, r3, #25
 800a1c6:	bf42      	ittt	mi
 800a1c8:	89a3      	ldrhmi	r3, [r4, #12]
 800a1ca:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a1ce:	81a3      	strhmi	r3, [r4, #12]
 800a1d0:	f7fd fa81 	bl	80076d6 <__retarget_lock_close_recursive>
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a1da:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a1dc <_write_r>:
 800a1dc:	b538      	push	{r3, r4, r5, lr}
 800a1de:	4604      	mov	r4, r0
 800a1e0:	4608      	mov	r0, r1
 800a1e2:	4611      	mov	r1, r2
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	4d05      	ldr	r5, [pc, #20]	; (800a1fc <_write_r+0x20>)
 800a1e8:	602a      	str	r2, [r5, #0]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	f7f7 fdbe 	bl	8001d6c <_write>
 800a1f0:	1c43      	adds	r3, r0, #1
 800a1f2:	d102      	bne.n	800a1fa <_write_r+0x1e>
 800a1f4:	682b      	ldr	r3, [r5, #0]
 800a1f6:	b103      	cbz	r3, 800a1fa <_write_r+0x1e>
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	bd38      	pop	{r3, r4, r5, pc}
 800a1fc:	20000e9c 	.word	0x20000e9c

0800a200 <__register_exitproc>:
 800a200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a204:	f8df a074 	ldr.w	sl, [pc, #116]	; 800a27c <__register_exitproc+0x7c>
 800a208:	4606      	mov	r6, r0
 800a20a:	f8da 0000 	ldr.w	r0, [sl]
 800a20e:	4698      	mov	r8, r3
 800a210:	460f      	mov	r7, r1
 800a212:	4691      	mov	r9, r2
 800a214:	f7fd fa60 	bl	80076d8 <__retarget_lock_acquire_recursive>
 800a218:	4b19      	ldr	r3, [pc, #100]	; (800a280 <__register_exitproc+0x80>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800a220:	b91c      	cbnz	r4, 800a22a <__register_exitproc+0x2a>
 800a222:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800a226:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800a22a:	6865      	ldr	r5, [r4, #4]
 800a22c:	f8da 0000 	ldr.w	r0, [sl]
 800a230:	2d1f      	cmp	r5, #31
 800a232:	dd05      	ble.n	800a240 <__register_exitproc+0x40>
 800a234:	f7fd fa51 	bl	80076da <__retarget_lock_release_recursive>
 800a238:	f04f 30ff 	mov.w	r0, #4294967295
 800a23c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a240:	b19e      	cbz	r6, 800a26a <__register_exitproc+0x6a>
 800a242:	2201      	movs	r2, #1
 800a244:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800a248:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800a24c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800a250:	40aa      	lsls	r2, r5
 800a252:	4313      	orrs	r3, r2
 800a254:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800a258:	2e02      	cmp	r6, #2
 800a25a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800a25e:	bf02      	ittt	eq
 800a260:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800a264:	4313      	orreq	r3, r2
 800a266:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800a26a:	1c6b      	adds	r3, r5, #1
 800a26c:	3502      	adds	r5, #2
 800a26e:	6063      	str	r3, [r4, #4]
 800a270:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800a274:	f7fd fa31 	bl	80076da <__retarget_lock_release_recursive>
 800a278:	2000      	movs	r0, #0
 800a27a:	e7df      	b.n	800a23c <__register_exitproc+0x3c>
 800a27c:	20000450 	.word	0x20000450
 800a280:	0800af38 	.word	0x0800af38

0800a284 <__assert_func>:
 800a284:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a286:	4614      	mov	r4, r2
 800a288:	461a      	mov	r2, r3
 800a28a:	4b09      	ldr	r3, [pc, #36]	; (800a2b0 <__assert_func+0x2c>)
 800a28c:	4605      	mov	r5, r0
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68d8      	ldr	r0, [r3, #12]
 800a292:	b14c      	cbz	r4, 800a2a8 <__assert_func+0x24>
 800a294:	4b07      	ldr	r3, [pc, #28]	; (800a2b4 <__assert_func+0x30>)
 800a296:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a29a:	9100      	str	r1, [sp, #0]
 800a29c:	462b      	mov	r3, r5
 800a29e:	4906      	ldr	r1, [pc, #24]	; (800a2b8 <__assert_func+0x34>)
 800a2a0:	f000 f8ac 	bl	800a3fc <fiprintf>
 800a2a4:	f000 fd75 	bl	800ad92 <abort>
 800a2a8:	4b04      	ldr	r3, [pc, #16]	; (800a2bc <__assert_func+0x38>)
 800a2aa:	461c      	mov	r4, r3
 800a2ac:	e7f3      	b.n	800a296 <__assert_func+0x12>
 800a2ae:	bf00      	nop
 800a2b0:	20000024 	.word	0x20000024
 800a2b4:	0800b186 	.word	0x0800b186
 800a2b8:	0800b193 	.word	0x0800b193
 800a2bc:	0800b1c1 	.word	0x0800b1c1

0800a2c0 <_calloc_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	fba1 1502 	umull	r1, r5, r1, r2
 800a2c6:	b92d      	cbnz	r5, 800a2d4 <_calloc_r+0x14>
 800a2c8:	f7fd fa74 	bl	80077b4 <_malloc_r>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	b938      	cbnz	r0, 800a2e0 <_calloc_r+0x20>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	bd38      	pop	{r3, r4, r5, pc}
 800a2d4:	f7fc f898 	bl	8006408 <__errno>
 800a2d8:	230c      	movs	r3, #12
 800a2da:	2400      	movs	r4, #0
 800a2dc:	6003      	str	r3, [r0, #0]
 800a2de:	e7f7      	b.n	800a2d0 <_calloc_r+0x10>
 800a2e0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a2e4:	f022 0203 	bic.w	r2, r2, #3
 800a2e8:	3a04      	subs	r2, #4
 800a2ea:	2a24      	cmp	r2, #36	; 0x24
 800a2ec:	d819      	bhi.n	800a322 <_calloc_r+0x62>
 800a2ee:	2a13      	cmp	r2, #19
 800a2f0:	d915      	bls.n	800a31e <_calloc_r+0x5e>
 800a2f2:	2a1b      	cmp	r2, #27
 800a2f4:	e9c0 5500 	strd	r5, r5, [r0]
 800a2f8:	d806      	bhi.n	800a308 <_calloc_r+0x48>
 800a2fa:	f100 0308 	add.w	r3, r0, #8
 800a2fe:	2200      	movs	r2, #0
 800a300:	e9c3 2200 	strd	r2, r2, [r3]
 800a304:	609a      	str	r2, [r3, #8]
 800a306:	e7e3      	b.n	800a2d0 <_calloc_r+0x10>
 800a308:	2a24      	cmp	r2, #36	; 0x24
 800a30a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800a30e:	bf11      	iteee	ne
 800a310:	f100 0310 	addne.w	r3, r0, #16
 800a314:	6105      	streq	r5, [r0, #16]
 800a316:	f100 0318 	addeq.w	r3, r0, #24
 800a31a:	6145      	streq	r5, [r0, #20]
 800a31c:	e7ef      	b.n	800a2fe <_calloc_r+0x3e>
 800a31e:	4603      	mov	r3, r0
 800a320:	e7ed      	b.n	800a2fe <_calloc_r+0x3e>
 800a322:	4629      	mov	r1, r5
 800a324:	f7fc f89a 	bl	800645c <memset>
 800a328:	e7d2      	b.n	800a2d0 <_calloc_r+0x10>
	...

0800a32c <_close_r>:
 800a32c:	b538      	push	{r3, r4, r5, lr}
 800a32e:	2300      	movs	r3, #0
 800a330:	4d05      	ldr	r5, [pc, #20]	; (800a348 <_close_r+0x1c>)
 800a332:	4604      	mov	r4, r0
 800a334:	4608      	mov	r0, r1
 800a336:	602b      	str	r3, [r5, #0]
 800a338:	f7f7 fd34 	bl	8001da4 <_close>
 800a33c:	1c43      	adds	r3, r0, #1
 800a33e:	d102      	bne.n	800a346 <_close_r+0x1a>
 800a340:	682b      	ldr	r3, [r5, #0]
 800a342:	b103      	cbz	r3, 800a346 <_close_r+0x1a>
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	bd38      	pop	{r3, r4, r5, pc}
 800a348:	20000e9c 	.word	0x20000e9c

0800a34c <_fclose_r>:
 800a34c:	b570      	push	{r4, r5, r6, lr}
 800a34e:	4606      	mov	r6, r0
 800a350:	460c      	mov	r4, r1
 800a352:	b911      	cbnz	r1, 800a35a <_fclose_r+0xe>
 800a354:	2500      	movs	r5, #0
 800a356:	4628      	mov	r0, r5
 800a358:	bd70      	pop	{r4, r5, r6, pc}
 800a35a:	b118      	cbz	r0, 800a364 <_fclose_r+0x18>
 800a35c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a35e:	b90b      	cbnz	r3, 800a364 <_fclose_r+0x18>
 800a360:	f7fd f844 	bl	80073ec <__sinit>
 800a364:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a366:	07d8      	lsls	r0, r3, #31
 800a368:	d405      	bmi.n	800a376 <_fclose_r+0x2a>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	0599      	lsls	r1, r3, #22
 800a36e:	d402      	bmi.n	800a376 <_fclose_r+0x2a>
 800a370:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a372:	f7fd f9b1 	bl	80076d8 <__retarget_lock_acquire_recursive>
 800a376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a37a:	b93b      	cbnz	r3, 800a38c <_fclose_r+0x40>
 800a37c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a37e:	f015 0501 	ands.w	r5, r5, #1
 800a382:	d1e7      	bne.n	800a354 <_fclose_r+0x8>
 800a384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a386:	f7fd f9a8 	bl	80076da <__retarget_lock_release_recursive>
 800a38a:	e7e4      	b.n	800a356 <_fclose_r+0xa>
 800a38c:	4621      	mov	r1, r4
 800a38e:	4630      	mov	r0, r6
 800a390:	f7fc ff36 	bl	8007200 <__sflush_r>
 800a394:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a396:	4605      	mov	r5, r0
 800a398:	b133      	cbz	r3, 800a3a8 <_fclose_r+0x5c>
 800a39a:	4630      	mov	r0, r6
 800a39c:	69e1      	ldr	r1, [r4, #28]
 800a39e:	4798      	blx	r3
 800a3a0:	2800      	cmp	r0, #0
 800a3a2:	bfb8      	it	lt
 800a3a4:	f04f 35ff 	movlt.w	r5, #4294967295
 800a3a8:	89a3      	ldrh	r3, [r4, #12]
 800a3aa:	061a      	lsls	r2, r3, #24
 800a3ac:	d503      	bpl.n	800a3b6 <_fclose_r+0x6a>
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	6921      	ldr	r1, [r4, #16]
 800a3b2:	f7fd f8ab 	bl	800750c <_free_r>
 800a3b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a3b8:	b141      	cbz	r1, 800a3cc <_fclose_r+0x80>
 800a3ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a3be:	4299      	cmp	r1, r3
 800a3c0:	d002      	beq.n	800a3c8 <_fclose_r+0x7c>
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f7fd f8a2 	bl	800750c <_free_r>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	6323      	str	r3, [r4, #48]	; 0x30
 800a3cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a3ce:	b121      	cbz	r1, 800a3da <_fclose_r+0x8e>
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f7fd f89b 	bl	800750c <_free_r>
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	6463      	str	r3, [r4, #68]	; 0x44
 800a3da:	f7fc ffef 	bl	80073bc <__sfp_lock_acquire>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	81a3      	strh	r3, [r4, #12]
 800a3e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3e4:	07db      	lsls	r3, r3, #31
 800a3e6:	d402      	bmi.n	800a3ee <_fclose_r+0xa2>
 800a3e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ea:	f7fd f976 	bl	80076da <__retarget_lock_release_recursive>
 800a3ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3f0:	f7fd f971 	bl	80076d6 <__retarget_lock_close_recursive>
 800a3f4:	f7fc ffe8 	bl	80073c8 <__sfp_lock_release>
 800a3f8:	e7ad      	b.n	800a356 <_fclose_r+0xa>
	...

0800a3fc <fiprintf>:
 800a3fc:	b40e      	push	{r1, r2, r3}
 800a3fe:	b503      	push	{r0, r1, lr}
 800a400:	4601      	mov	r1, r0
 800a402:	ab03      	add	r3, sp, #12
 800a404:	4805      	ldr	r0, [pc, #20]	; (800a41c <fiprintf+0x20>)
 800a406:	f853 2b04 	ldr.w	r2, [r3], #4
 800a40a:	6800      	ldr	r0, [r0, #0]
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	f7ff fa17 	bl	8009840 <_vfiprintf_r>
 800a412:	b002      	add	sp, #8
 800a414:	f85d eb04 	ldr.w	lr, [sp], #4
 800a418:	b003      	add	sp, #12
 800a41a:	4770      	bx	lr
 800a41c:	20000024 	.word	0x20000024

0800a420 <__fputwc>:
 800a420:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a424:	4680      	mov	r8, r0
 800a426:	460e      	mov	r6, r1
 800a428:	4615      	mov	r5, r2
 800a42a:	f000 f9cd 	bl	800a7c8 <__locale_mb_cur_max>
 800a42e:	2801      	cmp	r0, #1
 800a430:	4604      	mov	r4, r0
 800a432:	d11b      	bne.n	800a46c <__fputwc+0x4c>
 800a434:	1e73      	subs	r3, r6, #1
 800a436:	2bfe      	cmp	r3, #254	; 0xfe
 800a438:	d818      	bhi.n	800a46c <__fputwc+0x4c>
 800a43a:	f88d 6004 	strb.w	r6, [sp, #4]
 800a43e:	2700      	movs	r7, #0
 800a440:	f10d 0904 	add.w	r9, sp, #4
 800a444:	42a7      	cmp	r7, r4
 800a446:	d020      	beq.n	800a48a <__fputwc+0x6a>
 800a448:	68ab      	ldr	r3, [r5, #8]
 800a44a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800a44e:	3b01      	subs	r3, #1
 800a450:	2b00      	cmp	r3, #0
 800a452:	60ab      	str	r3, [r5, #8]
 800a454:	da04      	bge.n	800a460 <__fputwc+0x40>
 800a456:	69aa      	ldr	r2, [r5, #24]
 800a458:	4293      	cmp	r3, r2
 800a45a:	db1a      	blt.n	800a492 <__fputwc+0x72>
 800a45c:	290a      	cmp	r1, #10
 800a45e:	d018      	beq.n	800a492 <__fputwc+0x72>
 800a460:	682b      	ldr	r3, [r5, #0]
 800a462:	1c5a      	adds	r2, r3, #1
 800a464:	602a      	str	r2, [r5, #0]
 800a466:	7019      	strb	r1, [r3, #0]
 800a468:	3701      	adds	r7, #1
 800a46a:	e7eb      	b.n	800a444 <__fputwc+0x24>
 800a46c:	4632      	mov	r2, r6
 800a46e:	4640      	mov	r0, r8
 800a470:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800a474:	a901      	add	r1, sp, #4
 800a476:	f000 fc69 	bl	800ad4c <_wcrtomb_r>
 800a47a:	1c42      	adds	r2, r0, #1
 800a47c:	4604      	mov	r4, r0
 800a47e:	d1de      	bne.n	800a43e <__fputwc+0x1e>
 800a480:	4606      	mov	r6, r0
 800a482:	89ab      	ldrh	r3, [r5, #12]
 800a484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a488:	81ab      	strh	r3, [r5, #12]
 800a48a:	4630      	mov	r0, r6
 800a48c:	b003      	add	sp, #12
 800a48e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a492:	462a      	mov	r2, r5
 800a494:	4640      	mov	r0, r8
 800a496:	f000 fc10 	bl	800acba <__swbuf_r>
 800a49a:	1c43      	adds	r3, r0, #1
 800a49c:	d1e4      	bne.n	800a468 <__fputwc+0x48>
 800a49e:	4606      	mov	r6, r0
 800a4a0:	e7f3      	b.n	800a48a <__fputwc+0x6a>

0800a4a2 <_fputwc_r>:
 800a4a2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a4a4:	b570      	push	{r4, r5, r6, lr}
 800a4a6:	07db      	lsls	r3, r3, #31
 800a4a8:	4605      	mov	r5, r0
 800a4aa:	460e      	mov	r6, r1
 800a4ac:	4614      	mov	r4, r2
 800a4ae:	d405      	bmi.n	800a4bc <_fputwc_r+0x1a>
 800a4b0:	8993      	ldrh	r3, [r2, #12]
 800a4b2:	0598      	lsls	r0, r3, #22
 800a4b4:	d402      	bmi.n	800a4bc <_fputwc_r+0x1a>
 800a4b6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800a4b8:	f7fd f90e 	bl	80076d8 <__retarget_lock_acquire_recursive>
 800a4bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4c0:	0499      	lsls	r1, r3, #18
 800a4c2:	d406      	bmi.n	800a4d2 <_fputwc_r+0x30>
 800a4c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a4c8:	81a3      	strh	r3, [r4, #12]
 800a4ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a4d0:	6663      	str	r3, [r4, #100]	; 0x64
 800a4d2:	4622      	mov	r2, r4
 800a4d4:	4628      	mov	r0, r5
 800a4d6:	4631      	mov	r1, r6
 800a4d8:	f7ff ffa2 	bl	800a420 <__fputwc>
 800a4dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4de:	4605      	mov	r5, r0
 800a4e0:	07da      	lsls	r2, r3, #31
 800a4e2:	d405      	bmi.n	800a4f0 <_fputwc_r+0x4e>
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	059b      	lsls	r3, r3, #22
 800a4e8:	d402      	bmi.n	800a4f0 <_fputwc_r+0x4e>
 800a4ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4ec:	f7fd f8f5 	bl	80076da <__retarget_lock_release_recursive>
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	bd70      	pop	{r4, r5, r6, pc}

0800a4f4 <_fstat_r>:
 800a4f4:	b538      	push	{r3, r4, r5, lr}
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	4d06      	ldr	r5, [pc, #24]	; (800a514 <_fstat_r+0x20>)
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	4608      	mov	r0, r1
 800a4fe:	4611      	mov	r1, r2
 800a500:	602b      	str	r3, [r5, #0]
 800a502:	f7f7 fc5a 	bl	8001dba <_fstat>
 800a506:	1c43      	adds	r3, r0, #1
 800a508:	d102      	bne.n	800a510 <_fstat_r+0x1c>
 800a50a:	682b      	ldr	r3, [r5, #0]
 800a50c:	b103      	cbz	r3, 800a510 <_fstat_r+0x1c>
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	bd38      	pop	{r3, r4, r5, pc}
 800a512:	bf00      	nop
 800a514:	20000e9c 	.word	0x20000e9c

0800a518 <__sfvwrite_r>:
 800a518:	6893      	ldr	r3, [r2, #8]
 800a51a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51e:	4606      	mov	r6, r0
 800a520:	460c      	mov	r4, r1
 800a522:	4690      	mov	r8, r2
 800a524:	b91b      	cbnz	r3, 800a52e <__sfvwrite_r+0x16>
 800a526:	2000      	movs	r0, #0
 800a528:	b003      	add	sp, #12
 800a52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52e:	898b      	ldrh	r3, [r1, #12]
 800a530:	0718      	lsls	r0, r3, #28
 800a532:	d550      	bpl.n	800a5d6 <__sfvwrite_r+0xbe>
 800a534:	690b      	ldr	r3, [r1, #16]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d04d      	beq.n	800a5d6 <__sfvwrite_r+0xbe>
 800a53a:	89a3      	ldrh	r3, [r4, #12]
 800a53c:	f8d8 7000 	ldr.w	r7, [r8]
 800a540:	f013 0902 	ands.w	r9, r3, #2
 800a544:	d16b      	bne.n	800a61e <__sfvwrite_r+0x106>
 800a546:	f013 0301 	ands.w	r3, r3, #1
 800a54a:	f000 809b 	beq.w	800a684 <__sfvwrite_r+0x16c>
 800a54e:	4648      	mov	r0, r9
 800a550:	46ca      	mov	sl, r9
 800a552:	46cb      	mov	fp, r9
 800a554:	f1bb 0f00 	cmp.w	fp, #0
 800a558:	f000 8102 	beq.w	800a760 <__sfvwrite_r+0x248>
 800a55c:	b950      	cbnz	r0, 800a574 <__sfvwrite_r+0x5c>
 800a55e:	465a      	mov	r2, fp
 800a560:	210a      	movs	r1, #10
 800a562:	4650      	mov	r0, sl
 800a564:	f7fd fb62 	bl	8007c2c <memchr>
 800a568:	2800      	cmp	r0, #0
 800a56a:	f000 80fe 	beq.w	800a76a <__sfvwrite_r+0x252>
 800a56e:	3001      	adds	r0, #1
 800a570:	eba0 090a 	sub.w	r9, r0, sl
 800a574:	6820      	ldr	r0, [r4, #0]
 800a576:	6921      	ldr	r1, [r4, #16]
 800a578:	45d9      	cmp	r9, fp
 800a57a:	464a      	mov	r2, r9
 800a57c:	bf28      	it	cs
 800a57e:	465a      	movcs	r2, fp
 800a580:	4288      	cmp	r0, r1
 800a582:	6963      	ldr	r3, [r4, #20]
 800a584:	f240 80f4 	bls.w	800a770 <__sfvwrite_r+0x258>
 800a588:	68a5      	ldr	r5, [r4, #8]
 800a58a:	441d      	add	r5, r3
 800a58c:	42aa      	cmp	r2, r5
 800a58e:	f340 80ef 	ble.w	800a770 <__sfvwrite_r+0x258>
 800a592:	4651      	mov	r1, sl
 800a594:	462a      	mov	r2, r5
 800a596:	f000 f941 	bl	800a81c <memmove>
 800a59a:	6823      	ldr	r3, [r4, #0]
 800a59c:	4621      	mov	r1, r4
 800a59e:	442b      	add	r3, r5
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	6023      	str	r3, [r4, #0]
 800a5a4:	f7fc feb6 	bl	8007314 <_fflush_r>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d166      	bne.n	800a67a <__sfvwrite_r+0x162>
 800a5ac:	ebb9 0905 	subs.w	r9, r9, r5
 800a5b0:	f040 80f6 	bne.w	800a7a0 <__sfvwrite_r+0x288>
 800a5b4:	4621      	mov	r1, r4
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7fc feac 	bl	8007314 <_fflush_r>
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d15c      	bne.n	800a67a <__sfvwrite_r+0x162>
 800a5c0:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a5c4:	44aa      	add	sl, r5
 800a5c6:	ebab 0b05 	sub.w	fp, fp, r5
 800a5ca:	1b55      	subs	r5, r2, r5
 800a5cc:	f8c8 5008 	str.w	r5, [r8, #8]
 800a5d0:	2d00      	cmp	r5, #0
 800a5d2:	d1bf      	bne.n	800a554 <__sfvwrite_r+0x3c>
 800a5d4:	e7a7      	b.n	800a526 <__sfvwrite_r+0xe>
 800a5d6:	4621      	mov	r1, r4
 800a5d8:	4630      	mov	r0, r6
 800a5da:	f7fb ff67 	bl	80064ac <__swsetup_r>
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	d0ab      	beq.n	800a53a <__sfvwrite_r+0x22>
 800a5e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e6:	e79f      	b.n	800a528 <__sfvwrite_r+0x10>
 800a5e8:	e9d7 b500 	ldrd	fp, r5, [r7]
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	2d00      	cmp	r5, #0
 800a5f0:	d0fa      	beq.n	800a5e8 <__sfvwrite_r+0xd0>
 800a5f2:	4555      	cmp	r5, sl
 800a5f4:	462b      	mov	r3, r5
 800a5f6:	465a      	mov	r2, fp
 800a5f8:	bf28      	it	cs
 800a5fa:	4653      	movcs	r3, sl
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	69e1      	ldr	r1, [r4, #28]
 800a600:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800a604:	47e0      	blx	ip
 800a606:	2800      	cmp	r0, #0
 800a608:	dd37      	ble.n	800a67a <__sfvwrite_r+0x162>
 800a60a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a60e:	4483      	add	fp, r0
 800a610:	1a2d      	subs	r5, r5, r0
 800a612:	1a18      	subs	r0, r3, r0
 800a614:	f8c8 0008 	str.w	r0, [r8, #8]
 800a618:	2800      	cmp	r0, #0
 800a61a:	d1e8      	bne.n	800a5ee <__sfvwrite_r+0xd6>
 800a61c:	e783      	b.n	800a526 <__sfvwrite_r+0xe>
 800a61e:	f04f 0b00 	mov.w	fp, #0
 800a622:	f8df a180 	ldr.w	sl, [pc, #384]	; 800a7a4 <__sfvwrite_r+0x28c>
 800a626:	465d      	mov	r5, fp
 800a628:	e7e1      	b.n	800a5ee <__sfvwrite_r+0xd6>
 800a62a:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800a62e:	3708      	adds	r7, #8
 800a630:	f1ba 0f00 	cmp.w	sl, #0
 800a634:	d0f9      	beq.n	800a62a <__sfvwrite_r+0x112>
 800a636:	89a3      	ldrh	r3, [r4, #12]
 800a638:	6820      	ldr	r0, [r4, #0]
 800a63a:	0599      	lsls	r1, r3, #22
 800a63c:	68a2      	ldr	r2, [r4, #8]
 800a63e:	d563      	bpl.n	800a708 <__sfvwrite_r+0x1f0>
 800a640:	4552      	cmp	r2, sl
 800a642:	d836      	bhi.n	800a6b2 <__sfvwrite_r+0x19a>
 800a644:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a648:	d033      	beq.n	800a6b2 <__sfvwrite_r+0x19a>
 800a64a:	6921      	ldr	r1, [r4, #16]
 800a64c:	6965      	ldr	r5, [r4, #20]
 800a64e:	eba0 0b01 	sub.w	fp, r0, r1
 800a652:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a656:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a65a:	f10b 0201 	add.w	r2, fp, #1
 800a65e:	106d      	asrs	r5, r5, #1
 800a660:	4452      	add	r2, sl
 800a662:	4295      	cmp	r5, r2
 800a664:	bf38      	it	cc
 800a666:	4615      	movcc	r5, r2
 800a668:	055b      	lsls	r3, r3, #21
 800a66a:	d53d      	bpl.n	800a6e8 <__sfvwrite_r+0x1d0>
 800a66c:	4629      	mov	r1, r5
 800a66e:	4630      	mov	r0, r6
 800a670:	f7fd f8a0 	bl	80077b4 <_malloc_r>
 800a674:	b948      	cbnz	r0, 800a68a <__sfvwrite_r+0x172>
 800a676:	230c      	movs	r3, #12
 800a678:	6033      	str	r3, [r6, #0]
 800a67a:	89a3      	ldrh	r3, [r4, #12]
 800a67c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a680:	81a3      	strh	r3, [r4, #12]
 800a682:	e7ae      	b.n	800a5e2 <__sfvwrite_r+0xca>
 800a684:	4699      	mov	r9, r3
 800a686:	469a      	mov	sl, r3
 800a688:	e7d2      	b.n	800a630 <__sfvwrite_r+0x118>
 800a68a:	465a      	mov	r2, fp
 800a68c:	6921      	ldr	r1, [r4, #16]
 800a68e:	9001      	str	r0, [sp, #4]
 800a690:	f7fd fada 	bl	8007c48 <memcpy>
 800a694:	89a2      	ldrh	r2, [r4, #12]
 800a696:	9b01      	ldr	r3, [sp, #4]
 800a698:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a69c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a6a0:	81a2      	strh	r2, [r4, #12]
 800a6a2:	4652      	mov	r2, sl
 800a6a4:	6123      	str	r3, [r4, #16]
 800a6a6:	6165      	str	r5, [r4, #20]
 800a6a8:	445b      	add	r3, fp
 800a6aa:	eba5 050b 	sub.w	r5, r5, fp
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	60a5      	str	r5, [r4, #8]
 800a6b2:	4552      	cmp	r2, sl
 800a6b4:	bf28      	it	cs
 800a6b6:	4652      	movcs	r2, sl
 800a6b8:	4655      	mov	r5, sl
 800a6ba:	4649      	mov	r1, r9
 800a6bc:	6820      	ldr	r0, [r4, #0]
 800a6be:	9201      	str	r2, [sp, #4]
 800a6c0:	f000 f8ac 	bl	800a81c <memmove>
 800a6c4:	68a3      	ldr	r3, [r4, #8]
 800a6c6:	9a01      	ldr	r2, [sp, #4]
 800a6c8:	1a9b      	subs	r3, r3, r2
 800a6ca:	60a3      	str	r3, [r4, #8]
 800a6cc:	6823      	ldr	r3, [r4, #0]
 800a6ce:	441a      	add	r2, r3
 800a6d0:	6022      	str	r2, [r4, #0]
 800a6d2:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800a6d6:	44a9      	add	r9, r5
 800a6d8:	ebaa 0a05 	sub.w	sl, sl, r5
 800a6dc:	1b45      	subs	r5, r0, r5
 800a6de:	f8c8 5008 	str.w	r5, [r8, #8]
 800a6e2:	2d00      	cmp	r5, #0
 800a6e4:	d1a4      	bne.n	800a630 <__sfvwrite_r+0x118>
 800a6e6:	e71e      	b.n	800a526 <__sfvwrite_r+0xe>
 800a6e8:	462a      	mov	r2, r5
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	f000 f8c2 	bl	800a874 <_realloc_r>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	d1d5      	bne.n	800a6a2 <__sfvwrite_r+0x18a>
 800a6f6:	4630      	mov	r0, r6
 800a6f8:	6921      	ldr	r1, [r4, #16]
 800a6fa:	f7fc ff07 	bl	800750c <_free_r>
 800a6fe:	89a3      	ldrh	r3, [r4, #12]
 800a700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a704:	81a3      	strh	r3, [r4, #12]
 800a706:	e7b6      	b.n	800a676 <__sfvwrite_r+0x15e>
 800a708:	6923      	ldr	r3, [r4, #16]
 800a70a:	4283      	cmp	r3, r0
 800a70c:	d302      	bcc.n	800a714 <__sfvwrite_r+0x1fc>
 800a70e:	6961      	ldr	r1, [r4, #20]
 800a710:	4551      	cmp	r1, sl
 800a712:	d915      	bls.n	800a740 <__sfvwrite_r+0x228>
 800a714:	4552      	cmp	r2, sl
 800a716:	bf28      	it	cs
 800a718:	4652      	movcs	r2, sl
 800a71a:	4615      	mov	r5, r2
 800a71c:	4649      	mov	r1, r9
 800a71e:	f000 f87d 	bl	800a81c <memmove>
 800a722:	68a3      	ldr	r3, [r4, #8]
 800a724:	6822      	ldr	r2, [r4, #0]
 800a726:	1b5b      	subs	r3, r3, r5
 800a728:	442a      	add	r2, r5
 800a72a:	60a3      	str	r3, [r4, #8]
 800a72c:	6022      	str	r2, [r4, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1cf      	bne.n	800a6d2 <__sfvwrite_r+0x1ba>
 800a732:	4621      	mov	r1, r4
 800a734:	4630      	mov	r0, r6
 800a736:	f7fc fded 	bl	8007314 <_fflush_r>
 800a73a:	2800      	cmp	r0, #0
 800a73c:	d0c9      	beq.n	800a6d2 <__sfvwrite_r+0x1ba>
 800a73e:	e79c      	b.n	800a67a <__sfvwrite_r+0x162>
 800a740:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a744:	459a      	cmp	sl, r3
 800a746:	bf38      	it	cc
 800a748:	4653      	movcc	r3, sl
 800a74a:	fb93 f3f1 	sdiv	r3, r3, r1
 800a74e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a750:	434b      	muls	r3, r1
 800a752:	464a      	mov	r2, r9
 800a754:	4630      	mov	r0, r6
 800a756:	69e1      	ldr	r1, [r4, #28]
 800a758:	47a8      	blx	r5
 800a75a:	1e05      	subs	r5, r0, #0
 800a75c:	dcb9      	bgt.n	800a6d2 <__sfvwrite_r+0x1ba>
 800a75e:	e78c      	b.n	800a67a <__sfvwrite_r+0x162>
 800a760:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a764:	2000      	movs	r0, #0
 800a766:	3708      	adds	r7, #8
 800a768:	e6f4      	b.n	800a554 <__sfvwrite_r+0x3c>
 800a76a:	f10b 0901 	add.w	r9, fp, #1
 800a76e:	e701      	b.n	800a574 <__sfvwrite_r+0x5c>
 800a770:	4293      	cmp	r3, r2
 800a772:	dc08      	bgt.n	800a786 <__sfvwrite_r+0x26e>
 800a774:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a776:	4652      	mov	r2, sl
 800a778:	4630      	mov	r0, r6
 800a77a:	69e1      	ldr	r1, [r4, #28]
 800a77c:	47a8      	blx	r5
 800a77e:	1e05      	subs	r5, r0, #0
 800a780:	f73f af14 	bgt.w	800a5ac <__sfvwrite_r+0x94>
 800a784:	e779      	b.n	800a67a <__sfvwrite_r+0x162>
 800a786:	4651      	mov	r1, sl
 800a788:	9201      	str	r2, [sp, #4]
 800a78a:	f000 f847 	bl	800a81c <memmove>
 800a78e:	9a01      	ldr	r2, [sp, #4]
 800a790:	68a3      	ldr	r3, [r4, #8]
 800a792:	4615      	mov	r5, r2
 800a794:	1a9b      	subs	r3, r3, r2
 800a796:	60a3      	str	r3, [r4, #8]
 800a798:	6823      	ldr	r3, [r4, #0]
 800a79a:	4413      	add	r3, r2
 800a79c:	6023      	str	r3, [r4, #0]
 800a79e:	e705      	b.n	800a5ac <__sfvwrite_r+0x94>
 800a7a0:	2001      	movs	r0, #1
 800a7a2:	e70d      	b.n	800a5c0 <__sfvwrite_r+0xa8>
 800a7a4:	7ffffc00 	.word	0x7ffffc00

0800a7a8 <_isatty_r>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	4d05      	ldr	r5, [pc, #20]	; (800a7c4 <_isatty_r+0x1c>)
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	4608      	mov	r0, r1
 800a7b2:	602b      	str	r3, [r5, #0]
 800a7b4:	f7f7 fb10 	bl	8001dd8 <_isatty>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	d102      	bne.n	800a7c2 <_isatty_r+0x1a>
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	b103      	cbz	r3, 800a7c2 <_isatty_r+0x1a>
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	bd38      	pop	{r3, r4, r5, pc}
 800a7c4:	20000e9c 	.word	0x20000e9c

0800a7c8 <__locale_mb_cur_max>:
 800a7c8:	4b01      	ldr	r3, [pc, #4]	; (800a7d0 <__locale_mb_cur_max+0x8>)
 800a7ca:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a7ce:	4770      	bx	lr
 800a7d0:	20000864 	.word	0x20000864

0800a7d4 <_lseek_r>:
 800a7d4:	b538      	push	{r3, r4, r5, lr}
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	4608      	mov	r0, r1
 800a7da:	4611      	mov	r1, r2
 800a7dc:	2200      	movs	r2, #0
 800a7de:	4d05      	ldr	r5, [pc, #20]	; (800a7f4 <_lseek_r+0x20>)
 800a7e0:	602a      	str	r2, [r5, #0]
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	f7f7 fb02 	bl	8001dec <_lseek>
 800a7e8:	1c43      	adds	r3, r0, #1
 800a7ea:	d102      	bne.n	800a7f2 <_lseek_r+0x1e>
 800a7ec:	682b      	ldr	r3, [r5, #0]
 800a7ee:	b103      	cbz	r3, 800a7f2 <_lseek_r+0x1e>
 800a7f0:	6023      	str	r3, [r4, #0]
 800a7f2:	bd38      	pop	{r3, r4, r5, pc}
 800a7f4:	20000e9c 	.word	0x20000e9c

0800a7f8 <__ascii_mbtowc>:
 800a7f8:	b082      	sub	sp, #8
 800a7fa:	b901      	cbnz	r1, 800a7fe <__ascii_mbtowc+0x6>
 800a7fc:	a901      	add	r1, sp, #4
 800a7fe:	b142      	cbz	r2, 800a812 <__ascii_mbtowc+0x1a>
 800a800:	b14b      	cbz	r3, 800a816 <__ascii_mbtowc+0x1e>
 800a802:	7813      	ldrb	r3, [r2, #0]
 800a804:	600b      	str	r3, [r1, #0]
 800a806:	7812      	ldrb	r2, [r2, #0]
 800a808:	1e10      	subs	r0, r2, #0
 800a80a:	bf18      	it	ne
 800a80c:	2001      	movne	r0, #1
 800a80e:	b002      	add	sp, #8
 800a810:	4770      	bx	lr
 800a812:	4610      	mov	r0, r2
 800a814:	e7fb      	b.n	800a80e <__ascii_mbtowc+0x16>
 800a816:	f06f 0001 	mvn.w	r0, #1
 800a81a:	e7f8      	b.n	800a80e <__ascii_mbtowc+0x16>

0800a81c <memmove>:
 800a81c:	4288      	cmp	r0, r1
 800a81e:	b510      	push	{r4, lr}
 800a820:	eb01 0402 	add.w	r4, r1, r2
 800a824:	d902      	bls.n	800a82c <memmove+0x10>
 800a826:	4284      	cmp	r4, r0
 800a828:	4623      	mov	r3, r4
 800a82a:	d807      	bhi.n	800a83c <memmove+0x20>
 800a82c:	1e43      	subs	r3, r0, #1
 800a82e:	42a1      	cmp	r1, r4
 800a830:	d008      	beq.n	800a844 <memmove+0x28>
 800a832:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a836:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a83a:	e7f8      	b.n	800a82e <memmove+0x12>
 800a83c:	4601      	mov	r1, r0
 800a83e:	4402      	add	r2, r0
 800a840:	428a      	cmp	r2, r1
 800a842:	d100      	bne.n	800a846 <memmove+0x2a>
 800a844:	bd10      	pop	{r4, pc}
 800a846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a84a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a84e:	e7f7      	b.n	800a840 <memmove+0x24>

0800a850 <_read_r>:
 800a850:	b538      	push	{r3, r4, r5, lr}
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	4611      	mov	r1, r2
 800a858:	2200      	movs	r2, #0
 800a85a:	4d05      	ldr	r5, [pc, #20]	; (800a870 <_read_r+0x20>)
 800a85c:	602a      	str	r2, [r5, #0]
 800a85e:	461a      	mov	r2, r3
 800a860:	f7f7 fa67 	bl	8001d32 <_read>
 800a864:	1c43      	adds	r3, r0, #1
 800a866:	d102      	bne.n	800a86e <_read_r+0x1e>
 800a868:	682b      	ldr	r3, [r5, #0]
 800a86a:	b103      	cbz	r3, 800a86e <_read_r+0x1e>
 800a86c:	6023      	str	r3, [r4, #0]
 800a86e:	bd38      	pop	{r3, r4, r5, pc}
 800a870:	20000e9c 	.word	0x20000e9c

0800a874 <_realloc_r>:
 800a874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a878:	460c      	mov	r4, r1
 800a87a:	4681      	mov	r9, r0
 800a87c:	4611      	mov	r1, r2
 800a87e:	b924      	cbnz	r4, 800a88a <_realloc_r+0x16>
 800a880:	b003      	add	sp, #12
 800a882:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a886:	f7fc bf95 	b.w	80077b4 <_malloc_r>
 800a88a:	9201      	str	r2, [sp, #4]
 800a88c:	f7fd f9ea 	bl	8007c64 <__malloc_lock>
 800a890:	9901      	ldr	r1, [sp, #4]
 800a892:	f101 080b 	add.w	r8, r1, #11
 800a896:	f1b8 0f16 	cmp.w	r8, #22
 800a89a:	d90b      	bls.n	800a8b4 <_realloc_r+0x40>
 800a89c:	f038 0807 	bics.w	r8, r8, #7
 800a8a0:	d50a      	bpl.n	800a8b8 <_realloc_r+0x44>
 800a8a2:	230c      	movs	r3, #12
 800a8a4:	f04f 0b00 	mov.w	fp, #0
 800a8a8:	f8c9 3000 	str.w	r3, [r9]
 800a8ac:	4658      	mov	r0, fp
 800a8ae:	b003      	add	sp, #12
 800a8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b4:	f04f 0810 	mov.w	r8, #16
 800a8b8:	4588      	cmp	r8, r1
 800a8ba:	d3f2      	bcc.n	800a8a2 <_realloc_r+0x2e>
 800a8bc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a8c0:	f1a4 0a08 	sub.w	sl, r4, #8
 800a8c4:	f025 0603 	bic.w	r6, r5, #3
 800a8c8:	45b0      	cmp	r8, r6
 800a8ca:	f340 8171 	ble.w	800abb0 <_realloc_r+0x33c>
 800a8ce:	4a9c      	ldr	r2, [pc, #624]	; (800ab40 <_realloc_r+0x2cc>)
 800a8d0:	eb0a 0306 	add.w	r3, sl, r6
 800a8d4:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800a8d8:	685a      	ldr	r2, [r3, #4]
 800a8da:	459c      	cmp	ip, r3
 800a8dc:	d005      	beq.n	800a8ea <_realloc_r+0x76>
 800a8de:	f022 0001 	bic.w	r0, r2, #1
 800a8e2:	4418      	add	r0, r3
 800a8e4:	6840      	ldr	r0, [r0, #4]
 800a8e6:	07c7      	lsls	r7, r0, #31
 800a8e8:	d427      	bmi.n	800a93a <_realloc_r+0xc6>
 800a8ea:	f022 0203 	bic.w	r2, r2, #3
 800a8ee:	459c      	cmp	ip, r3
 800a8f0:	eb06 0702 	add.w	r7, r6, r2
 800a8f4:	d119      	bne.n	800a92a <_realloc_r+0xb6>
 800a8f6:	f108 0010 	add.w	r0, r8, #16
 800a8fa:	42b8      	cmp	r0, r7
 800a8fc:	dc1f      	bgt.n	800a93e <_realloc_r+0xca>
 800a8fe:	4a90      	ldr	r2, [pc, #576]	; (800ab40 <_realloc_r+0x2cc>)
 800a900:	eba7 0708 	sub.w	r7, r7, r8
 800a904:	eb0a 0308 	add.w	r3, sl, r8
 800a908:	f047 0701 	orr.w	r7, r7, #1
 800a90c:	6093      	str	r3, [r2, #8]
 800a90e:	605f      	str	r7, [r3, #4]
 800a910:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a914:	4648      	mov	r0, r9
 800a916:	f003 0301 	and.w	r3, r3, #1
 800a91a:	ea43 0308 	orr.w	r3, r3, r8
 800a91e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a922:	f7fd f9a5 	bl	8007c70 <__malloc_unlock>
 800a926:	46a3      	mov	fp, r4
 800a928:	e7c0      	b.n	800a8ac <_realloc_r+0x38>
 800a92a:	45b8      	cmp	r8, r7
 800a92c:	dc07      	bgt.n	800a93e <_realloc_r+0xca>
 800a92e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a932:	60da      	str	r2, [r3, #12]
 800a934:	6093      	str	r3, [r2, #8]
 800a936:	4655      	mov	r5, sl
 800a938:	e080      	b.n	800aa3c <_realloc_r+0x1c8>
 800a93a:	2200      	movs	r2, #0
 800a93c:	4613      	mov	r3, r2
 800a93e:	07e8      	lsls	r0, r5, #31
 800a940:	f100 80e8 	bmi.w	800ab14 <_realloc_r+0x2a0>
 800a944:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a948:	ebaa 0505 	sub.w	r5, sl, r5
 800a94c:	6868      	ldr	r0, [r5, #4]
 800a94e:	f020 0003 	bic.w	r0, r0, #3
 800a952:	eb00 0b06 	add.w	fp, r0, r6
 800a956:	2b00      	cmp	r3, #0
 800a958:	f000 80a7 	beq.w	800aaaa <_realloc_r+0x236>
 800a95c:	459c      	cmp	ip, r3
 800a95e:	eb02 070b 	add.w	r7, r2, fp
 800a962:	d14b      	bne.n	800a9fc <_realloc_r+0x188>
 800a964:	f108 0310 	add.w	r3, r8, #16
 800a968:	42bb      	cmp	r3, r7
 800a96a:	f300 809e 	bgt.w	800aaaa <_realloc_r+0x236>
 800a96e:	46ab      	mov	fp, r5
 800a970:	68eb      	ldr	r3, [r5, #12]
 800a972:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a976:	60d3      	str	r3, [r2, #12]
 800a978:	609a      	str	r2, [r3, #8]
 800a97a:	1f32      	subs	r2, r6, #4
 800a97c:	2a24      	cmp	r2, #36	; 0x24
 800a97e:	d838      	bhi.n	800a9f2 <_realloc_r+0x17e>
 800a980:	2a13      	cmp	r2, #19
 800a982:	d934      	bls.n	800a9ee <_realloc_r+0x17a>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	2a1b      	cmp	r2, #27
 800a988:	60ab      	str	r3, [r5, #8]
 800a98a:	6863      	ldr	r3, [r4, #4]
 800a98c:	60eb      	str	r3, [r5, #12]
 800a98e:	d81b      	bhi.n	800a9c8 <_realloc_r+0x154>
 800a990:	3408      	adds	r4, #8
 800a992:	f105 0310 	add.w	r3, r5, #16
 800a996:	6822      	ldr	r2, [r4, #0]
 800a998:	601a      	str	r2, [r3, #0]
 800a99a:	6862      	ldr	r2, [r4, #4]
 800a99c:	605a      	str	r2, [r3, #4]
 800a99e:	68a2      	ldr	r2, [r4, #8]
 800a9a0:	609a      	str	r2, [r3, #8]
 800a9a2:	4a67      	ldr	r2, [pc, #412]	; (800ab40 <_realloc_r+0x2cc>)
 800a9a4:	eba7 0708 	sub.w	r7, r7, r8
 800a9a8:	eb05 0308 	add.w	r3, r5, r8
 800a9ac:	f047 0701 	orr.w	r7, r7, #1
 800a9b0:	6093      	str	r3, [r2, #8]
 800a9b2:	605f      	str	r7, [r3, #4]
 800a9b4:	686b      	ldr	r3, [r5, #4]
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	ea43 0308 	orr.w	r3, r3, r8
 800a9be:	606b      	str	r3, [r5, #4]
 800a9c0:	4648      	mov	r0, r9
 800a9c2:	f7fd f955 	bl	8007c70 <__malloc_unlock>
 800a9c6:	e771      	b.n	800a8ac <_realloc_r+0x38>
 800a9c8:	68a3      	ldr	r3, [r4, #8]
 800a9ca:	2a24      	cmp	r2, #36	; 0x24
 800a9cc:	612b      	str	r3, [r5, #16]
 800a9ce:	68e3      	ldr	r3, [r4, #12]
 800a9d0:	bf18      	it	ne
 800a9d2:	3410      	addne	r4, #16
 800a9d4:	616b      	str	r3, [r5, #20]
 800a9d6:	bf09      	itett	eq
 800a9d8:	6923      	ldreq	r3, [r4, #16]
 800a9da:	f105 0318 	addne.w	r3, r5, #24
 800a9de:	61ab      	streq	r3, [r5, #24]
 800a9e0:	6962      	ldreq	r2, [r4, #20]
 800a9e2:	bf02      	ittt	eq
 800a9e4:	f105 0320 	addeq.w	r3, r5, #32
 800a9e8:	61ea      	streq	r2, [r5, #28]
 800a9ea:	3418      	addeq	r4, #24
 800a9ec:	e7d3      	b.n	800a996 <_realloc_r+0x122>
 800a9ee:	465b      	mov	r3, fp
 800a9f0:	e7d1      	b.n	800a996 <_realloc_r+0x122>
 800a9f2:	4621      	mov	r1, r4
 800a9f4:	4658      	mov	r0, fp
 800a9f6:	f7ff ff11 	bl	800a81c <memmove>
 800a9fa:	e7d2      	b.n	800a9a2 <_realloc_r+0x12e>
 800a9fc:	45b8      	cmp	r8, r7
 800a9fe:	dc54      	bgt.n	800aaaa <_realloc_r+0x236>
 800aa00:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800aa04:	4628      	mov	r0, r5
 800aa06:	60da      	str	r2, [r3, #12]
 800aa08:	6093      	str	r3, [r2, #8]
 800aa0a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aa0e:	68eb      	ldr	r3, [r5, #12]
 800aa10:	60d3      	str	r3, [r2, #12]
 800aa12:	609a      	str	r2, [r3, #8]
 800aa14:	1f32      	subs	r2, r6, #4
 800aa16:	2a24      	cmp	r2, #36	; 0x24
 800aa18:	d843      	bhi.n	800aaa2 <_realloc_r+0x22e>
 800aa1a:	2a13      	cmp	r2, #19
 800aa1c:	d908      	bls.n	800aa30 <_realloc_r+0x1bc>
 800aa1e:	6823      	ldr	r3, [r4, #0]
 800aa20:	2a1b      	cmp	r2, #27
 800aa22:	60ab      	str	r3, [r5, #8]
 800aa24:	6863      	ldr	r3, [r4, #4]
 800aa26:	60eb      	str	r3, [r5, #12]
 800aa28:	d828      	bhi.n	800aa7c <_realloc_r+0x208>
 800aa2a:	3408      	adds	r4, #8
 800aa2c:	f105 0010 	add.w	r0, r5, #16
 800aa30:	6823      	ldr	r3, [r4, #0]
 800aa32:	6003      	str	r3, [r0, #0]
 800aa34:	6863      	ldr	r3, [r4, #4]
 800aa36:	6043      	str	r3, [r0, #4]
 800aa38:	68a3      	ldr	r3, [r4, #8]
 800aa3a:	6083      	str	r3, [r0, #8]
 800aa3c:	686b      	ldr	r3, [r5, #4]
 800aa3e:	eba7 0008 	sub.w	r0, r7, r8
 800aa42:	280f      	cmp	r0, #15
 800aa44:	f003 0301 	and.w	r3, r3, #1
 800aa48:	eb05 0207 	add.w	r2, r5, r7
 800aa4c:	f240 80b2 	bls.w	800abb4 <_realloc_r+0x340>
 800aa50:	eb05 0108 	add.w	r1, r5, r8
 800aa54:	ea48 0303 	orr.w	r3, r8, r3
 800aa58:	f040 0001 	orr.w	r0, r0, #1
 800aa5c:	606b      	str	r3, [r5, #4]
 800aa5e:	6048      	str	r0, [r1, #4]
 800aa60:	6853      	ldr	r3, [r2, #4]
 800aa62:	4648      	mov	r0, r9
 800aa64:	f043 0301 	orr.w	r3, r3, #1
 800aa68:	6053      	str	r3, [r2, #4]
 800aa6a:	3108      	adds	r1, #8
 800aa6c:	f7fc fd4e 	bl	800750c <_free_r>
 800aa70:	4648      	mov	r0, r9
 800aa72:	f7fd f8fd 	bl	8007c70 <__malloc_unlock>
 800aa76:	f105 0b08 	add.w	fp, r5, #8
 800aa7a:	e717      	b.n	800a8ac <_realloc_r+0x38>
 800aa7c:	68a3      	ldr	r3, [r4, #8]
 800aa7e:	2a24      	cmp	r2, #36	; 0x24
 800aa80:	612b      	str	r3, [r5, #16]
 800aa82:	68e3      	ldr	r3, [r4, #12]
 800aa84:	bf18      	it	ne
 800aa86:	f105 0018 	addne.w	r0, r5, #24
 800aa8a:	616b      	str	r3, [r5, #20]
 800aa8c:	bf09      	itett	eq
 800aa8e:	6923      	ldreq	r3, [r4, #16]
 800aa90:	3410      	addne	r4, #16
 800aa92:	61ab      	streq	r3, [r5, #24]
 800aa94:	6963      	ldreq	r3, [r4, #20]
 800aa96:	bf02      	ittt	eq
 800aa98:	f105 0020 	addeq.w	r0, r5, #32
 800aa9c:	61eb      	streq	r3, [r5, #28]
 800aa9e:	3418      	addeq	r4, #24
 800aaa0:	e7c6      	b.n	800aa30 <_realloc_r+0x1bc>
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	f7ff feba 	bl	800a81c <memmove>
 800aaa8:	e7c8      	b.n	800aa3c <_realloc_r+0x1c8>
 800aaaa:	45d8      	cmp	r8, fp
 800aaac:	dc32      	bgt.n	800ab14 <_realloc_r+0x2a0>
 800aaae:	4628      	mov	r0, r5
 800aab0:	68eb      	ldr	r3, [r5, #12]
 800aab2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aab6:	60d3      	str	r3, [r2, #12]
 800aab8:	609a      	str	r2, [r3, #8]
 800aaba:	1f32      	subs	r2, r6, #4
 800aabc:	2a24      	cmp	r2, #36	; 0x24
 800aabe:	d825      	bhi.n	800ab0c <_realloc_r+0x298>
 800aac0:	2a13      	cmp	r2, #19
 800aac2:	d908      	bls.n	800aad6 <_realloc_r+0x262>
 800aac4:	6823      	ldr	r3, [r4, #0]
 800aac6:	2a1b      	cmp	r2, #27
 800aac8:	60ab      	str	r3, [r5, #8]
 800aaca:	6863      	ldr	r3, [r4, #4]
 800aacc:	60eb      	str	r3, [r5, #12]
 800aace:	d80a      	bhi.n	800aae6 <_realloc_r+0x272>
 800aad0:	3408      	adds	r4, #8
 800aad2:	f105 0010 	add.w	r0, r5, #16
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	6003      	str	r3, [r0, #0]
 800aada:	6863      	ldr	r3, [r4, #4]
 800aadc:	6043      	str	r3, [r0, #4]
 800aade:	68a3      	ldr	r3, [r4, #8]
 800aae0:	6083      	str	r3, [r0, #8]
 800aae2:	465f      	mov	r7, fp
 800aae4:	e7aa      	b.n	800aa3c <_realloc_r+0x1c8>
 800aae6:	68a3      	ldr	r3, [r4, #8]
 800aae8:	2a24      	cmp	r2, #36	; 0x24
 800aaea:	612b      	str	r3, [r5, #16]
 800aaec:	68e3      	ldr	r3, [r4, #12]
 800aaee:	bf18      	it	ne
 800aaf0:	f105 0018 	addne.w	r0, r5, #24
 800aaf4:	616b      	str	r3, [r5, #20]
 800aaf6:	bf09      	itett	eq
 800aaf8:	6923      	ldreq	r3, [r4, #16]
 800aafa:	3410      	addne	r4, #16
 800aafc:	61ab      	streq	r3, [r5, #24]
 800aafe:	6963      	ldreq	r3, [r4, #20]
 800ab00:	bf02      	ittt	eq
 800ab02:	f105 0020 	addeq.w	r0, r5, #32
 800ab06:	61eb      	streq	r3, [r5, #28]
 800ab08:	3418      	addeq	r4, #24
 800ab0a:	e7e4      	b.n	800aad6 <_realloc_r+0x262>
 800ab0c:	4621      	mov	r1, r4
 800ab0e:	f7ff fe85 	bl	800a81c <memmove>
 800ab12:	e7e6      	b.n	800aae2 <_realloc_r+0x26e>
 800ab14:	4648      	mov	r0, r9
 800ab16:	f7fc fe4d 	bl	80077b4 <_malloc_r>
 800ab1a:	4683      	mov	fp, r0
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	f43f af4f 	beq.w	800a9c0 <_realloc_r+0x14c>
 800ab22:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ab26:	f1a0 0208 	sub.w	r2, r0, #8
 800ab2a:	f023 0301 	bic.w	r3, r3, #1
 800ab2e:	4453      	add	r3, sl
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d107      	bne.n	800ab44 <_realloc_r+0x2d0>
 800ab34:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ab38:	f027 0703 	bic.w	r7, r7, #3
 800ab3c:	4437      	add	r7, r6
 800ab3e:	e6fa      	b.n	800a936 <_realloc_r+0xc2>
 800ab40:	20000454 	.word	0x20000454
 800ab44:	1f32      	subs	r2, r6, #4
 800ab46:	2a24      	cmp	r2, #36	; 0x24
 800ab48:	d82e      	bhi.n	800aba8 <_realloc_r+0x334>
 800ab4a:	2a13      	cmp	r2, #19
 800ab4c:	d929      	bls.n	800aba2 <_realloc_r+0x32e>
 800ab4e:	6823      	ldr	r3, [r4, #0]
 800ab50:	2a1b      	cmp	r2, #27
 800ab52:	6003      	str	r3, [r0, #0]
 800ab54:	6863      	ldr	r3, [r4, #4]
 800ab56:	6043      	str	r3, [r0, #4]
 800ab58:	d80e      	bhi.n	800ab78 <_realloc_r+0x304>
 800ab5a:	f104 0208 	add.w	r2, r4, #8
 800ab5e:	f100 0308 	add.w	r3, r0, #8
 800ab62:	6811      	ldr	r1, [r2, #0]
 800ab64:	6019      	str	r1, [r3, #0]
 800ab66:	6851      	ldr	r1, [r2, #4]
 800ab68:	6059      	str	r1, [r3, #4]
 800ab6a:	6892      	ldr	r2, [r2, #8]
 800ab6c:	609a      	str	r2, [r3, #8]
 800ab6e:	4621      	mov	r1, r4
 800ab70:	4648      	mov	r0, r9
 800ab72:	f7fc fccb 	bl	800750c <_free_r>
 800ab76:	e723      	b.n	800a9c0 <_realloc_r+0x14c>
 800ab78:	68a3      	ldr	r3, [r4, #8]
 800ab7a:	2a24      	cmp	r2, #36	; 0x24
 800ab7c:	6083      	str	r3, [r0, #8]
 800ab7e:	68e3      	ldr	r3, [r4, #12]
 800ab80:	bf18      	it	ne
 800ab82:	f104 0210 	addne.w	r2, r4, #16
 800ab86:	60c3      	str	r3, [r0, #12]
 800ab88:	bf09      	itett	eq
 800ab8a:	6923      	ldreq	r3, [r4, #16]
 800ab8c:	f100 0310 	addne.w	r3, r0, #16
 800ab90:	6103      	streq	r3, [r0, #16]
 800ab92:	6961      	ldreq	r1, [r4, #20]
 800ab94:	bf02      	ittt	eq
 800ab96:	f104 0218 	addeq.w	r2, r4, #24
 800ab9a:	f100 0318 	addeq.w	r3, r0, #24
 800ab9e:	6141      	streq	r1, [r0, #20]
 800aba0:	e7df      	b.n	800ab62 <_realloc_r+0x2ee>
 800aba2:	4603      	mov	r3, r0
 800aba4:	4622      	mov	r2, r4
 800aba6:	e7dc      	b.n	800ab62 <_realloc_r+0x2ee>
 800aba8:	4621      	mov	r1, r4
 800abaa:	f7ff fe37 	bl	800a81c <memmove>
 800abae:	e7de      	b.n	800ab6e <_realloc_r+0x2fa>
 800abb0:	4637      	mov	r7, r6
 800abb2:	e6c0      	b.n	800a936 <_realloc_r+0xc2>
 800abb4:	431f      	orrs	r7, r3
 800abb6:	606f      	str	r7, [r5, #4]
 800abb8:	6853      	ldr	r3, [r2, #4]
 800abba:	f043 0301 	orr.w	r3, r3, #1
 800abbe:	6053      	str	r3, [r2, #4]
 800abc0:	e756      	b.n	800aa70 <_realloc_r+0x1fc>
 800abc2:	bf00      	nop

0800abc4 <__ssprint_r>:
 800abc4:	6893      	ldr	r3, [r2, #8]
 800abc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abca:	4680      	mov	r8, r0
 800abcc:	460c      	mov	r4, r1
 800abce:	4617      	mov	r7, r2
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d061      	beq.n	800ac98 <__ssprint_r+0xd4>
 800abd4:	2300      	movs	r3, #0
 800abd6:	469b      	mov	fp, r3
 800abd8:	f8d2 a000 	ldr.w	sl, [r2]
 800abdc:	9301      	str	r3, [sp, #4]
 800abde:	f1bb 0f00 	cmp.w	fp, #0
 800abe2:	d02b      	beq.n	800ac3c <__ssprint_r+0x78>
 800abe4:	68a6      	ldr	r6, [r4, #8]
 800abe6:	455e      	cmp	r6, fp
 800abe8:	d844      	bhi.n	800ac74 <__ssprint_r+0xb0>
 800abea:	89a2      	ldrh	r2, [r4, #12]
 800abec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abf0:	d03e      	beq.n	800ac70 <__ssprint_r+0xac>
 800abf2:	6820      	ldr	r0, [r4, #0]
 800abf4:	6921      	ldr	r1, [r4, #16]
 800abf6:	6965      	ldr	r5, [r4, #20]
 800abf8:	eba0 0901 	sub.w	r9, r0, r1
 800abfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac04:	f109 0001 	add.w	r0, r9, #1
 800ac08:	106d      	asrs	r5, r5, #1
 800ac0a:	4458      	add	r0, fp
 800ac0c:	4285      	cmp	r5, r0
 800ac0e:	bf38      	it	cc
 800ac10:	4605      	movcc	r5, r0
 800ac12:	0553      	lsls	r3, r2, #21
 800ac14:	d545      	bpl.n	800aca2 <__ssprint_r+0xde>
 800ac16:	4629      	mov	r1, r5
 800ac18:	4640      	mov	r0, r8
 800ac1a:	f7fc fdcb 	bl	80077b4 <_malloc_r>
 800ac1e:	4606      	mov	r6, r0
 800ac20:	b9a0      	cbnz	r0, 800ac4c <__ssprint_r+0x88>
 800ac22:	230c      	movs	r3, #12
 800ac24:	f8c8 3000 	str.w	r3, [r8]
 800ac28:	89a3      	ldrh	r3, [r4, #12]
 800ac2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac32:	81a3      	strh	r3, [r4, #12]
 800ac34:	2300      	movs	r3, #0
 800ac36:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800ac3a:	e02f      	b.n	800ac9c <__ssprint_r+0xd8>
 800ac3c:	f8da 3000 	ldr.w	r3, [sl]
 800ac40:	f8da b004 	ldr.w	fp, [sl, #4]
 800ac44:	9301      	str	r3, [sp, #4]
 800ac46:	f10a 0a08 	add.w	sl, sl, #8
 800ac4a:	e7c8      	b.n	800abde <__ssprint_r+0x1a>
 800ac4c:	464a      	mov	r2, r9
 800ac4e:	6921      	ldr	r1, [r4, #16]
 800ac50:	f7fc fffa 	bl	8007c48 <memcpy>
 800ac54:	89a2      	ldrh	r2, [r4, #12]
 800ac56:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ac5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ac5e:	81a2      	strh	r2, [r4, #12]
 800ac60:	6126      	str	r6, [r4, #16]
 800ac62:	444e      	add	r6, r9
 800ac64:	6026      	str	r6, [r4, #0]
 800ac66:	465e      	mov	r6, fp
 800ac68:	6165      	str	r5, [r4, #20]
 800ac6a:	eba5 0509 	sub.w	r5, r5, r9
 800ac6e:	60a5      	str	r5, [r4, #8]
 800ac70:	455e      	cmp	r6, fp
 800ac72:	d900      	bls.n	800ac76 <__ssprint_r+0xb2>
 800ac74:	465e      	mov	r6, fp
 800ac76:	4632      	mov	r2, r6
 800ac78:	9901      	ldr	r1, [sp, #4]
 800ac7a:	6820      	ldr	r0, [r4, #0]
 800ac7c:	f7ff fdce 	bl	800a81c <memmove>
 800ac80:	68a2      	ldr	r2, [r4, #8]
 800ac82:	1b92      	subs	r2, r2, r6
 800ac84:	60a2      	str	r2, [r4, #8]
 800ac86:	6822      	ldr	r2, [r4, #0]
 800ac88:	4432      	add	r2, r6
 800ac8a:	6022      	str	r2, [r4, #0]
 800ac8c:	68ba      	ldr	r2, [r7, #8]
 800ac8e:	eba2 030b 	sub.w	r3, r2, fp
 800ac92:	60bb      	str	r3, [r7, #8]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1d1      	bne.n	800ac3c <__ssprint_r+0x78>
 800ac98:	2000      	movs	r0, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	b003      	add	sp, #12
 800ac9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca2:	462a      	mov	r2, r5
 800aca4:	4640      	mov	r0, r8
 800aca6:	f7ff fde5 	bl	800a874 <_realloc_r>
 800acaa:	4606      	mov	r6, r0
 800acac:	2800      	cmp	r0, #0
 800acae:	d1d7      	bne.n	800ac60 <__ssprint_r+0x9c>
 800acb0:	4640      	mov	r0, r8
 800acb2:	6921      	ldr	r1, [r4, #16]
 800acb4:	f7fc fc2a 	bl	800750c <_free_r>
 800acb8:	e7b3      	b.n	800ac22 <__ssprint_r+0x5e>

0800acba <__swbuf_r>:
 800acba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbc:	460e      	mov	r6, r1
 800acbe:	4614      	mov	r4, r2
 800acc0:	4605      	mov	r5, r0
 800acc2:	b118      	cbz	r0, 800accc <__swbuf_r+0x12>
 800acc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800acc6:	b90b      	cbnz	r3, 800accc <__swbuf_r+0x12>
 800acc8:	f7fc fb90 	bl	80073ec <__sinit>
 800accc:	69a3      	ldr	r3, [r4, #24]
 800acce:	60a3      	str	r3, [r4, #8]
 800acd0:	89a3      	ldrh	r3, [r4, #12]
 800acd2:	0719      	lsls	r1, r3, #28
 800acd4:	d529      	bpl.n	800ad2a <__swbuf_r+0x70>
 800acd6:	6923      	ldr	r3, [r4, #16]
 800acd8:	b33b      	cbz	r3, 800ad2a <__swbuf_r+0x70>
 800acda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acde:	b2f6      	uxtb	r6, r6
 800ace0:	049a      	lsls	r2, r3, #18
 800ace2:	4637      	mov	r7, r6
 800ace4:	d52a      	bpl.n	800ad3c <__swbuf_r+0x82>
 800ace6:	6823      	ldr	r3, [r4, #0]
 800ace8:	6920      	ldr	r0, [r4, #16]
 800acea:	1a18      	subs	r0, r3, r0
 800acec:	6963      	ldr	r3, [r4, #20]
 800acee:	4283      	cmp	r3, r0
 800acf0:	dc04      	bgt.n	800acfc <__swbuf_r+0x42>
 800acf2:	4621      	mov	r1, r4
 800acf4:	4628      	mov	r0, r5
 800acf6:	f7fc fb0d 	bl	8007314 <_fflush_r>
 800acfa:	b9e0      	cbnz	r0, 800ad36 <__swbuf_r+0x7c>
 800acfc:	68a3      	ldr	r3, [r4, #8]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	60a3      	str	r3, [r4, #8]
 800ad02:	6823      	ldr	r3, [r4, #0]
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	6022      	str	r2, [r4, #0]
 800ad08:	701e      	strb	r6, [r3, #0]
 800ad0a:	6962      	ldr	r2, [r4, #20]
 800ad0c:	1c43      	adds	r3, r0, #1
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d004      	beq.n	800ad1c <__swbuf_r+0x62>
 800ad12:	89a3      	ldrh	r3, [r4, #12]
 800ad14:	07db      	lsls	r3, r3, #31
 800ad16:	d506      	bpl.n	800ad26 <__swbuf_r+0x6c>
 800ad18:	2e0a      	cmp	r6, #10
 800ad1a:	d104      	bne.n	800ad26 <__swbuf_r+0x6c>
 800ad1c:	4621      	mov	r1, r4
 800ad1e:	4628      	mov	r0, r5
 800ad20:	f7fc faf8 	bl	8007314 <_fflush_r>
 800ad24:	b938      	cbnz	r0, 800ad36 <__swbuf_r+0x7c>
 800ad26:	4638      	mov	r0, r7
 800ad28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad2a:	4621      	mov	r1, r4
 800ad2c:	4628      	mov	r0, r5
 800ad2e:	f7fb fbbd 	bl	80064ac <__swsetup_r>
 800ad32:	2800      	cmp	r0, #0
 800ad34:	d0d1      	beq.n	800acda <__swbuf_r+0x20>
 800ad36:	f04f 37ff 	mov.w	r7, #4294967295
 800ad3a:	e7f4      	b.n	800ad26 <__swbuf_r+0x6c>
 800ad3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ad40:	81a3      	strh	r3, [r4, #12]
 800ad42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ad48:	6663      	str	r3, [r4, #100]	; 0x64
 800ad4a:	e7cc      	b.n	800ace6 <__swbuf_r+0x2c>

0800ad4c <_wcrtomb_r>:
 800ad4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad4e:	4c09      	ldr	r4, [pc, #36]	; (800ad74 <_wcrtomb_r+0x28>)
 800ad50:	4605      	mov	r5, r0
 800ad52:	461e      	mov	r6, r3
 800ad54:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ad58:	b085      	sub	sp, #20
 800ad5a:	b909      	cbnz	r1, 800ad60 <_wcrtomb_r+0x14>
 800ad5c:	460a      	mov	r2, r1
 800ad5e:	a901      	add	r1, sp, #4
 800ad60:	47b8      	blx	r7
 800ad62:	1c43      	adds	r3, r0, #1
 800ad64:	bf01      	itttt	eq
 800ad66:	2300      	moveq	r3, #0
 800ad68:	6033      	streq	r3, [r6, #0]
 800ad6a:	238a      	moveq	r3, #138	; 0x8a
 800ad6c:	602b      	streq	r3, [r5, #0]
 800ad6e:	b005      	add	sp, #20
 800ad70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad72:	bf00      	nop
 800ad74:	20000864 	.word	0x20000864

0800ad78 <__ascii_wctomb>:
 800ad78:	4603      	mov	r3, r0
 800ad7a:	4608      	mov	r0, r1
 800ad7c:	b141      	cbz	r1, 800ad90 <__ascii_wctomb+0x18>
 800ad7e:	2aff      	cmp	r2, #255	; 0xff
 800ad80:	d904      	bls.n	800ad8c <__ascii_wctomb+0x14>
 800ad82:	228a      	movs	r2, #138	; 0x8a
 800ad84:	f04f 30ff 	mov.w	r0, #4294967295
 800ad88:	601a      	str	r2, [r3, #0]
 800ad8a:	4770      	bx	lr
 800ad8c:	2001      	movs	r0, #1
 800ad8e:	700a      	strb	r2, [r1, #0]
 800ad90:	4770      	bx	lr

0800ad92 <abort>:
 800ad92:	2006      	movs	r0, #6
 800ad94:	b508      	push	{r3, lr}
 800ad96:	f000 f82d 	bl	800adf4 <raise>
 800ad9a:	2001      	movs	r0, #1
 800ad9c:	f7f6 ffbf 	bl	8001d1e <_exit>

0800ada0 <_raise_r>:
 800ada0:	291f      	cmp	r1, #31
 800ada2:	b538      	push	{r3, r4, r5, lr}
 800ada4:	4604      	mov	r4, r0
 800ada6:	460d      	mov	r5, r1
 800ada8:	d904      	bls.n	800adb4 <_raise_r+0x14>
 800adaa:	2316      	movs	r3, #22
 800adac:	6003      	str	r3, [r0, #0]
 800adae:	f04f 30ff 	mov.w	r0, #4294967295
 800adb2:	bd38      	pop	{r3, r4, r5, pc}
 800adb4:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800adb8:	b112      	cbz	r2, 800adc0 <_raise_r+0x20>
 800adba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800adbe:	b94b      	cbnz	r3, 800add4 <_raise_r+0x34>
 800adc0:	4620      	mov	r0, r4
 800adc2:	f000 f831 	bl	800ae28 <_getpid_r>
 800adc6:	462a      	mov	r2, r5
 800adc8:	4601      	mov	r1, r0
 800adca:	4620      	mov	r0, r4
 800adcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800add0:	f000 b818 	b.w	800ae04 <_kill_r>
 800add4:	2b01      	cmp	r3, #1
 800add6:	d00a      	beq.n	800adee <_raise_r+0x4e>
 800add8:	1c59      	adds	r1, r3, #1
 800adda:	d103      	bne.n	800ade4 <_raise_r+0x44>
 800addc:	2316      	movs	r3, #22
 800adde:	6003      	str	r3, [r0, #0]
 800ade0:	2001      	movs	r0, #1
 800ade2:	e7e6      	b.n	800adb2 <_raise_r+0x12>
 800ade4:	2400      	movs	r4, #0
 800ade6:	4628      	mov	r0, r5
 800ade8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800adec:	4798      	blx	r3
 800adee:	2000      	movs	r0, #0
 800adf0:	e7df      	b.n	800adb2 <_raise_r+0x12>
	...

0800adf4 <raise>:
 800adf4:	4b02      	ldr	r3, [pc, #8]	; (800ae00 <raise+0xc>)
 800adf6:	4601      	mov	r1, r0
 800adf8:	6818      	ldr	r0, [r3, #0]
 800adfa:	f7ff bfd1 	b.w	800ada0 <_raise_r>
 800adfe:	bf00      	nop
 800ae00:	20000024 	.word	0x20000024

0800ae04 <_kill_r>:
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	2300      	movs	r3, #0
 800ae08:	4d06      	ldr	r5, [pc, #24]	; (800ae24 <_kill_r+0x20>)
 800ae0a:	4604      	mov	r4, r0
 800ae0c:	4608      	mov	r0, r1
 800ae0e:	4611      	mov	r1, r2
 800ae10:	602b      	str	r3, [r5, #0]
 800ae12:	f7f6 ff74 	bl	8001cfe <_kill>
 800ae16:	1c43      	adds	r3, r0, #1
 800ae18:	d102      	bne.n	800ae20 <_kill_r+0x1c>
 800ae1a:	682b      	ldr	r3, [r5, #0]
 800ae1c:	b103      	cbz	r3, 800ae20 <_kill_r+0x1c>
 800ae1e:	6023      	str	r3, [r4, #0]
 800ae20:	bd38      	pop	{r3, r4, r5, pc}
 800ae22:	bf00      	nop
 800ae24:	20000e9c 	.word	0x20000e9c

0800ae28 <_getpid_r>:
 800ae28:	f7f6 bf62 	b.w	8001cf0 <_getpid>

0800ae2c <_init>:
 800ae2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2e:	bf00      	nop
 800ae30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae32:	bc08      	pop	{r3}
 800ae34:	469e      	mov	lr, r3
 800ae36:	4770      	bx	lr

0800ae38 <_fini>:
 800ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3a:	bf00      	nop
 800ae3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae3e:	bc08      	pop	{r3}
 800ae40:	469e      	mov	lr, r3
 800ae42:	4770      	bx	lr
