#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 30 20:14:47 2022
# Process ID: 11200
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-IH2NQ0H, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8424 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd}
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM/RAM.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/RAM
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/RAM
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd}
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix_AXI/Q_Matrix_AXI.bd}
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd}
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2/intellight_v2.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/intellight_v2
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/intellight_v2
regenerate_bd_layout
current_bd_design [get_bd_designs Q_Matrix_AXI]
regenerate_bd_layout
current_bd_design [get_bd_designs Q_Matrix]
regenerate_bd_layout
current_bd_design [get_bd_designs action_ram]
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram/action_ram.bd
file delete -force D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/action_ram
file delete -force d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/action_ram
create_bd_design "top_level"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 Intellight_Accelerat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_bd_cell -type container -reference Q_Matrix Q_Matrix_0
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Intellight_Accelerat_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Intellight_Accelerat_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Intellight_Accelerat_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Q_Matrix_0/clk]
endgroup
regenerate_bd_layout
set_property location {3.5 1246 454} [get_bd_cells Intellight_Accelerat_0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road0] [get_bd_pins Intellight_Accelerat_0/D_road0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road1] [get_bd_pins Intellight_Accelerat_0/D_road1]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road2] [get_bd_pins Intellight_Accelerat_0/D_road2]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road3] [get_bd_pins Intellight_Accelerat_0/D_road3]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rd_addr] [get_bd_pins Q_Matrix_0/rd_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wr_addr] [get_bd_pins Q_Matrix_0/wr_addr]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/D_new] [get_bd_pins Q_Matrix_0/D_new]
regenerate_bd_layout
save_bd_design
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd}
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_0]
delete_bd_objs [get_bd_nets wen0_1]
endgroup
delete_bd_objs [get_bd_ports wen0]
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST}] [get_bd_cells action_ram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_1]
delete_bd_objs [get_bd_nets wen1_1]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_2]
delete_bd_objs [get_bd_nets wen2_1]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells action_ram_3]
delete_bd_objs [get_bd_nets wen3_1] [get_bd_nets xlconstant_0_dout]
endgroup
delete_bd_objs [get_bd_ports wen3]
delete_bd_objs [get_bd_ports wen1]
delete_bd_objs [get_bd_ports wen]
delete_bd_objs [get_bd_nets wea_0_1]
startgroup
create_bd_port -dir I -from 7 -to 0 wea0
connect_bd_net [get_bd_pins /action_ram_0/wea] [get_bd_ports wea0]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea1
connect_bd_net [get_bd_pins /action_ram_1/wea] [get_bd_ports wea1]
endgroup
delete_bd_objs [get_bd_ports wen2]
startgroup
create_bd_port -dir I -from 7 -to 0 wea2
connect_bd_net [get_bd_pins /action_ram_2/wea] [get_bd_ports wea2]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea3
connect_bd_net [get_bd_pins /action_ram_3/wea] [get_bd_ports wea3]
endgroup
delete_bd_objs [get_bd_cells const_1_1bit]
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs Q_Matrix]
upgrade_bd_cells [get_bd_cells Q_Matrix_0]
connect_bd_net [get_bd_pins Q_Matrix_0/wea0] [get_bd_pins Intellight_Accelerat_0/wen_bram0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/rst] [get_bd_pins Q_Matrix_0/rst]
connect_bd_net [get_bd_pins Q_Matrix_0/wea1] [get_bd_pins Intellight_Accelerat_0/wen_bram1]
connect_bd_net [get_bd_pins Q_Matrix_0/wea2] [get_bd_pins Intellight_Accelerat_0/wen_bram2]
connect_bd_net [get_bd_pins Q_Matrix_0/wea3] [get_bd_pins Intellight_Accelerat_0/wen_bram3]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins Intellight_Accelerat_0/rst]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property -dict [list CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
connect_bd_net [get_bd_pins axi_intc_0/intr] [get_bd_pins Intellight_Accelerat_0/finish]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_0_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_1_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_2_0] }
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_3_0] }
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all top_level_xbar_0] }
catch { config_ip_cache -export [get_ips -all top_level_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs Q_Matrix_inst_0_action_ram_0_0_synth_1 Q_Matrix_inst_0_action_ram_1_0_synth_1 Q_Matrix_inst_0_action_ram_2_0_synth_1 Q_Matrix_inst_0_action_ram_3_0_synth_1 top_level_Intellight_Accelerat_0_0_synth_1 top_level_processing_system7_0_0_synth_1 top_level_rst_ps7_0_100M_0_synth_1 top_level_xbar_0_synth_1 top_level_axi_intc_0_0_synth_1 top_level_auto_pc_0_synth_1 -jobs 8
wait_on_run Q_Matrix_inst_0_action_ram_0_0_synth_1
wait_on_run Q_Matrix_inst_0_action_ram_1_0_synth_1
wait_on_run Q_Matrix_inst_0_action_ram_2_0_synth_1
wait_on_run Q_Matrix_inst_0_action_ram_3_0_synth_1
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
wait_on_run top_level_processing_system7_0_0_synth_1
wait_on_run top_level_rst_ps7_0_100M_0_synth_1
wait_on_run top_level_xbar_0_synth_1
wait_on_run top_level_axi_intc_0_0_synth_1
wait_on_run top_level_auto_pc_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
add_files -norecurse d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
